0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/add_32_32/add_32_32_sim_netlist.v,1723449940,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fp16_mult/fp16_mult_sim_netlist.v,,add_32_32;add_32_32_c_addsub_v12_0_12;add_32_32_c_addsub_v12_0_12_fabric_legacy;add_32_32_c_addsub_v12_0_12_legacy;add_32_32_c_addsub_v12_0_12_lut6_legacy;add_32_32_c_addsub_v12_0_12_viv,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/addr_add/sim/addr_add.vhd,1743666674,vhdl,,,,addr_add,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/addr_mult/sim/addr_mult.vhd,1743666695,vhdl,,,,addr_mult,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/base_axis_fifo/sim/base_axis_fifo.v,1725014025,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/base_axis_fifo_cdc32/sim/base_axis_fifo_cdc32.v,,base_axis_fifo,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/base_axis_fifo_cdc32/sim/base_axis_fifo_cdc32.v,1725014124,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/base_axis_fifo_cdc64/sim/base_axis_fifo_cdc64.v,,base_axis_fifo_cdc32,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/base_axis_fifo_cdc64/sim/base_axis_fifo_cdc64.v,1725014234,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/img_data_rom/sim/img_data_rom.v,,base_axis_fifo_cdc64,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/cdc_fifo_nms_base/cdc_fifo_nms_base_sim_netlist.v,1723449827,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/mult_16_16/mult_16_16_sim_netlist.v,,cdc_fifo_nms_base;cdc_fifo_nms_base_clk_x_pntrs;cdc_fifo_nms_base_dmem;cdc_fifo_nms_base_fifo_generator_ramfifo;cdc_fifo_nms_base_fifo_generator_top;cdc_fifo_nms_base_fifo_generator_v13_2_3;cdc_fifo_nms_base_fifo_generator_v13_2_3_synth;cdc_fifo_nms_base_memory;cdc_fifo_nms_base_rd_bin_cntr;cdc_fifo_nms_base_rd_fwft;cdc_fifo_nms_base_rd_logic;cdc_fifo_nms_base_rd_status_flags_as;cdc_fifo_nms_base_reset_blk_ramfifo;cdc_fifo_nms_base_wr_bin_cntr;cdc_fifo_nms_base_wr_logic;cdc_fifo_nms_base_wr_pf_as;cdc_fifo_nms_base_wr_status_flags_as;cdc_fifo_nms_base_xpm_cdc_async_rst;cdc_fifo_nms_base_xpm_cdc_async_rst__2;cdc_fifo_nms_base_xpm_cdc_gray;cdc_fifo_nms_base_xpm_cdc_gray__2;cdc_fifo_nms_base_xpm_cdc_single;cdc_fifo_nms_base_xpm_cdc_single__2,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/conf_mem/conf_mem_sim_netlist.v,1723450106,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/segpost/sp_rddr_fifo/sp_rddr_fifo_sim_netlist.v,,conf_mem;conf_mem_blk_mem_gen_generic_cstr;conf_mem_blk_mem_gen_prim_width;conf_mem_blk_mem_gen_prim_width__parameterized0;conf_mem_blk_mem_gen_prim_width__parameterized1;conf_mem_blk_mem_gen_prim_width__parameterized2;conf_mem_blk_mem_gen_prim_width__parameterized3;conf_mem_blk_mem_gen_prim_width__parameterized4;conf_mem_blk_mem_gen_prim_width__parameterized5;conf_mem_blk_mem_gen_prim_width__parameterized6;conf_mem_blk_mem_gen_prim_wrapper;conf_mem_blk_mem_gen_prim_wrapper__parameterized0;conf_mem_blk_mem_gen_prim_wrapper__parameterized1;conf_mem_blk_mem_gen_prim_wrapper__parameterized2;conf_mem_blk_mem_gen_prim_wrapper__parameterized3;conf_mem_blk_mem_gen_prim_wrapper__parameterized4;conf_mem_blk_mem_gen_prim_wrapper__parameterized5;conf_mem_blk_mem_gen_prim_wrapper__parameterized6;conf_mem_blk_mem_gen_top;conf_mem_blk_mem_gen_v8_4_2;conf_mem_blk_mem_gen_v8_4_2_synth,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/idx_mem/idx_mem_sim_netlist.v,1723450074,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/segpost/bdsp/bdsp_sim_netlist.v,,idx_mem;idx_mem_blk_mem_gen_generic_cstr;idx_mem_blk_mem_gen_prim_width;idx_mem_blk_mem_gen_prim_wrapper;idx_mem_blk_mem_gen_top;idx_mem_blk_mem_gen_v8_4_2;idx_mem_blk_mem_gen_v8_4_2_synth,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/img_data_rom/sim/img_data_rom.v,1744018026,verilog,,,,img_data_rom,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/mna_idfifo/mna_idfifo_sim_netlist.v,1723449665,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/sub/sub_data_sim_netlist.v,,mna_idfifo;mna_idfifo_compare;mna_idfifo_compare_0;mna_idfifo_compare_1;mna_idfifo_compare_2;mna_idfifo_dmem;mna_idfifo_fifo_generator_ramfifo;mna_idfifo_fifo_generator_top;mna_idfifo_fifo_generator_v13_2_3;mna_idfifo_fifo_generator_v13_2_3_synth;mna_idfifo_memory;mna_idfifo_rd_bin_cntr;mna_idfifo_rd_fwft;mna_idfifo_rd_logic;mna_idfifo_rd_status_flags_ss;mna_idfifo_wr_bin_cntr;mna_idfifo_wr_logic;mna_idfifo_wr_pf_ss;mna_idfifo_wr_status_flags_ss,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/mult_16_16/mult_16_16_sim_netlist.v,1723449809,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/w16_d512/w16_d512_sim_netlist.v,,mult_16_16;mult_16_16_dsp;mult_16_16_mult_gen_v12_0_14;mult_16_16_mult_gen_v12_0_14_viv,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/mult_24_16/mult_24_16_sim_netlist.v,1723449831,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/sub_16_16/sub_16_16_sim_netlist.v,,mult_24_16;mult_24_16_dsp;mult_24_16_mult_gen_v12_0_14;mult_24_16_mult_gen_v12_0_14_viv,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/mult_data/mult_data_sim_netlist.v,1723449787,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/w616d64_fifo/w616d64_fifo_sim_netlist.v,,mult_data;mult_data_dsp;mult_data_mult_gen_v12_0_14;mult_data_mult_gen_v12_0_14_viv,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/add_int15/add_int15_sim_netlist.v,1723450049,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w23/fifo_w23_sim_netlist.v,,add_int15;add_int15_c_addsub_v12_0_12;add_int15_c_addsub_v12_0_12_fabric_legacy;add_int15_c_addsub_v12_0_12_legacy;add_int15_c_addsub_v12_0_12_lut6_legacy;add_int15_c_addsub_v12_0_12_viv,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/add_int64/add_int64_sim_netlist.v,1723449973,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fp16_sub/fp16_sub_sim_netlist.v,,add_int64;add_int64_c_addsub_v12_0_12;add_int64_c_addsub_v12_0_12_fabric_legacy;add_int64_c_addsub_v12_0_12_fabric_legacy__parameterized1;add_int64_c_addsub_v12_0_12_fabric_legacy__parameterized11;add_int64_c_addsub_v12_0_12_fabric_legacy__parameterized11_16;add_int64_c_addsub_v12_0_12_fabric_legacy__parameterized11_2;add_int64_c_addsub_v12_0_12_fabric_legacy__parameterized11_24;add_int64_c_addsub_v12_0_12_fabric_legacy__parameterized13;add_int64_c_addsub_v12_0_12_fabric_legacy__parameterized3;add_int64_c_addsub_v12_0_12_fabric_legacy__parameterized5;add_int64_c_addsub_v12_0_12_fabric_legacy__parameterized7;add_int64_c_addsub_v12_0_12_fabric_legacy__parameterized9;add_int64_c_addsub_v12_0_12_legacy;add_int64_c_addsub_v12_0_12_lut6_legacy;add_int64_c_addsub_v12_0_12_lut6_legacy__parameterized1;add_int64_c_addsub_v12_0_12_lut6_legacy__parameterized11;add_int64_c_addsub_v12_0_12_lut6_legacy__parameterized11_26;add_int64_c_addsub_v12_0_12_lut6_legacy__parameterized11_29;add_int64_c_addsub_v12_0_12_lut6_legacy__parameterized11_31;add_int64_c_addsub_v12_0_12_lut6_legacy__parameterized13;add_int64_c_addsub_v12_0_12_lut6_legacy__parameterized3;add_int64_c_addsub_v12_0_12_lut6_legacy__parameterized5;add_int64_c_addsub_v12_0_12_lut6_legacy__parameterized7;add_int64_c_addsub_v12_0_12_lut6_legacy__parameterized9;add_int64_c_addsub_v12_0_12_viv;add_int64_c_reg_fd_v12_0_5_viv;add_int64_c_reg_fd_v12_0_5_viv_0;add_int64_c_reg_fd_v12_0_5_viv_1;add_int64_c_reg_fd_v12_0_5_viv_17;add_int64_c_reg_fd_v12_0_5_viv_3;add_int64_c_reg_fd_v12_0_5_viv_35;add_int64_c_reg_fd_v12_0_5_viv_37;add_int64_c_reg_fd_v12_0_5_viv_39;add_int64_c_reg_fd_v12_0_5_viv_4;add_int64_c_reg_fd_v12_0_5_viv_41;add_int64_c_reg_fd_v12_0_5_viv_43;add_int64_c_reg_fd_v12_0_5_viv_6;add_int64_c_reg_fd_v12_0_5_viv_8;add_int64_c_reg_fd_v12_0_5_viv_9;add_int64_c_reg_fd_v12_0_5_viv__parameterized1;add_int64_c_reg_fd_v12_0_5_viv__parameterized1_12;add_int64_c_reg_fd_v12_0_5_viv__parameterized1_15;add_int64_c_reg_fd_v12_0_5_viv__parameterized1_19;add_int64_c_reg_fd_v12_0_5_viv__parameterized1_22;add_int64_c_reg_fd_v12_0_5_viv__parameterized1_28;add_int64_c_reg_fd_v12_0_5_viv__parameterized1_36;add_int64_c_reg_fd_v12_0_5_viv__parameterized1_42;add_int64_c_reg_fd_v12_0_5_viv__parameterized1_5;add_int64_c_reg_fd_v12_0_5_viv__parameterized4;add_int64_c_reg_fd_v12_0_5_viv__parameterized4_10;add_int64_c_reg_fd_v12_0_5_viv__parameterized4_11;add_int64_c_reg_fd_v12_0_5_viv__parameterized4_13;add_int64_c_reg_fd_v12_0_5_viv__parameterized4_14;add_int64_c_reg_fd_v12_0_5_viv__parameterized4_18;add_int64_c_reg_fd_v12_0_5_viv__parameterized4_20;add_int64_c_reg_fd_v12_0_5_viv__parameterized4_21;add_int64_c_reg_fd_v12_0_5_viv__parameterized4_23;add_int64_c_reg_fd_v12_0_5_viv__parameterized4_25;add_int64_c_reg_fd_v12_0_5_viv__parameterized4_27;add_int64_c_reg_fd_v12_0_5_viv__parameterized4_30;add_int64_c_reg_fd_v12_0_5_viv__parameterized4_32;add_int64_c_reg_fd_v12_0_5_viv__parameterized4_33;add_int64_c_reg_fd_v12_0_5_viv__parameterized4_34;add_int64_c_reg_fd_v12_0_5_viv__parameterized4_38;add_int64_c_reg_fd_v12_0_5_viv__parameterized4_40;add_int64_c_reg_fd_v12_0_5_viv__parameterized4_7,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/add_s74_s72/add_s74_s72_sim_netlist.v,1723449844,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w24d32_dram/fifo_w24d32_dram_sim_netlist.v,,add_s74_s72;add_s74_s72_c_addsub_v12_0_12;add_s74_s72_c_addsub_v12_0_12_fabric_legacy;add_s74_s72_c_addsub_v12_0_12_fabric_legacy__parameterized1;add_s74_s72_c_addsub_v12_0_12_fabric_legacy__parameterized11;add_s74_s72_c_addsub_v12_0_12_fabric_legacy__parameterized13;add_s74_s72_c_addsub_v12_0_12_fabric_legacy__parameterized13_23;add_s74_s72_c_addsub_v12_0_12_fabric_legacy__parameterized13_32;add_s74_s72_c_addsub_v12_0_12_fabric_legacy__parameterized13_7;add_s74_s72_c_addsub_v12_0_12_fabric_legacy__parameterized15;add_s74_s72_c_addsub_v12_0_12_fabric_legacy__parameterized15_13;add_s74_s72_c_addsub_v12_0_12_fabric_legacy__parameterized3;add_s74_s72_c_addsub_v12_0_12_fabric_legacy__parameterized5;add_s74_s72_c_addsub_v12_0_12_fabric_legacy__parameterized7;add_s74_s72_c_addsub_v12_0_12_fabric_legacy__parameterized9;add_s74_s72_c_addsub_v12_0_12_legacy;add_s74_s72_c_addsub_v12_0_12_lut6_legacy;add_s74_s72_c_addsub_v12_0_12_lut6_legacy__parameterized1;add_s74_s72_c_addsub_v12_0_12_lut6_legacy__parameterized11;add_s74_s72_c_addsub_v12_0_12_lut6_legacy__parameterized13;add_s74_s72_c_addsub_v12_0_12_lut6_legacy__parameterized13_34;add_s74_s72_c_addsub_v12_0_12_lut6_legacy__parameterized13_37;add_s74_s72_c_addsub_v12_0_12_lut6_legacy__parameterized13_41;add_s74_s72_c_addsub_v12_0_12_lut6_legacy__parameterized15;add_s74_s72_c_addsub_v12_0_12_lut6_legacy__parameterized15_39;add_s74_s72_c_addsub_v12_0_12_lut6_legacy__parameterized3;add_s74_s72_c_addsub_v12_0_12_lut6_legacy__parameterized5;add_s74_s72_c_addsub_v12_0_12_lut6_legacy__parameterized7;add_s74_s72_c_addsub_v12_0_12_lut6_legacy__parameterized9;add_s74_s72_c_addsub_v12_0_12_viv;add_s74_s72_c_reg_fd_v12_0_5_viv;add_s74_s72_c_reg_fd_v12_0_5_viv_46;add_s74_s72_c_reg_fd_v12_0_5_viv_48;add_s74_s72_c_reg_fd_v12_0_5_viv_50;add_s74_s72_c_reg_fd_v12_0_5_viv_52;add_s74_s72_c_reg_fd_v12_0_5_viv_54;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized1;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized1_10;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized1_18;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized1_20;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized1_22;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized1_26;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized1_28;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized1_30;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized1_36;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized1_40;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized1_45;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized1_49;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized1_53;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized1_6;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized4;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized4_12;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized4_16;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized4_17;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized4_19;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized4_21;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized4_25;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized4_27;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized4_29;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized4_31;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized4_33;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized4_35;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized4_38;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized4_4;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized4_42;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized4_43;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized4_44;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized4_47;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized4_51;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized7;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized7_0;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized7_1;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized7_11;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized7_14;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized7_15;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized7_2;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized7_24;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized7_3;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized7_5;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized7_8;add_s74_s72_c_reg_fd_v12_0_5_viv__parameterized7_9,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/add_unsigned/add_unsigned_sim_netlist.v,1723449971,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fix_to_float/fix_to_float_sim_netlist.v,,add_unsigned;add_unsigned_c_addsub_v12_0_12;add_unsigned_c_addsub_v12_0_12_fabric_legacy;add_unsigned_c_addsub_v12_0_12_legacy;add_unsigned_c_addsub_v12_0_12_lut6_legacy;add_unsigned_c_addsub_v12_0_12_viv,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/addsub_int/addsub_int_sim_netlist.v,1723449948,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/add_int64/add_int64_sim_netlist.v,,addsub_int;addsub_int_c_addsub_v12_0_12;addsub_int_c_addsub_v12_0_12_fabric_legacy;addsub_int_c_addsub_v12_0_12_legacy;addsub_int_c_addsub_v12_0_12_lut6_legacy;addsub_int_c_addsub_v12_0_12_viv;addsub_int_c_reg_fd_v12_0_5_viv,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/dsp48_mac/dsp48_mac_sim_netlist.v,1723449859,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/add_s74_s72/add_s74_s72_sim_netlist.v,,dsp48_mac;dsp48_mac_xbip_dsp48_macro_synth;dsp48_mac_xbip_dsp48_macro_v3_0_16;dsp48_mac_xbip_dsp48_macro_v3_0_16_viv;dsp48_mac_xbip_dsp48e1_wrapper_v3_0;dsp48_mac_xbip_pipe_v3_0_5_viv__parameterized2;dsp48_mac_xbip_pipe_v3_0_5_viv__parameterized2_1;dsp48_mac_xbip_pipe_v3_0_5_viv__parameterized4;dsp48_mac_xbip_pipe_v3_0_5_viv__parameterized4_2;dsp48_mac_xbip_pipe_v3_0_5_viv__parameterized6;dsp48_mac_xbip_pipe_v3_0_5_viv__parameterized6_0,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w15/fifo_w15_sim_netlist.v,1723449950,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w28d1k/fifo_w28d1k_sim_netlist.v,,fifo_w15;fifo_w15_dmem;fifo_w15_fifo_generator_ramfifo;fifo_w15_fifo_generator_top;fifo_w15_fifo_generator_v13_2_3;fifo_w15_fifo_generator_v13_2_3_synth;fifo_w15_memory;fifo_w15_rd_bin_cntr;fifo_w15_rd_fwft;fifo_w15_rd_logic;fifo_w15_rd_status_flags_ss;fifo_w15_wr_bin_cntr;fifo_w15_wr_logic;fifo_w15_wr_pf_ss;fifo_w15_wr_status_flags_ss,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w15d1k/fifo_w15d1k_sim_netlist.v,1723450034,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/segpost/sp_async_fifo/sp_async_fifo_sim_netlist.v,,fifo_w15d1k;fifo_w15d1k_builtin_extdepth_v6;fifo_w15d1k_builtin_prim_v6;fifo_w15d1k_builtin_top_v6;fifo_w15d1k_fifo_generator_top;fifo_w15d1k_fifo_generator_v13_2_3;fifo_w15d1k_fifo_generator_v13_2_3_builtin;fifo_w15d1k_fifo_generator_v13_2_3_synth;fifo_w15d1k_reset_builtin,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w23/fifo_w23_sim_netlist.v,1723450057,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w36d512/fifo_w36d512_sim_netlist.v,,fifo_w23;fifo_w23_dmem;fifo_w23_fifo_generator_ramfifo;fifo_w23_fifo_generator_top;fifo_w23_fifo_generator_v13_2_3;fifo_w23_fifo_generator_v13_2_3_synth;fifo_w23_memory;fifo_w23_rd_bin_cntr;fifo_w23_rd_fwft;fifo_w23_rd_logic;fifo_w23_rd_status_flags_ss;fifo_w23_wr_bin_cntr;fifo_w23_wr_logic;fifo_w23_wr_pf_ss;fifo_w23_wr_status_flags_ss,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w24_dram/fifo_w24_dram_sim_netlist.v,1723449902,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w15/fifo_w15_sim_netlist.v,,fifo_w24_dram;fifo_w24_dram_dmem;fifo_w24_dram_fifo_generator_ramfifo;fifo_w24_dram_fifo_generator_top;fifo_w24_dram_fifo_generator_v13_2_3;fifo_w24_dram_fifo_generator_v13_2_3_synth;fifo_w24_dram_memory;fifo_w24_dram_rd_bin_cntr;fifo_w24_dram_rd_fwft;fifo_w24_dram_rd_logic;fifo_w24_dram_rd_status_flags_ss;fifo_w24_dram_wr_bin_cntr;fifo_w24_dram_wr_logic;fifo_w24_dram_wr_status_flags_ss,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w24d32_dram/fifo_w24d32_dram_sim_netlist.v,1723449902,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w24_dram/fifo_w24_dram_sim_netlist.v,,fifo_w24d32_dram;fifo_w24d32_dram_dmem;fifo_w24d32_dram_fifo_generator_ramfifo;fifo_w24d32_dram_fifo_generator_top;fifo_w24d32_dram_fifo_generator_v13_2_3;fifo_w24d32_dram_fifo_generator_v13_2_3_synth;fifo_w24d32_dram_memory;fifo_w24d32_dram_rd_bin_cntr;fifo_w24d32_dram_rd_fwft;fifo_w24d32_dram_rd_logic;fifo_w24d32_dram_rd_status_flags_ss;fifo_w24d32_dram_wr_bin_cntr;fifo_w24d32_dram_wr_logic;fifo_w24d32_dram_wr_status_flags_ss,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w25/fifo_w25_sim_netlist.v,1723450032,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w15d1k/fifo_w15d1k_sim_netlist.v,,fifo_w25;fifo_w25_builtin_extdepth_v6;fifo_w25_builtin_prim_v6;fifo_w25_builtin_top_v6;fifo_w25_fifo_generator_top;fifo_w25_fifo_generator_v13_2_3;fifo_w25_fifo_generator_v13_2_3_builtin;fifo_w25_fifo_generator_v13_2_3_synth;fifo_w25_reset_builtin,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w28d1k/fifo_w28d1k_sim_netlist.v,1723449944,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w976d16/fifo_w976d16_sim_netlist.v,,fifo_w28d1k;fifo_w28d1k_builtin_extdepth_v6;fifo_w28d1k_builtin_prim_v6;fifo_w28d1k_builtin_top_v6;fifo_w28d1k_fifo_generator_top;fifo_w28d1k_fifo_generator_v13_2_3;fifo_w28d1k_fifo_generator_v13_2_3_builtin;fifo_w28d1k_fifo_generator_v13_2_3_synth;fifo_w28d1k_reset_builtin,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w33d1k/fifo_w33d1k_sim_netlist.v,1723450054,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/add_int15/add_int15_sim_netlist.v,,fifo_w33d1k;fifo_w33d1k_builtin_extdepth_v6;fifo_w33d1k_builtin_prim_v6;fifo_w33d1k_builtin_top_v6;fifo_w33d1k_fifo_generator_top;fifo_w33d1k_fifo_generator_v13_2_3;fifo_w33d1k_fifo_generator_v13_2_3_builtin;fifo_w33d1k_fifo_generator_v13_2_3_synth;fifo_w33d1k_reset_builtin,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w36d1k/fifo_w36d1k_sim_netlist.v,1723450058,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/remap/mult_22_16/mult_22_16_sim_netlist.v,,fifo_w36d1k;fifo_w36d1k_builtin_extdepth_v6;fifo_w36d1k_builtin_prim_v6;fifo_w36d1k_builtin_top_v6;fifo_w36d1k_fifo_generator_top;fifo_w36d1k_fifo_generator_v13_2_3;fifo_w36d1k_fifo_generator_v13_2_3_builtin;fifo_w36d1k_fifo_generator_v13_2_3_synth;fifo_w36d1k_reset_builtin,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w36d512/fifo_w36d512_sim_netlist.v,1723449849,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w36d1k/fifo_w36d1k_sim_netlist.v,,fifo_w36d512;fifo_w36d512_builtin_extdepth_v6;fifo_w36d512_builtin_prim_v6;fifo_w36d512_builtin_top_v6;fifo_w36d512_fifo_generator_top;fifo_w36d512_fifo_generator_v13_2_3;fifo_w36d512_fifo_generator_v13_2_3_builtin;fifo_w36d512_fifo_generator_v13_2_3_synth;fifo_w36d512_reset_builtin,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w512/fifo_w512_sim_netlist.v,1723449842,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/add_32_32/add_32_32_sim_netlist.v,,fifo_w512;fifo_w512_dmem;fifo_w512_fifo_generator_ramfifo;fifo_w512_fifo_generator_top;fifo_w512_fifo_generator_v13_2_3;fifo_w512_fifo_generator_v13_2_3_synth;fifo_w512_memory;fifo_w512_rd_bin_cntr;fifo_w512_rd_fwft;fifo_w512_rd_logic;fifo_w512_rd_status_flags_ss;fifo_w512_wr_bin_cntr;fifo_w512_wr_logic;fifo_w512_wr_pf_ss;fifo_w512_wr_status_flags_ss,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w64d1k/fifo_w64d1k_sim_netlist.v,1723449998,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w25/fifo_w25_sim_netlist.v,,fifo_w64d1k;fifo_w64d1k_builtin_extdepth_v6;fifo_w64d1k_builtin_extdepth_v6_0;fifo_w64d1k_builtin_prim_v6;fifo_w64d1k_builtin_prim_v6_1;fifo_w64d1k_builtin_top_v6;fifo_w64d1k_fifo_generator_top;fifo_w64d1k_fifo_generator_v13_2_3;fifo_w64d1k_fifo_generator_v13_2_3_builtin;fifo_w64d1k_fifo_generator_v13_2_3_synth;fifo_w64d1k_reset_builtin,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w976d16/fifo_w976d16_sim_netlist.v,1723449971,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w512/fifo_w512_sim_netlist.v,,fifo_w976d16;fifo_w976d16_dmem;fifo_w976d16_fifo_generator_ramfifo;fifo_w976d16_fifo_generator_top;fifo_w976d16_fifo_generator_v13_2_3;fifo_w976d16_fifo_generator_v13_2_3_synth;fifo_w976d16_memory;fifo_w976d16_rd_bin_cntr;fifo_w976d16_rd_fwft;fifo_w976d16_rd_logic;fifo_w976d16_rd_status_flags_ss;fifo_w976d16_wr_bin_cntr;fifo_w976d16_wr_logic;fifo_w976d16_wr_status_flags_ss,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fix_to_float/fix_to_float_sim_netlist.v,1723449998,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w64d1k/fifo_w64d1k_sim_netlist.v,,fix_to_float;fix_to_float_carry_chain;fix_to_float_carry_chain__parameterized0;fix_to_float_carry_chain__parameterized0_3;fix_to_float_carry_chain__parameterized1;fix_to_float_carry_chain__parameterized2;fix_to_float_carry_chain__parameterized3;fix_to_float_delay__parameterized10;fix_to_float_delay__parameterized13;fix_to_float_delay__parameterized14;fix_to_float_delay__parameterized14_0;fix_to_float_delay__parameterized2;fix_to_float_delay__parameterized24;fix_to_float_delay__parameterized25;fix_to_float_delay__parameterized3;fix_to_float_delay__parameterized4;fix_to_float_delay__parameterized5;fix_to_float_delay__parameterized8;fix_to_float_delay__parameterized8_2;fix_to_float_fix_to_flt_conv;fix_to_float_fix_to_flt_conv_exp;fix_to_float_floating_point_v7_1_7;fix_to_float_floating_point_v7_1_7_viv;fix_to_float_flt_dec_op;fix_to_float_flt_round_bit;fix_to_float_lead_zero_encode;fix_to_float_mux4;fix_to_float_mux4__parameterized0;fix_to_float_norm_zero_det;fix_to_float_renorm_and_round_logic;fix_to_float_shift_msb_first;fix_to_float_xbip_pipe_v3_0_5_viv;fix_to_float_xbip_pipe_v3_0_5_viv__parameterized11;fix_to_float_xbip_pipe_v3_0_5_viv__parameterized17;fix_to_float_xbip_pipe_v3_0_5_viv__parameterized17_4;fix_to_float_xbip_pipe_v3_0_5_viv__parameterized21;fix_to_float_xbip_pipe_v3_0_5_viv__parameterized27;fix_to_float_xbip_pipe_v3_0_5_viv__parameterized29;fix_to_float_xbip_pipe_v3_0_5_viv__parameterized29_1;fix_to_float_xbip_pipe_v3_0_5_viv__parameterized47;fix_to_float_xbip_pipe_v3_0_5_viv__parameterized5;fix_to_float_xbip_pipe_v3_0_5_viv__parameterized5_5;fix_to_float_xbip_pipe_v3_0_5_viv__parameterized7;fix_to_float_xbip_pipe_v3_0_5_viv__parameterized9,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fp16_mult/fp16_mult_sim_netlist.v,1723449968,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fp_to_fix/fp_to_fix_sim_netlist.v,,fp16_mult;fp16_mult_carry_chain;fp16_mult_carry_chain__parameterized0;fp16_mult_carry_chain__parameterized0_4;fp16_mult_carry_chain__parameterized1;fp16_mult_carry_chain__parameterized2;fp16_mult_carry_chain__parameterized3;fp16_mult_carry_chain__parameterized4;fp16_mult_compare_eq_im;fp16_mult_compare_eq_im_3;fp16_mult_delay__parameterized10;fp16_mult_delay__parameterized11;fp16_mult_delay__parameterized7;fp16_mult_delay__parameterized8;fp16_mult_delay__parameterized8_1;fp16_mult_dsp;fp16_mult_fix_mult;fp16_mult_fix_mult_xx;fp16_mult_floating_point_v7_1_7;fp16_mult_floating_point_v7_1_7_viv;fp16_mult_flt_dec_op_lat;fp16_mult_flt_mult;fp16_mult_flt_mult_exp;fp16_mult_flt_mult_round;fp16_mult_flt_round_bit;fp16_mult_mult_gen_v12_0_14_viv;fp16_mult_renorm_and_round_logic;fp16_mult_special_detect;fp16_mult_special_detect_0;fp16_mult_xbip_pipe_v3_0_5_viv;fp16_mult_xbip_pipe_v3_0_5_viv__parameterized17;fp16_mult_xbip_pipe_v3_0_5_viv__parameterized19;fp16_mult_xbip_pipe_v3_0_5_viv__parameterized19_2;fp16_mult_xbip_pipe_v3_0_5_viv__parameterized21;fp16_mult_xbip_pipe_v3_0_5_viv__parameterized23,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fp16_sub/fp16_sub_sim_netlist.v,1723449986,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/mult_32x25/mult_32x25_sim_netlist.v,,fp16_sub;fp16_sub_addsub;fp16_sub_addsub_logic;fp16_sub_align_add;fp16_sub_alignment;fp16_sub_carry_chain;fp16_sub_carry_chain__parameterized0;fp16_sub_carry_chain__parameterized1;fp16_sub_carry_chain__parameterized10;fp16_sub_carry_chain__parameterized2;fp16_sub_carry_chain__parameterized3;fp16_sub_carry_chain__parameterized4;fp16_sub_carry_chain__parameterized5;fp16_sub_carry_chain__parameterized6;fp16_sub_carry_chain__parameterized8;fp16_sub_carry_chain__parameterized8_10;fp16_sub_carry_chain__parameterized9;fp16_sub_compare;fp16_sub_compare_eq_im;fp16_sub_compare_eq_im__parameterized0;fp16_sub_compare_eq_im__parameterized0_9;fp16_sub_compare_gt;fp16_sub_delay__parameterized1;fp16_sub_delay__parameterized10;fp16_sub_delay__parameterized10_17;fp16_sub_delay__parameterized10_18;fp16_sub_delay__parameterized10_21;fp16_sub_delay__parameterized10_6;fp16_sub_delay__parameterized11;fp16_sub_delay__parameterized14;fp16_sub_delay__parameterized16;fp16_sub_delay__parameterized17;fp16_sub_delay__parameterized1_0;fp16_sub_delay__parameterized1_11;fp16_sub_delay__parameterized1_13;fp16_sub_delay__parameterized20;fp16_sub_delay__parameterized23;fp16_sub_delay__parameterized23_2;fp16_sub_delay__parameterized26;fp16_sub_delay__parameterized36;fp16_sub_delay__parameterized37;fp16_sub_delay__parameterized38;fp16_sub_delay__parameterized39;fp16_sub_delay__parameterized40;fp16_sub_delay__parameterized5;fp16_sub_delay__parameterized5_12;fp16_sub_delay__parameterized9;fp16_sub_floating_point_v7_1_7;fp16_sub_floating_point_v7_1_7_viv;fp16_sub_flt_add;fp16_sub_flt_add_exp;fp16_sub_flt_add_logic;fp16_sub_flt_dec_op;fp16_sub_flt_round_bit;fp16_sub_lead_zero_encode;fp16_sub_mux4;fp16_sub_mux4_1;fp16_sub_norm_and_round_logic;fp16_sub_renorm_and_round_logic;fp16_sub_shift_msb_first;fp16_sub_shift_msb_first__parameterized0;fp16_sub_special_detect;fp16_sub_special_detect_5;fp16_sub_xbip_pipe_v3_0_5_viv;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized13;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized13_15;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized17;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized19;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized19_19;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized19_20;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized19_22;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized19_7;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized21;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized27;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized31;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized33;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized39;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized45;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized45_3;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized49;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized5;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized59;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized5_14;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized5_16;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized5_4;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized61;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized61_8;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized63;fp16_sub_xbip_pipe_v3_0_5_viv__parameterized65;fp16_sub_zero_det_sel,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fp_to_fix/fp_to_fix_sim_netlist.v,1723449969,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/addsub_int/addsub_int_sim_netlist.v,,fp_to_fix;fp_to_fix_carry_chain__parameterized0;fp_to_fix_carry_chain__parameterized1;fp_to_fix_compare_eq_im__parameterized0;fp_to_fix_floating_point_v7_1_7;fp_to_fix_floating_point_v7_1_7_viv;fp_to_fix_flt_to_fix_conv;fp_to_fix_xbip_pipe_v3_0_5_viv;fp_to_fix_zero_det_sel,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/mult_32x25/mult_32x25_sim_netlist.v,1723449981,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/add_unsigned/add_unsigned_sim_netlist.v,,mult_32x25;mult_32x25_delay_line__parameterized3;mult_32x25_dsp;mult_32x25_mult_gen_v12_0_14;mult_32x25_mult_gen_v12_0_14_viv,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/remap/add_38_38/add_38_38_sim_netlist.v,1723450054,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/remap/mult_s_26_16/mult_s_26_16_sim_netlist.v,,add_38_38;add_38_38_c_addsub_v12_0_12;add_38_38_c_addsub_v12_0_12_fabric_legacy;add_38_38_c_addsub_v12_0_12_legacy;add_38_38_c_addsub_v12_0_12_lut6_legacy;add_38_38_c_addsub_v12_0_12_viv,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/remap/add_39_39/add_39_39_sim_netlist.v,1723450066,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/base_axis_fifo/sim/base_axis_fifo.v,,add_39_39;add_39_39_c_addsub_v12_0_12;add_39_39_c_addsub_v12_0_12_fabric_legacy;add_39_39_c_addsub_v12_0_12_legacy;add_39_39_c_addsub_v12_0_12_lut6_legacy;add_39_39_c_addsub_v12_0_12_viv,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/remap/add_s_32_32/add_s_32_32_sim_netlist.v,1723450066,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/remap/ftmp_dpram/ftmp_dpram_sim_netlist.v,,add_s_32_32;add_s_32_32_c_addsub_v12_0_12;add_s_32_32_c_addsub_v12_0_12_fabric_legacy;add_s_32_32_c_addsub_v12_0_12_legacy;add_s_32_32_c_addsub_v12_0_12_lut6_legacy;add_s_32_32_c_addsub_v12_0_12_viv,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/remap/ftmp_dpram/ftmp_dpram_sim_netlist.v,1723450142,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/remap/add_39_39/add_39_39_sim_netlist.v,,ftmp_dpram;ftmp_dpram_blk_mem_gen_generic_cstr;ftmp_dpram_blk_mem_gen_prim_width;ftmp_dpram_blk_mem_gen_prim_width__parameterized0;ftmp_dpram_blk_mem_gen_prim_width__parameterized1;ftmp_dpram_blk_mem_gen_prim_width__parameterized10;ftmp_dpram_blk_mem_gen_prim_width__parameterized11;ftmp_dpram_blk_mem_gen_prim_width__parameterized12;ftmp_dpram_blk_mem_gen_prim_width__parameterized13;ftmp_dpram_blk_mem_gen_prim_width__parameterized2;ftmp_dpram_blk_mem_gen_prim_width__parameterized3;ftmp_dpram_blk_mem_gen_prim_width__parameterized4;ftmp_dpram_blk_mem_gen_prim_width__parameterized5;ftmp_dpram_blk_mem_gen_prim_width__parameterized6;ftmp_dpram_blk_mem_gen_prim_width__parameterized7;ftmp_dpram_blk_mem_gen_prim_width__parameterized8;ftmp_dpram_blk_mem_gen_prim_width__parameterized9;ftmp_dpram_blk_mem_gen_prim_wrapper;ftmp_dpram_blk_mem_gen_prim_wrapper__parameterized0;ftmp_dpram_blk_mem_gen_prim_wrapper__parameterized1;ftmp_dpram_blk_mem_gen_prim_wrapper__parameterized10;ftmp_dpram_blk_mem_gen_prim_wrapper__parameterized11;ftmp_dpram_blk_mem_gen_prim_wrapper__parameterized12;ftmp_dpram_blk_mem_gen_prim_wrapper__parameterized13;ftmp_dpram_blk_mem_gen_prim_wrapper__parameterized2;ftmp_dpram_blk_mem_gen_prim_wrapper__parameterized3;ftmp_dpram_blk_mem_gen_prim_wrapper__parameterized4;ftmp_dpram_blk_mem_gen_prim_wrapper__parameterized5;ftmp_dpram_blk_mem_gen_prim_wrapper__parameterized6;ftmp_dpram_blk_mem_gen_prim_wrapper__parameterized7;ftmp_dpram_blk_mem_gen_prim_wrapper__parameterized8;ftmp_dpram_blk_mem_gen_prim_wrapper__parameterized9;ftmp_dpram_blk_mem_gen_top;ftmp_dpram_blk_mem_gen_v8_4_2;ftmp_dpram_blk_mem_gen_v8_4_2_synth,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/remap/mult_22_16/mult_22_16_sim_netlist.v,1723450060,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/remap/add_38_38/add_38_38_sim_netlist.v,,mult_22_16;mult_22_16_dsp;mult_22_16_mult_gen_v12_0_14;mult_22_16_mult_gen_v12_0_14_viv,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/remap/mult_s_26_16/mult_s_26_16_sim_netlist.v,1723450067,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/remap/w514d512_fifo/w514d512_fifo_sim_netlist.v,,mult_s_26_16;mult_s_26_16_luts;mult_s_26_16_mult_gen_v12_0_14;mult_s_26_16_mult_gen_v12_0_14_viv,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/remap/w514d512_fifo/w514d512_fifo_sim_netlist.v,1723450135,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/remap/add_s_32_32/add_s_32_32_sim_netlist.v,,w514d512_fifo;w514d512_fifo_blk_mem_gen_generic_cstr;w514d512_fifo_blk_mem_gen_prim_width;w514d512_fifo_blk_mem_gen_prim_width__parameterized0;w514d512_fifo_blk_mem_gen_prim_width__parameterized1;w514d512_fifo_blk_mem_gen_prim_width__parameterized2;w514d512_fifo_blk_mem_gen_prim_width__parameterized3;w514d512_fifo_blk_mem_gen_prim_width__parameterized4;w514d512_fifo_blk_mem_gen_prim_width__parameterized5;w514d512_fifo_blk_mem_gen_prim_width__parameterized6;w514d512_fifo_blk_mem_gen_prim_wrapper;w514d512_fifo_blk_mem_gen_prim_wrapper__parameterized0;w514d512_fifo_blk_mem_gen_prim_wrapper__parameterized1;w514d512_fifo_blk_mem_gen_prim_wrapper__parameterized2;w514d512_fifo_blk_mem_gen_prim_wrapper__parameterized3;w514d512_fifo_blk_mem_gen_prim_wrapper__parameterized4;w514d512_fifo_blk_mem_gen_prim_wrapper__parameterized5;w514d512_fifo_blk_mem_gen_prim_wrapper__parameterized6;w514d512_fifo_blk_mem_gen_top;w514d512_fifo_blk_mem_gen_v8_4_2;w514d512_fifo_blk_mem_gen_v8_4_2_synth;w514d512_fifo_compare;w514d512_fifo_compare_0;w514d512_fifo_compare_1;w514d512_fifo_compare_2;w514d512_fifo_fifo_generator_ramfifo;w514d512_fifo_fifo_generator_top;w514d512_fifo_fifo_generator_v13_2_3;w514d512_fifo_fifo_generator_v13_2_3_synth;w514d512_fifo_memory;w514d512_fifo_rd_bin_cntr;w514d512_fifo_rd_fwft;w514d512_fifo_rd_logic;w514d512_fifo_rd_status_flags_ss;w514d512_fifo_wr_bin_cntr;w514d512_fifo_wr_logic;w514d512_fifo_wr_pf_ss;w514d512_fifo_wr_status_flags_ss,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/segpost/bdsp/bdsp_sim_netlist.v,1723450035,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/segpost/lbdsp/lbdsp_sim_netlist.v,,bdsp;bdsp_xbip_dsp48_macro_synth;bdsp_xbip_dsp48_macro_v3_0_16;bdsp_xbip_dsp48_macro_v3_0_16_viv;bdsp_xbip_dsp48e1_wrapper_v3_0;bdsp_xbip_pipe_v3_0_5_viv__parameterized2;bdsp_xbip_pipe_v3_0_5_viv__parameterized3;bdsp_xbip_pipe_v3_0_5_viv__parameterized5;bdsp_xbip_pipe_v3_0_5_viv__parameterized5_1;bdsp_xbip_pipe_v3_0_5_viv__parameterized7;bdsp_xbip_pipe_v3_0_5_viv__parameterized7_0,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/segpost/lbdsp/lbdsp_sim_netlist.v,1723450043,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/conf_mem/conf_mem_sim_netlist.v,,lbdsp;lbdsp_xbip_dsp48_macro_synth;lbdsp_xbip_dsp48_macro_v3_0_16;lbdsp_xbip_dsp48_macro_v3_0_16_viv;lbdsp_xbip_dsp48e1_wrapper_v3_0;lbdsp_xbip_pipe_v3_0_5_viv__parameterized2;lbdsp_xbip_pipe_v3_0_5_viv__parameterized3;lbdsp_xbip_pipe_v3_0_5_viv__parameterized5;lbdsp_xbip_pipe_v3_0_5_viv__parameterized5_1;lbdsp_xbip_pipe_v3_0_5_viv__parameterized7;lbdsp_xbip_pipe_v3_0_5_viv__parameterized7_0,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/segpost/sp_async_fifo/sp_async_fifo_sim_netlist.v,1723450038,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/idx_mem/idx_mem_sim_netlist.v,,sp_async_fifo;sp_async_fifo_clk_x_pntrs;sp_async_fifo_dmem;sp_async_fifo_fifo_generator_ramfifo;sp_async_fifo_fifo_generator_top;sp_async_fifo_fifo_generator_v13_2_3;sp_async_fifo_fifo_generator_v13_2_3_synth;sp_async_fifo_memory;sp_async_fifo_rd_bin_cntr;sp_async_fifo_rd_fwft;sp_async_fifo_rd_logic;sp_async_fifo_rd_status_flags_as;sp_async_fifo_reset_blk_ramfifo;sp_async_fifo_wr_bin_cntr;sp_async_fifo_wr_logic;sp_async_fifo_wr_pf_as;sp_async_fifo_wr_status_flags_as;sp_async_fifo_xpm_cdc_async_rst;sp_async_fifo_xpm_cdc_async_rst__2;sp_async_fifo_xpm_cdc_gray;sp_async_fifo_xpm_cdc_gray__2;sp_async_fifo_xpm_cdc_single;sp_async_fifo_xpm_cdc_single__2,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/segpost/sp_rddr_fifo/sp_rddr_fifo_sim_netlist.v,1723450034,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/fifo_w33d1k/fifo_w33d1k_sim_netlist.v,,sp_rddr_fifo;sp_rddr_fifo_dmem;sp_rddr_fifo_fifo_generator_ramfifo;sp_rddr_fifo_fifo_generator_top;sp_rddr_fifo_fifo_generator_v13_2_3;sp_rddr_fifo_fifo_generator_v13_2_3_synth;sp_rddr_fifo_memory;sp_rddr_fifo_rd_bin_cntr;sp_rddr_fifo_rd_fwft;sp_rddr_fifo_rd_logic;sp_rddr_fifo_rd_status_flags_ss;sp_rddr_fifo_wr_bin_cntr;sp_rddr_fifo_wr_logic;sp_rddr_fifo_wr_status_flags_ss,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/sub/sub_data_sim_netlist.v,1723449657,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/mult_data/mult_data_sim_netlist.v,,sub_data;sub_data_c_addsub_v12_0_12;sub_data_c_addsub_v12_0_12_fabric_legacy;sub_data_c_addsub_v12_0_12_legacy;sub_data_c_addsub_v12_0_12_lut6_legacy;sub_data_c_addsub_v12_0_12_viv,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/sub_16_16/sub_16_16_sim_netlist.v,1723449820,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/sub_32_32/sub_32_32_sim_netlist.v,,sub_16_16;sub_16_16_c_addsub_v12_0_12;sub_16_16_c_addsub_v12_0_12_fabric_legacy;sub_16_16_c_addsub_v12_0_12_legacy;sub_16_16_c_addsub_v12_0_12_lut6_legacy;sub_16_16_c_addsub_v12_0_12_viv,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/sub_32_32/sub_32_32_sim_netlist.v,1723449827,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/norm/dsp48_mac/dsp48_mac_sim_netlist.v,,sub_32_32;sub_32_32_c_addsub_v12_0_12;sub_32_32_c_addsub_v12_0_12_fabric_legacy;sub_32_32_c_addsub_v12_0_12_legacy;sub_32_32_c_addsub_v12_0_12_lut6_legacy;sub_32_32_c_addsub_v12_0_12_viv,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/w1280_d512/w1280_d512_sim_netlist.v,1723449934,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/cdc_fifo_nms_base/cdc_fifo_nms_base_sim_netlist.v,,w1280_d512;w1280_d512_blk_mem_gen_generic_cstr;w1280_d512_blk_mem_gen_prim_width;w1280_d512_blk_mem_gen_prim_width__parameterized0;w1280_d512_blk_mem_gen_prim_width__parameterized1;w1280_d512_blk_mem_gen_prim_width__parameterized10;w1280_d512_blk_mem_gen_prim_width__parameterized11;w1280_d512_blk_mem_gen_prim_width__parameterized12;w1280_d512_blk_mem_gen_prim_width__parameterized13;w1280_d512_blk_mem_gen_prim_width__parameterized14;w1280_d512_blk_mem_gen_prim_width__parameterized15;w1280_d512_blk_mem_gen_prim_width__parameterized16;w1280_d512_blk_mem_gen_prim_width__parameterized2;w1280_d512_blk_mem_gen_prim_width__parameterized3;w1280_d512_blk_mem_gen_prim_width__parameterized4;w1280_d512_blk_mem_gen_prim_width__parameterized5;w1280_d512_blk_mem_gen_prim_width__parameterized6;w1280_d512_blk_mem_gen_prim_width__parameterized7;w1280_d512_blk_mem_gen_prim_width__parameterized8;w1280_d512_blk_mem_gen_prim_width__parameterized9;w1280_d512_blk_mem_gen_prim_wrapper;w1280_d512_blk_mem_gen_prim_wrapper__parameterized0;w1280_d512_blk_mem_gen_prim_wrapper__parameterized1;w1280_d512_blk_mem_gen_prim_wrapper__parameterized10;w1280_d512_blk_mem_gen_prim_wrapper__parameterized11;w1280_d512_blk_mem_gen_prim_wrapper__parameterized12;w1280_d512_blk_mem_gen_prim_wrapper__parameterized13;w1280_d512_blk_mem_gen_prim_wrapper__parameterized14;w1280_d512_blk_mem_gen_prim_wrapper__parameterized15;w1280_d512_blk_mem_gen_prim_wrapper__parameterized16;w1280_d512_blk_mem_gen_prim_wrapper__parameterized2;w1280_d512_blk_mem_gen_prim_wrapper__parameterized3;w1280_d512_blk_mem_gen_prim_wrapper__parameterized4;w1280_d512_blk_mem_gen_prim_wrapper__parameterized5;w1280_d512_blk_mem_gen_prim_wrapper__parameterized6;w1280_d512_blk_mem_gen_prim_wrapper__parameterized7;w1280_d512_blk_mem_gen_prim_wrapper__parameterized8;w1280_d512_blk_mem_gen_prim_wrapper__parameterized9;w1280_d512_blk_mem_gen_top;w1280_d512_blk_mem_gen_v8_4_2;w1280_d512_blk_mem_gen_v8_4_2_synth,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/w16_d512/w16_d512_sim_netlist.v,1723449889,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/mult_24_16/mult_24_16_sim_netlist.v,,w16_d512;w16_d512_blk_mem_gen_generic_cstr;w16_d512_blk_mem_gen_prim_width;w16_d512_blk_mem_gen_prim_wrapper;w16_d512_blk_mem_gen_top;w16_d512_blk_mem_gen_v8_4_2;w16_d512_blk_mem_gen_v8_4_2_synth,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/w616d64_fifo/w616d64_fifo_sim_netlist.v,1723449910,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/ip/w1280_d512/w1280_d512_sim_netlist.v,,w616d64_fifo;w616d64_fifo_blk_mem_gen_generic_cstr;w616d64_fifo_blk_mem_gen_prim_width;w616d64_fifo_blk_mem_gen_prim_width__parameterized0;w616d64_fifo_blk_mem_gen_prim_width__parameterized1;w616d64_fifo_blk_mem_gen_prim_width__parameterized2;w616d64_fifo_blk_mem_gen_prim_width__parameterized3;w616d64_fifo_blk_mem_gen_prim_width__parameterized4;w616d64_fifo_blk_mem_gen_prim_width__parameterized5;w616d64_fifo_blk_mem_gen_prim_width__parameterized6;w616d64_fifo_blk_mem_gen_prim_width__parameterized7;w616d64_fifo_blk_mem_gen_prim_wrapper;w616d64_fifo_blk_mem_gen_prim_wrapper__parameterized0;w616d64_fifo_blk_mem_gen_prim_wrapper__parameterized1;w616d64_fifo_blk_mem_gen_prim_wrapper__parameterized2;w616d64_fifo_blk_mem_gen_prim_wrapper__parameterized3;w616d64_fifo_blk_mem_gen_prim_wrapper__parameterized4;w616d64_fifo_blk_mem_gen_prim_wrapper__parameterized5;w616d64_fifo_blk_mem_gen_prim_wrapper__parameterized6;w616d64_fifo_blk_mem_gen_prim_wrapper__parameterized7;w616d64_fifo_blk_mem_gen_top;w616d64_fifo_blk_mem_gen_v8_4_2;w616d64_fifo_blk_mem_gen_v8_4_2_synth;w616d64_fifo_fifo_generator_ramfifo;w616d64_fifo_fifo_generator_top;w616d64_fifo_fifo_generator_v13_2_3;w616d64_fifo_fifo_generator_v13_2_3_synth;w616d64_fifo_memory;w616d64_fifo_rd_bin_cntr;w616d64_fifo_rd_fwft;w616d64_fifo_rd_logic;w616d64_fifo_rd_status_flags_ss;w616d64_fifo_wr_bin_cntr;w616d64_fifo_wr_logic;w616d64_fifo_wr_status_flags_ss,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/AVR/avr_brs.v,1646127508,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/AVR/avr_rs.v,,avr_brs,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/AVR/avr_frs.v,1646127508,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/AVR/avr_brs.v,,avr_frs,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/AVR/avr_rb.v,1624608732,verilog,,,,avr_rb,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/AVR/avr_rs.v,1646127508,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/image_make/cut_fixed.v,,avr_rs,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/argmax2d/argmax2d_cmp.v,1725014640,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/argmax2d/axis_fifo_cdc64.v,,argmax2d_cmp,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/argmax2d/argmax2d_ctrl.sv,1725850308,systemVerilog,,,,argmax2d_ctrl,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/argmax2d/argmax2d_rdma.v,1724037622,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/argmax2d/axis_fifo.v,,argmax2d_rdma,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/argmax2d/argmax2d_top.sv,1725851634,systemVerilog,,,,argmax2d_top,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/argmax2d/argmax2d_wdma.v,1724037688,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/argmax2d/axis_fifo_cdc32.v,,argmax2d_wdma,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/argmax2d/axis_fifo.v,1715773672,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/argmax2d/cmp_argmax2d.v,,axis_fifo,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/argmax2d/axis_fifo_cdc32.v,1715776079,verilog,,,,axis_fifo_cdc32,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/argmax2d/axis_fifo_cdc64.v,1715776098,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/argmax2d/argmax2d_wdma.v,,axis_fifo_cdc64,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/argmax2d/cmp_argmax2d.v,1725014647,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/reconfigure_tb/nearest_top_tb.v,,cmp_argmax2d,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/customop_dwdc/collecting_fifo.v,1720407145,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/sel.v,,collecting_fifo,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/gen_b_done.sv,1719833235,systemVerilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/argmax2d/argmax2d_top.sv,,gen_b_done,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/image_make/cut_fixed.v,1658716560,verilog,,,,cut_fixed,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/image_make/image_data_processing.v,1658716560,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/image_make/pulse_cross.v,,image_data_processing,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/image_make/image_make_ctrl.v,1722501496,systemVerilog,,,,image_make_ctrl,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/image_make/image_make_top.v,1722560700,systemVerilog,,,,image_make_top,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/image_make/img_padding.v,1658716560,verilog,,,,img_padding,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/image_make/pulse_cross.v,1658716560,verilog,,,,pulse_cross,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/nearest_upsample/addr_gen.v,1702029102,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/nms/iou_cu.v,,addr_gen,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/nearest_upsample/nearest_ctrl.sv,1722560302,systemVerilog,,,,nearest_ctrl,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/nearest_upsample/nearest_top.sv,1722560781,systemVerilog,,,,nearest_top,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/nearest_upsample/nearest_upsample_rdma.v,1702029102,verilog,,,,nearest_upsample_rdma,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/nearest_upsample/nearest_upsample_wdma.v,1702029102,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/nearest_upsample/nearest_upsample_rdma.v,,nearest_upsample_wdma,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/nms/avr_rb_double.v,1700636902,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/nms/iou_dma_bram.v,,avr_rb_double,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/nms/iou_cu.v,1702550079,verilog,,,,iou_cu,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/nms/iou_dma_bram.v,1702029104,verilog,,,,iou_dma,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/nms/n2w_bwc_addr.v,1702029102,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/nms/avr_rb_double.v,,n2w_bwc_addr,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/nms/nms_bram.v,1702029102,verilog,,,,nms_bram,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/nms/nms_cdc_fifo.sv,1702029102,systemVerilog,,,,nms_cdc_fifo,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/nms/nms_ctrl.sv,1722560410,systemVerilog,,,,nms_ctrl,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/nms/nms_rdma.v,1702029102,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/nms/nms_bram.v,,nms_rdma,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/nms/nms_top.sv,1722560794,systemVerilog,,,,nms_top,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/nms/nms_wdma.v,1702029102,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/norm/defer_unit.v,,nms_wdma,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/norm/carmack.v,1705042094,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/norm/norm_dma.v,,carmack,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/norm/cdc_process.v,1699845700,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/norm/serial_to_parallel.v,,cdc_process,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/norm/defer_unit.v,1699845728,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/norm/inst_ctrl.v,,defer_unit,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/norm/inst_ctrl.v,1709290878,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/norm/norm_ctrl.v,,inst_ctrl,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/norm/norm_cell.v,1704959326,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/norm/variance_cell.v,,norm_cell,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/norm/norm_core.v,1705474462,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/customop_dwdc/collecting_fifo.v,,norm_core,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/norm/norm_ctrl.v,1722500498,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/norm/norm_cell.v,,norm_ctrl,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/norm/norm_dma.v,1704268748,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/norm/norm_core.v,,norm_dma,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/norm/norm_wrapper.sv,1722560767,systemVerilog,,,,norm_wrapper,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/norm/parallel_to_serial.v,1699846226,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/norm/cdc_process.v,,parallel_to_serial,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/norm/serial_to_parallel.v,1699846244,verilog,,,,serial_to_parallel,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/norm/variance_cell.v,1705030882,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/norm/parallel_to_serial.v,,variance_cell,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/remap/bilinear_remap.sv,1720172884,systemVerilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/gen_b_done.sv,,bilinear_remap,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/remap/ddr_ritcn_remap.sv,1716281011,systemVerilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/remap/n2w_remap.sv,,ddr_ritcn_remap,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/remap/ftmp_rdma.sv,1716885929,systemVerilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/remap/remap_top.sv,,ftmp_rdma,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/remap/ftmp_wdma.sv,1718074620,systemVerilog,,,,ftmp_wdma,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/remap/grid_rdma.sv,1716295052,systemVerilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/remap/ddr_ritcn_remap.sv,,grid_rdma,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/remap/grid_trans.sv,1718344260,systemVerilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/remap/remap.sv,,grid_trans,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/remap/n2w_remap.sv,1715775233,systemVerilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/remap/grid_trans.sv,,n2w_remap,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/remap/remap.sv,1718846084,systemVerilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/remap/remap_bram.sv,,remap,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/remap/remap_bram.sv,1715763001,systemVerilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/remap/w2n_remap.sv,,remap_bram,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/remap/remap_ctrl.sv,1722560499,systemVerilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/remap/grid_rdma.sv,,remap_ctrl,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/remap/remap_top.sv,1722560839,systemVerilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/remap/remap_ctrl.sv,,remap_top,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/remap/w2n_remap.sv,1715392509,systemVerilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/remap/ftmp_wdma.sv,,w2n_remap,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/addrgen.v,1710940169,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/conf_buffer.v,,addrgen,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/argmax.v,1710862313,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/idx_buffer.v,,argmax,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/bcacu.v,1710213752,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/upsample.v,,bcacu,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/bcmp.v,1701603576,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/max_cmp.v,,bcmp,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/bilinear.v,1704349387,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/one_pixel.v,,bilinear,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/cmp.v,1704371978,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/segpost_wdma.v,,cmp,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/conf_buffer.v,1711938126,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/bcacu.v,,conf_buffer,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/coordgen.v,1711590670,verilog,,,,coordgen,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/idx_buffer.v,1711589063,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/obuffer.v,,idx_buffer,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/max_cmp.v,1710833842,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/cmp.v,,max_cmp,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/n2w_segpost.v,1708861328,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/addrgen.v,,n2w_segpost,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/obuffer.v,1711589271,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/bilinear.v,,obuffer,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/one_pixel.v,1708848566,verilog,,,,one_pixel,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/segpost_ctrl.v,1722501426,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/bcmp.v,,segpost_ctrl,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/segpost_top.sv,1722560824,systemVerilog,,,,segpost_top,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/segpost_wdma.v,1709696108,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/n2w_segpost.v,,segpost_wdma,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/sel.v,1710600463,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/segpost_ctrl.v,,sel,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/upsample.v,1711941154,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/hardop/segpost/argmax.v,,upsample,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/reconfigure_tb/argmax2d_top_tb.v,1743666465,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/reconfigure_tb/norm_wrapper_top_tb.v,,argmax2d_top_tb,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/reconfigure_tb/image_make_top_tb.v,1744021095,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/reconfigure_tb/nms_top_tb.v,,image_make_top_tb,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/reconfigure_tb/nearest_top_tb.v,1743666578,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/reconfigure_tb/remap_top_tb.v,,nearest_top_tb,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/reconfigure_tb/nms_top_tb.v,1743665609,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/reconfigure_tb/argmax2d_top_tb.v,,nms_top_tb,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/reconfigure_tb/norm_wrapper_top_tb.v,1743667117,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/reconfigure_tb/segpost_top_tb.v,,norm_wrapper_top_tb,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/reconfigure_tb/remap_top_tb.v,1743665555,verilog,,C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/reconfigure_tb/image_make_top_tb.v,,remap_top_tb,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/reconfigure_tb/segpost_top_tb.v,1743665593,verilog,,,,segpost_top_tb,,,,,,,,
C:/Users/Smvar/Desktop/Project/reconfigure_test/ps_in.srcs/sources_1/rtl/sv/mna_itf.sv,1597907902,systemVerilog,,,,data_itf;mna_ddr_rd_itf;mna_ddr_ww_itf;mna_gp_std_brsep_itf;mna_gp_std_itf;mna_gp_ww_brsep_itf;mna_gp_ww_itf;mna_hp_std_itf,,,,,,,,
