/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [17:0] _01_;
  wire [2:0] _02_;
  wire celloutsig_0_10z;
  wire [19:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [17:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_3z[15] | celloutsig_0_5z[2]);
  assign celloutsig_0_16z = ~(celloutsig_0_14z[0] | celloutsig_0_2z);
  assign celloutsig_0_1z = ~(in_data[81] | _00_);
  assign celloutsig_1_6z = ~(in_data[103] | celloutsig_1_1z[2]);
  assign celloutsig_1_13z = ~celloutsig_1_5z;
  assign celloutsig_1_19z = ~((celloutsig_1_13z | celloutsig_1_7z) & (celloutsig_1_8z | celloutsig_1_11z));
  assign celloutsig_0_10z = ~((celloutsig_0_1z | celloutsig_0_6z) & (celloutsig_0_9z[3] | celloutsig_0_6z));
  assign celloutsig_1_10z = ~((celloutsig_1_1z[2] | celloutsig_1_1z[3]) & (celloutsig_1_4z | celloutsig_1_3z[7]));
  reg [2:0] _11_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 3'h0;
    else _11_ <= in_data[24:22];
  assign { _02_[2:1], _00_ } = _11_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 18'h00000;
    else _01_ <= { celloutsig_1_3z[4:1], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_16z = { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_12z } > { celloutsig_1_1z[3:2], celloutsig_1_10z };
  assign celloutsig_1_18z = { _01_[3:2], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_15z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_16z } > { celloutsig_1_15z[0], celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_12z = in_data[157:142] > { in_data[190:176], celloutsig_1_8z };
  assign celloutsig_0_4z = celloutsig_0_3z[13:0] || { celloutsig_0_3z[11:1], _02_[2:1], _00_ };
  assign celloutsig_0_6z = { celloutsig_0_3z[14:0], celloutsig_0_5z } || { celloutsig_0_2z, _02_[2:1], _00_, celloutsig_0_4z, celloutsig_0_3z, _02_[2:1], _00_ };
  assign celloutsig_0_8z = celloutsig_0_5z[8:2] || { celloutsig_0_3z[16:13], _02_[2:1], _00_ };
  assign celloutsig_1_5z = celloutsig_1_3z[7:1] || in_data[172:166];
  assign celloutsig_1_8z = in_data[140:117] || { in_data[119:112], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_2z = in_data[59:55] || { _00_, celloutsig_0_1z, _02_[2:1], _00_ };
  assign celloutsig_0_12z = in_data[18:12] != { celloutsig_0_11z[9:4], celloutsig_0_6z };
  assign celloutsig_1_4z = { in_data[155:141], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } != in_data[124:98];
  assign celloutsig_1_11z = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_7z } != in_data[125:123];
  assign celloutsig_0_14z = - in_data[29:26];
  assign celloutsig_1_0z = - in_data[133:130];
  assign celloutsig_0_5z = in_data[80:70] >> { celloutsig_0_3z[16:10], _02_[2:1], _00_, celloutsig_0_4z };
  assign celloutsig_1_1z = celloutsig_1_0z >> in_data[190:187];
  assign celloutsig_0_3z = { in_data[59:58], celloutsig_0_2z, _02_[2:1], _00_, celloutsig_0_2z, _02_[2:1], _00_, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, _02_[2:1], _00_, celloutsig_0_2z, celloutsig_0_2z } >>> { in_data[46:35], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_9z = in_data[49:45] >>> { celloutsig_0_3z[7:4], celloutsig_0_7z };
  assign celloutsig_1_3z = in_data[172:165] >>> { celloutsig_1_0z[3:1], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z } ~^ { celloutsig_1_3z[5:4], celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_3z } ~^ { celloutsig_0_3z[4:3], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_15z = { celloutsig_0_11z[16:5], celloutsig_0_14z, celloutsig_0_10z } ~^ { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_13z = ~((in_data[54] & celloutsig_0_12z) | (celloutsig_0_5z[10] & celloutsig_0_3z[8]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z[3] & celloutsig_1_0z[0]) | (celloutsig_1_0z[3] & celloutsig_1_1z[1]));
  assign celloutsig_1_7z = ~((celloutsig_1_5z & celloutsig_1_3z[7]) | (celloutsig_1_0z[1] & celloutsig_1_4z));
  assign _02_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[48:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
