<!DOCTYPE html>
<html>
<head>
   <meta charset="utf-8">
   <meta http-equiv="X-UA-Compatible" content="IE=edge">
   <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
   <meta http-equiv="description" content="index.html">
   <meta http-equiv="keywords" content="tl-verilog">

   <title>top.m4 -> top.sv & top_gen.sv</title>

   <link rel="stylesheet" href="tlx.css" />
<!--Load styles for stats page-->
<link rel="stylesheet" href="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/stats.css" />
<!--Load the AJAX API-->
<script src="https://ajax.googleapis.com/ajax/libs/jquery/1.11.2/jquery.min.js"></script>
<script type="text/javascript" src="https://www.google.com/jsapi"></script>
<script type="text/javascript" src="http://www.rweda.com/lib/sp_1.9-2018_02_11-beta/stats.js"></script>
<script type="text/javascript">

  function getTitle() {
    return "top.m4 -> top.sv & top_gen.sv";
  }

  function chartData() {
    return [
      ['File(s)', 'Unknown', 'Untouched', 'Logic', 'Declarations', 'Staging', 'Structure', 'Validity', 'Gating', '(Instrumentation)', { role: 'style' }, '(Comments)', { role: 'style' }, '(Whitespace)', { role: 'style' }],
      ['top.m4', 0, 762, 111, 0, 4, 38, 0, 0, 0, 'opacity: 0.1', 842, 'opacity: 0.1', 466, 'opacity: 0.1'],
      ['top.sv', 0, 762, 195, 0, 0, 70, 0, 0, 0, 'opacity: 0.1', 955, 'opacity: 0.1', 481, 'opacity: 0.1'],
      ['top_gen.sv', 0, 0, 0, 210, 795, 53, 0, 0, 177, 'opacity: 0.1', 549, 'opacity: 0.1', 606, 'opacity: 0.1'],
      ['SV Total', 0, 762, 195, 210, 795, 123, 0, 0, 177, 'opacity: 0.1', 1504, 'opacity: 0.1', 1087, 'opacity: 0.1']
    ];
  }

  function chartColors() {
    return ['DarkGray', '#305050', 'purple', 'blue', '#509050', '#1090c0', '#E04010', 'orange', '#C0C0F0', '#C04040', 'gray'];
  };
</script>
</head>

<body>

    <div id="four_square">
        <div id="chart_div" class="cell left top"></div>
        <div id="gen_div" class="cell code right top">
<h2>top_gen.sv</h2>

<pre>
<span class="tlx_comments">// Generated by SandPiper(TM) 1.9-2018/02/11-beta from Redwood EDA.
// (Installed here: /home/devel/SandPiper_1.9-2018_02_11-beta_distro.)
// Redwood EDA does not claim intellectual property rights to this file and provides no warranty regarding its correctness or quality.


</span><span class="tlx_structure">`include &quot;sandpiper_gen.vh&quot;





</span><span class="tlx_comments">//
// Signals declared top-level.
//

// For |pipe$a.
</span><span class="tlx_declarations">logic [1:0] PIPE_a_a0,
            PIPE_a_a1,
            PIPE_a_a2,
            PIPE_a_a3,
            PIPE_a_a4,
            PIPE_a_a5;

</span><span class="tlx_comments">// For |pipe$b.
</span><span class="tlx_declarations">logic [1:0] PIPE_b_a0,
            PIPE_b_a1,
            PIPE_b_a2,
            PIPE_b_a3,
            PIPE_b_a4,
            PIPE_b_a5;

</span><span class="tlx_comments">// For |pipe$c.
</span><span class="tlx_declarations">logic [4:0] PIPE_c_a0,
            PIPE_c_a1,
            PIPE_c_a2,
            PIPE_c_a3,
            PIPE_c_a4,
            PIPE_c_a5;


</span><span class="tlx_structure">
generate
</span><span class="tlx_comments">

   //
   // Scope: |pipe
   //

      // For $a.
      </span><span class="tlx_staging">always_ff @(posedge clk) PIPE_a_a1[1:0] &lt;= PIPE_a_a0[1:0];
      always_ff @(posedge clk) PIPE_a_a2[1:0] &lt;= PIPE_a_a1[1:0];
      always_ff @(posedge clk) PIPE_a_a3[1:0] &lt;= PIPE_a_a2[1:0];
      always_ff @(posedge clk) PIPE_a_a4[1:0] &lt;= PIPE_a_a3[1:0];
      always_ff @(posedge clk) PIPE_a_a5[1:0] &lt;= PIPE_a_a4[1:0];

      </span><span class="tlx_comments">// For $b.
      </span><span class="tlx_staging">always_ff @(posedge clk) PIPE_b_a1[1:0] &lt;= PIPE_b_a0[1:0];
      always_ff @(posedge clk) PIPE_b_a2[1:0] &lt;= PIPE_b_a1[1:0];
      always_ff @(posedge clk) PIPE_b_a3[1:0] &lt;= PIPE_b_a2[1:0];
      always_ff @(posedge clk) PIPE_b_a4[1:0] &lt;= PIPE_b_a3[1:0];
      always_ff @(posedge clk) PIPE_b_a5[1:0] &lt;= PIPE_b_a4[1:0];

      </span><span class="tlx_comments">// For $c.
      </span><span class="tlx_staging">always_ff @(posedge clk) PIPE_c_a1[4:0] &lt;= PIPE_c_a0[4:0];
      always_ff @(posedge clk) PIPE_c_a2[4:0] &lt;= PIPE_c_a1[4:0];
      always_ff @(posedge clk) PIPE_c_a3[4:0] &lt;= PIPE_c_a2[4:0];
      always_ff @(posedge clk) PIPE_c_a4[4:0] &lt;= PIPE_c_a3[4:0];
      always_ff @(posedge clk) PIPE_c_a5[4:0] &lt;= PIPE_c_a4[4:0];




</span><span class="tlx_structure">endgenerate




</span><span class="tlx_comments">//
// Debug Signals
//

</span><span class="tlx_instrumentation">generate

   if (1) begin : DEBUG_SIGS
</span><span class="tlx_comments">

      //
      // Scope: |pipe
      //
      </span><span class="tlx_instrumentation">if (1) begin : \|pipe 
         logic [1:0] \@0$a ;
         assign \@0$a = PIPE_a_a0;
         logic [1:0] \@0$b ;
         assign \@0$b = PIPE_b_a0;
         logic [4:0] \@0$c ;
         assign \@0$c = PIPE_c_a0;
      end


   end

endgenerate




</span><span class="tlx_structure">generate   </span><span class="tlx_comments">// This is awkward, but we need to go into 'generate' context in the line that `includes the declarations file.
</span>
</pre>
        </div>
        <div id="tlx_div" class="cell code left bottom">
<h2>top.m4</h2>

<pre>
<span class="tlx_structure">\TLV_version 1d: tl-x.org
\SV
</span><span class="tlx_untouched">module ha ( input   a, b,
            output  sum, cout);

  assign sum  = a ^ b;
  assign cout = a &amp; b;
endmodule

module my_design
	#(parameter N=4)
		(	input [N-1:0] a, b,
			output [N-1:0] sum, cout);

	</span><span class="tlx_comments">// Declare a temporary loop variable to be used during
	// generation and won't be available during simulation
	</span><span class="tlx_untouched">genvar i;

	</span><span class="tlx_comments">// Generate for loop to instantiate N times
	</span><span class="tlx_untouched">generate
		for (i = 0; i &lt; N; i = i + 1) begin
          ha u0 (a[i], b[i], sum[i], cout[i]);
		end
	endgenerate
endmodule

module tb;
	parameter N = 2;
  reg  [N-1:0] a, b;
  wire [N-1:0] sum, cout;

  </span><span class="tlx_comments">// Instantiate top level design with N=2 so that it will have 2
  // separate instances of half adders and both are given two separate
  // inputs
  </span><span class="tlx_untouched">my_design #(.N(N)) md( .a(a), .b(b), .sum(sum), .cout(cout));

  initial begin
    a &lt;= 0;
    b &lt;= 0;

    $monitor (&quot;a=0x%0h b=0x%0h sum=0x%0h cout=0x%0h&quot;, a, b, sum, cout);

    #10 a &lt;= 'h2;
    		b &lt;= 'h3;
    #20 b &lt;= 'h4;
    #10 a &lt;= 'h5;
  end
endmodule
   </span><span class="tlx_comments">// =========================================
   // Welcome!  Try the tutorials via the menu.
   // =========================================

   // Default Makerchip TL-Verilog Code Template
   
   // Macro providing required top-level module definition, random
   // stimulus support, and Verilator config.
   </span><span class="tlx_untouched">module top(input logic clk, input logic reset, input logic [31:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlx_comments">/* verilator lint_save */ /* verilator lint_off UNOPTFLAT */  </span><span class="tlx_untouched">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlx_comments">/* verilator lint_restore */  /* verilator lint_off WIDTH */ /* verilator lint_off UNOPTFLAT */   // (Expanded in Nav-TLV pane.)
</span><span class="tlx_structure">\TLV
   </span><span class="tlx_comments">//$reset = *reset;

   </span><span class="tlx_structure">|pipe
      </span><span class="tlx_staging">@0
         </span><span class="tlx_logic">$a[1:0] = a ;
         $b[1:0] = b;
         $c[4:0] = c;
          
      </span><span class="tlx_staging">@5
         </span><span class="tlx_logic">*a[1:0] = $a[1:0];
         *b[1:0] = $b[1:0];
         *c[4:0] = $c[4:0];
 
         
      

   </span><span class="tlx_comments">//...

   // Assert these to end simulation (before Makerchip cycle limit).
   </span><span class="tlx_logic">*passed = *cyc_cnt &gt; 40;
   *failed = 1'b0;
</span><span class="tlx_structure">\SV
   </span><span class="tlx_untouched">endmodule
 
</span>
</pre>
        </div>
        <div id="trans_div" class="cell code right bottom">
<h2>top.sv</h2>

<pre>
<span class="tlx_structure">`line 2 &quot;top.tlv&quot; 0 </span><span class="tlx_comments">//_\TLV_version 1d: tl-x.org, generated by SandPiper(TM) 1.9-2018/02/11-beta
</span><span class="tlx_structure">`include &quot;sp_default.vh&quot; </span><span class="tlx_comments">//_\SV
</span><span class="tlx_untouched">module ha ( input   a, b,
            output  sum, cout);

  assign sum  = a ^ b;
  assign cout = a &amp; b;
endmodule

module my_design
	#(parameter N=4)
		(	input [N-1:0] a, b,
			output [N-1:0] sum, cout);

	</span><span class="tlx_comments">// Declare a temporary loop variable to be used during
	// generation and won't be available during simulation
	</span><span class="tlx_untouched">genvar i;

	</span><span class="tlx_comments">// Generate for loop to instantiate N times
	</span><span class="tlx_untouched">generate
		for (i = 0; i &lt; N; i = i + 1) begin
          ha u0 (a[i], b[i], sum[i], cout[i]);
		end
	endgenerate
endmodule

module tb;
	parameter N = 2;
  reg  [N-1:0] a, b;
  wire [N-1:0] sum, cout;

  </span><span class="tlx_comments">// Instantiate top level design with N=2 so that it will have 2
  // separate instances of half adders and both are given two separate
  // inputs
  </span><span class="tlx_untouched">my_design #(.N(N)) md( .a(a), .b(b), .sum(sum), .cout(cout));

  initial begin
    a &lt;= 0;
    b &lt;= 0;

    $monitor (&quot;a=0x%0h b=0x%0h sum=0x%0h cout=0x%0h&quot;, a, b, sum, cout);

    #10 a &lt;= 'h2;
    		b &lt;= 'h3;
    #20 b &lt;= 'h4;
    #10 a &lt;= 'h5;
  end
endmodule
   </span><span class="tlx_comments">// =========================================
   // Welcome!  Try the tutorials via the menu.
   // =========================================

   // Default Makerchip TL-Verilog Code Template
   
   // Macro providing required top-level module definition, random
   // stimulus support, and Verilator config.
   </span><span class="tlx_untouched">module top(input logic clk, input logic reset, input logic [31:0] cyc_cnt, output logic passed, output logic failed);    </span><span class="tlx_comments">/* verilator lint_save */ /* verilator lint_off UNOPTFLAT */  </span><span class="tlx_untouched">bit [256:0] RW_rand_raw; bit [256+63:0] RW_rand_vect; pseudo_rand #(.WIDTH(257)) pseudo_rand (clk, reset, RW_rand_raw[256:0]); assign RW_rand_vect[256+63:0] = {RW_rand_raw[62:0], RW_rand_raw};  </span><span class="tlx_comments">/* verilator lint_restore */  /* verilator lint_off WIDTH */ /* verilator lint_off UNOPTFLAT */   // (Expanded in Nav-TLV pane.)
</span><span class="tlx_structure">`include &quot;top_gen.sv&quot; </span><span class="tlx_comments">//_\TLV
   //$reset = *reset;

   //_|pipe
      //_@0
         </span><span class="tlx_logic">assign PIPE_a_a0[1:0] = a ;
         assign PIPE_b_a0[1:0] = b;
         assign PIPE_c_a0[4:0] = c;
          
      </span><span class="tlx_comments">//_@5
         </span><span class="tlx_logic">assign a[1:0] = PIPE_a_a5[1:0];
         assign b[1:0] = PIPE_b_a5[1:0];
         assign c[4:0] = PIPE_c_a5[4:0];
 
         
      

   </span><span class="tlx_comments">//...

   // Assert these to end simulation (before Makerchip cycle limit).
   </span><span class="tlx_logic">assign passed = cyc_cnt &gt; 40;
   assign failed = 1'b0; </span><span class="tlx_structure">endgenerate
</span><span class="tlx_comments">//_\SV
   </span><span class="tlx_untouched">endmodule
 
</span>
</pre>
        </div>
    </div>
    <canvas id="overlay" width="280" height="200">
    </canvas>
    <svg id="sp_svg" x="429" y="430" width="112" height="40">
      <rect id="sp_rect" x="2" y="2" width="108" height="36" rx="10" ry="10" />
      <text id="sp_text" x="7" y="25" textLength="98">SandPiper</text>
    </svg>

</body>
</html>
