###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID ensc-esil-03)
#  Generated on:      Tue Apr 20 13:31:12 2021
#  Design:            ensc450
#  Command:           report_timing -net -format {instance arc cell slew net annotation load delay arrival} -max_paths 10 > results/timing/pt5-09-finishing.hold.rpt
###############################################################
Path 1: MET Hold Check with Pin My_DMA/rstart_reg_reg[3]/CK 
Endpoint:   My_DMA/rstart_reg_reg[3]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[3]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.217
  Slack Time                    0.214
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[3] | CK ^         |          | 0.000 | clk         |            | 6244.173 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[3] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n305 |            |    1.773 | 0.185 |   0.185 | 
     | My_DMA/U256              |              | OAI22_X1 | 0.031 | My_DMA/n305 |       SPEF |    1.773 | 0.000 |   0.185 | 
     | My_DMA/U256              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n743 |            |    1.338 | 0.032 |   0.217 | 
     | My_DMA/rstart_reg_reg[3] |              | DFF_X1   | 0.014 | My_DMA/n743 |       SPEF |    1.338 | 0.000 |   0.217 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin My_DMA/rstart_reg_reg[28]/CK 
Endpoint:   My_DMA/rstart_reg_reg[28]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[28]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[28] | CK ^         |          | 0.000 | clk         |            | 6244.173 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[28] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n330 |            |    1.790 | 0.185 |   0.185 | 
     | My_DMA/U281               |              | OAI22_X1 | 0.032 | My_DMA/n330 |       SPEF |    1.790 | 0.000 |   0.185 | 
     | My_DMA/U281               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n768 |            |    1.433 | 0.033 |   0.218 | 
     | My_DMA/rstart_reg_reg[28] |              | DFF_X1   | 0.014 | My_DMA/n768 |       SPEF |    1.433 | 0.000 |   0.218 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin My_DMA/wstart_reg_reg[0]/CK 
Endpoint:   My_DMA/wstart_reg_reg[0]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[0]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[0] | CK ^         |          | 0.000 | clk         |            | 6244.173 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[0] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n230 |            |    1.849 | 0.186 |   0.186 | 
     | My_DMA/U183              |              | OAI22_X1 | 0.032 | My_DMA/n230 |       SPEF |    1.849 | 0.000 |   0.186 | 
     | My_DMA/U183              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n676 |            |    1.253 | 0.032 |   0.218 | 
     | My_DMA/wstart_reg_reg[0] |              | DFF_X1   | 0.014 | My_DMA/n676 |       SPEF |    1.253 | 0.000 |   0.218 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin My_DMA/wstart_reg_reg[15]/CK 
Endpoint:   My_DMA/wstart_reg_reg[15]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[15]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[15] | CK ^         |          | 0.000 | clk         |            | 6244.173 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[15] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n247 |            |    1.844 | 0.186 |   0.186 | 
     | My_DMA/U198               |              | OAI22_X1 | 0.032 | My_DMA/n247 |       SPEF |    1.844 | 0.000 |   0.186 | 
     | My_DMA/U198               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n691 |            |    1.286 | 0.032 |   0.218 | 
     | My_DMA/wstart_reg_reg[15] |              | DFF_X1   | 0.014 | My_DMA/n691 |       SPEF |    1.286 | 0.000 |   0.218 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin My_DMA/rstart_reg_reg[6]/CK 
Endpoint:   My_DMA/rstart_reg_reg[6]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/rstart_reg_reg[6]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/rstart_reg_reg[6] | CK ^         |          | 0.000 | clk         |            | 6244.173 |       |   0.000 | 
     | My_DMA/rstart_reg_reg[6] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n308 |            |    1.856 | 0.186 |   0.186 | 
     | My_DMA/U259              |              | OAI22_X1 | 0.032 | My_DMA/n308 |       SPEF |    1.856 | 0.000 |   0.186 | 
     | My_DMA/U259              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n746 |            |    1.264 | 0.032 |   0.218 | 
     | My_DMA/rstart_reg_reg[6] |              | DFF_X1   | 0.014 | My_DMA/n746 |       SPEF |    1.264 | 0.000 |   0.218 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin My_DMA/wstep_reg_reg[22]/CK 
Endpoint:   My_DMA/wstep_reg_reg[22]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstep_reg_reg[22]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstep_reg_reg[22] | CK ^         |          | 0.000 | clk         |            | 6244.173 |       |   0.000 | 
     | My_DMA/wstep_reg_reg[22] | CK ^ -> QN ^ | DFF_X1   | 0.030 | My_DMA/n208 |            |    1.663 | 0.184 |   0.184 | 
     | My_DMA/U170              |              | OAI22_X1 | 0.030 | My_DMA/n208 |       SPEF |    1.663 | 0.000 |   0.184 | 
     | My_DMA/U170              | A2 ^ -> ZN v | OAI22_X1 | 0.016 | My_DMA/n666 |            |    1.366 | 0.035 |   0.219 | 
     | My_DMA/wstep_reg_reg[22] |              | DFF_X1   | 0.016 | My_DMA/n666 |       SPEF |    1.366 | 0.000 |   0.219 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin My_DMA/wstart_reg_reg[6]/CK 
Endpoint:   My_DMA/wstart_reg_reg[6]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[6]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[6] | CK ^         |          | 0.000 | clk         |            | 6244.173 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[6] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n238 |            |    1.861 | 0.186 |   0.186 | 
     | My_DMA/U189              |              | OAI22_X1 | 0.032 | My_DMA/n238 |       SPEF |    1.861 | 0.000 |   0.186 | 
     | My_DMA/U189              | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n682 |            |    1.290 | 0.032 |   0.218 | 
     | My_DMA/wstart_reg_reg[6] |              | DFF_X1   | 0.014 | My_DMA/n682 |       SPEF |    1.290 | 0.000 |   0.218 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin My_DMA/wstep_reg_reg[1]/CK 
Endpoint:   My_DMA/wstep_reg_reg[1]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstep_reg_reg[1]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                         |              |          |       |             | Annotation |          |       |  Time   | 
     |-------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstep_reg_reg[1] | CK ^         |          | 0.000 | clk         |            | 6244.173 |       |   0.000 | 
     | My_DMA/wstep_reg_reg[1] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n166 |            |    1.687 | 0.184 |   0.184 | 
     | My_DMA/U149             |              | OAI22_X1 | 0.031 | My_DMA/n166 |       SPEF |    1.687 | 0.000 |   0.184 | 
     | My_DMA/U149             | A2 ^ -> ZN v | OAI22_X1 | 0.016 | My_DMA/n645 |            |    1.322 | 0.035 |   0.219 | 
     | My_DMA/wstep_reg_reg[1] |              | DFF_X1   | 0.016 | My_DMA/n645 |       SPEF |    1.322 | 0.000 |   0.219 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin My_DMA/wstep_reg_reg[16]/CK 
Endpoint:   My_DMA/wstep_reg_reg[16]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstep_reg_reg[16]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.219
  Slack Time                    0.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                          |              |          |       |             | Annotation |          |       |  Time   | 
     |--------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstep_reg_reg[16] | CK ^         |          | 0.000 | clk         |            | 6244.173 |       |   0.000 | 
     | My_DMA/wstep_reg_reg[16] | CK ^ -> QN ^ | DFF_X1   | 0.031 | My_DMA/n196 |            |    1.684 | 0.184 |   0.184 | 
     | My_DMA/U164              |              | OAI22_X1 | 0.031 | My_DMA/n196 |       SPEF |    1.684 | 0.000 |   0.184 | 
     | My_DMA/U164              | A2 ^ -> ZN v | OAI22_X1 | 0.016 | My_DMA/n660 |            |    1.360 | 0.035 |   0.219 | 
     | My_DMA/wstep_reg_reg[16] |              | DFF_X1   | 0.016 | My_DMA/n660 |       SPEF |    1.360 | 0.000 |   0.219 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin My_DMA/wstart_reg_reg[19]/CK 
Endpoint:   My_DMA/wstart_reg_reg[19]/D  (v) checked with  leading edge of 'CLK'
Beginpoint: My_DMA/wstart_reg_reg[19]/QN (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: ensc450_av
Other End Arrival Time          0.000
+ Hold                          0.003
+ Phase Shift                   0.000
= Required Time                 0.003
  Arrival Time                  0.218
  Slack Time                    0.216
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell   |  Slew |     Net     |    Arc     |   Load   | Delay | Arrival | 
     |                           |              |          |       |             | Annotation |          |       |  Time   | 
     |---------------------------+--------------+----------+-------+-------------+------------+----------+-------+---------| 
     | My_DMA/wstart_reg_reg[19] | CK ^         |          | 0.000 | clk         |            | 6244.173 |       |   0.000 | 
     | My_DMA/wstart_reg_reg[19] | CK ^ -> QN ^ | DFF_X1   | 0.032 | My_DMA/n251 |            |    1.870 | 0.186 |   0.186 | 
     | My_DMA/U202               |              | OAI22_X1 | 0.032 | My_DMA/n251 |       SPEF |    1.870 | 0.000 |   0.186 | 
     | My_DMA/U202               | A1 ^ -> ZN v | OAI22_X1 | 0.014 | My_DMA/n695 |            |    1.334 | 0.032 |   0.218 | 
     | My_DMA/wstart_reg_reg[19] |              | DFF_X1   | 0.014 | My_DMA/n695 |       SPEF |    1.334 | 0.000 |   0.218 | 
     +---------------------------------------------------------------------------------------------------------------------+ 

