#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Apr 20 19:14:24 2023
# Process ID: 40008
# Current directory: C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31584 C:\Users\Joshua\Dropbox\Tufts\Spring_2023\EE_156\RPU\RPU.xpr
# Log file: C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/vivado.log
# Journal file: C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU\vivado.jou
# Running On: DESKTOP-603T3DL, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 34092 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2229.941 ; gain = 413.086
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 20 19:21:36 2023...
sources_1/new
close [ open C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/post_router.vhd w ]
add_files C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/post_router.vhd
close [ open C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu_ctrl.vhd w ]
add_files C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu_ctrl.vhd
set_property file_type Verilog [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu_ctrl.vhd]
close [ open C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/pre_router.vhd w ]
add_files C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/pre_router.vhd
close [ open C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu_layer.vhd w ]
add_files C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu_layer.vhd
set_property file_type Verilog [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu_layer.vhd]
close [ open C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/rpu.vhd w ]
add_files C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/rpu.vhd
set_property file_type Verilog [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/rpu.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/rpu.vhd]
set_property file_type {VHDL 2008} [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/post_router.vhd]
set_property file_type {VHDL 2008} [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu_layer.vhd]
set_property file_type {VHDL 2008} [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu_ctrl.vhd]
set_property top RPU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
add_files -norecurse C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu.vhd w ]
add_files C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu.vhd
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu.vhd]
set_property file_type {VHDL 2008} [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/pre_router.vhd]
export_ip_user_files -of_objects  [get_files C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu_ctrl.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu_ctrl.vhd
close [ open C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/normalizer.vhd w ]
add_files C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/normalizer.vhd
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/normalizer.vhd]
close [ open C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd w ]
add_files C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd
set_property file_type Verilog [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd]
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd]
set_property top NORMALIZER [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: PRE_ROUTER
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3060.133 ; gain = 429.070
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PRE_ROUTER' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/pre_router.vhd:59]
INFO: [Synth 8-638] synthesizing module 'MUX_3' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd:55]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX_3' (0#1) [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'PRE_ROUTER' (0#1) [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/pre_router.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3139.449 ; gain = 508.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3157.352 ; gain = 526.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3157.352 ; gain = 526.289
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 3157.352 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3251.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3286.402 ; gain = 655.340
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3286.402 ; gain = 979.715
close_design
set_property top NORMALIZER [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: NORMALIZER
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3317.477 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'NORMALIZER' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/normalizer.vhd:57]
INFO: [Synth 8-638] synthesizing module 'MUX_2' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd:34]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX_2' (0#1) [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd:34]
INFO: [Synth 8-638] synthesizing module 'BIT_POS' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:47]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MUX_2__parameterized0' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd:34]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX_2__parameterized0' (0#1) [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd:34]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'BIT_POS' declared at 'C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:35' bound to instance 'INTERNAL' of component 'BIT_POS' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:78]
INFO: [Synth 8-638] synthesizing module 'BIT_POS__parameterized1' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:47]
	Parameter DATA_WIDTH bound to: 128 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MUX_2__parameterized1' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX_2__parameterized1' (0#1) [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd:34]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'BIT_POS' declared at 'C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:35' bound to instance 'INTERNAL' of component 'BIT_POS' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:78]
INFO: [Synth 8-638] synthesizing module 'BIT_POS__parameterized3' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:47]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MUX_2__parameterized2' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX_2__parameterized2' (0#1) [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd:34]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'BIT_POS' declared at 'C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:35' bound to instance 'INTERNAL' of component 'BIT_POS' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:78]
INFO: [Synth 8-638] synthesizing module 'BIT_POS__parameterized5' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:47]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MUX_2__parameterized3' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd:34]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX_2__parameterized3' (0#1) [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd:34]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'BIT_POS' declared at 'C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:35' bound to instance 'INTERNAL' of component 'BIT_POS' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:78]
INFO: [Synth 8-638] synthesizing module 'BIT_POS__parameterized7' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:47]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MUX_2__parameterized4' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX_2__parameterized4' (0#1) [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd:34]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'BIT_POS' declared at 'C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:35' bound to instance 'INTERNAL' of component 'BIT_POS' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:78]
INFO: [Synth 8-638] synthesizing module 'BIT_POS__parameterized9' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:47]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MUX_2__parameterized5' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd:34]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX_2__parameterized5' (0#1) [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd:34]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'BIT_POS' declared at 'C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:35' bound to instance 'INTERNAL' of component 'BIT_POS' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:78]
INFO: [Synth 8-638] synthesizing module 'BIT_POS__parameterized11' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:47]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter OUTPUT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MUX_2__parameterized6' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd:34]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX_2__parameterized6' (0#1) [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'BIT_POS__parameterized11' (0#1) [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'BIT_POS__parameterized9' (0#1) [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'BIT_POS__parameterized7' (0#1) [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'BIT_POS__parameterized5' (0#1) [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'BIT_POS__parameterized3' (0#1) [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'BIT_POS__parameterized1' (0#1) [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'BIT_POS' (0#1) [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/bit_pos.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'NORMALIZER' (0#1) [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/normalizer.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3317.477 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3317.477 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3317.477 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 3317.477 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3342.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3354.430 ; gain = 36.953
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3354.430 ; gain = 36.953
close_design
set_property top ALU_LAYER [current_fileset]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: ALU_LAYER
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3373.621 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ALU_LAYER' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu_layer.vhd:65]
INFO: [Synth 8-638] synthesizing module 'MUX_2' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd:34]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX_2' (0#1) [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/mux.vhd:34]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu.vhd:50]
	Parameter DATA_WIDTH bound to: 256 - type: integer 
ERROR: [Synth 8-690] width mismatch in assignment; target has 64 bits, source has 256 bits [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu.vhd:54]
ERROR: [Synth 8-285] failed synthesizing module 'ALU' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu.vhd:50]
ERROR: [Synth 8-285] failed synthesizing module 'ALU_LAYER' [C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/RPU.srcs/sources_1/new/alu_layer.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3373.621 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
5 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: ALU_LAYER
0 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Designutils 20-411] The directory 'C:/Users/Joshua/Dropbox/Tufts/Spring_2023/EE_156/RPU/.Xil/Vivado-40008-DESKTOP-603T3DL/realtime' could not be deleted and may be locked. This directory may need to be manually deleted to continue.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 21 00:03:53 2023...
