Flow report for Example-Project
Fri Sep 20 15:31:15 2024
Quartus Prime Version 24.1.0 Build 115 03/21/2024 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+------------------------------------------------------------------------------+
; Flow Summary                                                                 ;
+---------------------------------+--------------------------------------------+
; Flow Status                     ; Successful - Fri Sep 20 15:30:44 2024      ;
; Quartus Prime Version           ; 24.1.0 Build 115 03/21/2024 SC Pro Edition ;
; Revision Name                   ; Example-Project                            ;
; Top-level Entity Name           ; cva6_intel                                 ;
; Family                          ; Agilex 7                                   ;
; Device                          ; AGFB014R24B2E2V                            ;
; Timing Models                   ; Final                                      ;
; Power Models                    ; Final                                      ;
; Device Status                   ; Final                                      ;
; Logic utilization (in ALMs)     ; 53,956 / 487,200 ( 11 % )                  ;
; Total dedicated logic registers ; 90351                                      ;
; Total pins                      ; 141 / 924 ( 15 % )                         ;
; Total block memory bits         ; 727,144 / 145,612,800 ( < 1 % )            ;
; Total RAM Blocks                ; 83 / 7,110 ( 1 % )                         ;
; Total DSP Blocks                ; 2 / 4,510 ( < 1 % )                        ;
; Total eSRAMs                    ; 0 / 2 ( 0 % )                              ;
; Total HSSI P-Tiles              ; 0 / 1 ( 0 % )                              ;
; Total HSSI E-Tile Channels      ; 0 / 24 ( 0 % )                             ;
; Total HSSI HPS                  ; 0 / 1 ( 0 % )                              ;
; Total HSSI EHIPs                ; 0 / 4 ( 0 % )                              ;
; Total PLLs                      ; 5 / 24 ( 21 % )                            ;
+---------------------------------+--------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 09/20/2024 15:11:36 ;
; Main task         ; Compilation         ;
; Revision Name     ; Example-Project     ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                   ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+----------------+
; Assignment Name            ; Value                                                                                                                                    ; Default Value               ; Entity Name ; Section Id     ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+----------------+
; COMPILER_SIGNATURE_ID      ; 171983377942672.172683796362977                                                                                                          ; --                          ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT     ; Verilog Hdl                                                                                                                              ; --                          ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL        ; QuestaSim (Verilog)                                                                                                                      ; Questa Intel FPGA (Verilog) ; --          ; --             ;
; EDA_TIME_SCALE             ; 1 ps                                                                                                                                     ; --                          ; --          ; eda_simulation ;
; ENABLE_SIGNALTAP           ; On                                                                                                                                       ; --                          ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP     ; 100                                                                                                                                      ; --                          ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP     ; 0                                                                                                                                        ; --                          ; --          ; --             ;
; MISC_FILE                  ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/cva6_intel_jtag_uart_0/cva6_intel_jtag_uart_0.cmp                         ; --                          ; --          ; --             ;
; MISC_FILE                  ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/cva6_intel_jtag_uart_0.ip                                                 ; --                          ; --          ; --             ;
; MISC_FILE                  ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/ed_synth_emif_fm_0/ed_synth_emif_fm_0.cmp                                 ; --                          ; --          ; --             ;
; MISC_FILE                  ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/ed_synth_emif_fm_0.ip                                                     ; --                          ; --          ; --             ;
; MISC_FILE                  ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/emif_cal/emif_cal.cmp                                                     ; --                          ; --          ; --             ;
; MISC_FILE                  ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/emif_cal.ip                                                               ; --                          ; --          ; --             ;
; MISC_FILE                  ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iddr_intel/iddr_intel.cmp                                                 ; --                          ; --          ; --             ;
; MISC_FILE                  ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iddr_intel.ip                                                             ; --                          ; --          ; --             ;
; MISC_FILE                  ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll/io_pll.cmp                                                         ; --                          ; --          ; --             ;
; MISC_FILE                  ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll.ip                                                                 ; --                          ; --          ; --             ;
; MISC_FILE                  ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iobuf/iobuf.cmp                                                           ; --                          ; --          ; --             ;
; MISC_FILE                  ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iobuf.ip                                                                  ; --                          ; --          ; --             ;
; MISC_FILE                  ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/oddr_intel/oddr_intel.cmp                                                 ; --                          ; --          ; --             ;
; MISC_FILE                  ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/oddr_intel.ip                                                             ; --                          ; --          ; --             ;
; MISC_FILE                  ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/vJTAG/vJTAG.cmp                                                           ; --                          ; --          ; --             ;
; MISC_FILE                  ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/vJTAG.ip                                                                  ; --                          ; --          ; --             ;
; MISC_FILE                  ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/dni/sandboxes/parma_1635841_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0.cmp      ; --                          ; --          ; --             ;
; MISC_FILE                  ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/dni/sandboxes/parma_1635841_0/sld/ipgen/alt_sld_fab_0.ip                     ; --                          ; --          ; --             ;
; POWER_APPLY_THERMAL_MARGIN ; ADDITIONAL                                                                                                                               ; Off                         ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY   ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/output_files                                                                 ; --                          ; --          ; --             ;
; SEARCH_PATH                ; ../fpga/src/apb/include                                                                                                                  ; --                          ; --          ; --             ;
; SEARCH_PATH                ; ../fpga/src                                                                                                                              ; --                          ; --          ; --             ;
; SEARCH_PATH                ; ../fpga/                                                                                                                                 ; --                          ; --          ; --             ;
; SEARCH_PATH                ; ../../vendor/pulp-platform/common_cells/include                                                                                          ; --                          ; --          ; --             ;
; SEARCH_PATH                ; ../../vendor/pulp-platform/axi/include                                                                                                   ; --                          ; --          ; --             ;
; SEARCH_PATH                ; ../../core/cache_subsystem/hpdcache/rtl/include                                                                                          ; --                          ; --          ; --             ;
; SEARCH_PATH                ; ../../core/include                                                                                                                       ; --                          ; --          ; --             ;
; SEARCH_PATH                ; ../register_interface/include                                                                                                            ; --                          ; --          ; --             ;
; SLD_FILE                   ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/cva6_intel_jtag_uart_0/cva6_intel_jtag_uart_0.regmap                      ; --                          ; --          ; --             ;
; SOPCINFO_FILE              ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/cva6_intel_jtag_uart_0/cva6_intel_jtag_uart_0.sopcinfo                    ; --                          ; --          ; --             ;
; SOPCINFO_FILE              ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/ed_synth_emif_fm_0/ed_synth_emif_fm_0.sopcinfo                            ; --                          ; --          ; --             ;
; SOPCINFO_FILE              ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/emif_cal/emif_cal.sopcinfo                                                ; --                          ; --          ; --             ;
; SOPCINFO_FILE              ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iddr_intel/iddr_intel.sopcinfo                                            ; --                          ; --          ; --             ;
; SOPCINFO_FILE              ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/io_pll/io_pll.sopcinfo                                                    ; --                          ; --          ; --             ;
; SOPCINFO_FILE              ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iobuf/iobuf.sopcinfo                                                      ; --                          ; --          ; --             ;
; SOPCINFO_FILE              ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/oddr_intel/oddr_intel.sopcinfo                                            ; --                          ; --          ; --             ;
; SOPCINFO_FILE              ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/vJTAG/vJTAG.sopcinfo                                                      ; --                          ; --          ; --             ;
; SOPCINFO_FILE              ; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/dni/sandboxes/parma_1635841_0/sld/ipgen/alt_sld_fab_0/alt_sld_fab_0.sopcinfo ; --                          ; --          ; --             ;
; TOP_LEVEL_ENTITY           ; cva6_intel                                                                                                                               ; Example-Project             ; --          ; --             ;
; USE_SIGNALTAP_FILE         ; stp1.stp                                                                                                                                 ; --                          ; --          ; --             ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+----------------+


+------------------------------------------------------+
; Flow Elapsed Time                                    ;
+-----------------+--------------+---------------------+
; Module Name     ; Elapsed Time ; Peak Virtual Memory ;
+-----------------+--------------+---------------------+
; Synthesis       ; 00:02:18     ; 3583 MB             ;
; Fitter          ; 00:16:13     ; 13875 MB            ;
; Assembler       ; 00:00:34     ; 5175 MB             ;
; Timing Analyzer ; 00:00:29     ; 5562 MB             ;
; Total           ; 00:19:34     ; --                  ;
+-----------------+--------------+---------------------+


+----------------------------------------------------------------------------------+
; Flow OS Summary                                                                  ;
+-----------------+------------------+---------------+------------+----------------+
; Module Name     ; Machine Hostname ; OS Name       ; OS Version ; Processor type ;
+-----------------+------------------+---------------+------------+----------------+
; Synthesis       ; parma            ; CentOS Stream ; 8          ; x86_64         ;
; Fitter          ; parma            ; CentOS Stream ; 8          ; x86_64         ;
; Assembler       ; parma            ; CentOS Stream ; 8          ; x86_64         ;
; Timing Analyzer ; parma            ; CentOS Stream ; 8          ; x86_64         ;
+-----------------+------------------+---------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_syn Example-Project
quartus_fit Example-Project
quartus_asm Example-Project
quartus_sta Example-Project



