#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Jun 10 19:46:01 2016
# Process ID: 14400
# Log file: C:/Users/pc/Desktop/lab45/lab5_1_2/vivado.log
# Journal file: C:/Users/pc/Desktop/lab45/lab5_1_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.srcs/sim_1/new/moore_sequence_detecor_tb.v w ]
add_files -fileset sim_1 C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.srcs/sim_1/new/moore_sequence_detecor_tb.v
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {300ns} -objects [current_fileset -simset]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source moore_sequence_detecor_tb.tcl
close_sim
launch_simulation
source moore_sequence_detecor_tb.tcl
close_sim
launch_simulation
source moore_sequence_detecor_tb.tcl
close_sim
close_project
open_project C:/Users/pc/Desktop/lab45/lab5_1_2/lab5_2.xpr
close_project
create_project lab5_1_3 C:/Users/pc/Desktop/lab45/lab5_1_3 -part xc7vx485tffg1157-1
file mkdir C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new
set_property simulator_language Verilog [current_project]
close [ open C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v w ]
add_files C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close [ open C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v w ]
add_files C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v w ]
add_files -fileset sim_1 C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {300ns} -objects [current_fileset -simset]
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source counter_rom_tb.tcl
add_files -norecurse C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/ROM_data.txt
close_sim
launch_simulation
source counter_rom_tb.tcl
add_files -norecurse C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/ROM_data.txt
close_sim
launch_simulation
source counter_rom_tb.tcl
launch_runs synth_1
wait_on_run synth_1
launch_simulation -mode post-synthesis -type timing
source counter_rom_tb.tcl
close_sim
launch_simulation
source counter_rom_tb.tcl
add_files -norecurse C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/ROM_data.txt
file mkdir C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/constrs_1
add_files -fileset constrs_1 -norecurse C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/ROM_data.txt
close_sim
launch_simulation
source counter_rom_tb.tcl
close_sim
launch_simulation
source counter_rom_tb.tcl
close_sim
launch_simulation
source counter_rom_tb.tcl
close_sim
close_sim
