PROJECTS: IEEE-754 Floating Point Unit (FPU) Design and Integration on FPGA: 
1) Designed and implemented a 32-bit IEEE-754 compliant Floating Point Unit (FPU) in Verilog, supporting addition, subtraction, multiplication, and division. 
2) Verified functionality via ModelSim using a custom testbench. 
3) Packaged the FPU as an Avalon-MM IP core and integrated it into a SoC system with a NIOS II processor. 
4) Synthesized and deployed the design on an Altera DE2 FPGA board using Intel Quartus Prime. 

ADD/SUB Module:
![image](https://github.com/user-attachments/assets/9408dd8b-b52a-452b-b161-c5706fee16a3)


MULTIPLY Module:
![image](https://github.com/user-attachments/assets/878ccc0a-a7eb-4e5f-b325-e84857d16354)


DIVIDE Module:
![image](https://github.com/user-attachments/assets/093642f9-a712-4ed8-901e-c2afd84a03bd)


DATAPATH:
![image](https://github.com/user-attachments/assets/906affb9-6c04-4d61-8f2c-32cb92d12c55)


Hardware resoures:
![image](https://github.com/user-attachments/assets/ee9d23fa-6ce7-4ff8-9857-6d21abb9a8d8)


Wrapping:
![image](https://github.com/user-attachments/assets/0b03dbe7-bd99-490b-a6ee-aacabc0fae13)


Demo Video:
https://drive.google.com/file/d/1oJu5UzFYVQhAX39hspz_EpNQeaSzmBik/view?usp=drive_link
![image](https://github.com/user-attachments/assets/99bb7c9d-2c80-42dd-b474-aadca22921bc)

