#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd8ea505140 .scope module, "processorinput" "processorinput" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /INPUT 1 "clk"
o0x10205c488 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fd8ea524280_0 .net "address", 31 0, o0x10205c488;  0 drivers
v0x7fd8ea524330_0 .net "aluop", 1 0, v0x7fd8ea5136c0_0;  1 drivers
v0x7fd8ea5243e0_0 .net "alusrc", 0 0, v0x7fd8ea5233f0_0;  1 drivers
v0x7fd8ea5244b0_0 .net "branch_eq", 0 0, v0x7fd8ea523490_0;  1 drivers
v0x7fd8ea524560_0 .net "branch_ne", 0 0, v0x7fd8ea523520_0;  1 drivers
o0x10205c578 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fd8ea524630_0 .net "clk", 0 0, o0x10205c578;  0 drivers
v0x7fd8ea5246c0_0 .net "instruction", 31 0, L_0x7fd8ea524e60;  1 drivers
v0x7fd8ea524770_0 .net "memread", 0 0, v0x7fd8ea5235c0_0;  1 drivers
v0x7fd8ea524820_0 .net "memtoreg", 0 0, v0x7fd8ea5236a0_0;  1 drivers
v0x7fd8ea524950_0 .net "memwrite", 0 0, v0x7fd8ea523740_0;  1 drivers
v0x7fd8ea5249e0_0 .net "regdst", 0 0, v0x7fd8ea523890_0;  1 drivers
v0x7fd8ea524a70_0 .net "regwrite", 0 0, v0x7fd8ea5239a0_0;  1 drivers
E_0x7fd8ea503da0 .event posedge, v0x7fd8ea524630_0;
L_0x7fd8ea524f50 .part L_0x7fd8ea524e60, 26, 6;
S_0x7fd8ea506d00 .scope module, "control" "controlUnit" 2 17, 3 19 0, S_0x7fd8ea505140;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 1 "branch_eq"
    .port_info 2 /OUTPUT 1 "branch_ne"
    .port_info 3 /OUTPUT 2 "aluop"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "memtoreg"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "alusrc"
v0x7fd8ea5136c0_0 .var "aluop", 1 0;
v0x7fd8ea5233f0_0 .var "alusrc", 0 0;
v0x7fd8ea523490_0 .var "branch_eq", 0 0;
v0x7fd8ea523520_0 .var "branch_ne", 0 0;
v0x7fd8ea5235c0_0 .var "memread", 0 0;
v0x7fd8ea5236a0_0 .var "memtoreg", 0 0;
v0x7fd8ea523740_0 .var "memwrite", 0 0;
v0x7fd8ea5237e0_0 .net "opcode", 5 0, L_0x7fd8ea524f50;  1 drivers
v0x7fd8ea523890_0 .var "regdst", 0 0;
v0x7fd8ea5239a0_0 .var "regwrite", 0 0;
E_0x7fd8ea503fe0 .event edge, v0x7fd8ea5237e0_0;
S_0x7fd8ea523b20 .scope module, "instruction1" "instructionmemory" 2 16, 4 1 0, S_0x7fd8ea505140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "instruction"
L_0x7fd8ea524e60 .functor BUFZ 32, L_0x7fd8ea524b20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fd8ea523c80_0 .net *"_s0", 31 0, L_0x7fd8ea524b20;  1 drivers
v0x7fd8ea523d40_0 .net *"_s2", 31 0, L_0x7fd8ea524d00;  1 drivers
v0x7fd8ea523df0_0 .net *"_s4", 27 0, L_0x7fd8ea524c00;  1 drivers
L_0x10208e008 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd8ea523eb0_0 .net *"_s6", 3 0, L_0x10208e008;  1 drivers
v0x7fd8ea523f60_0 .net "address", 31 0, o0x10205c488;  alias, 0 drivers
v0x7fd8ea524050_0 .var/i "i", 31 0;
v0x7fd8ea524100_0 .net "instruction", 31 0, L_0x7fd8ea524e60;  alias, 1 drivers
v0x7fd8ea5241b0 .array "memory", 0 511, 31 0;
L_0x7fd8ea524b20 .array/port v0x7fd8ea5241b0, L_0x7fd8ea524d00;
L_0x7fd8ea524c00 .part o0x10205c488, 4, 28;
L_0x7fd8ea524d00 .concat [ 28 4 0 0], L_0x7fd8ea524c00, L_0x10208e008;
    .scope S_0x7fd8ea523b20;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd8ea524050_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fd8ea524050_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fd8ea524050_0;
    %store/vec4a v0x7fd8ea5241b0, 4, 0;
    %load/vec4 v0x7fd8ea524050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd8ea524050_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 537395205, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fd8ea5241b0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x7fd8ea506d00;
T_1 ;
    %wait E_0x7fd8ea503fe0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fd8ea5136c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8ea5233f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8ea523490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8ea523520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8ea5235c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8ea5236a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8ea523740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8ea523890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8ea5239a0_0, 0;
    %load/vec4 v0x7fd8ea5237e0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8ea5235c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8ea523890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8ea5236a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd8ea5136c0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8ea5233f0_0, 0;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8ea523890_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd8ea5136c0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8ea5233f0_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd8ea5136c0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd8ea5136c0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8ea523490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8ea5239a0_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8ea523740_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd8ea5136c0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8ea5233f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8ea5239a0_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd8ea5136c0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fd8ea5136c0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd8ea523520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd8ea5239a0_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fd8ea505140;
T_2 ;
    %wait E_0x7fd8ea503da0;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "topmodule.v";
    "controlUnit.v";
    "Instruction_memory.v";
