
---------- Begin Simulation Statistics ----------
final_tick                               1774540425000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  21103                       # Simulator instruction rate (inst/s)
host_mem_usage                                 887588                       # Number of bytes of host memory used
host_op_rate                                    39777                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   473.88                       # Real time elapsed on the host
host_tick_rate                               46251486                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      18849211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021918                       # Number of seconds simulated
sim_ticks                                 21917566250                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            15                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     11                       # Number of float alu accesses
system.cpu.num_fp_insts                            11                       # number of float instructions
system.cpu.num_fp_register_reads                   19                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  11                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  4                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         6     40.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       1      6.67%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     13.33%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  3     20.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         15                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       244305                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        497165                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3682644                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7346                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4032928                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3155689                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3682644                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       526955                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5026361                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          493182                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1674                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14440884                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         14511522                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7397                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1162057                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1545487                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        23852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     33171236                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18849196                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39501158                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.477181                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.686034                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35503021     89.88%     89.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       793787      2.01%     91.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       372905      0.94%     92.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       561173      1.42%     94.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       444559      1.13%     95.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       201455      0.51%     95.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        74724      0.19%     96.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4047      0.01%     96.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1545487      3.91%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39501158                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            7755697                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       133713                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14669480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3342337                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3302      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     10301514     54.65%     54.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       106274      0.56%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       637733      3.38%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          216      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       216430      1.15%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         2916      0.02%     59.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       269023      1.43%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       956439      5.07%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       159408      0.85%     67.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        53135      0.28%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       850169      4.51%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1115630      5.92%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       842245      4.47%     82.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2226707     11.81%     94.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1108055      5.88%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18849196                       # Class of committed instruction
system.switch_cpus.commit.refs                5292637                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18849196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.383510                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.383510                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      30470539                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       64778989                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3608112                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8519789                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         389330                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        820347                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            12377236                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2075                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            10606159                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1998                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5026361                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           6314877                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              36845893                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         46594                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               35719342                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          481                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          778660                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.114665                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      6572371                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3648871                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.814857                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43808126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.762679                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.041165                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         31129908     71.06%     71.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           701925      1.60%     72.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           737804      1.68%     74.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           987213      2.25%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1260542      2.88%     79.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           779629      1.78%     81.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           901552      2.06%     83.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           745577      1.70%     85.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6563976     14.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43808126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16037973                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         12336267                       # number of floating regfile writes
system.switch_cpus.idleCycles                   26986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9963                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3500193                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.306650                       # Inst execution rate
system.switch_cpus.iew.exec_refs             23366083                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           10606159                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7423535                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      12602002                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          133                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     13733256                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61090703                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      12759924                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       423516                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57277133                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          30220                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1421339                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         389330                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1338388                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        24662                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       322406                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          334                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9259649                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     11782955                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          334                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3443                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         6520                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          42224432                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              52851678                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.718999                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          30359312                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.205693                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56277310                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76790566                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26464450                       # number of integer regfile writes
system.switch_cpus.ipc                       0.228128                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.228128                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      3292532      5.71%      5.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27629813     47.88%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       106274      0.18%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       639125      1.11%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          224      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       216768      0.38%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         2974      0.01%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       269086      0.47%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       956439      1.66%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       159408      0.28%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        53135      0.09%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       850169      1.47%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3658119      6.34%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3730927      6.47%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      9259571     16.05%     88.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6876090     11.92%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57700654                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22800068                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     43416263                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     19504200                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38364987                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3098979                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.053708                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          181860      5.87%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            437      0.01%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           322      0.01%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         202680      6.54%     12.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        473000     15.26%     27.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1664494     53.71%     81.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       576186     18.59%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34707033                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    118952327                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     33347478                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     64967492                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60804412                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57700654                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       286291                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     42241443                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        60182                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       262439                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     16667198                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43808126                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.317122                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.370342                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     31156201     71.12%     71.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1201640      2.74%     73.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1660627      3.79%     77.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1271101      2.90%     80.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2015524      4.60%     85.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1815241      4.14%     89.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2173127      4.96%     94.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       929926      2.12%     96.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1584739      3.62%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43808126                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.316311                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             6314959                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   122                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        14348                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3383171                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     12602002                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     13733256                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31198726                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 43835112                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8841446                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20372182                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         141863                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4025262                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         472514                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2569                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     155524687                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62310488                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     56532328                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8764712                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       21274447                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         389330                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21787367                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         36160048                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18820727                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     86157036                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5624482                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             85014887                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           108347998                       # The number of ROB writes
system.switch_cpus.timesIdled                     414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       252380                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          596                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       506143                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            596                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1774540425000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             126921                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       121850                       # Transaction distribution
system.membus.trans_dist::CleanEvict           122455                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125939                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125939                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        126921                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       750025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       750025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 750025                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23981440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23981440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23981440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            252860                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  252860    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              252860                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1011269000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1317496500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  21917566250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774540425000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774540425000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1774540425000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127820                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       247394                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          612                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          249075                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           970                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       126851                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       757353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                759905                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       101248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24213504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24314752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          244701                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7798400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           498464                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001196                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034558                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 497868     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    596      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             498464                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          379225500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         379185000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1452000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1774540425000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          573                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          330                       # number of demand (read+write) hits
system.l2.demand_hits::total                      903                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          573                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          330                       # number of overall hits
system.l2.overall_hits::total                     903                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          395                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       252461                       # number of demand (read+write) misses
system.l2.demand_misses::total                 252860                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          395                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       252461                       # number of overall misses
system.l2.overall_misses::total                252860                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     33779000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20649157000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20682936000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     33779000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20649157000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20682936000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          968                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       252791                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253763                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          968                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       252791                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253763                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.408058                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.998695                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.996442                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.408058                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.998695                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.996442                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85516.455696                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 81791.472742                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81795.997785                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85516.455696                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81791.472742                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81795.997785                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              121850                       # number of writebacks
system.l2.writebacks::total                    121850                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       252461                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            252856                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       252461                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           252856                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     29829000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  18124547000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18154376000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     29829000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  18124547000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18154376000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.408058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.998695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.996426                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.408058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.998695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.996426                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75516.455696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 71791.472742                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71797.291739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75516.455696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 71791.472742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71797.291739                       # average overall mshr miss latency
system.l2.replacements                         244701                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          612                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              612                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          612                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          612                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          201                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           201                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       125939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              125939                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  10011642500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10011642500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79495.966301                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79495.966301                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8752252500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8752252500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69495.966301                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69495.966301                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          395                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              397                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     33779000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33779000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          968                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            970                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.408058                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.409278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85516.455696                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85085.642317                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          395                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     29829000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29829000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.408058                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.407216                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75516.455696                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75516.455696                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          327                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               327                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       126522                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          126524                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  10637514500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10637514500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       126849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        126851                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.997422                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.997422                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84076.401733                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84075.072713                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       126522                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       126522                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9372294500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9372294500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.997422                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.997406                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74076.401733                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74076.401733                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1774540425000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7975.584896                       # Cycle average of tags in use
system.l2.tags.total_refs                      490524                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    244701                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.004585                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1752622859500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.423264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.101777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.092320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    11.295573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7962.671961                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.972006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973582                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1039                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4302037                       # Number of tag accesses
system.l2.tags.data_accesses                  4302037                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1774540425000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        25280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16157504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16183040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        25280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7798400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7798400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       252461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              252860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       121850                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             121850                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              5840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              5840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1153413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    737194259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             738359351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         5840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1153413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1159253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      355805928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            355805928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      355805928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             5840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             5840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1153413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    737194259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1094165279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121850.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    252461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000418418500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7191                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7191                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              612380                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114838                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      252856                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121850                       # Number of write requests accepted
system.mem_ctrls.readBursts                    252856                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121850                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7478                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3050385750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1264280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7791435750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12063.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30813.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   227025                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  110871                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252856                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121850                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  178642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   23966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    651.894514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   463.367024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   390.376111                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4118     11.20%     11.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4656     12.66%     23.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3503      9.52%     33.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1519      4.13%     37.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1722      4.68%     42.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1905      5.18%     47.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1721      4.68%     52.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2034      5.53%     57.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15604     42.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36782                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7191                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.160200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.141680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    106.043798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          7171     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           19      0.26%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7191                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.941176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.897278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.249095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4219     58.67%     58.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              226      3.14%     61.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2154     29.95%     91.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              239      3.32%     95.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              249      3.46%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              103      1.43%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7191                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16182784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7796736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16182784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7798400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       738.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       355.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    738.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    355.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21917443500                       # Total gap between requests
system.mem_ctrls.avgGap                      58492.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        25280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16157504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7796736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1153412.733496356988                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 737194258.509427309036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 355730007.203696727753                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       252461                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121850                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     13597000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7777838750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 507061763750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34422.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30808.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4161360.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            129848040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             69015870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           898119180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315841320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1729596960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       7792603950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1854126720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12789152040                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        583.511504                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4690477250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    731640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  16495439000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            132789720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             70571820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           907272660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320079960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1729596960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7815127500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1835159040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12810597660                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        584.489971                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4637763000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    731640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16548153250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    21917556250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1774540425000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6313790                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6313800                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6313790                       # number of overall hits
system.cpu.icache.overall_hits::total         6313800                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1087                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1089                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1087                       # number of overall misses
system.cpu.icache.overall_misses::total          1089                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     47201000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47201000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     47201000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47201000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6314877                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6314889                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6314877                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6314889                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000172                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000172                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000172                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000172                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 43423.183073                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43343.434343                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 43423.183073                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43343.434343                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           51                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          612                       # number of writebacks
system.cpu.icache.writebacks::total               612                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          119                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          119                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          119                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          119                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          968                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          968                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          968                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          968                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     41271500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41271500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     41271500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41271500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000153                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000153                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 42635.847107                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42635.847107                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 42635.847107                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42635.847107                       # average overall mshr miss latency
system.cpu.icache.replacements                    612                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6313790                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6313800                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1087                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1089                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     47201000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47201000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6314877                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6314889                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000172                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 43423.183073                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43343.434343                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          119                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          119                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          968                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     41271500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41271500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000153                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 42635.847107                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42635.847107                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1774540425000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             3.821921                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              486677                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               612                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            795.223856                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002236                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.819685                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.007460                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.007465                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          334                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12630748                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12630748                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774540425000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774540425000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774540425000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774540425000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774540425000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774540425000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1774540425000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     11839468                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11839469                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13310175                       # number of overall hits
system.cpu.dcache.overall_hits::total        13310176                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       551803                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         551805                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       645950                       # number of overall misses
system.cpu.dcache.overall_misses::total        645952                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  43283386496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  43283386496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  43283386496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  43283386496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12391271                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12391274                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13956125                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13956128                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.044532                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044532                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.046284                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046284                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78439.926017                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78439.641714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67007.332605                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67007.125136                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3605000                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        22146                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24377                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             300                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   147.885302                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    73.820000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       125544                       # number of writebacks
system.cpu.dcache.writebacks::total            125544                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       346775                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       346775                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       346775                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       346775                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       205028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       205028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       252792                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       252792                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16613071496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16613071496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  21043753996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21043753996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016546                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018113                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 81028.305870                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81028.305870                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 83245.332115                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 83245.332115                       # average overall mshr miss latency
system.cpu.dcache.replacements                 251768                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10015120                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10015121                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       425860                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        425862                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  32956848500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  32956848500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     10440980                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10440983                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.040787                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040788                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 77388.927112                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77388.563666                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       346775                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       346775                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79085                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6412475500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6412475500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007574                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 81083.334387                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81083.334387                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10326537996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10326537996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81993.743170                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81993.743170                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10200595996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10200595996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 80993.751110                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80993.751110                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1470707                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1470707                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        94147                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        94147                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1564854                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1564854                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.060163                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.060163                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        47764                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        47764                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   4430682500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4430682500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.030523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030523                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 92761.965078                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92761.965078                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1774540425000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            12.612077                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12379245                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            251768                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.169255                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002259                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    12.609819                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.012314                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.012316                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          908                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28165048                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28165048                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1804661057500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60502                       # Simulator instruction rate (inst/s)
host_mem_usage                                 912296                       # Number of bytes of host memory used
host_op_rate                                   128830                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   661.14                       # Real time elapsed on the host
host_tick_rate                               45558560                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      85175114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030121                       # Number of seconds simulated
sim_ticks                                 30120632500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       353088                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        706328                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1376325                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           55                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        19183                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1403382                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1132229                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1376325                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       244096                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1629551                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118506                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7611                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           5404993                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5170540                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        19383                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             650644                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4598540                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         5947                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      8770039                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66325903                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     58933846                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.125430                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.415437                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     44758838     75.95%     75.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2398547      4.07%     80.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2319785      3.94%     83.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1071882      1.82%     85.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1622655      2.75%     88.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       725499      1.23%     89.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       900995      1.53%     91.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       537105      0.91%     92.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4598540      7.80%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     58933846                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           59045069                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        24661                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32951065                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21173194                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11693      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12270773     18.50%     18.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14667      0.02%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          378      0.00%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       266898      0.40%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          910      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       138509      0.21%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         5704      0.01%     19.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        73431      0.11%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           56      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     14575716     21.98%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.39%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           18      0.00%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        30403      0.05%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     10663046     16.08%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2060038      3.11%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       284012      0.43%     61.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19113156     28.82%     90.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6560495      9.89%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66325903                       # Class of committed instruction
system.switch_cpus.commit.refs               28017701                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66325903                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.008042                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.008042                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      46516874                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       78434708                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2753242                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8708621                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         114507                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1987422                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23511247                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5688                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             8994918                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2912                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1629551                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4237694                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              55554490                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8459                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           86                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37242915                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          247                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1349                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          229014                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.027050                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4409987                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1250735                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.618229                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     60080666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.362181                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.837312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         47463798     79.00%     79.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           429936      0.72%     79.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           752101      1.25%     80.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           932942      1.55%     82.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           822259      1.37%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           562301      0.94%     84.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           782561      1.30%     86.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           366275      0.61%     86.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7968493     13.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     60080666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          99738237                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         53986845                       # number of floating regfile writes
system.switch_cpus.idleCycles                  160599                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        29732                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1213767                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.270119                       # Inst execution rate
system.switch_cpus.iew.exec_refs             32995849                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            8994912                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2222163                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23579834                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           96                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          870                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      9803810                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     77260225                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      24000937                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       142909                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      76513556                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          15798                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      13863942                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         114507                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      13867639                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        88743                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1531012                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          179                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          897                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2406634                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2959296                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          897                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        12386                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        17346                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          88472189                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              75011381                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.621845                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          55015976                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.245183                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               75851781                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76282027                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10845100                       # number of integer regfile writes
system.switch_cpus.ipc                       0.497997                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.497997                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       818188      1.07%      1.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16741539     21.84%     22.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14824      0.02%     22.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           419      0.00%     22.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       289679      0.38%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     23.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          984      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     23.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       140274      0.18%     23.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     23.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         6187      0.01%     23.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        74405      0.10%     23.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     23.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     23.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift          117      0.00%     23.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     23.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     23.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     23.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     14576302     19.02%     42.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.33%     42.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           25      0.00%     42.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        30403      0.04%     42.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     42.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     10663365     13.91%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2931411      3.82%     60.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1008902      1.32%     62.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21114850     27.54%     89.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      7988589     10.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       76656463                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        65487392                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    128010928                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61949151                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     66672162                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3446434                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044959                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           63562      1.84%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            840      0.02%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             31      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           389      0.01%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       327527      9.50%     11.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       696809     20.22%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     31.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         274068      7.95%     39.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        133507      3.87%     43.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1676666     48.65%     92.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       273035      7.92%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13797317                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     88845653                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13062230                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21523271                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           77189078                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          76656463                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        71147                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     10934337                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        16553                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        65200                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4790017                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     60080666                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.275892                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.291465                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     42000171     69.91%     69.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2693165      4.48%     74.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2309466      3.84%     78.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1963476      3.27%     81.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2876936      4.79%     86.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2431900      4.05%     90.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2578721      4.29%     94.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1500280      2.50%     97.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1726551      2.87%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     60080666                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.272491                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4237925                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   348                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        69716                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       980963                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23579834                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9803810                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        36071763                       # number of misc regfile reads
system.switch_cpus.numCycles                 60241265                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        17249585                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61448340                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         484893                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3668395                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6632564                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         83493                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     221601097                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       77748443                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71261682                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9713152                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       22014913                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         114507                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      29334684                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9813377                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    100582137                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     78388033                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          343                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           50                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12364542                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           53                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            128202384                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           151339307                       # The number of ROB writes
system.switch_cpus.timesIdled                    1971                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       443542                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2052                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       887245                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2052                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  30120632500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             213917                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       160206                       # Transaction distribution
system.membus.trans_dist::CleanEvict           192880                       # Transaction distribution
system.membus.trans_dist::ReadExReq            139325                       # Transaction distribution
system.membus.trans_dist::ReadExResp           139325                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        213917                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1059570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1059570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1059570                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     32860672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     32860672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                32860672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            353242                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  353242    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              353242                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1398862500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1922986000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  30120632500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30120632500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  30120632500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  30120632500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            280819                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       354139                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3521                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          440985                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           162881                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          162881                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3679                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277139                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10875                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1320070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1330945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       460544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     40573056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               41033600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          355107                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10253440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           798806                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002590                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050827                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 796737     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2069      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             798806                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          641076500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         660033999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5518999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  30120632500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1664                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        88789                       # number of demand (read+write) hits
system.l2.demand_hits::total                    90453                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1664                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        88789                       # number of overall hits
system.l2.overall_hits::total                   90453                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2011                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       351231                       # number of demand (read+write) misses
system.l2.demand_misses::total                 353242                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2011                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       351231                       # number of overall misses
system.l2.overall_misses::total                353242                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    170597000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  33441647000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      33612244000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    170597000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  33441647000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     33612244000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       440020                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               443695                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       440020                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              443695                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.547211                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.798216                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.796137                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.547211                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.798216                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.796137                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84831.924416                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95212.686238                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95153.588758                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84831.924416                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95212.686238                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95153.588758                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              160206                       # number of writebacks
system.l2.writebacks::total                    160206                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2011                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       351231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            353242                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2011                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       351231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           353242                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    150487000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  29929337000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  30079824000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    150487000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  29929337000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  30079824000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.547211                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.798216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.796137                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.547211                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.798216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.796137                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74831.924416                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 85212.686238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85153.588758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74831.924416                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 85212.686238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85153.588758                       # average overall mshr miss latency
system.l2.replacements                         355103                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       193933                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           193933                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       193933                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       193933                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3515                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3515                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3515                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3515                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           31                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            31                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        23556                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 23556                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       139325                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              139325                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  12379707000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12379707000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       162881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            162881                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.855379                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.855379                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88854.886058                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88854.886058                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       139325                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         139325                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  10986457000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10986457000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.855379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.855379                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78854.886058                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78854.886058                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1664                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1664                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2011                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2011                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    170597000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    170597000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3675                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.547211                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.547211                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84831.924416                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84831.924416                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2011                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2011                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    150487000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    150487000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.547211                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.547211                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74831.924416                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74831.924416                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        65233                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             65233                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       211906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          211906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  21061940000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  21061940000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       277139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.764620                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.764620                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 99392.843997                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99392.843997                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       211906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       211906                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  18942880000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  18942880000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.764620                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.764620                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 89392.843997                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89392.843997                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  30120632500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      902619                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    363295                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.484535                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.099684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    26.952699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8122.947617                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.991571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1420                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          538                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7452959                       # Number of tag accesses
system.l2.tags.data_accesses                  7452959                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30120632500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       128704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     22478784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22607488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       128704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        128704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10253184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10253184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       351231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              353242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       160206                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             160206                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4272951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    746291898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             750564850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4272951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4272951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      340404007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            340404007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      340404007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4272951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    746291898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1090968857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    160202.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2011.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    350870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001230190250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9719                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9719                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              799917                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             150708                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      353242                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     160206                       # Number of write requests accepted
system.mem_ctrls.readBursts                    353242                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160206                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    361                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     4                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21745                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             19744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             21957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             21920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             21457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             21790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             21669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             22382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             23795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            21952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            22013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            22234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10034                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8889948250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1764405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15506467000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25192.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43942.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137797                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  131494                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 39.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                353242                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160206                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  225051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   58474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   39932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   29391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       243785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    134.701774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.964259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   204.452294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       193987     79.57%     79.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21541      8.84%     88.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9842      4.04%     92.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4634      1.90%     94.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1940      0.80%     95.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1240      0.51%     95.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          863      0.35%     96.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          946      0.39%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8792      3.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       243785                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.307645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.866173                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     94.949815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          9698     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            6      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            6      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            4      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9719                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9719                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.483692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.456174                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.987010                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7628     78.49%     78.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              164      1.69%     80.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1430     14.71%     94.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              348      3.58%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              115      1.18%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               32      0.33%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9719                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22584384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   23104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10253120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                22607488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10253184                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       749.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       340.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    750.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    340.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   30120596500                       # Total gap between requests
system.mem_ctrls.avgGap                      58663.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       128704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     22455680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10253120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4272951.439515753649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 745524849.121279239655                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 340401882.330990195274                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2011                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       351231                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       160206                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     67630000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15438837000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 733804280750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33630.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     43956.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4580379.52                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            892921260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            474576135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1288648620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          428363640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2378042160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12539260710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1006945440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19008757965                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        631.087610                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2474873750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1005940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26639818750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            847775040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            450587940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1230921720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          407906460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2378042160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12490052610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1048383840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18853669770                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        625.938707                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2583434750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1005940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  26531257750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    52038188750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1804661057500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10547167                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10547177                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10547167                       # number of overall hits
system.cpu.icache.overall_hits::total        10547177                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         5403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5403                       # number of overall misses
system.cpu.icache.overall_misses::total          5405                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    276757998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    276757998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    276757998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    276757998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10552570                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10552582                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10552570                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10552582                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000512                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000512                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000512                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000512                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 51223.023876                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51204.069935                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 51223.023876                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51204.069935                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          803                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.884615                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4133                       # number of writebacks
system.cpu.icache.writebacks::total              4133                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          756                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          756                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          756                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          756                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4647                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4647                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4647                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4647                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    234987498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    234987498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    234987498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    234987498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000440                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000440                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000440                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000440                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 50567.570045                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50567.570045                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 50567.570045                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50567.570045                       # average overall mshr miss latency
system.cpu.icache.replacements                   4133                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10547167                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10547177                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5405                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    276757998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    276757998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10552570                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10552582                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000512                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000512                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 51223.023876                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51204.069935                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          756                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          756                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4647                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4647                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    234987498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    234987498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000440                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000440                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 50567.570045                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50567.570045                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1804661057500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            11.614698                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10551826                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4649                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2269.698000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002198                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    11.612499                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.022681                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.022685                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21109813                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21109813                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1804661057500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1804661057500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1804661057500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1804661057500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1804661057500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1804661057500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1804661057500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     39433673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39433674                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41251480                       # number of overall hits
system.cpu.dcache.overall_hits::total        41251481                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1394152                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1394154                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1518463                       # number of overall misses
system.cpu.dcache.overall_misses::total       1518465                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 101976146570                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 101976146570                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 101976146570                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 101976146570                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     40827825                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40827828                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42769943                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42769946                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034147                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034147                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035503                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035503                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 73145.644499                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73145.539567                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67157.478694                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67157.390239                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9699290                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        22771                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            114891                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             306                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    84.421669                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    74.415033                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       319477                       # number of writebacks
system.cpu.dcache.writebacks::total            319477                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       762854                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       762854                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       762854                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       762854                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       631298                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       631298                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       692815                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       692815                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  50425137070                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50425137070                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  56100444070                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  56100444070                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015462                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015462                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.016199                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016199                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79875.331571                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79875.331571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80974.638352                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80974.638352                       # average overall mshr miss latency
system.cpu.dcache.replacements                 691789                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     30927780                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30927781                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1105250                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1105252                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  78610002000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  78610002000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     32033030                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     32033033                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.034503                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034504                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 71124.181859                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71124.053157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       762778                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       762778                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       342472                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       342472                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  27349131500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27349131500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010691                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 79858.007370                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79858.007370                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8505893                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8505893                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       288902                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       288902                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  23366144570                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23366144570                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8794795                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032849                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 80879.137458                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80879.137458                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           76                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           76                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       288826                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288826                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  23076005570                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23076005570                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032841                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032841                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 79895.873536                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79895.873536                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1817807                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1817807                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       124311                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       124311                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1942118                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1942118                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.064008                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.064008                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        61517                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        61517                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   5675307000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5675307000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.031675                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031675                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 92255.913000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92255.913000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1804661057500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            29.492612                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            41944298                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            692813                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.542019                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002221                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    29.490391                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.028799                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.028801                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          792                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          86232705                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         86232705                       # Number of data accesses

---------- End Simulation Statistics   ----------
