<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>MipsSEISelDAGToDAG.h source code [llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::MipsSEDAGToDAGISel "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Mips/MipsSEISelDAGToDAG.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Mips</a>/<a href='MipsSEISelDAGToDAG.h.html'>MipsSEISelDAGToDAG.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- MipsSEISelDAGToDAG.h - A Dag to Dag Inst Selector for MipsSE -----===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// Subclass of MipsDAGToDAGISel specialized for mips32/64.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_MIPS_MIPSSEISELDAGTODAG_H">LLVM_LIB_TARGET_MIPS_MIPSSEISELDAGTODAG_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_MIPS_MIPSSEISELDAGTODAG_H" data-ref="_M/LLVM_LIB_TARGET_MIPS_MIPSSEISELDAGTODAG_H">LLVM_LIB_TARGET_MIPS_MIPSSEISELDAGTODAG_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MipsISelDAGToDAG.h.html">"MipsISelDAGToDAG.h"</a></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><b>class</b> <dfn class="type def" id="llvm::MipsSEDAGToDAGISel" title='llvm::MipsSEDAGToDAGISel' data-ref="llvm::MipsSEDAGToDAGISel">MipsSEDAGToDAGISel</dfn> : <b>public</b> <a class="type" href="MipsISelDAGToDAG.h.html#llvm::MipsDAGToDAGISel" title='llvm::MipsDAGToDAGISel' data-ref="llvm::MipsDAGToDAGISel">MipsDAGToDAGISel</a> {</td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><b>public</b>:</td></tr>
<tr><th id="23">23</th><td>  <b>explicit</b> <dfn class="decl def" id="_ZN4llvm18MipsSEDAGToDAGISelC1ERNS_17MipsTargetMachineENS_10CodeGenOpt5LevelE" title='llvm::MipsSEDAGToDAGISel::MipsSEDAGToDAGISel' data-ref="_ZN4llvm18MipsSEDAGToDAGISelC1ERNS_17MipsTargetMachineENS_10CodeGenOpt5LevelE">MipsSEDAGToDAGISel</dfn>(<a class="type" href="MipsTargetMachine.h.html#llvm::MipsTargetMachine" title='llvm::MipsTargetMachine' data-ref="llvm::MipsTargetMachine">MipsTargetMachine</a> &amp;<dfn class="local col1 decl" id="1TM" title='TM' data-type='llvm::MipsTargetMachine &amp;' data-ref="1TM">TM</dfn>, <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col2 decl" id="2OL" title='OL' data-type='CodeGenOpt::Level' data-ref="2OL">OL</dfn>)</td></tr>
<tr><th id="24">24</th><td>      : <a class="type" href="MipsISelDAGToDAG.h.html#llvm::MipsDAGToDAGISel" title='llvm::MipsDAGToDAGISel' data-ref="llvm::MipsDAGToDAGISel">MipsDAGToDAGISel</a><a class="ref" href="MipsISelDAGToDAG.h.html#_ZN4llvm16MipsDAGToDAGISelC1ERNS_17MipsTargetMachineENS_10CodeGenOpt5LevelE" title='llvm::MipsDAGToDAGISel::MipsDAGToDAGISel' data-ref="_ZN4llvm16MipsDAGToDAGISelC1ERNS_17MipsTargetMachineENS_10CodeGenOpt5LevelE">(</a><a class="local col1 ref" href="#1TM" title='TM' data-ref="1TM">TM</a>, <a class="local col2 ref" href="#2OL" title='OL' data-ref="2OL">OL</a>) {}</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>private</b>:</td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZN4llvm18MipsSEDAGToDAGISel20runOnMachineFunctionERNS_15MachineFunctionE" title='llvm::MipsSEDAGToDAGISel::runOnMachineFunction' data-ref="_ZN4llvm18MipsSEDAGToDAGISel20runOnMachineFunctionERNS_15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3MF">MF</dfn>) override;</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MipsSEDAGToDAGISel::getAnalysisUsage' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col4 decl" id="4AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="4AU">AU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td>  <em>void</em> <dfn class="decl" id="_ZN4llvm18MipsSEDAGToDAGISel21addDSPCtrlRegOperandsEbRNS_12MachineInstrERNS_15MachineFunctionE" title='llvm::MipsSEDAGToDAGISel::addDSPCtrlRegOperands' data-ref="_ZN4llvm18MipsSEDAGToDAGISel21addDSPCtrlRegOperandsEbRNS_12MachineInstrERNS_15MachineFunctionE">addDSPCtrlRegOperands</dfn>(<em>bool</em> <dfn class="local col5 decl" id="5IsDef" title='IsDef' data-type='bool' data-ref="5IsDef">IsDef</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="6MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="6MI">MI</dfn>,</td></tr>
<tr><th id="33">33</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="7MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="7MF">MF</dfn>);</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm18MipsSEDAGToDAGISel13getMSACtrlRegENS_7SDValueE" title='llvm::MipsSEDAGToDAGISel::getMSACtrlReg' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel13getMSACtrlRegENS_7SDValueE">getMSACtrlReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="8RegIdx" title='RegIdx' data-type='const llvm::SDValue' data-ref="8RegIdx">RegIdx</dfn>) <em>const</em>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm18MipsSEDAGToDAGISel22replaceUsesWithZeroRegEPNS_19MachineRegisterInfoERKNS_12MachineInstrE" title='llvm::MipsSEDAGToDAGISel::replaceUsesWithZeroReg' data-ref="_ZN4llvm18MipsSEDAGToDAGISel22replaceUsesWithZeroRegEPNS_19MachineRegisterInfoERKNS_12MachineInstrE">replaceUsesWithZeroReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="9MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="9MRI">MRI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>&amp;);</td></tr>
<tr><th id="38">38</th><td>  <em>bool</em> <dfn class="decl" id="_ZN4llvm18MipsSEDAGToDAGISel27replaceUsesWithCheriNullRegEPNS_19MachineRegisterInfoERKNS_12MachineInstrE" title='llvm::MipsSEDAGToDAGISel::replaceUsesWithCheriNullReg' data-ref="_ZN4llvm18MipsSEDAGToDAGISel27replaceUsesWithCheriNullRegEPNS_19MachineRegisterInfoERKNS_12MachineInstrE">replaceUsesWithCheriNullReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col0 decl" id="10MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="10MRI">MRI</dfn>,</td></tr>
<tr><th id="39">39</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11GetNullMI" title='GetNullMI' data-type='const llvm::MachineInstr &amp;' data-ref="11GetNullMI">GetNullMI</dfn>);</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *&gt; <dfn class="decl" id="_ZN4llvm18MipsSEDAGToDAGISel10selectMULTEPNS_6SDNodeEjRKNS_5SDLocENS_3EVTEbb" title='llvm::MipsSEDAGToDAGISel::selectMULT' data-ref="_ZN4llvm18MipsSEDAGToDAGISel10selectMULTEPNS_6SDNodeEjRKNS_5SDLocENS_3EVTEbb">selectMULT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="12N" title='N' data-type='llvm::SDNode *' data-ref="12N">N</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="13Opc" title='Opc' data-type='unsigned int' data-ref="13Opc">Opc</dfn>,</td></tr>
<tr><th id="42">42</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col4 decl" id="14dl" title='dl' data-type='const llvm::SDLoc &amp;' data-ref="14dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT">EVT</a> <dfn class="local col5 decl" id="15Ty" title='Ty' data-type='llvm::EVT' data-ref="15Ty">Ty</dfn>, <em>bool</em> <dfn class="local col6 decl" id="16HasLo" title='HasLo' data-type='bool' data-ref="16HasLo">HasLo</dfn>,</td></tr>
<tr><th id="43">43</th><td>                                           <em>bool</em> <dfn class="local col7 decl" id="17HasHi" title='HasHi' data-type='bool' data-ref="17HasHi">HasHi</dfn>);</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm18MipsSEDAGToDAGISel10selectAddEEPNS_6SDNodeERKNS_5SDLocE" title='llvm::MipsSEDAGToDAGISel::selectAddE' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel10selectAddEEPNS_6SDNodeERKNS_5SDLocE">selectAddE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="18Node" title='Node' data-type='llvm::SDNode *' data-ref="18Node">Node</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc">SDLoc</a> &amp;<dfn class="local col9 decl" id="19DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="19DL">DL</dfn>) <em>const</em>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel12selectAddrFIENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectAddrFI' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel12selectAddrFIENS_7SDValueERS1_">selectAddrFI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="20Addr" title='Addr' data-type='llvm::SDValue' data-ref="20Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="21Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="21Base">Base</dfn>) <em>const</em> override;</td></tr>
<tr><th id="48">48</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm18MipsSEDAGToDAGISel20selectAddrFrameIndexENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndex' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel20selectAddrFrameIndexENS_7SDValueERS1_S2_">selectAddrFrameIndex</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="22Addr" title='Addr' data-type='llvm::SDValue' data-ref="22Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="23Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="23Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="24Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="24Offset">Offset</dfn>) <em>const</em>;</td></tr>
<tr><th id="49">49</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj" title='llvm::MipsSEDAGToDAGISel::selectAddrFrameIndexOffset' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel26selectAddrFrameIndexOffsetENS_7SDValueERS1_S2_jj">selectAddrFrameIndexOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="25Addr" title='Addr' data-type='llvm::SDValue' data-ref="25Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="26Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="26Base">Base</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="27Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="27Offset">Offset</dfn>,</td></tr>
<tr><th id="50">50</th><td>                                  <em>unsigned</em> <dfn class="local col8 decl" id="28OffsetBits" title='OffsetBits' data-type='unsigned int' data-ref="28OffsetBits">OffsetBits</dfn>,</td></tr>
<tr><th id="51">51</th><td>                                  <em>unsigned</em> <dfn class="local col9 decl" id="29ShiftAmount" title='ShiftAmount' data-type='unsigned int' data-ref="29ShiftAmount">ShiftAmount</dfn>) <em>const</em>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel16selectAddrRegImmENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrRegImm' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel16selectAddrRegImmENS_7SDValueERS1_S2_">selectAddrRegImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="30Addr" title='Addr' data-type='llvm::SDValue' data-ref="30Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="31Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="31Base">Base</dfn>,</td></tr>
<tr><th id="54">54</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="32Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="32Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrDefaultENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrDefault' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrDefaultENS_7SDValueERS1_S2_">selectAddrDefault</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="33Addr" title='Addr' data-type='llvm::SDValue' data-ref="33Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="34Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="34Base">Base</dfn>,</td></tr>
<tr><th id="57">57</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="35Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="35Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel13selectIntAddrENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectIntAddr' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel13selectIntAddrENS_7SDValueERS1_S2_">selectIntAddr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="36Addr" title='Addr' data-type='llvm::SDValue' data-ref="36Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="37Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="37Base">Base</dfn>,</td></tr>
<tr><th id="60">60</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="38Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="38Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrRegImm9ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrRegImm9' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectAddrRegImm9ENS_7SDValueERS1_S2_">selectAddrRegImm9</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="39Addr" title='Addr' data-type='llvm::SDValue' data-ref="39Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="40Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="40Base">Base</dfn>,</td></tr>
<tr><th id="63">63</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="41Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="41Offset">Offset</dfn>) <em>const</em>;</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm11ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrRegImm11' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm11ENS_7SDValueERS1_S2_">selectAddrRegImm11</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="42Addr" title='Addr' data-type='llvm::SDValue' data-ref="42Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="43Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="43Base">Base</dfn>,</td></tr>
<tr><th id="66">66</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="44Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="44Offset">Offset</dfn>) <em>const</em>;</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm12ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrRegImm12' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm12ENS_7SDValueERS1_S2_">selectAddrRegImm12</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col5 decl" id="45Addr" title='Addr' data-type='llvm::SDValue' data-ref="45Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="46Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="46Base">Base</dfn>,</td></tr>
<tr><th id="69">69</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="47Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="47Offset">Offset</dfn>) <em>const</em>;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm16ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectAddrRegImm16' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel18selectAddrRegImm16ENS_7SDValueERS1_S2_">selectAddrRegImm16</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="48Addr" title='Addr' data-type='llvm::SDValue' data-ref="48Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="49Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="49Base">Base</dfn>,</td></tr>
<tr><th id="72">72</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="50Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="50Offset">Offset</dfn>) <em>const</em>;</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectIntAddr11MMENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectIntAddr11MM' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectIntAddr11MMENS_7SDValueERS1_S2_">selectIntAddr11MM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col1 decl" id="51Addr" title='Addr' data-type='llvm::SDValue' data-ref="51Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="52Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="52Base">Base</dfn>,</td></tr>
<tr><th id="75">75</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="53Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="53Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectIntAddr12MMENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectIntAddr12MM' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectIntAddr12MMENS_7SDValueERS1_S2_">selectIntAddr12MM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="54Addr" title='Addr' data-type='llvm::SDValue' data-ref="54Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="55Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="55Base">Base</dfn>,</td></tr>
<tr><th id="78">78</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col6 decl" id="56Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="56Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectIntAddr16MMENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectIntAddr16MM' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectIntAddr16MMENS_7SDValueERS1_S2_">selectIntAddr16MM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col7 decl" id="57Addr" title='Addr' data-type='llvm::SDValue' data-ref="57Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="58Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="58Base">Base</dfn>,</td></tr>
<tr><th id="81">81</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="59Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="59Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel19selectIntAddrLSL2MMENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectIntAddrLSL2MM' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel19selectIntAddrLSL2MMENS_7SDValueERS1_S2_">selectIntAddrLSL2MM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="60Addr" title='Addr' data-type='llvm::SDValue' data-ref="60Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="61Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="61Base">Base</dfn>,</td></tr>
<tr><th id="84">84</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col2 decl" id="62Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="62Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel19selectIntAddrSImm10ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectIntAddrSImm10' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel19selectIntAddrSImm10ENS_7SDValueERS1_S2_">selectIntAddrSImm10</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col3 decl" id="63Addr" title='Addr' data-type='llvm::SDValue' data-ref="63Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="64Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="64Base">Base</dfn>,</td></tr>
<tr><th id="87">87</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="65Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="65Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel23selectIntAddrSImm10Lsl1ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectIntAddrSImm10Lsl1' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel23selectIntAddrSImm10Lsl1ENS_7SDValueERS1_S2_">selectIntAddrSImm10Lsl1</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="66Addr" title='Addr' data-type='llvm::SDValue' data-ref="66Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="67Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="67Base">Base</dfn>,</td></tr>
<tr><th id="90">90</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="68Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="68Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel23selectIntAddrSImm10Lsl2ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectIntAddrSImm10Lsl2' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel23selectIntAddrSImm10Lsl2ENS_7SDValueERS1_S2_">selectIntAddrSImm10Lsl2</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col9 decl" id="69Addr" title='Addr' data-type='llvm::SDValue' data-ref="69Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col0 decl" id="70Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="70Base">Base</dfn>,</td></tr>
<tr><th id="93">93</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="71Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="71Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel23selectIntAddrSImm10Lsl3ENS_7SDValueERS1_S2_" title='llvm::MipsSEDAGToDAGISel::selectIntAddrSImm10Lsl3' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel23selectIntAddrSImm10Lsl3ENS_7SDValueERS1_S2_">selectIntAddrSImm10Lsl3</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="72Addr" title='Addr' data-type='llvm::SDValue' data-ref="72Addr">Addr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="73Base" title='Base' data-type='llvm::SDValue &amp;' data-ref="73Base">Base</dfn>,</td></tr>
<tr><th id="96">96</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col4 decl" id="74Offset" title='Offset' data-type='llvm::SDValue &amp;' data-ref="74Offset">Offset</dfn>) <em>const</em> override;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <i class="doc">/// Select constant vector splats.</i></td></tr>
<tr><th id="99">99</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel12selectVSplatEPNS_6SDNodeERNS_5APIntEj" title='llvm::MipsSEDAGToDAGISel::selectVSplat' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel12selectVSplatEPNS_6SDNodeERNS_5APIntEj">selectVSplat</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col5 decl" id="75N" title='N' data-type='llvm::SDNode *' data-ref="75N">N</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col6 decl" id="76Imm" title='Imm' data-type='llvm::APInt &amp;' data-ref="76Imm">Imm</dfn>,</td></tr>
<tr><th id="100">100</th><td>                    <em>unsigned</em> <dfn class="local col7 decl" id="77MinSizeInBits" title='MinSizeInBits' data-type='unsigned int' data-ref="77MinSizeInBits">MinSizeInBits</dfn>) <em>const</em> override;</td></tr>
<tr><th id="101">101</th><td>  <i class="doc">/// Select constant vector splats whose value fits in a given integer.</i></td></tr>
<tr><th id="102">102</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm18MipsSEDAGToDAGISel18selectVSplatCommonENS_7SDValueERS1_bj" title='llvm::MipsSEDAGToDAGISel::selectVSplatCommon' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel18selectVSplatCommonENS_7SDValueERS1_bj">selectVSplatCommon</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="78N" title='N' data-type='llvm::SDValue' data-ref="78N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="79Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="79Imm">Imm</dfn>, <em>bool</em> <dfn class="local col0 decl" id="80Signed" title='Signed' data-type='bool' data-ref="80Signed">Signed</dfn>,</td></tr>
<tr><th id="103">103</th><td>                                  <em>unsigned</em> <dfn class="local col1 decl" id="81ImmBitSize" title='ImmBitSize' data-type='unsigned int' data-ref="81ImmBitSize">ImmBitSize</dfn>) <em>const</em>;</td></tr>
<tr><th id="104">104</th><td>  <i class="doc">/// Select constant vector splats whose value fits in a uimm1.</i></td></tr>
<tr><th id="105">105</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm1ENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatUimm1' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm1ENS_7SDValueERS1_">selectVSplatUimm1</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="82N" title='N' data-type='llvm::SDValue' data-ref="82N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="83Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="83Imm">Imm</dfn>) <em>const</em> override;</td></tr>
<tr><th id="106">106</th><td>  <i class="doc">/// Select constant vector splats whose value fits in a uimm2.</i></td></tr>
<tr><th id="107">107</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm2ENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatUimm2' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm2ENS_7SDValueERS1_">selectVSplatUimm2</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="84N" title='N' data-type='llvm::SDValue' data-ref="84N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="85Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="85Imm">Imm</dfn>) <em>const</em> override;</td></tr>
<tr><th id="108">108</th><td>  <i class="doc">/// Select constant vector splats whose value fits in a uimm3.</i></td></tr>
<tr><th id="109">109</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm3ENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatUimm3' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm3ENS_7SDValueERS1_">selectVSplatUimm3</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="86N" title='N' data-type='llvm::SDValue' data-ref="86N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="87Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="87Imm">Imm</dfn>) <em>const</em> override;</td></tr>
<tr><th id="110">110</th><td>  <i class="doc">/// Select constant vector splats whose value fits in a uimm4.</i></td></tr>
<tr><th id="111">111</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm4ENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatUimm4' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm4ENS_7SDValueERS1_">selectVSplatUimm4</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="88N" title='N' data-type='llvm::SDValue' data-ref="88N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="89Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="89Imm">Imm</dfn>) <em>const</em> override;</td></tr>
<tr><th id="112">112</th><td>  <i class="doc">/// Select constant vector splats whose value fits in a uimm5.</i></td></tr>
<tr><th id="113">113</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm5ENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatUimm5' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm5ENS_7SDValueERS1_">selectVSplatUimm5</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="90N" title='N' data-type='llvm::SDValue' data-ref="90N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="91Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="91Imm">Imm</dfn>) <em>const</em> override;</td></tr>
<tr><th id="114">114</th><td>  <i class="doc">/// Select constant vector splats whose value fits in a uimm6.</i></td></tr>
<tr><th id="115">115</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm6ENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatUimm6' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm6ENS_7SDValueERS1_">selectVSplatUimm6</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="92N" title='N' data-type='llvm::SDValue' data-ref="92N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="93Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="93Imm">Imm</dfn>) <em>const</em> override;</td></tr>
<tr><th id="116">116</th><td>  <i class="doc">/// Select constant vector splats whose value fits in a uimm8.</i></td></tr>
<tr><th id="117">117</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm8ENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatUimm8' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatUimm8ENS_7SDValueERS1_">selectVSplatUimm8</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="94N" title='N' data-type='llvm::SDValue' data-ref="94N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="95Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="95Imm">Imm</dfn>) <em>const</em> override;</td></tr>
<tr><th id="118">118</th><td>  <i class="doc">/// Select constant vector splats whose value fits in a simm5.</i></td></tr>
<tr><th id="119">119</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatSimm5ENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatSimm5' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatSimm5ENS_7SDValueERS1_">selectVSplatSimm5</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col6 decl" id="96N" title='N' data-type='llvm::SDValue' data-ref="96N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col7 decl" id="97Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="97Imm">Imm</dfn>) <em>const</em> override;</td></tr>
<tr><th id="120">120</th><td>  <i class="doc">/// Select constant vector splats whose value is a power of 2.</i></td></tr>
<tr><th id="121">121</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel20selectVSplatUimmPow2ENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatUimmPow2' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel20selectVSplatUimmPow2ENS_7SDValueERS1_">selectVSplatUimmPow2</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col8 decl" id="98N" title='N' data-type='llvm::SDValue' data-ref="98N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col9 decl" id="99Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="99Imm">Imm</dfn>) <em>const</em> override;</td></tr>
<tr><th id="122">122</th><td>  <i class="doc">/// Select constant vector splats whose value is the inverse of a</i></td></tr>
<tr><th id="123">123</th><td><i class="doc">  /// power of 2.</i></td></tr>
<tr><th id="124">124</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel23selectVSplatUimmInvPow2ENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatUimmInvPow2' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel23selectVSplatUimmInvPow2ENS_7SDValueERS1_">selectVSplatUimmInvPow2</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col0 decl" id="100N" title='N' data-type='llvm::SDValue' data-ref="100N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col1 decl" id="101Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="101Imm">Imm</dfn>) <em>const</em> override;</td></tr>
<tr><th id="125">125</th><td>  <i class="doc">/// Select constant vector splats whose value is a run of set bits</i></td></tr>
<tr><th id="126">126</th><td><i class="doc">  /// ending at the most significant bit</i></td></tr>
<tr><th id="127">127</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatMaskLENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatMaskL' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatMaskLENS_7SDValueERS1_">selectVSplatMaskL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col2 decl" id="102N" title='N' data-type='llvm::SDValue' data-ref="102N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col3 decl" id="103Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="103Imm">Imm</dfn>) <em>const</em> override;</td></tr>
<tr><th id="128">128</th><td>  <i class="doc">/// Select constant vector splats whose value is a run of set bits</i></td></tr>
<tr><th id="129">129</th><td><i class="doc">  /// starting at bit zero.</i></td></tr>
<tr><th id="130">130</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatMaskRENS_7SDValueERS1_" title='llvm::MipsSEDAGToDAGISel::selectVSplatMaskR' data-ref="_ZNK4llvm18MipsSEDAGToDAGISel17selectVSplatMaskRENS_7SDValueERS1_">selectVSplatMaskR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> <dfn class="local col4 decl" id="104N" title='N' data-type='llvm::SDValue' data-ref="104N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="105Imm" title='Imm' data-type='llvm::SDValue &amp;' data-ref="105Imm">Imm</dfn>) <em>const</em> override;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZN4llvm18MipsSEDAGToDAGISel9trySelectEPNS_6SDNodeE" title='llvm::MipsSEDAGToDAGISel::trySelect' data-ref="_ZN4llvm18MipsSEDAGToDAGISel9trySelectEPNS_6SDNodeE">trySelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col6 decl" id="106Node" title='Node' data-type='llvm::SDNode *' data-ref="106Node">Node</dfn>) override;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <em>void</em> <dfn class="virtual decl" id="_ZN4llvm18MipsSEDAGToDAGISel24processFunctionAfterISelERNS_15MachineFunctionE" title='llvm::MipsSEDAGToDAGISel::processFunctionAfterISel' data-ref="_ZN4llvm18MipsSEDAGToDAGISel24processFunctionAfterISelERNS_15MachineFunctionE">processFunctionAfterISel</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="107MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="107MF">MF</dfn>) override;</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  <em>bool</em> <dfn class="virtual decl" id="_ZN4llvm18MipsSEDAGToDAGISel28SelectInlineAsmMemoryOperandERKNS_7SDValueEjRSt6vectorIS1_SaIS1_EE" title='llvm::MipsSEDAGToDAGISel::SelectInlineAsmMemoryOperand' data-ref="_ZN4llvm18MipsSEDAGToDAGISel28SelectInlineAsmMemoryOperandERKNS_7SDValueEjRSt6vectorIS1_SaIS1_EE">SelectInlineAsmMemoryOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a> &amp;<dfn class="local col8 decl" id="108Op" title='Op' data-type='const llvm::SDValue &amp;' data-ref="108Op">Op</dfn>,</td></tr>
<tr><th id="137">137</th><td>                                    <em>unsigned</em> <dfn class="local col9 decl" id="109ConstraintID" title='ConstraintID' data-type='unsigned int' data-ref="109ConstraintID">ConstraintID</dfn>,</td></tr>
<tr><th id="138">138</th><td>                                    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue">SDValue</a>&gt; &amp;<dfn class="local col0 decl" id="110OutOps" title='OutOps' data-type='std::vector&lt;SDValue&gt; &amp;' data-ref="110OutOps">OutOps</dfn>) override;</td></tr>
<tr><th id="139">139</th><td>};</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<dfn class="decl" id="_ZN4llvm19createMipsSEISelDagERNS_17MipsTargetMachineENS_10CodeGenOpt5LevelE" title='llvm::createMipsSEISelDag' data-ref="_ZN4llvm19createMipsSEISelDagERNS_17MipsTargetMachineENS_10CodeGenOpt5LevelE">createMipsSEISelDag</dfn>(<a class="type" href="MipsTargetMachine.h.html#llvm::MipsTargetMachine" title='llvm::MipsTargetMachine' data-ref="llvm::MipsTargetMachine">MipsTargetMachine</a> &amp;<dfn class="local col1 decl" id="111TM" title='TM' data-type='llvm::MipsTargetMachine &amp;' data-ref="111TM">TM</dfn>,</td></tr>
<tr><th id="142">142</th><td>                                  <span class="namespace">CodeGenOpt::</span><a class="type" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col2 decl" id="112OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="112OptLevel">OptLevel</dfn>);</td></tr>
<tr><th id="143">143</th><td>}</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="146">146</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='MipsISelDAGToDAG.cpp.html'>llvm/llvm/lib/Target/Mips/MipsISelDAGToDAG.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
