simVerilogNetlistFileList = '((("shifter_testing" "Shifter_32b") 
	("cds8/netlist" "cds8/map" "schematic")
    ) 
    (("shifter_testing" "Shifter_16_32") 
	("cds7/netlist" "cds7/map" "schematic")
    ) 
    (("shifter_testing" "Shifter_4_32") 
	("cds6/netlist" "cds6/map" "schematic")
    ) 
    (("shifter_testing" "Shifter_2_32") 
	("cds5/netlist" "cds5/map" "schematic")
    ) 
    (("shifter_testing" "Shifter_1_32") 
	("cds4/netlist" "cds4/map" "schematic")
    )
    (("shifter_testing" "AND") 
	("cds3/netlist" "cds3/map" "schematic")
    ) 
    (("shifter_testing" "Shifter_8_32") 
	("cds2/netlist" "cds2/map" "schematic")
    ) 
    (("shifter_testing" "lr_1b") 
	("cds1/netlist" "cds1/map" "schematic")
    ) 
    (("shifter_testing" "INV") 
	("cds0/netlist" "cds0/map" "schematic")
    )
)
simVerilogNetlistFileLibList = '("shifter_testing")
simVerilogNetlistFileCellList = '(("shifter_testing" 
	("INV" "lr_1b" "Shifter_8_32" "AND" "Shifter_1_32"
	    "Shifter_2_32" "Shifter_4_32" "Shifter_16_32" "Shifter_32b"
	)
    )
)
hnlIncrementalDirectory = '"ihnl"
