// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xstream2mem.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XStream2mem_CfgInitialize(XStream2mem *InstancePtr, XStream2mem_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XStream2mem_Set_rows(XStream2mem *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XStream2mem_WriteReg(InstancePtr->Axilites_BaseAddress, XSTREAM2MEM_AXILITES_ADDR_ROWS_DATA, Data);
}

u32 XStream2mem_Get_rows(XStream2mem *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStream2mem_ReadReg(InstancePtr->Axilites_BaseAddress, XSTREAM2MEM_AXILITES_ADDR_ROWS_DATA);
    return Data;
}

void XStream2mem_Set_cols(XStream2mem *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XStream2mem_WriteReg(InstancePtr->Axilites_BaseAddress, XSTREAM2MEM_AXILITES_ADDR_COLS_DATA, Data);
}

u32 XStream2mem_Get_cols(XStream2mem *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XStream2mem_ReadReg(InstancePtr->Axilites_BaseAddress, XSTREAM2MEM_AXILITES_ADDR_COLS_DATA);
    return Data;
}

u32 XStream2mem_Get_baseAddr_BaseAddress(XStream2mem *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XSTREAM2MEM_AXILITES_ADDR_BASEADDR_BASE);
}

u32 XStream2mem_Get_baseAddr_HighAddress(XStream2mem *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (InstancePtr->Axilites_BaseAddress + XSTREAM2MEM_AXILITES_ADDR_BASEADDR_HIGH);
}

u32 XStream2mem_Get_baseAddr_TotalBytes(XStream2mem *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return (XSTREAM2MEM_AXILITES_ADDR_BASEADDR_HIGH - XSTREAM2MEM_AXILITES_ADDR_BASEADDR_BASE + 1);
}

u32 XStream2mem_Get_baseAddr_BitWidth(XStream2mem *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSTREAM2MEM_AXILITES_WIDTH_BASEADDR;
}

u32 XStream2mem_Get_baseAddr_Depth(XStream2mem *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSTREAM2MEM_AXILITES_DEPTH_BASEADDR;
}

u32 XStream2mem_Write_baseAddr_Words(XStream2mem *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSTREAM2MEM_AXILITES_ADDR_BASEADDR_HIGH - XSTREAM2MEM_AXILITES_ADDR_BASEADDR_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(int *)(InstancePtr->Axilites_BaseAddress + XSTREAM2MEM_AXILITES_ADDR_BASEADDR_BASE + (offset + i)*4) = *(data + i);
    }
    return length;
}

u32 XStream2mem_Read_baseAddr_Words(XStream2mem *InstancePtr, int offset, int *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length)*4 > (XSTREAM2MEM_AXILITES_ADDR_BASEADDR_HIGH - XSTREAM2MEM_AXILITES_ADDR_BASEADDR_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(int *)(InstancePtr->Axilites_BaseAddress + XSTREAM2MEM_AXILITES_ADDR_BASEADDR_BASE + (offset + i)*4);
    }
    return length;
}

u32 XStream2mem_Write_baseAddr_Bytes(XStream2mem *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSTREAM2MEM_AXILITES_ADDR_BASEADDR_HIGH - XSTREAM2MEM_AXILITES_ADDR_BASEADDR_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(char *)(InstancePtr->Axilites_BaseAddress + XSTREAM2MEM_AXILITES_ADDR_BASEADDR_BASE + offset + i) = *(data + i);
    }
    return length;
}

u32 XStream2mem_Read_baseAddr_Bytes(XStream2mem *InstancePtr, int offset, char *data, int length) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr -> IsReady == XIL_COMPONENT_IS_READY);

    int i;

    if ((offset + length) > (XSTREAM2MEM_AXILITES_ADDR_BASEADDR_HIGH - XSTREAM2MEM_AXILITES_ADDR_BASEADDR_BASE + 1))
        return 0;

    for (i = 0; i < length; i++) {
        *(data + i) = *(char *)(InstancePtr->Axilites_BaseAddress + XSTREAM2MEM_AXILITES_ADDR_BASEADDR_BASE + offset + i);
    }
    return length;
}

