

================================================================
== Vivado HLS Report for 'cnn_thread_cnn_stream_w_sink'
================================================================
* Date:           Mon Feb 24 01:40:49 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CNNAccel
* Solution:       default
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     2.167|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    2|    2|    2|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    1|    1|         1|          1|          1|  inf |    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     63|    -|
|Register         |        -|      -|       2|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       2|     69|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op1958  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op1962  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2             |    or    |      0|  0|   2|           1|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|   6|           3|           3|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |   9|          2|    1|          2|
    |sc_fifo_chn_34_blk_n  |   9|          2|    1|          2|
    |sc_fifo_chn_45_blk_n  |   9|          2|    1|          2|
    |sc_fifo_chn_56_blk_n  |   9|          2|    1|          2|
    |w_sink_0_blk_n        |   9|          2|    1|          2|
    |w_sink_1_blk_n        |   9|          2|    1|          2|
    |w_sink_2_blk_n        |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  63|         14|    7|         14|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | cnn::thread_cnn_stream_w_sink | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | cnn::thread_cnn_stream_w_sink | return value |
|w_sink_0_dout          |  in |  128|   ap_fifo  |            w_sink_0           |    pointer   |
|w_sink_0_empty_n       |  in |    1|   ap_fifo  |            w_sink_0           |    pointer   |
|w_sink_0_read          | out |    1|   ap_fifo  |            w_sink_0           |    pointer   |
|w_sink_1_dout          |  in |    1|   ap_fifo  |            w_sink_1           |    pointer   |
|w_sink_1_empty_n       |  in |    1|   ap_fifo  |            w_sink_1           |    pointer   |
|w_sink_1_read          | out |    1|   ap_fifo  |            w_sink_1           |    pointer   |
|w_sink_2_dout          |  in |   16|   ap_fifo  |            w_sink_2           |    pointer   |
|w_sink_2_empty_n       |  in |    1|   ap_fifo  |            w_sink_2           |    pointer   |
|w_sink_2_read          | out |    1|   ap_fifo  |            w_sink_2           |    pointer   |
|sc_fifo_chn_34_din     | out |  128|   ap_fifo  |         sc_fifo_chn_34        |    pointer   |
|sc_fifo_chn_34_full_n  |  in |    1|   ap_fifo  |         sc_fifo_chn_34        |    pointer   |
|sc_fifo_chn_34_write   | out |    1|   ap_fifo  |         sc_fifo_chn_34        |    pointer   |
|sc_fifo_chn_45_din     | out |    1|   ap_fifo  |         sc_fifo_chn_45        |    pointer   |
|sc_fifo_chn_45_full_n  |  in |    1|   ap_fifo  |         sc_fifo_chn_45        |    pointer   |
|sc_fifo_chn_45_write   | out |    1|   ap_fifo  |         sc_fifo_chn_45        |    pointer   |
|sc_fifo_chn_56_din     | out |   16|   ap_fifo  |         sc_fifo_chn_56        |    pointer   |
|sc_fifo_chn_56_full_n  |  in |    1|   ap_fifo  |         sc_fifo_chn_56        |    pointer   |
|sc_fifo_chn_56_write   | out |    1|   ap_fifo  |         sc_fifo_chn_56        |    pointer   |
+-----------------------+-----+-----+------------+-------------------------------+--------------+

