<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p92" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_92{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_92{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_92{left:152px;bottom:1065px;letter-spacing:-0.02px;word-spacing:2.07px;}
#t4_92{left:152px;bottom:1046px;letter-spacing:-0.01px;word-spacing:1.3px;}
#t5_92{left:152px;bottom:1028px;letter-spacing:0.01px;word-spacing:1.82px;}
#t6_92{left:110px;bottom:992px;letter-spacing:-0.16px;word-spacing:1.12px;}
#t7_92{left:110px;bottom:971px;letter-spacing:-0.22px;word-spacing:0.65px;}
#t8_92{left:306px;bottom:971px;letter-spacing:-0.17px;}
#t9_92{left:345px;bottom:971px;letter-spacing:-0.17px;word-spacing:0.54px;}
#ta_92{left:110px;bottom:950px;letter-spacing:-0.17px;word-spacing:0.54px;}
#tb_92{left:110px;bottom:929px;letter-spacing:-0.17px;word-spacing:1.44px;}
#tc_92{left:110px;bottom:894px;letter-spacing:-0.15px;word-spacing:0.49px;}
#td_92{left:223px;bottom:894px;letter-spacing:-0.17px;}
#te_92{left:289px;bottom:894px;letter-spacing:-0.2px;word-spacing:0.59px;}
#tf_92{left:110px;bottom:873px;letter-spacing:-0.18px;word-spacing:3.53px;}
#tg_92{left:422px;bottom:873px;letter-spacing:-0.18px;}
#th_92{left:457px;bottom:873px;letter-spacing:-0.16px;word-spacing:2.3px;}
#ti_92{left:110px;bottom:852px;letter-spacing:-0.19px;word-spacing:0.71px;}
#tj_92{left:110px;bottom:831px;letter-spacing:-0.22px;word-spacing:1.53px;}
#tk_92{left:192px;bottom:831px;letter-spacing:-0.17px;}
#tl_92{left:227px;bottom:831px;letter-spacing:-0.24px;word-spacing:1.56px;}
#tm_92{left:152px;bottom:787px;letter-spacing:0.06px;word-spacing:1.74px;}
#tn_92{left:188px;bottom:773px;letter-spacing:-0.01px;word-spacing:1.23px;}
#to_92{left:188px;bottom:754px;letter-spacing:0.1px;}
#tp_92{left:222px;bottom:754px;letter-spacing:0.11px;}
#tq_92{left:274px;bottom:754px;letter-spacing:0.12px;}
#tr_92{left:312px;bottom:754px;letter-spacing:-0.01px;word-spacing:3.3px;}
#ts_92{left:699px;bottom:754px;letter-spacing:0.11px;}
#tt_92{left:736px;bottom:754px;letter-spacing:-0.03px;}
#tu_92{left:188px;bottom:736px;letter-spacing:0.13px;word-spacing:1.54px;}
#tv_92{left:329px;bottom:736px;letter-spacing:0.09px;}
#tw_92{left:348px;bottom:736px;}
#tx_92{left:360px;bottom:736px;letter-spacing:0.12px;}
#ty_92{left:381px;bottom:736px;letter-spacing:0.12px;}
#tz_92{left:411px;bottom:736px;letter-spacing:0.09px;}
#t10_92{left:436px;bottom:736px;letter-spacing:-0.02px;word-spacing:1.76px;}
#t11_92{left:188px;bottom:718px;letter-spacing:0.05px;word-spacing:2.33px;}
#t12_92{left:747px;bottom:718px;letter-spacing:0.12px;}
#t13_92{left:779px;bottom:718px;}
#t14_92{left:188px;bottom:700px;letter-spacing:-0.01px;word-spacing:2.28px;}
#t15_92{left:343px;bottom:700px;letter-spacing:0.12px;}
#t16_92{left:381px;bottom:700px;letter-spacing:-0.05px;word-spacing:2.37px;}
#t17_92{left:188px;bottom:681px;letter-spacing:0.04px;word-spacing:1.74px;}
#t18_92{left:188px;bottom:657px;letter-spacing:0.05px;word-spacing:1.46px;}
#t19_92{left:188px;bottom:639px;letter-spacing:0.1px;word-spacing:1.96px;}
#t1a_92{left:300px;bottom:639px;letter-spacing:0.12px;}
#t1b_92{left:338px;bottom:639px;letter-spacing:0.06px;word-spacing:2.07px;}
#t1c_92{left:683px;bottom:639px;letter-spacing:0.09px;}
#t1d_92{left:703px;bottom:639px;}
#t1e_92{left:715px;bottom:639px;letter-spacing:0.12px;}
#t1f_92{left:731px;bottom:639px;letter-spacing:0.1px;word-spacing:3.07px;}
#t1g_92{left:188px;bottom:620px;letter-spacing:-0.05px;word-spacing:1.73px;}
#t1h_92{left:590px;bottom:620px;letter-spacing:0.09px;}
#t1i_92{left:615px;bottom:620px;letter-spacing:-0.06px;word-spacing:1.72px;}
#t1j_92{left:188px;bottom:602px;letter-spacing:0.1px;word-spacing:1.08px;}
#t1k_92{left:261px;bottom:602px;letter-spacing:0.12px;}
#t1l_92{left:282px;bottom:602px;word-spacing:1.26px;}
#t1m_92{left:188px;bottom:578px;letter-spacing:0.04px;word-spacing:1.15px;}
#t1n_92{left:686px;bottom:578px;letter-spacing:0.09px;}
#t1o_92{left:705px;bottom:578px;}
#t1p_92{left:717px;bottom:578px;letter-spacing:0.12px;}
#t1q_92{left:733px;bottom:578px;letter-spacing:0.09px;word-spacing:2px;}
#t1r_92{left:188px;bottom:560px;letter-spacing:0.04px;word-spacing:1.21px;}
#t1s_92{left:499px;bottom:560px;letter-spacing:0.09px;}
#t1t_92{left:524px;bottom:560px;letter-spacing:-0.09px;word-spacing:1.48px;}
#t1u_92{left:578px;bottom:560px;letter-spacing:0.12px;}
#t1v_92{left:594px;bottom:560px;letter-spacing:0.09px;word-spacing:1.28px;}
#t1w_92{left:676px;bottom:560px;letter-spacing:0.09px;}
#t1x_92{left:700px;bottom:560px;word-spacing:1.3px;}
#t1y_92{left:188px;bottom:541px;letter-spacing:0.01px;word-spacing:1.81px;}
#t1z_92{left:188px;bottom:517px;letter-spacing:0.03px;word-spacing:1.65px;}
#t20_92{left:661px;bottom:517px;letter-spacing:0.09px;}
#t21_92{left:686px;bottom:517px;letter-spacing:0.09px;word-spacing:1.51px;}
#t22_92{left:188px;bottom:499px;letter-spacing:0.03px;word-spacing:2.52px;}
#t23_92{left:726px;bottom:499px;letter-spacing:0.09px;}
#t24_92{left:751px;bottom:499px;letter-spacing:0.12px;}
#t25_92{left:188px;bottom:480px;letter-spacing:-0.68px;}
#t26_92{left:207px;bottom:480px;letter-spacing:0.12px;}
#t27_92{left:223px;bottom:480px;letter-spacing:0.09px;word-spacing:1.39px;}
#t28_92{left:304px;bottom:480px;letter-spacing:0.09px;}
#t29_92{left:329px;bottom:480px;letter-spacing:0.01px;word-spacing:1.44px;}
#t2a_92{left:188px;bottom:456px;letter-spacing:-0.02px;word-spacing:1.67px;}
#t2b_92{left:188px;bottom:438px;letter-spacing:0.04px;word-spacing:3.91px;}
#t2c_92{left:749px;bottom:438px;letter-spacing:0.1px;}
#t2d_92{left:188px;bottom:420px;letter-spacing:0.04px;word-spacing:1.24px;}
#t2e_92{left:188px;bottom:401px;letter-spacing:-0.01px;word-spacing:1.55px;}
#t2f_92{left:188px;bottom:383px;letter-spacing:0.01px;word-spacing:1.82px;}
#t2g_92{left:110px;bottom:346px;letter-spacing:-0.17px;word-spacing:1.41px;}
#t2h_92{left:110px;bottom:326px;letter-spacing:-0.16px;word-spacing:0.54px;}
#t2i_92{left:110px;bottom:305px;letter-spacing:-0.17px;word-spacing:1.44px;}
#t2j_92{left:152px;bottom:260px;letter-spacing:0.01px;word-spacing:2.32px;}
#t2k_92{left:152px;bottom:242px;letter-spacing:-0.03px;word-spacing:0.88px;}
#t2l_92{left:152px;bottom:224px;letter-spacing:0.01px;word-spacing:1.04px;}
#t2m_92{left:152px;bottom:206px;letter-spacing:0.01px;word-spacing:1.77px;}
#t2n_92{left:152px;bottom:187px;letter-spacing:-0.01px;word-spacing:1.84px;}
#t2o_92{left:110px;bottom:151px;letter-spacing:-0.26px;word-spacing:1.16px;}
#t2p_92{left:343px;bottom:151px;letter-spacing:-0.17px;}
#t2q_92{left:378px;bottom:151px;letter-spacing:-0.18px;word-spacing:1.01px;}
#t2r_92{left:110px;bottom:130px;letter-spacing:-0.16px;word-spacing:1.4px;}

.s1_92{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_92{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_92{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s4_92{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s5_92{font-size:15px;font-family:CMR10_1fw;color:#000;}
.s6_92{font-size:15px;font-family:CMTT10_1gl;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts92" type="text/css" >

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg92Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg92" style="-webkit-user-select: none;"><object width="935" height="1210" data="92/92.svg" type="image/svg+xml" id="pdf92" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_92" class="t s1_92">78 </span><span id="t2_92" class="t s2_92">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_92" class="t s3_92" data-mappings='[[10,"fi"]]'>This speciﬁcation permits the caching of PTEs whose V (Valid) bit is clear. Operating systems </span>
<span id="t4_92" class="t s3_92">must be written to cope with this possibility, but implementers are reminded that eagerly caching </span>
<span id="t5_92" class="t s3_92">invalid PTEs will reduce performance by causing additional page faults. </span>
<span id="t6_92" class="t s1_92">Implementations must only perform implicit reads of the translation data structures pointed to by </span>
<span id="t7_92" class="t s1_92">the current contents of the </span><span id="t8_92" class="t s4_92">satp </span><span id="t9_92" class="t s1_92">register or a subsequent valid (V=1) translation data structure en- </span>
<span id="ta_92" class="t s1_92">try, and must only raise exceptions for implicit accesses that are generated as a result of instruction </span>
<span id="tb_92" class="t s1_92">execution, not those that are performed speculatively. </span>
<span id="tc_92" class="t s1_92">Changes to the </span><span id="td_92" class="t s4_92">sstatus </span><span id="te_92" class="t s1_92" data-mappings='[[0,"fi"],[24,"ff"]]'>ﬁelds SUM and MXR take eﬀect immediately, without the need to execute </span>
<span id="tf_92" class="t s1_92">an SFENCE.VMA instruction. Changing </span><span id="tg_92" class="t s4_92">satp</span><span id="th_92" class="t s1_92">.MODE from Bare to other modes and vice versa </span>
<span id="ti_92" class="t s1_92" data-mappings='[[12,"ff"]]'>also takes eﬀect immediately, without the need to execute an SFENCE.VMA instruction. Likewise, </span>
<span id="tj_92" class="t s1_92">changes to </span><span id="tk_92" class="t s4_92">satp</span><span id="tl_92" class="t s1_92" data-mappings='[[12,"ff"]]'>.ASID take eﬀect immediately. </span>
<span id="tm_92" class="t s3_92">The following common situations typically require executing an SFENCE.VMA instruction: </span>
<span id="tn_92" class="t s3_92" data-mappings='[[63,"ff"]]'>When software recycles an ASID (i.e., reassociates it with a diﬀerent page table), it should </span>
<span id="to_92" class="t s5_92" data-mappings='[[0,"fi"]]'>ﬁrst </span><span id="tp_92" class="t s3_92">change </span><span id="tq_92" class="t s6_92">satp </span><span id="tr_92" class="t s3_92">to point to the new page table using the recycled ASID, </span><span id="ts_92" class="t s5_92">then </span><span id="tt_92" class="t s3_92">execute </span>
<span id="tu_92" class="t s3_92">SFENCE.VMA with </span><span id="tv_92" class="t s5_92">rs1</span><span id="tw_92" class="t s3_92">=</span><span id="tx_92" class="t s6_92">x0 </span><span id="ty_92" class="t s3_92">and </span><span id="tz_92" class="t s5_92">rs2 </span><span id="t10_92" class="t s3_92">set to the recycled ASID. Alternatively, software can </span>
<span id="t11_92" class="t s3_92" data-mappings='[[50,"ff"]]'>execute the same SFENCE.VMA instruction while a diﬀerent ASID is loaded into </span><span id="t12_92" class="t s6_92">satp</span><span id="t13_92" class="t s3_92">, </span>
<span id="t14_92" class="t s3_92">provided the next time </span><span id="t15_92" class="t s6_92">satp </span><span id="t16_92" class="t s3_92">is loaded with the recycled ASID, it is simultaneously loaded </span>
<span id="t17_92" class="t s3_92">with the new page table. </span>
<span id="t18_92" class="t s3_92">If the implementation does not provide ASIDs, or software chooses to always use ASID 0, </span>
<span id="t19_92" class="t s3_92">then after every </span><span id="t1a_92" class="t s6_92">satp </span><span id="t1b_92" class="t s3_92">write, software should execute SFENCE.VMA with </span><span id="t1c_92" class="t s5_92">rs1</span><span id="t1d_92" class="t s3_92">=</span><span id="t1e_92" class="t s6_92">x0</span><span id="t1f_92" class="t s3_92">. In the </span>
<span id="t1g_92" class="t s3_92" data-mappings='[[54,"fi"]]'>common case that no global translations have been modiﬁed, </span><span id="t1h_92" class="t s5_92">rs2 </span><span id="t1i_92" class="t s3_92">should be set to a register </span>
<span id="t1j_92" class="t s3_92">other than </span><span id="t1k_92" class="t s6_92">x0 </span><span id="t1l_92" class="t s3_92" data-mappings='[[71,"fl"]]'>but which contains the value zero, so that global translations are not ﬂushed. </span>
<span id="t1m_92" class="t s3_92" data-mappings='[[16,"fi"]]'>If software modiﬁes a non-leaf PTE, it should execute SFENCE.VMA with </span><span id="t1n_92" class="t s5_92">rs1</span><span id="t1o_92" class="t s3_92">=</span><span id="t1p_92" class="t s6_92">x0</span><span id="t1q_92" class="t s3_92">. If any </span>
<span id="t1r_92" class="t s3_92">PTE along the traversal path had its G bit set, </span><span id="t1s_92" class="t s5_92">rs2 </span><span id="t1t_92" class="t s3_92">must be </span><span id="t1u_92" class="t s6_92">x0</span><span id="t1v_92" class="t s3_92">; otherwise, </span><span id="t1w_92" class="t s5_92">rs2 </span><span id="t1x_92" class="t s3_92">should be set </span>
<span id="t1y_92" class="t s3_92" data-mappings='[[51,"fi"]]'>to the ASID for which the translation is being modiﬁed. </span>
<span id="t1z_92" class="t s3_92" data-mappings='[[16,"fi"]]'>If software modiﬁes a leaf PTE, it should execute SFENCE.VMA with </span><span id="t20_92" class="t s5_92">rs1 </span><span id="t21_92" class="t s3_92">set to a virtual </span>
<span id="t22_92" class="t s3_92">address within the page. If any PTE along the traversal path had its G bit set, </span><span id="t23_92" class="t s5_92">rs2 </span><span id="t24_92" class="t s3_92">must </span>
<span id="t25_92" class="t s3_92">be </span><span id="t26_92" class="t s6_92">x0</span><span id="t27_92" class="t s3_92">; otherwise, </span><span id="t28_92" class="t s5_92">rs2 </span><span id="t29_92" class="t s3_92" data-mappings='[[65,"fi"]]'>should be set to the ASID for which the translation is being modiﬁed. </span>
<span id="t2a_92" class="t s3_92">For the special cases of increasing the permissions on a leaf PTE and changing an invalid </span>
<span id="t2b_92" class="t s3_92">PTE to a valid leaf, software may choose to execute the SFENCE.VMA lazily. </span><span id="t2c_92" class="t s3_92">After </span>
<span id="t2d_92" class="t s3_92">modifying the PTE but before executing SFENCE.VMA, either the new or old permissions </span>
<span id="t2e_92" class="t s3_92">will be used. In the latter case, a page-fault exception might occur, at which point software </span>
<span id="t2f_92" class="t s3_92">should execute SFENCE.VMA in accordance with the previous bullet point. </span>
<span id="t2g_92" class="t s1_92">If a hart employs an address-translation cache, that cache must appear to be private to that hart. </span>
<span id="t2h_92" class="t s1_92">In particular, the meaning of an ASID is local to a hart; software may choose to use the same ASID </span>
<span id="t2i_92" class="t s1_92" data-mappings='[[14,"ff"],[41,"ff"]]'>to refer to diﬀerent address spaces on diﬀerent harts. </span>
<span id="t2j_92" class="t s3_92" data-mappings='[[29,"fi"]]'>A future extension could redeﬁne ASIDs to be global across the SEE, enabling such options as </span>
<span id="t2k_92" class="t s3_92">shared translation caches and hardware support for broadcast TLB shootdown. However, as OSes </span>
<span id="t2l_92" class="t s3_92" data-mappings='[[21,"fi"]]'>have evolved to signiﬁcantly reduce the scope of TLB shootdowns using novel ASID-management </span>
<span id="t2m_92" class="t s3_92">techniques, we expect the local-ASID scheme to remain attractive for its simplicity and possibly </span>
<span id="t2n_92" class="t s3_92">better scalability. </span>
<span id="t2o_92" class="t s1_92">For implementations that make </span><span id="t2p_92" class="t s4_92">satp</span><span id="t2q_92" class="t s1_92">.MODE read-only zero (always Bare), attempts to execute an </span>
<span id="t2r_92" class="t s1_92">SFENCE.VMA instruction might raise an illegal instruction exception. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
