<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="usart_tx_rx.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="usart_rx.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="usart_tester_rx_tx.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_BIN" xil_pn:name="usart_tester_rx_tx.bin"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="usart_tester_rx_tx.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="usart_tester_rx_tx.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="usart_tester_rx_tx.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="usart_tester_rx_tx.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="usart_tester_rx_tx.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="usart_tester_rx_tx.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="usart_tester_rx_tx.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="usart_tester_rx_tx.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="usart_tester_rx_tx.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="usart_tester_rx_tx.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="usart_tester_rx_tx.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="usart_tester_rx_tx.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="usart_tester_rx_tx.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="usart_tester_rx_tx.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="usart_tester_rx_tx.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="usart_tester_rx_tx.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="usart_tester_rx_tx.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="usart_tester_rx_tx.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="usart_tester_rx_tx.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="usart_tester_rx_tx.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="usart_tester_rx_tx.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="usart_tester_rx_tx.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usart_tester_rx_tx_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="usart_tester_rx_tx_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="usart_tester_rx_tx_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="usart_tester_rx_tx_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="usart_tester_rx_tx_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="usart_tester_rx_tx_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="usart_tester_rx_tx_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="usart_tester_rx_tx_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="usart_tester_rx_tx_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="usart_tester_rx_tx_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="usart_tester_rx_tx_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usart_tester_rx_tx_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="usart_tester_rx_tx_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="usart_tester_rx_tx_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="usart_tester_rx_tx_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="usart_tx.tfi"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1533753257" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1533753257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1533753257" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1447343880891076142" xil_pn:start_ts="1533753257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1533753257" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6865203467689146493" xil_pn:start_ts="1533753257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1533753257" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1533753257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1533753257" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="967294626547227312" xil_pn:start_ts="1533753257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1533753257" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1533753257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1533753257" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1452984845469703993" xil_pn:start_ts="1533753257">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1533890797" xil_pn:in_ck="7147681116119616040" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1884699797426102380" xil_pn:start_ts="1533890790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="usart_tester_rx_tx.lso"/>
      <outfile xil_pn:name="usart_tester_rx_tx.ngc"/>
      <outfile xil_pn:name="usart_tester_rx_tx.ngr"/>
      <outfile xil_pn:name="usart_tester_rx_tx.prj"/>
      <outfile xil_pn:name="usart_tester_rx_tx.stx"/>
      <outfile xil_pn:name="usart_tester_rx_tx.syr"/>
      <outfile xil_pn:name="usart_tester_rx_tx.xst"/>
      <outfile xil_pn:name="usart_tester_rx_tx_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1533813548" xil_pn:in_ck="176569585221521055" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3255863585677257893" xil_pn:start_ts="1533813548">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1533890802" xil_pn:in_ck="2002547052129892030" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4179637812447951266" xil_pn:start_ts="1533890797">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="usart_tester_rx_tx.bld"/>
      <outfile xil_pn:name="usart_tester_rx_tx.ngd"/>
      <outfile xil_pn:name="usart_tester_rx_tx_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1533890810" xil_pn:in_ck="2002547052129892031" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1533890802">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="usart_tester_rx_tx.pcf"/>
      <outfile xil_pn:name="usart_tester_rx_tx_map.map"/>
      <outfile xil_pn:name="usart_tester_rx_tx_map.mrp"/>
      <outfile xil_pn:name="usart_tester_rx_tx_map.ncd"/>
      <outfile xil_pn:name="usart_tester_rx_tx_map.ngm"/>
      <outfile xil_pn:name="usart_tester_rx_tx_map.xrpt"/>
      <outfile xil_pn:name="usart_tester_rx_tx_summary.xml"/>
      <outfile xil_pn:name="usart_tester_rx_tx_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1533890820" xil_pn:in_ck="-8122926494613418664" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1533890810">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="usart_tester_rx_tx.ncd"/>
      <outfile xil_pn:name="usart_tester_rx_tx.pad"/>
      <outfile xil_pn:name="usart_tester_rx_tx.par"/>
      <outfile xil_pn:name="usart_tester_rx_tx.ptwx"/>
      <outfile xil_pn:name="usart_tester_rx_tx.unroutes"/>
      <outfile xil_pn:name="usart_tester_rx_tx.xpi"/>
      <outfile xil_pn:name="usart_tester_rx_tx_pad.csv"/>
      <outfile xil_pn:name="usart_tester_rx_tx_pad.txt"/>
      <outfile xil_pn:name="usart_tester_rx_tx_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1533890832" xil_pn:in_ck="-7459783568130781604" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="4970201210546912173" xil_pn:start_ts="1533890820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="usart_tester_rx_tx.bgn"/>
      <outfile xil_pn:name="usart_tester_rx_tx.bin"/>
      <outfile xil_pn:name="usart_tester_rx_tx.bit"/>
      <outfile xil_pn:name="usart_tester_rx_tx.drc"/>
      <outfile xil_pn:name="usart_tester_rx_tx.ut"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1533890820" xil_pn:in_ck="2002547052129891899" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1533890816">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="usart_tester_rx_tx.twr"/>
      <outfile xil_pn:name="usart_tester_rx_tx.twx"/>
    </transform>
  </transforms>

</generated_project>
