{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1478201521876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478201521877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  3 16:32:01 2016 " "Processing started: Thu Nov  3 16:32:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478201521877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1478201521877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processinho -c processinho " "Command: quartus_map --read_settings_files=on --write_settings_files=off processinho -c processinho" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1478201521877 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1478201522047 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "constants.v " "Can't analyze file -- file constants.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1478201522100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478201522105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478201522105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.v 0 0 " "Found 0 design units, including 0 entities, in source file uc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478201522106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 0 0 " "Found 0 design units, including 0 entities, in source file datapath.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478201522107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processinho.v 1 1 " "Found 1 design units, including 1 entities, in source file processinho.v" { { "Info" "ISGN_ENTITY_NAME" "1 processinho " "Found entity 1: processinho" {  } { { "processinho.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/processinho.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478201522107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478201522107 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processinho " "Elaborating entity \"processinho\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1478201522155 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 processinho.v(21) " "Verilog HDL assignment warning at processinho.v(21): truncated value with size 16 to match size of target (8)" {  } { { "processinho.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/processinho.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1478201522161 "|processinho"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:m_ula " "Elaborating entity \"ula\" for hierarchy \"ula:m_ula\"" {  } { { "processinho.v" "m_ula" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/processinho.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478201522171 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ula.v(19) " "Verilog HDL Case Statement warning at ula.v(19): incomplete case statement has no default case item" {  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1478201522173 "|processinho|ula:m_ula"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ula.v(19) " "Verilog HDL Always Construct warning at ula.v(19): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1478201522173 "|processinho|ula:m_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ula.v(19) " "Inferred latch for \"result\[0\]\" at ula.v(19)" {  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478201522173 "|processinho|ula:m_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ula.v(19) " "Inferred latch for \"result\[1\]\" at ula.v(19)" {  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478201522173 "|processinho|ula:m_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ula.v(19) " "Inferred latch for \"result\[2\]\" at ula.v(19)" {  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478201522173 "|processinho|ula:m_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ula.v(19) " "Inferred latch for \"result\[3\]\" at ula.v(19)" {  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478201522173 "|processinho|ula:m_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ula.v(19) " "Inferred latch for \"result\[4\]\" at ula.v(19)" {  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478201522173 "|processinho|ula:m_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ula.v(19) " "Inferred latch for \"result\[5\]\" at ula.v(19)" {  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478201522173 "|processinho|ula:m_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ula.v(19) " "Inferred latch for \"result\[6\]\" at ula.v(19)" {  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478201522173 "|processinho|ula:m_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ula.v(19) " "Inferred latch for \"result\[7\]\" at ula.v(19)" {  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478201522173 "|processinho|ula:m_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ula.v(19) " "Inferred latch for \"result\[8\]\" at ula.v(19)" {  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478201522173 "|processinho|ula:m_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ula.v(19) " "Inferred latch for \"result\[9\]\" at ula.v(19)" {  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478201522173 "|processinho|ula:m_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ula.v(19) " "Inferred latch for \"result\[10\]\" at ula.v(19)" {  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478201522173 "|processinho|ula:m_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ula.v(19) " "Inferred latch for \"result\[11\]\" at ula.v(19)" {  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478201522173 "|processinho|ula:m_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ula.v(19) " "Inferred latch for \"result\[12\]\" at ula.v(19)" {  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478201522173 "|processinho|ula:m_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ula.v(19) " "Inferred latch for \"result\[13\]\" at ula.v(19)" {  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478201522173 "|processinho|ula:m_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ula.v(19) " "Inferred latch for \"result\[14\]\" at ula.v(19)" {  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478201522173 "|processinho|ula:m_ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ula.v(19) " "Inferred latch for \"result\[15\]\" at ula.v(19)" {  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1478201522173 "|processinho|ula:m_ula"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "ula:m_ula\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ula:m_ula\|Mult0\"" {  } { { "ula.v" "Mult0" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 29 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478201522250 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1478201522250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ula:m_ula\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ula:m_ula\|lpm_mult:Mult0\"" {  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478201522336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ula:m_ula\|lpm_mult:Mult0 " "Instantiated megafunction \"ula:m_ula\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478201522336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478201522336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478201522336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478201522336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478201522336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478201522336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478201522336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478201522336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478201522336 ""}  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1478201522336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_14t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_14t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_14t " "Found entity 1: mult_14t" {  } { { "db/mult_14t.tdf" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/db/mult_14t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1478201522373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1478201522373 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ula:m_ula\|lpm_mult:Mult0\|mult_14t:auto_generated\|le5a\[4\] " "Synthesized away node \"ula:m_ula\|lpm_mult:Mult0\|mult_14t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_14t.tdf" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/db/mult_14t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "/opt/altera13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 29 -1 0 } } { "processinho.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/processinho.v" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478201522391 "|processinho|ula:m_ula|lpm_mult:Mult0|mult_14t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1478201522391 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1478201522391 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1478201522465 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1478201522471 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1478201522471 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1478201522471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:m_ula\|result\[0\] " "Latch ula:m_ula\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal ula_operation\[1\]" {  } { { "processinho.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/processinho.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1478201522474 ""}  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1478201522474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:m_ula\|result\[1\] " "Latch ula:m_ula\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal ula_operation\[1\]" {  } { { "processinho.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/processinho.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1478201522474 ""}  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1478201522474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:m_ula\|result\[2\] " "Latch ula:m_ula\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal ula_operation\[1\]" {  } { { "processinho.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/processinho.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1478201522475 ""}  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1478201522475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:m_ula\|result\[3\] " "Latch ula:m_ula\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal ula_operation\[1\]" {  } { { "processinho.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/processinho.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1478201522475 ""}  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1478201522475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:m_ula\|result\[4\] " "Latch ula:m_ula\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal ula_operation\[1\]" {  } { { "processinho.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/processinho.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1478201522475 ""}  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1478201522475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:m_ula\|result\[5\] " "Latch ula:m_ula\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal ula_operation\[1\]" {  } { { "processinho.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/processinho.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1478201522475 ""}  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1478201522475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:m_ula\|result\[6\] " "Latch ula:m_ula\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal ula_operation\[1\]" {  } { { "processinho.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/processinho.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1478201522475 ""}  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1478201522475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula:m_ula\|result\[7\] " "Latch ula:m_ula\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal ula_operation\[1\]" {  } { { "processinho.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/processinho.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1478201522475 ""}  } { { "ula.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/ula.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1478201522475 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1478201522636 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478201522636 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "processinho.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/processinho.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478201522686 "|processinho|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "processinho.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/processinho.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478201522686 "|processinho|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "latch_ula " "No output dependent on input pin \"latch_ula\"" {  } { { "processinho.v" "" { Text "/home/talitav/Documents/PEM/Sistemas digitais/processinho/processinho.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1478201522686 "|processinho|latch_ula"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1478201522686 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1478201522686 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1478201522686 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1478201522686 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1478201522686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "720 " "Peak virtual memory: 720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478201522693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  3 16:32:02 2016 " "Processing ended: Thu Nov  3 16:32:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478201522693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478201522693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478201522693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1478201522693 ""}
