<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/rs780_dpm.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - rs780_dpm.c<span style="font-size: 80%;"> (source / <a href="rs780_dpm.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">626</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">43</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2011 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      10 </span>            :  *
<span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      13 </span>            :  *
<span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      21 </span>            :  *
<span class="lineNum">      22 </span>            :  * Authors: Alex Deucher
<span class="lineNum">      23 </span>            :  */
<span class="lineNum">      24 </span>            : 
<span class="lineNum">      25 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      26 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      27 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      28 </span>            : #include &quot;rs780d.h&quot;
<span class="lineNum">      29 </span>            : #include &quot;r600_dpm.h&quot;
<span class="lineNum">      30 </span>            : #include &quot;rs780_dpm.h&quot;
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;atom.h&quot;</a>
<span class="lineNum">      32 </span>            : 
<span class="lineNum">      33 </span><span class="lineNoCov">          0 : static struct igp_ps *rs780_get_ps(struct radeon_ps *rps)</span>
<span class="lineNum">      34 </span>            : {
<span class="lineNum">      35 </span><span class="lineNoCov">          0 :         struct igp_ps *ps = rps-&gt;ps_priv;</span>
<span class="lineNum">      36 </span>            : 
<span class="lineNum">      37 </span><span class="lineNoCov">          0 :         return ps;</span>
<a name="38"><span class="lineNum">      38 </span>            : }</a>
<span class="lineNum">      39 </span>            : 
<span class="lineNum">      40 </span><span class="lineNoCov">          0 : static struct igp_power_info *rs780_get_pi(struct radeon_device *rdev)</span>
<span class="lineNum">      41 </span>            : {
<span class="lineNum">      42 </span><span class="lineNoCov">          0 :         struct igp_power_info *pi = rdev-&gt;pm.dpm.priv;</span>
<span class="lineNum">      43 </span>            : 
<span class="lineNum">      44 </span><span class="lineNoCov">          0 :         return pi;</span>
<a name="45"><span class="lineNum">      45 </span>            : }</a>
<span class="lineNum">      46 </span>            : 
<span class="lineNum">      47 </span><span class="lineNoCov">          0 : static void rs780_get_pm_mode_parameters(struct radeon_device *rdev)</span>
<span class="lineNum">      48 </span>            : {
<span class="lineNum">      49 </span><span class="lineNoCov">          0 :         struct igp_power_info *pi = rs780_get_pi(rdev);</span>
<span class="lineNum">      50 </span><span class="lineNoCov">          0 :         struct radeon_mode_info *minfo = &amp;rdev-&gt;mode_info;</span>
<span class="lineNum">      51 </span>            :         struct drm_crtc *crtc;
<span class="lineNum">      52 </span>            :         struct radeon_crtc *radeon_crtc;
<span class="lineNum">      53 </span>            :         int i;
<span class="lineNum">      54 </span>            : 
<span class="lineNum">      55 </span>            :         /* defaults */
<span class="lineNum">      56 </span><span class="lineNoCov">          0 :         pi-&gt;crtc_id = 0;</span>
<span class="lineNum">      57 </span><span class="lineNoCov">          0 :         pi-&gt;refresh_rate = 60;</span>
<span class="lineNum">      58 </span>            : 
<span class="lineNum">      59 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;num_crtc; i++) {</span>
<span class="lineNum">      60 </span><span class="lineNoCov">          0 :                 crtc = (struct drm_crtc *)minfo-&gt;crtcs[i];</span>
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :                 if (crtc &amp;&amp; crtc-&gt;enabled) {</span>
<span class="lineNum">      62 </span><span class="lineNoCov">          0 :                         radeon_crtc = to_radeon_crtc(crtc);</span>
<span class="lineNum">      63 </span><span class="lineNoCov">          0 :                         pi-&gt;crtc_id = radeon_crtc-&gt;crtc_id;</span>
<span class="lineNum">      64 </span><span class="lineNoCov">          0 :                         if (crtc-&gt;mode.htotal &amp;&amp; crtc-&gt;mode.vtotal)</span>
<span class="lineNum">      65 </span><span class="lineNoCov">          0 :                                 pi-&gt;refresh_rate = drm_mode_vrefresh(&amp;crtc-&gt;mode);</span>
<span class="lineNum">      66 </span>            :                         break;
<span class="lineNum">      67 </span>            :                 }
<span class="lineNum">      68 </span>            :         }
<span class="lineNum">      69 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">      70 </span>            : 
<a name="71"><span class="lineNum">      71 </span>            : static void rs780_voltage_scaling_enable(struct radeon_device *rdev, bool enable);</a>
<span class="lineNum">      72 </span>            : 
<span class="lineNum">      73 </span><span class="lineNoCov">          0 : static int rs780_initialize_dpm_power_state(struct radeon_device *rdev,</span>
<span class="lineNum">      74 </span>            :                                             struct radeon_ps *boot_ps)
<span class="lineNum">      75 </span>            : {
<span class="lineNum">      76 </span><span class="lineNoCov">          0 :         struct atom_clock_dividers dividers;</span>
<span class="lineNum">      77 </span><span class="lineNoCov">          0 :         struct igp_ps *default_state = rs780_get_ps(boot_ps);</span>
<span class="lineNum">      78 </span>            :         int i, ret;
<span class="lineNum">      79 </span>            : 
<span class="lineNum">      80 </span><span class="lineNoCov">          0 :         ret = radeon_atom_get_clock_dividers(rdev, COMPUTE_ENGINE_PLL_PARAM,</span>
<span class="lineNum">      81 </span><span class="lineNoCov">          0 :                                              default_state-&gt;sclk_low, false, &amp;dividers);</span>
<span class="lineNum">      82 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">      83 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">      84 </span>            : 
<span class="lineNum">      85 </span><span class="lineNoCov">          0 :         r600_engine_clock_entry_set_reference_divider(rdev, 0, dividers.ref_div);</span>
<span class="lineNum">      86 </span><span class="lineNoCov">          0 :         r600_engine_clock_entry_set_feedback_divider(rdev, 0, dividers.fb_div);</span>
<span class="lineNum">      87 </span><span class="lineNoCov">          0 :         r600_engine_clock_entry_set_post_divider(rdev, 0, dividers.post_div);</span>
<span class="lineNum">      88 </span>            : 
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :         if (dividers.enable_post_div)</span>
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :                 r600_engine_clock_entry_enable_post_divider(rdev, 0, true);</span>
<span class="lineNum">      91 </span>            :         else
<span class="lineNum">      92 </span><span class="lineNoCov">          0 :                 r600_engine_clock_entry_enable_post_divider(rdev, 0, false);</span>
<span class="lineNum">      93 </span>            : 
<span class="lineNum">      94 </span><span class="lineNoCov">          0 :         r600_engine_clock_entry_set_step_time(rdev, 0, R600_SST_DFLT);</span>
<span class="lineNum">      95 </span><span class="lineNoCov">          0 :         r600_engine_clock_entry_enable_pulse_skipping(rdev, 0, false);</span>
<span class="lineNum">      96 </span>            : 
<span class="lineNum">      97 </span><span class="lineNoCov">          0 :         r600_engine_clock_entry_enable(rdev, 0, true);</span>
<span class="lineNum">      98 </span><span class="lineNoCov">          0 :         for (i = 1; i &lt; R600_PM_NUMBER_OF_SCLKS; i++)</span>
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :                 r600_engine_clock_entry_enable(rdev, i, false);</span>
<span class="lineNum">     100 </span>            : 
<span class="lineNum">     101 </span><span class="lineNoCov">          0 :         r600_enable_mclk_control(rdev, false);</span>
<span class="lineNum">     102 </span><span class="lineNoCov">          0 :         r600_voltage_control_enable_pins(rdev, 0);</span>
<span class="lineNum">     103 </span>            : 
<span class="lineNum">     104 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="105"><span class="lineNum">     105 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     106 </span>            : 
<span class="lineNum">     107 </span><span class="lineNoCov">          0 : static int rs780_initialize_dpm_parameters(struct radeon_device *rdev,</span>
<span class="lineNum">     108 </span>            :                                            struct radeon_ps *boot_ps)
<span class="lineNum">     109 </span>            : {
<span class="lineNum">     110 </span>            :         int ret = 0;
<span class="lineNum">     111 </span>            :         int i;
<span class="lineNum">     112 </span>            : 
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :         r600_set_bsp(rdev, R600_BSU_DFLT, R600_BSP_DFLT);</span>
<span class="lineNum">     114 </span>            : 
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :         r600_set_at(rdev, 0, 0, 0, 0);</span>
<span class="lineNum">     116 </span>            : 
<span class="lineNum">     117 </span><span class="lineNoCov">          0 :         r600_set_git(rdev, R600_GICST_DFLT);</span>
<span class="lineNum">     118 </span>            : 
<span class="lineNum">     119 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; R600_PM_NUMBER_OF_TC; i++)</span>
<span class="lineNum">     120 </span><span class="lineNoCov">          0 :                 r600_set_tc(rdev, i, 0, 0);</span>
<span class="lineNum">     121 </span>            : 
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :         r600_select_td(rdev, R600_TD_DFLT);</span>
<span class="lineNum">     123 </span><span class="lineNoCov">          0 :         r600_set_vrc(rdev, 0);</span>
<span class="lineNum">     124 </span>            : 
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :         r600_set_tpu(rdev, R600_TPU_DFLT);</span>
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :         r600_set_tpc(rdev, R600_TPC_DFLT);</span>
<span class="lineNum">     127 </span>            : 
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :         r600_set_sstu(rdev, R600_SSTU_DFLT);</span>
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :         r600_set_sst(rdev, R600_SST_DFLT);</span>
<span class="lineNum">     130 </span>            : 
<span class="lineNum">     131 </span><span class="lineNoCov">          0 :         r600_set_fctu(rdev, R600_FCTU_DFLT);</span>
<span class="lineNum">     132 </span><span class="lineNoCov">          0 :         r600_set_fct(rdev, R600_FCT_DFLT);</span>
<span class="lineNum">     133 </span>            : 
<span class="lineNum">     134 </span><span class="lineNoCov">          0 :         r600_set_vddc3d_oorsu(rdev, R600_VDDC3DOORSU_DFLT);</span>
<span class="lineNum">     135 </span><span class="lineNoCov">          0 :         r600_set_vddc3d_oorphc(rdev, R600_VDDC3DOORPHC_DFLT);</span>
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :         r600_set_vddc3d_oorsdc(rdev, R600_VDDC3DOORSDC_DFLT);</span>
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :         r600_set_ctxcgtt3d_rphc(rdev, R600_CTXCGTT3DRPHC_DFLT);</span>
<span class="lineNum">     138 </span><span class="lineNoCov">          0 :         r600_set_ctxcgtt3d_rsdc(rdev, R600_CTXCGTT3DRSDC_DFLT);</span>
<span class="lineNum">     139 </span>            : 
<span class="lineNum">     140 </span><span class="lineNoCov">          0 :         r600_vid_rt_set_vru(rdev, R600_VRU_DFLT);</span>
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :         r600_vid_rt_set_vrt(rdev, R600_VOLTAGERESPONSETIME_DFLT);</span>
<span class="lineNum">     142 </span><span class="lineNoCov">          0 :         r600_vid_rt_set_ssu(rdev, R600_SPLLSTEPUNIT_DFLT);</span>
<span class="lineNum">     143 </span>            : 
<span class="lineNum">     144 </span><span class="lineNoCov">          0 :         ret = rs780_initialize_dpm_power_state(rdev, boot_ps);</span>
<span class="lineNum">     145 </span>            : 
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :         r600_power_level_set_voltage_index(rdev, R600_POWER_LEVEL_LOW,     0);</span>
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :         r600_power_level_set_voltage_index(rdev, R600_POWER_LEVEL_MEDIUM,  0);</span>
<span class="lineNum">     148 </span><span class="lineNoCov">          0 :         r600_power_level_set_voltage_index(rdev, R600_POWER_LEVEL_HIGH,    0);</span>
<span class="lineNum">     149 </span>            : 
<span class="lineNum">     150 </span><span class="lineNoCov">          0 :         r600_power_level_set_mem_clock_index(rdev, R600_POWER_LEVEL_LOW,    0);</span>
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :         r600_power_level_set_mem_clock_index(rdev, R600_POWER_LEVEL_MEDIUM, 0);</span>
<span class="lineNum">     152 </span><span class="lineNoCov">          0 :         r600_power_level_set_mem_clock_index(rdev, R600_POWER_LEVEL_HIGH,   0);</span>
<span class="lineNum">     153 </span>            : 
<span class="lineNum">     154 </span><span class="lineNoCov">          0 :         r600_power_level_set_eng_clock_index(rdev, R600_POWER_LEVEL_LOW,    0);</span>
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :         r600_power_level_set_eng_clock_index(rdev, R600_POWER_LEVEL_MEDIUM, 0);</span>
<span class="lineNum">     156 </span><span class="lineNoCov">          0 :         r600_power_level_set_eng_clock_index(rdev, R600_POWER_LEVEL_HIGH,   0);</span>
<span class="lineNum">     157 </span>            : 
<span class="lineNum">     158 </span><span class="lineNoCov">          0 :         r600_power_level_set_watermark_id(rdev, R600_POWER_LEVEL_LOW,    R600_DISPLAY_WATERMARK_HIGH);</span>
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :         r600_power_level_set_watermark_id(rdev, R600_POWER_LEVEL_MEDIUM, R600_DISPLAY_WATERMARK_HIGH);</span>
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :         r600_power_level_set_watermark_id(rdev, R600_POWER_LEVEL_HIGH,   R600_DISPLAY_WATERMARK_HIGH);</span>
<span class="lineNum">     161 </span>            : 
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :         r600_power_level_enable(rdev, R600_POWER_LEVEL_CTXSW, false);</span>
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :         r600_power_level_enable(rdev, R600_POWER_LEVEL_HIGH, false);</span>
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :         r600_power_level_enable(rdev, R600_POWER_LEVEL_MEDIUM, false);</span>
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :         r600_power_level_enable(rdev, R600_POWER_LEVEL_LOW, true);</span>
<span class="lineNum">     166 </span>            : 
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :         r600_power_level_set_enter_index(rdev, R600_POWER_LEVEL_LOW);</span>
<span class="lineNum">     168 </span>            : 
<span class="lineNum">     169 </span><span class="lineNoCov">          0 :         r600_set_vrc(rdev, RS780_CGFTV_DFLT);</span>
<span class="lineNum">     170 </span>            : 
<span class="lineNum">     171 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="172"><span class="lineNum">     172 </span>            : }</a>
<span class="lineNum">     173 </span>            : 
<span class="lineNum">     174 </span><span class="lineNoCov">          0 : static void rs780_start_dpm(struct radeon_device *rdev)</span>
<span class="lineNum">     175 </span>            : {
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :         r600_enable_sclk_control(rdev, false);</span>
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :         r600_enable_mclk_control(rdev, false);</span>
<span class="lineNum">     178 </span>            : 
<span class="lineNum">     179 </span><span class="lineNoCov">          0 :         r600_dynamicpm_enable(rdev, true);</span>
<span class="lineNum">     180 </span>            : 
<span class="lineNum">     181 </span><span class="lineNoCov">          0 :         radeon_wait_for_vblank(rdev, 0);</span>
<span class="lineNum">     182 </span><span class="lineNoCov">          0 :         radeon_wait_for_vblank(rdev, 1);</span>
<span class="lineNum">     183 </span>            : 
<span class="lineNum">     184 </span><span class="lineNoCov">          0 :         r600_enable_spll_bypass(rdev, true);</span>
<span class="lineNum">     185 </span><span class="lineNoCov">          0 :         r600_wait_for_spll_change(rdev);</span>
<span class="lineNum">     186 </span><span class="lineNoCov">          0 :         r600_enable_spll_bypass(rdev, false);</span>
<span class="lineNum">     187 </span><span class="lineNoCov">          0 :         r600_wait_for_spll_change(rdev);</span>
<span class="lineNum">     188 </span>            : 
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :         r600_enable_spll_bypass(rdev, true);</span>
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :         r600_wait_for_spll_change(rdev);</span>
<span class="lineNum">     191 </span><span class="lineNoCov">          0 :         r600_enable_spll_bypass(rdev, false);</span>
<span class="lineNum">     192 </span><span class="lineNoCov">          0 :         r600_wait_for_spll_change(rdev);</span>
<span class="lineNum">     193 </span>            : 
<span class="lineNum">     194 </span><span class="lineNoCov">          0 :         r600_enable_sclk_control(rdev, true);</span>
<span class="lineNum">     195 </span><span class="lineNoCov">          0 : }</span>
<a name="196"><span class="lineNum">     196 </span>            : </a>
<span class="lineNum">     197 </span>            : 
<span class="lineNum">     198 </span><span class="lineNoCov">          0 : static void rs780_preset_ranges_slow_clk_fbdiv_en(struct radeon_device *rdev)</span>
<span class="lineNum">     199 </span>            : {
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :         WREG32_P(FVTHROT_SLOW_CLK_FEEDBACK_DIV_REG1, RANGE_SLOW_CLK_FEEDBACK_DIV_EN,</span>
<span class="lineNum">     201 </span>            :                  ~RANGE_SLOW_CLK_FEEDBACK_DIV_EN);
<span class="lineNum">     202 </span>            : 
<span class="lineNum">     203 </span><span class="lineNoCov">          0 :         WREG32_P(FVTHROT_SLOW_CLK_FEEDBACK_DIV_REG1,</span>
<span class="lineNum">     204 </span>            :                  RANGE0_SLOW_CLK_FEEDBACK_DIV(RS780_SLOWCLKFEEDBACKDIV_DFLT),
<span class="lineNum">     205 </span>            :                  ~RANGE0_SLOW_CLK_FEEDBACK_DIV_MASK);
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     207 </span>            : 
<span class="lineNum">     208 </span><span class="lineNoCov">          0 : static void rs780_preset_starting_fbdiv(struct radeon_device *rdev)</span>
<span class="lineNum">     209 </span>            : {
<span class="lineNum">     210 </span><span class="lineNoCov">          0 :         u32 fbdiv = (RREG32(CG_SPLL_FUNC_CNTL) &amp; SPLL_FB_DIV_MASK) &gt;&gt; SPLL_FB_DIV_SHIFT;</span>
<span class="lineNum">     211 </span>            : 
<span class="lineNum">     212 </span><span class="lineNoCov">          0 :         WREG32_P(FVTHROT_FBDIV_REG1, STARTING_FEEDBACK_DIV(fbdiv),</span>
<span class="lineNum">     213 </span>            :                  ~STARTING_FEEDBACK_DIV_MASK);
<span class="lineNum">     214 </span>            : 
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :         WREG32_P(FVTHROT_FBDIV_REG2, FORCED_FEEDBACK_DIV(fbdiv),</span>
<span class="lineNum">     216 </span>            :                  ~FORCED_FEEDBACK_DIV_MASK);
<span class="lineNum">     217 </span>            : 
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :         WREG32_P(FVTHROT_FBDIV_REG1, FORCE_FEEDBACK_DIV, ~FORCE_FEEDBACK_DIV);</span>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     220 </span>            : 
<span class="lineNum">     221 </span><span class="lineNoCov">          0 : static void rs780_voltage_scaling_init(struct radeon_device *rdev)</span>
<span class="lineNum">     222 </span>            : {
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :         struct igp_power_info *pi = rs780_get_pi(rdev);</span>
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :         struct drm_device *dev = rdev-&gt;ddev;</span>
<span class="lineNum">     225 </span>            :         u32 fv_throt_pwm_fb_div_range[3];
<span class="lineNum">     226 </span>            :         u32 fv_throt_pwm_range[4];
<span class="lineNum">     227 </span>            : 
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :         if (dev-&gt;pdev-&gt;device == 0x9614) {</span>
<span class="lineNum">     229 </span>            :                 fv_throt_pwm_fb_div_range[0] = RS780D_FVTHROTPWMFBDIVRANGEREG0_DFLT;
<span class="lineNum">     230 </span>            :                 fv_throt_pwm_fb_div_range[1] = RS780D_FVTHROTPWMFBDIVRANGEREG1_DFLT;
<span class="lineNum">     231 </span>            :                 fv_throt_pwm_fb_div_range[2] = RS780D_FVTHROTPWMFBDIVRANGEREG2_DFLT;
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :         } else if ((dev-&gt;pdev-&gt;device == 0x9714) ||</span>
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :                    (dev-&gt;pdev-&gt;device == 0x9715)) {</span>
<span class="lineNum">     234 </span>            :                 fv_throt_pwm_fb_div_range[0] = RS880D_FVTHROTPWMFBDIVRANGEREG0_DFLT;
<span class="lineNum">     235 </span>            :                 fv_throt_pwm_fb_div_range[1] = RS880D_FVTHROTPWMFBDIVRANGEREG1_DFLT;
<span class="lineNum">     236 </span>            :                 fv_throt_pwm_fb_div_range[2] = RS880D_FVTHROTPWMFBDIVRANGEREG2_DFLT;
<span class="lineNum">     237 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     238 </span>            :                 fv_throt_pwm_fb_div_range[0] = RS780_FVTHROTPWMFBDIVRANGEREG0_DFLT;
<span class="lineNum">     239 </span>            :                 fv_throt_pwm_fb_div_range[1] = RS780_FVTHROTPWMFBDIVRANGEREG1_DFLT;
<span class="lineNum">     240 </span>            :                 fv_throt_pwm_fb_div_range[2] = RS780_FVTHROTPWMFBDIVRANGEREG2_DFLT;
<span class="lineNum">     241 </span>            :         }
<span class="lineNum">     242 </span>            : 
<span class="lineNum">     243 </span><span class="lineNoCov">          0 :         if (pi-&gt;pwm_voltage_control) {</span>
<span class="lineNum">     244 </span><span class="lineNoCov">          0 :                 fv_throt_pwm_range[0] = pi-&gt;min_voltage;</span>
<span class="lineNum">     245 </span><span class="lineNoCov">          0 :                 fv_throt_pwm_range[1] = pi-&gt;min_voltage;</span>
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :                 fv_throt_pwm_range[2] = pi-&gt;max_voltage;</span>
<span class="lineNum">     247 </span>            :                 fv_throt_pwm_range[3] = pi-&gt;max_voltage;
<span class="lineNum">     248 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     249 </span><span class="lineNoCov">          0 :                 fv_throt_pwm_range[0] = pi-&gt;invert_pwm_required ?</span>
<span class="lineNum">     250 </span>            :                         RS780_FVTHROTPWMRANGE3_GPIO_DFLT : RS780_FVTHROTPWMRANGE0_GPIO_DFLT;
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :                 fv_throt_pwm_range[1] = pi-&gt;invert_pwm_required ?</span>
<span class="lineNum">     252 </span>            :                         RS780_FVTHROTPWMRANGE2_GPIO_DFLT : RS780_FVTHROTPWMRANGE1_GPIO_DFLT;
<span class="lineNum">     253 </span><span class="lineNoCov">          0 :                 fv_throt_pwm_range[2] = pi-&gt;invert_pwm_required ?</span>
<span class="lineNum">     254 </span>            :                         RS780_FVTHROTPWMRANGE1_GPIO_DFLT : RS780_FVTHROTPWMRANGE2_GPIO_DFLT;
<span class="lineNum">     255 </span>            :                 fv_throt_pwm_range[3] = pi-&gt;invert_pwm_required ?
<span class="lineNum">     256 </span>            :                         RS780_FVTHROTPWMRANGE0_GPIO_DFLT : RS780_FVTHROTPWMRANGE3_GPIO_DFLT;
<span class="lineNum">     257 </span>            :         }
<span class="lineNum">     258 </span>            : 
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :         WREG32_P(FVTHROT_PWM_CTRL_REG0,</span>
<span class="lineNum">     260 </span>            :                  STARTING_PWM_HIGHTIME(pi-&gt;max_voltage),
<span class="lineNum">     261 </span>            :                  ~STARTING_PWM_HIGHTIME_MASK);
<span class="lineNum">     262 </span>            : 
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :         WREG32_P(FVTHROT_PWM_CTRL_REG0,</span>
<span class="lineNum">     264 </span>            :                  NUMBER_OF_CYCLES_IN_PERIOD(pi-&gt;num_of_cycles_in_period),
<span class="lineNum">     265 </span>            :                  ~NUMBER_OF_CYCLES_IN_PERIOD_MASK);
<span class="lineNum">     266 </span>            : 
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :         WREG32_P(FVTHROT_PWM_CTRL_REG0, FORCE_STARTING_PWM_HIGHTIME,</span>
<span class="lineNum">     268 </span>            :                  ~FORCE_STARTING_PWM_HIGHTIME);
<span class="lineNum">     269 </span>            : 
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :         if (pi-&gt;invert_pwm_required)</span>
<span class="lineNum">     271 </span><span class="lineNoCov">          0 :                 WREG32_P(FVTHROT_PWM_CTRL_REG0, INVERT_PWM_WAVEFORM, ~INVERT_PWM_WAVEFORM);</span>
<span class="lineNum">     272 </span>            :         else
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :                 WREG32_P(FVTHROT_PWM_CTRL_REG0, 0, ~INVERT_PWM_WAVEFORM);</span>
<span class="lineNum">     274 </span>            : 
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :         rs780_voltage_scaling_enable(rdev, true);</span>
<span class="lineNum">     276 </span>            : 
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_PWM_CTRL_REG1,</span>
<span class="lineNum">     278 </span>            :                (MIN_PWM_HIGHTIME(pi-&gt;min_voltage) |
<span class="lineNum">     279 </span>            :                 MAX_PWM_HIGHTIME(pi-&gt;max_voltage)));
<span class="lineNum">     280 </span>            : 
<span class="lineNum">     281 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_PWM_US_REG0, RS780_FVTHROTPWMUSREG0_DFLT);</span>
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_PWM_US_REG1, RS780_FVTHROTPWMUSREG1_DFLT);</span>
<span class="lineNum">     283 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_PWM_DS_REG0, RS780_FVTHROTPWMDSREG0_DFLT);</span>
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_PWM_DS_REG1, RS780_FVTHROTPWMDSREG1_DFLT);</span>
<span class="lineNum">     285 </span>            : 
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :         WREG32_P(FVTHROT_PWM_FEEDBACK_DIV_REG1,</span>
<span class="lineNum">     287 </span>            :                  RANGE0_PWM_FEEDBACK_DIV(fv_throt_pwm_fb_div_range[0]),
<span class="lineNum">     288 </span>            :                  ~RANGE0_PWM_FEEDBACK_DIV_MASK);
<span class="lineNum">     289 </span>            : 
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_PWM_FEEDBACK_DIV_REG2,</span>
<span class="lineNum">     291 </span>            :                (RANGE1_PWM_FEEDBACK_DIV(fv_throt_pwm_fb_div_range[1]) |
<span class="lineNum">     292 </span>            :                 RANGE2_PWM_FEEDBACK_DIV(fv_throt_pwm_fb_div_range[2])));
<span class="lineNum">     293 </span>            : 
<span class="lineNum">     294 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_PWM_FEEDBACK_DIV_REG3,</span>
<span class="lineNum">     295 </span>            :                (RANGE0_PWM(fv_throt_pwm_range[1]) |
<span class="lineNum">     296 </span>            :                 RANGE1_PWM(fv_throt_pwm_range[2])));
<span class="lineNum">     297 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_PWM_FEEDBACK_DIV_REG4,</span>
<span class="lineNum">     298 </span>            :                (RANGE2_PWM(fv_throt_pwm_range[1]) |
<span class="lineNum">     299 </span>            :                 RANGE3_PWM(fv_throt_pwm_range[2])));
<a name="300"><span class="lineNum">     300 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     301 </span>            : 
<span class="lineNum">     302 </span><span class="lineNoCov">          0 : static void rs780_clk_scaling_enable(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">     303 </span>            : {
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :                 WREG32_P(FVTHROT_CNTRL_REG, ENABLE_FV_THROT | ENABLE_FV_UPDATE,</span>
<span class="lineNum">     306 </span>            :                          ~(ENABLE_FV_THROT | ENABLE_FV_UPDATE));
<span class="lineNum">     307 </span>            :         else
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :                 WREG32_P(FVTHROT_CNTRL_REG, 0,</span>
<span class="lineNum">     309 </span>            :                          ~(ENABLE_FV_THROT | ENABLE_FV_UPDATE));
<a name="310"><span class="lineNum">     310 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     311 </span>            : 
<span class="lineNum">     312 </span><span class="lineNoCov">          0 : static void rs780_voltage_scaling_enable(struct radeon_device *rdev, bool enable)</span>
<span class="lineNum">     313 </span>            : {
<span class="lineNum">     314 </span><span class="lineNoCov">          0 :         if (enable)</span>
<span class="lineNum">     315 </span><span class="lineNoCov">          0 :                 WREG32_P(FVTHROT_CNTRL_REG, ENABLE_FV_THROT_IO, ~ENABLE_FV_THROT_IO);</span>
<span class="lineNum">     316 </span>            :         else
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :                 WREG32_P(FVTHROT_CNTRL_REG, 0, ~ENABLE_FV_THROT_IO);</span>
<a name="318"><span class="lineNum">     318 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     319 </span>            : 
<span class="lineNum">     320 </span><span class="lineNoCov">          0 : static void rs780_set_engine_clock_wfc(struct radeon_device *rdev)</span>
<span class="lineNum">     321 </span>            : {
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_UTC0, RS780_FVTHROTUTC0_DFLT);</span>
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_UTC1, RS780_FVTHROTUTC1_DFLT);</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_UTC2, RS780_FVTHROTUTC2_DFLT);</span>
<span class="lineNum">     325 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_UTC3, RS780_FVTHROTUTC3_DFLT);</span>
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_UTC4, RS780_FVTHROTUTC4_DFLT);</span>
<span class="lineNum">     327 </span>            : 
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_DTC0, RS780_FVTHROTDTC0_DFLT);</span>
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_DTC1, RS780_FVTHROTDTC1_DFLT);</span>
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_DTC2, RS780_FVTHROTDTC2_DFLT);</span>
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_DTC3, RS780_FVTHROTDTC3_DFLT);</span>
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_DTC4, RS780_FVTHROTDTC4_DFLT);</span>
<a name="333"><span class="lineNum">     333 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     334 </span>            : 
<span class="lineNum">     335 </span><span class="lineNoCov">          0 : static void rs780_set_engine_clock_sc(struct radeon_device *rdev)</span>
<span class="lineNum">     336 </span>            : {
<span class="lineNum">     337 </span><span class="lineNoCov">          0 :         WREG32_P(FVTHROT_FBDIV_REG2,</span>
<span class="lineNum">     338 </span>            :                  FB_DIV_TIMER_VAL(RS780_FBDIVTIMERVAL_DFLT),
<span class="lineNum">     339 </span>            :                  ~FB_DIV_TIMER_VAL_MASK);
<span class="lineNum">     340 </span>            : 
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :         WREG32_P(FVTHROT_CNTRL_REG,</span>
<span class="lineNum">     342 </span>            :                  REFRESH_RATE_DIVISOR(0) | MINIMUM_CIP(0xf),
<span class="lineNum">     343 </span>            :                  ~(REFRESH_RATE_DIVISOR_MASK | MINIMUM_CIP_MASK));
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     345 </span>            : 
<span class="lineNum">     346 </span><span class="lineNoCov">          0 : static void rs780_set_engine_clock_tdc(struct radeon_device *rdev)</span>
<span class="lineNum">     347 </span>            : {
<span class="lineNum">     348 </span><span class="lineNoCov">          0 :         WREG32_P(FVTHROT_CNTRL_REG, 0, ~(FORCE_TREND_SEL | TREND_SEL_MODE));</span>
<a name="349"><span class="lineNum">     349 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     350 </span>            : 
<span class="lineNum">     351 </span><span class="lineNoCov">          0 : static void rs780_set_engine_clock_ssc(struct radeon_device *rdev)</span>
<span class="lineNum">     352 </span>            : {
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_FB_US_REG0, RS780_FVTHROTFBUSREG0_DFLT);</span>
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_FB_US_REG1, RS780_FVTHROTFBUSREG1_DFLT);</span>
<span class="lineNum">     355 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_FB_DS_REG0, RS780_FVTHROTFBDSREG0_DFLT);</span>
<span class="lineNum">     356 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_FB_DS_REG1, RS780_FVTHROTFBDSREG1_DFLT);</span>
<span class="lineNum">     357 </span>            : 
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :         WREG32_P(FVTHROT_FBDIV_REG1, MAX_FEEDBACK_STEP(1), ~MAX_FEEDBACK_STEP_MASK);</span>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     360 </span>            : 
<span class="lineNum">     361 </span><span class="lineNoCov">          0 : static void rs780_program_at(struct radeon_device *rdev)</span>
<span class="lineNum">     362 </span>            : {
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :         struct igp_power_info *pi = rs780_get_pi(rdev);</span>
<span class="lineNum">     364 </span>            : 
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_TARGET_REG, 30000000 / pi-&gt;refresh_rate);</span>
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_CB1, 1000000 * 5 / pi-&gt;refresh_rate);</span>
<span class="lineNum">     367 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_CB2, 1000000 * 10 / pi-&gt;refresh_rate);</span>
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_CB3, 1000000 * 30 / pi-&gt;refresh_rate);</span>
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :         WREG32(FVTHROT_CB4, 1000000 * 50 / pi-&gt;refresh_rate);</span>
<a name="370"><span class="lineNum">     370 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     371 </span>            : 
<span class="lineNum">     372 </span><span class="lineNoCov">          0 : static void rs780_disable_vbios_powersaving(struct radeon_device *rdev)</span>
<span class="lineNum">     373 </span>            : {
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :         WREG32_P(CG_INTGFX_MISC, 0, ~0xFFF00000);</span>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     376 </span>            : 
<span class="lineNum">     377 </span><span class="lineNoCov">          0 : static void rs780_force_voltage(struct radeon_device *rdev, u16 voltage)</span>
<span class="lineNum">     378 </span>            : {
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :         struct igp_ps *current_state = rs780_get_ps(rdev-&gt;pm.dpm.current_ps);</span>
<span class="lineNum">     380 </span>            : 
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :         if ((current_state-&gt;max_voltage == RS780_VDDC_LEVEL_HIGH) &amp;&amp;</span>
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :             (current_state-&gt;min_voltage == RS780_VDDC_LEVEL_HIGH))</span>
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     384 </span>            : 
<span class="lineNum">     385 </span><span class="lineNoCov">          0 :         WREG32_P(GFX_MACRO_BYPASS_CNTL, SPLL_BYPASS_CNTL, ~SPLL_BYPASS_CNTL);</span>
<span class="lineNum">     386 </span>            : 
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :         udelay(1);</span>
<span class="lineNum">     388 </span>            : 
<span class="lineNum">     389 </span><span class="lineNoCov">          0 :         WREG32_P(FVTHROT_PWM_CTRL_REG0,</span>
<span class="lineNum">     390 </span>            :                  STARTING_PWM_HIGHTIME(voltage),
<span class="lineNum">     391 </span>            :                  ~STARTING_PWM_HIGHTIME_MASK);
<span class="lineNum">     392 </span>            : 
<span class="lineNum">     393 </span><span class="lineNoCov">          0 :         WREG32_P(FVTHROT_PWM_CTRL_REG0,</span>
<span class="lineNum">     394 </span>            :                  FORCE_STARTING_PWM_HIGHTIME, ~FORCE_STARTING_PWM_HIGHTIME);
<span class="lineNum">     395 </span>            : 
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :         WREG32_P(FVTHROT_PWM_FEEDBACK_DIV_REG1, 0,</span>
<span class="lineNum">     397 </span>            :                 ~RANGE_PWM_FEEDBACK_DIV_EN);
<span class="lineNum">     398 </span>            : 
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :         udelay(1);</span>
<span class="lineNum">     400 </span>            : 
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :         WREG32_P(GFX_MACRO_BYPASS_CNTL, 0, ~SPLL_BYPASS_CNTL);</span>
<a name="402"><span class="lineNum">     402 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     403 </span>            : 
<span class="lineNum">     404 </span><span class="lineNoCov">          0 : static void rs780_force_fbdiv(struct radeon_device *rdev, u32 fb_div)</span>
<span class="lineNum">     405 </span>            : {
<span class="lineNum">     406 </span><span class="lineNoCov">          0 :         struct igp_ps *current_state = rs780_get_ps(rdev-&gt;pm.dpm.current_ps);</span>
<span class="lineNum">     407 </span>            : 
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :         if (current_state-&gt;sclk_low == current_state-&gt;sclk_high)</span>
<span class="lineNum">     409 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     410 </span>            : 
<span class="lineNum">     411 </span><span class="lineNoCov">          0 :         WREG32_P(GFX_MACRO_BYPASS_CNTL, SPLL_BYPASS_CNTL, ~SPLL_BYPASS_CNTL);</span>
<span class="lineNum">     412 </span>            : 
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :         WREG32_P(FVTHROT_FBDIV_REG2, FORCED_FEEDBACK_DIV(fb_div),</span>
<span class="lineNum">     414 </span>            :                  ~FORCED_FEEDBACK_DIV_MASK);
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :         WREG32_P(FVTHROT_FBDIV_REG1, STARTING_FEEDBACK_DIV(fb_div),</span>
<span class="lineNum">     416 </span>            :                  ~STARTING_FEEDBACK_DIV_MASK);
<span class="lineNum">     417 </span><span class="lineNoCov">          0 :         WREG32_P(FVTHROT_FBDIV_REG1, FORCE_FEEDBACK_DIV, ~FORCE_FEEDBACK_DIV);</span>
<span class="lineNum">     418 </span>            : 
<span class="lineNum">     419 </span><span class="lineNoCov">          0 :         udelay(100);</span>
<span class="lineNum">     420 </span>            : 
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :         WREG32_P(GFX_MACRO_BYPASS_CNTL, 0, ~SPLL_BYPASS_CNTL);</span>
<a name="422"><span class="lineNum">     422 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     423 </span>            : 
<span class="lineNum">     424 </span><span class="lineNoCov">          0 : static int rs780_set_engine_clock_scaling(struct radeon_device *rdev,</span>
<span class="lineNum">     425 </span>            :                                           struct radeon_ps *new_ps,
<span class="lineNum">     426 </span>            :                                           struct radeon_ps *old_ps)
<span class="lineNum">     427 </span>            : {
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :         struct atom_clock_dividers min_dividers, max_dividers, current_max_dividers;</span>
<span class="lineNum">     429 </span><span class="lineNoCov">          0 :         struct igp_ps *new_state = rs780_get_ps(new_ps);</span>
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :         struct igp_ps *old_state = rs780_get_ps(old_ps);</span>
<span class="lineNum">     431 </span>            :         int ret;
<span class="lineNum">     432 </span>            : 
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :         if ((new_state-&gt;sclk_high == old_state-&gt;sclk_high) &amp;&amp;</span>
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :             (new_state-&gt;sclk_low == old_state-&gt;sclk_low))</span>
<span class="lineNum">     435 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     436 </span>            : 
<span class="lineNum">     437 </span><span class="lineNoCov">          0 :         ret = radeon_atom_get_clock_dividers(rdev, COMPUTE_ENGINE_PLL_PARAM,</span>
<span class="lineNum">     438 </span><span class="lineNoCov">          0 :                                              new_state-&gt;sclk_low, false, &amp;min_dividers);</span>
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     440 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     441 </span>            : 
<span class="lineNum">     442 </span><span class="lineNoCov">          0 :         ret = radeon_atom_get_clock_dividers(rdev, COMPUTE_ENGINE_PLL_PARAM,</span>
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :                                              new_state-&gt;sclk_high, false, &amp;max_dividers);</span>
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     445 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     446 </span>            : 
<span class="lineNum">     447 </span><span class="lineNoCov">          0 :         ret = radeon_atom_get_clock_dividers(rdev, COMPUTE_ENGINE_PLL_PARAM,</span>
<span class="lineNum">     448 </span><span class="lineNoCov">          0 :                                              old_state-&gt;sclk_high, false, &amp;current_max_dividers);</span>
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     451 </span>            : 
<span class="lineNum">     452 </span><span class="lineNoCov">          0 :         if ((min_dividers.ref_div != max_dividers.ref_div) ||</span>
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :             (min_dividers.post_div != max_dividers.post_div) ||</span>
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :             (max_dividers.ref_div != current_max_dividers.ref_div) ||</span>
<span class="lineNum">     455 </span><span class="lineNoCov">          0 :             (max_dividers.post_div != current_max_dividers.post_div))</span>
<span class="lineNum">     456 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     457 </span>            : 
<span class="lineNum">     458 </span><span class="lineNoCov">          0 :         rs780_force_fbdiv(rdev, max_dividers.fb_div);</span>
<span class="lineNum">     459 </span>            : 
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :         if (max_dividers.fb_div &gt; min_dividers.fb_div) {</span>
<span class="lineNum">     461 </span><span class="lineNoCov">          0 :                 WREG32_P(FVTHROT_FBDIV_REG0,</span>
<span class="lineNum">     462 </span>            :                          MIN_FEEDBACK_DIV(min_dividers.fb_div) |
<span class="lineNum">     463 </span>            :                          MAX_FEEDBACK_DIV(max_dividers.fb_div),
<span class="lineNum">     464 </span>            :                          ~(MIN_FEEDBACK_DIV_MASK | MAX_FEEDBACK_DIV_MASK));
<span class="lineNum">     465 </span>            : 
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :                 WREG32_P(FVTHROT_FBDIV_REG1, 0, ~FORCE_FEEDBACK_DIV);</span>
<span class="lineNum">     467 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     468 </span>            : 
<span class="lineNum">     469 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="470"><span class="lineNum">     470 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     471 </span>            : 
<span class="lineNum">     472 </span><span class="lineNoCov">          0 : static void rs780_set_engine_clock_spc(struct radeon_device *rdev,</span>
<span class="lineNum">     473 </span>            :                                        struct radeon_ps *new_ps,
<span class="lineNum">     474 </span>            :                                        struct radeon_ps *old_ps)
<span class="lineNum">     475 </span>            : {
<span class="lineNum">     476 </span><span class="lineNoCov">          0 :         struct igp_ps *new_state = rs780_get_ps(new_ps);</span>
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :         struct igp_ps *old_state = rs780_get_ps(old_ps);</span>
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :         struct igp_power_info *pi = rs780_get_pi(rdev);</span>
<span class="lineNum">     479 </span>            : 
<span class="lineNum">     480 </span><span class="lineNoCov">          0 :         if ((new_state-&gt;sclk_high == old_state-&gt;sclk_high) &amp;&amp;</span>
<span class="lineNum">     481 </span><span class="lineNoCov">          0 :             (new_state-&gt;sclk_low == old_state-&gt;sclk_low))</span>
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     483 </span>            : 
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :         if (pi-&gt;crtc_id == 0)</span>
<span class="lineNum">     485 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_INTGFX_MISC, 0, ~FVTHROT_VBLANK_SEL);</span>
<span class="lineNum">     486 </span>            :         else
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_INTGFX_MISC, FVTHROT_VBLANK_SEL, ~FVTHROT_VBLANK_SEL);</span>
<span class="lineNum">     488 </span>            : 
<a name="489"><span class="lineNum">     489 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     490 </span>            : 
<span class="lineNum">     491 </span><span class="lineNoCov">          0 : static void rs780_activate_engine_clk_scaling(struct radeon_device *rdev,</span>
<span class="lineNum">     492 </span>            :                                               struct radeon_ps *new_ps,
<span class="lineNum">     493 </span>            :                                               struct radeon_ps *old_ps)
<span class="lineNum">     494 </span>            : {
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :         struct igp_ps *new_state = rs780_get_ps(new_ps);</span>
<span class="lineNum">     496 </span><span class="lineNoCov">          0 :         struct igp_ps *old_state = rs780_get_ps(old_ps);</span>
<span class="lineNum">     497 </span>            : 
<span class="lineNum">     498 </span><span class="lineNoCov">          0 :         if ((new_state-&gt;sclk_high == old_state-&gt;sclk_high) &amp;&amp;</span>
<span class="lineNum">     499 </span><span class="lineNoCov">          0 :             (new_state-&gt;sclk_low == old_state-&gt;sclk_low))</span>
<span class="lineNum">     500 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     501 </span>            : 
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :         if (new_state-&gt;sclk_high == new_state-&gt;sclk_low)</span>
<span class="lineNum">     503 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     504 </span>            : 
<span class="lineNum">     505 </span><span class="lineNoCov">          0 :         rs780_clk_scaling_enable(rdev, true);</span>
<a name="506"><span class="lineNum">     506 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     507 </span>            : 
<span class="lineNum">     508 </span><span class="lineNoCov">          0 : static u32 rs780_get_voltage_for_vddc_level(struct radeon_device *rdev,</span>
<span class="lineNum">     509 </span>            :                                             enum rs780_vddc_level vddc)
<span class="lineNum">     510 </span>            : {
<span class="lineNum">     511 </span><span class="lineNoCov">          0 :         struct igp_power_info *pi = rs780_get_pi(rdev);</span>
<span class="lineNum">     512 </span>            : 
<span class="lineNum">     513 </span><span class="lineNoCov">          0 :         if (vddc == RS780_VDDC_LEVEL_HIGH)</span>
<span class="lineNum">     514 </span><span class="lineNoCov">          0 :                 return pi-&gt;max_voltage;</span>
<span class="lineNum">     515 </span><span class="lineNoCov">          0 :         else if (vddc == RS780_VDDC_LEVEL_LOW)</span>
<span class="lineNum">     516 </span><span class="lineNoCov">          0 :                 return pi-&gt;min_voltage;</span>
<span class="lineNum">     517 </span>            :         else
<span class="lineNum">     518 </span><span class="lineNoCov">          0 :                 return pi-&gt;max_voltage;</span>
<a name="519"><span class="lineNum">     519 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     520 </span>            : 
<span class="lineNum">     521 </span><span class="lineNoCov">          0 : static void rs780_enable_voltage_scaling(struct radeon_device *rdev,</span>
<span class="lineNum">     522 </span>            :                                          struct radeon_ps *new_ps)
<span class="lineNum">     523 </span>            : {
<span class="lineNum">     524 </span><span class="lineNoCov">          0 :         struct igp_ps *new_state = rs780_get_ps(new_ps);</span>
<span class="lineNum">     525 </span><span class="lineNoCov">          0 :         struct igp_power_info *pi = rs780_get_pi(rdev);</span>
<span class="lineNum">     526 </span>            :         enum rs780_vddc_level vddc_high, vddc_low;
<span class="lineNum">     527 </span>            : 
<span class="lineNum">     528 </span><span class="lineNoCov">          0 :         udelay(100);</span>
<span class="lineNum">     529 </span>            : 
<span class="lineNum">     530 </span><span class="lineNoCov">          0 :         if ((new_state-&gt;max_voltage == RS780_VDDC_LEVEL_HIGH) &amp;&amp;</span>
<span class="lineNum">     531 </span><span class="lineNoCov">          0 :             (new_state-&gt;min_voltage == RS780_VDDC_LEVEL_HIGH))</span>
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     533 </span>            : 
<span class="lineNum">     534 </span><span class="lineNoCov">          0 :         vddc_high = rs780_get_voltage_for_vddc_level(rdev,</span>
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :                                                      new_state-&gt;max_voltage);</span>
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :         vddc_low = rs780_get_voltage_for_vddc_level(rdev,</span>
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :                                                     new_state-&gt;min_voltage);</span>
<span class="lineNum">     538 </span>            : 
<span class="lineNum">     539 </span><span class="lineNoCov">          0 :         WREG32_P(GFX_MACRO_BYPASS_CNTL, SPLL_BYPASS_CNTL, ~SPLL_BYPASS_CNTL);</span>
<span class="lineNum">     540 </span>            : 
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :         udelay(1);</span>
<span class="lineNum">     542 </span><span class="lineNoCov">          0 :         if (vddc_high &gt; vddc_low) {</span>
<span class="lineNum">     543 </span><span class="lineNoCov">          0 :                 WREG32_P(FVTHROT_PWM_FEEDBACK_DIV_REG1,</span>
<span class="lineNum">     544 </span>            :                          RANGE_PWM_FEEDBACK_DIV_EN, ~RANGE_PWM_FEEDBACK_DIV_EN);
<span class="lineNum">     545 </span>            : 
<span class="lineNum">     546 </span><span class="lineNoCov">          0 :                 WREG32_P(FVTHROT_PWM_CTRL_REG0, 0, ~FORCE_STARTING_PWM_HIGHTIME);</span>
<span class="lineNum">     547 </span><span class="lineNoCov">          0 :         } else if (vddc_high == vddc_low) {</span>
<span class="lineNum">     548 </span><span class="lineNoCov">          0 :                 if (pi-&gt;max_voltage != vddc_high) {</span>
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :                         WREG32_P(FVTHROT_PWM_CTRL_REG0,</span>
<span class="lineNum">     550 </span>            :                                  STARTING_PWM_HIGHTIME(vddc_high),
<span class="lineNum">     551 </span>            :                                  ~STARTING_PWM_HIGHTIME_MASK);
<span class="lineNum">     552 </span>            : 
<span class="lineNum">     553 </span><span class="lineNoCov">          0 :                         WREG32_P(FVTHROT_PWM_CTRL_REG0,</span>
<span class="lineNum">     554 </span>            :                                  FORCE_STARTING_PWM_HIGHTIME,
<span class="lineNum">     555 </span>            :                                  ~FORCE_STARTING_PWM_HIGHTIME);
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     557 </span>            :         }
<span class="lineNum">     558 </span>            : 
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :         WREG32_P(GFX_MACRO_BYPASS_CNTL, 0, ~SPLL_BYPASS_CNTL);</span>
<a name="560"><span class="lineNum">     560 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     561 </span>            : 
<span class="lineNum">     562 </span><span class="lineNoCov">          0 : static void rs780_set_uvd_clock_before_set_eng_clock(struct radeon_device *rdev,</span>
<span class="lineNum">     563 </span>            :                                                      struct radeon_ps *new_ps,
<span class="lineNum">     564 </span>            :                                                      struct radeon_ps *old_ps)
<span class="lineNum">     565 </span>            : {
<span class="lineNum">     566 </span><span class="lineNoCov">          0 :         struct igp_ps *new_state = rs780_get_ps(new_ps);</span>
<span class="lineNum">     567 </span><span class="lineNoCov">          0 :         struct igp_ps *current_state = rs780_get_ps(old_ps);</span>
<span class="lineNum">     568 </span>            : 
<span class="lineNum">     569 </span><span class="lineNoCov">          0 :         if ((new_ps-&gt;vclk == old_ps-&gt;vclk) &amp;&amp;</span>
<span class="lineNum">     570 </span><span class="lineNoCov">          0 :             (new_ps-&gt;dclk == old_ps-&gt;dclk))</span>
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     572 </span>            : 
<span class="lineNum">     573 </span><span class="lineNoCov">          0 :         if (new_state-&gt;sclk_high &gt;= current_state-&gt;sclk_high)</span>
<span class="lineNum">     574 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     575 </span>            : 
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :         radeon_set_uvd_clocks(rdev, new_ps-&gt;vclk, new_ps-&gt;dclk);</span>
<a name="577"><span class="lineNum">     577 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     578 </span>            : 
<span class="lineNum">     579 </span><span class="lineNoCov">          0 : static void rs780_set_uvd_clock_after_set_eng_clock(struct radeon_device *rdev,</span>
<span class="lineNum">     580 </span>            :                                                     struct radeon_ps *new_ps,
<span class="lineNum">     581 </span>            :                                                     struct radeon_ps *old_ps)
<span class="lineNum">     582 </span>            : {
<span class="lineNum">     583 </span><span class="lineNoCov">          0 :         struct igp_ps *new_state = rs780_get_ps(new_ps);</span>
<span class="lineNum">     584 </span><span class="lineNoCov">          0 :         struct igp_ps *current_state = rs780_get_ps(old_ps);</span>
<span class="lineNum">     585 </span>            : 
<span class="lineNum">     586 </span><span class="lineNoCov">          0 :         if ((new_ps-&gt;vclk == old_ps-&gt;vclk) &amp;&amp;</span>
<span class="lineNum">     587 </span><span class="lineNoCov">          0 :             (new_ps-&gt;dclk == old_ps-&gt;dclk))</span>
<span class="lineNum">     588 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     589 </span>            : 
<span class="lineNum">     590 </span><span class="lineNoCov">          0 :         if (new_state-&gt;sclk_high &lt; current_state-&gt;sclk_high)</span>
<span class="lineNum">     591 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     592 </span>            : 
<span class="lineNum">     593 </span><span class="lineNoCov">          0 :         radeon_set_uvd_clocks(rdev, new_ps-&gt;vclk, new_ps-&gt;dclk);</span>
<a name="594"><span class="lineNum">     594 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     595 </span>            : 
<span class="lineNum">     596 </span><span class="lineNoCov">          0 : int rs780_dpm_enable(struct radeon_device *rdev)</span>
<span class="lineNum">     597 </span>            : {
<span class="lineNum">     598 </span><span class="lineNoCov">          0 :         struct igp_power_info *pi = rs780_get_pi(rdev);</span>
<span class="lineNum">     599 </span><span class="lineNoCov">          0 :         struct radeon_ps *boot_ps = rdev-&gt;pm.dpm.boot_ps;</span>
<span class="lineNum">     600 </span>            :         int ret;
<span class="lineNum">     601 </span>            : 
<span class="lineNum">     602 </span><span class="lineNoCov">          0 :         rs780_get_pm_mode_parameters(rdev);</span>
<span class="lineNum">     603 </span><span class="lineNoCov">          0 :         rs780_disable_vbios_powersaving(rdev);</span>
<span class="lineNum">     604 </span>            : 
<span class="lineNum">     605 </span><span class="lineNoCov">          0 :         if (r600_dynamicpm_enabled(rdev))</span>
<span class="lineNum">     606 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     607 </span><span class="lineNoCov">          0 :         ret = rs780_initialize_dpm_parameters(rdev, boot_ps);</span>
<span class="lineNum">     608 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     609 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     610 </span><span class="lineNoCov">          0 :         rs780_start_dpm(rdev);</span>
<span class="lineNum">     611 </span>            : 
<span class="lineNum">     612 </span><span class="lineNoCov">          0 :         rs780_preset_ranges_slow_clk_fbdiv_en(rdev);</span>
<span class="lineNum">     613 </span><span class="lineNoCov">          0 :         rs780_preset_starting_fbdiv(rdev);</span>
<span class="lineNum">     614 </span><span class="lineNoCov">          0 :         if (pi-&gt;voltage_control)</span>
<span class="lineNum">     615 </span><span class="lineNoCov">          0 :                 rs780_voltage_scaling_init(rdev);</span>
<span class="lineNum">     616 </span><span class="lineNoCov">          0 :         rs780_clk_scaling_enable(rdev, true);</span>
<span class="lineNum">     617 </span><span class="lineNoCov">          0 :         rs780_set_engine_clock_sc(rdev);</span>
<span class="lineNum">     618 </span><span class="lineNoCov">          0 :         rs780_set_engine_clock_wfc(rdev);</span>
<span class="lineNum">     619 </span><span class="lineNoCov">          0 :         rs780_program_at(rdev);</span>
<span class="lineNum">     620 </span><span class="lineNoCov">          0 :         rs780_set_engine_clock_tdc(rdev);</span>
<span class="lineNum">     621 </span><span class="lineNoCov">          0 :         rs780_set_engine_clock_ssc(rdev);</span>
<span class="lineNum">     622 </span>            : 
<span class="lineNum">     623 </span><span class="lineNoCov">          0 :         if (pi-&gt;gfx_clock_gating)</span>
<span class="lineNum">     624 </span><span class="lineNoCov">          0 :                 r600_gfx_clockgating_enable(rdev, true);</span>
<span class="lineNum">     625 </span>            : 
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="627"><span class="lineNum">     627 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     628 </span>            : 
<span class="lineNum">     629 </span><span class="lineNoCov">          0 : void rs780_dpm_disable(struct radeon_device *rdev)</span>
<span class="lineNum">     630 </span>            : {
<span class="lineNum">     631 </span><span class="lineNoCov">          0 :         struct igp_power_info *pi = rs780_get_pi(rdev);</span>
<span class="lineNum">     632 </span>            : 
<span class="lineNum">     633 </span><span class="lineNoCov">          0 :         r600_dynamicpm_enable(rdev, false);</span>
<span class="lineNum">     634 </span>            : 
<span class="lineNum">     635 </span><span class="lineNoCov">          0 :         rs780_clk_scaling_enable(rdev, false);</span>
<span class="lineNum">     636 </span><span class="lineNoCov">          0 :         rs780_voltage_scaling_enable(rdev, false);</span>
<span class="lineNum">     637 </span>            : 
<span class="lineNum">     638 </span><span class="lineNoCov">          0 :         if (pi-&gt;gfx_clock_gating)</span>
<span class="lineNum">     639 </span><span class="lineNoCov">          0 :                 r600_gfx_clockgating_enable(rdev, false);</span>
<span class="lineNum">     640 </span>            : 
<span class="lineNum">     641 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.installed &amp;&amp;</span>
<span class="lineNum">     642 </span><span class="lineNoCov">          0 :             (rdev-&gt;pm.int_thermal_type == THERMAL_TYPE_RV6XX)) {</span>
<span class="lineNum">     643 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.dpm_thermal = false;</span>
<span class="lineNum">     644 </span><span class="lineNoCov">          0 :                 radeon_irq_set(rdev);</span>
<span class="lineNum">     645 </span><span class="lineNoCov">          0 :         }</span>
<a name="646"><span class="lineNum">     646 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     647 </span>            : 
<span class="lineNum">     648 </span><span class="lineNoCov">          0 : int rs780_dpm_set_power_state(struct radeon_device *rdev)</span>
<span class="lineNum">     649 </span>            : {
<span class="lineNum">     650 </span><span class="lineNoCov">          0 :         struct igp_power_info *pi = rs780_get_pi(rdev);</span>
<span class="lineNum">     651 </span><span class="lineNoCov">          0 :         struct radeon_ps *new_ps = rdev-&gt;pm.dpm.requested_ps;</span>
<span class="lineNum">     652 </span><span class="lineNoCov">          0 :         struct radeon_ps *old_ps = rdev-&gt;pm.dpm.current_ps;</span>
<span class="lineNum">     653 </span>            :         int ret;
<span class="lineNum">     654 </span>            : 
<span class="lineNum">     655 </span><span class="lineNoCov">          0 :         rs780_get_pm_mode_parameters(rdev);</span>
<span class="lineNum">     656 </span>            : 
<span class="lineNum">     657 </span><span class="lineNoCov">          0 :         rs780_set_uvd_clock_before_set_eng_clock(rdev, new_ps, old_ps);</span>
<span class="lineNum">     658 </span>            : 
<span class="lineNum">     659 </span><span class="lineNoCov">          0 :         if (pi-&gt;voltage_control) {</span>
<span class="lineNum">     660 </span><span class="lineNoCov">          0 :                 rs780_force_voltage(rdev, pi-&gt;max_voltage);</span>
<span class="lineNum">     661 </span><span class="lineNoCov">          0 :                 mdelay(5);</span>
<span class="lineNum">     662 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     663 </span>            : 
<span class="lineNum">     664 </span><span class="lineNoCov">          0 :         ret = rs780_set_engine_clock_scaling(rdev, new_ps, old_ps);</span>
<span class="lineNum">     665 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     666 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     667 </span><span class="lineNoCov">          0 :         rs780_set_engine_clock_spc(rdev, new_ps, old_ps);</span>
<span class="lineNum">     668 </span>            : 
<span class="lineNum">     669 </span><span class="lineNoCov">          0 :         rs780_activate_engine_clk_scaling(rdev, new_ps, old_ps);</span>
<span class="lineNum">     670 </span>            : 
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :         if (pi-&gt;voltage_control)</span>
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :                 rs780_enable_voltage_scaling(rdev, new_ps);</span>
<span class="lineNum">     673 </span>            : 
<span class="lineNum">     674 </span><span class="lineNoCov">          0 :         rs780_set_uvd_clock_after_set_eng_clock(rdev, new_ps, old_ps);</span>
<span class="lineNum">     675 </span>            : 
<span class="lineNum">     676 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="677"><span class="lineNum">     677 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     678 </span>            : 
<span class="lineNum">     679 </span><span class="lineNoCov">          0 : void rs780_dpm_setup_asic(struct radeon_device *rdev)</span>
<span class="lineNum">     680 </span>            : {
<span class="lineNum">     681 </span>            : 
<a name="682"><span class="lineNum">     682 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     683 </span>            : 
<span class="lineNum">     684 </span><span class="lineNoCov">          0 : void rs780_dpm_display_configuration_changed(struct radeon_device *rdev)</span>
<span class="lineNum">     685 </span>            : {
<span class="lineNum">     686 </span><span class="lineNoCov">          0 :         rs780_get_pm_mode_parameters(rdev);</span>
<span class="lineNum">     687 </span><span class="lineNoCov">          0 :         rs780_program_at(rdev);</span>
<span class="lineNum">     688 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     689 </span>            : 
<span class="lineNum">     690 </span>            : union igp_info {
<span class="lineNum">     691 </span>            :         struct _ATOM_INTEGRATED_SYSTEM_INFO info;
<span class="lineNum">     692 </span>            :         struct _ATOM_INTEGRATED_SYSTEM_INFO_V2 info_2;
<span class="lineNum">     693 </span>            : };
<span class="lineNum">     694 </span>            : 
<span class="lineNum">     695 </span>            : union power_info {
<span class="lineNum">     696 </span>            :         struct _ATOM_POWERPLAY_INFO info;
<span class="lineNum">     697 </span>            :         struct _ATOM_POWERPLAY_INFO_V2 info_2;
<span class="lineNum">     698 </span>            :         struct _ATOM_POWERPLAY_INFO_V3 info_3;
<span class="lineNum">     699 </span>            :         struct _ATOM_PPLIB_POWERPLAYTABLE pplib;
<span class="lineNum">     700 </span>            :         struct _ATOM_PPLIB_POWERPLAYTABLE2 pplib2;
<span class="lineNum">     701 </span>            :         struct _ATOM_PPLIB_POWERPLAYTABLE3 pplib3;
<span class="lineNum">     702 </span>            : };
<span class="lineNum">     703 </span>            : 
<span class="lineNum">     704 </span>            : union pplib_clock_info {
<span class="lineNum">     705 </span>            :         struct _ATOM_PPLIB_R600_CLOCK_INFO r600;
<span class="lineNum">     706 </span>            :         struct _ATOM_PPLIB_RS780_CLOCK_INFO rs780;
<span class="lineNum">     707 </span>            :         struct _ATOM_PPLIB_EVERGREEN_CLOCK_INFO evergreen;
<span class="lineNum">     708 </span>            :         struct _ATOM_PPLIB_SUMO_CLOCK_INFO sumo;
<span class="lineNum">     709 </span>            : };
<span class="lineNum">     710 </span>            : 
<span class="lineNum">     711 </span>            : union pplib_power_state {
<span class="lineNum">     712 </span>            :         struct _ATOM_PPLIB_STATE v1;
<span class="lineNum">     713 </span>            :         struct _ATOM_PPLIB_STATE_V2 v2;
<a name="714"><span class="lineNum">     714 </span>            : };</a>
<span class="lineNum">     715 </span>            : 
<span class="lineNum">     716 </span><span class="lineNoCov">          0 : static void rs780_parse_pplib_non_clock_info(struct radeon_device *rdev,</span>
<span class="lineNum">     717 </span>            :                                              struct radeon_ps *rps,
<span class="lineNum">     718 </span>            :                                              struct _ATOM_PPLIB_NONCLOCK_INFO *non_clock_info,
<span class="lineNum">     719 </span>            :                                              u8 table_rev)
<span class="lineNum">     720 </span>            : {
<span class="lineNum">     721 </span><span class="lineNoCov">          0 :         rps-&gt;caps = le32_to_cpu(non_clock_info-&gt;ulCapsAndSettings);</span>
<span class="lineNum">     722 </span><span class="lineNoCov">          0 :         rps-&gt;class = le16_to_cpu(non_clock_info-&gt;usClassification);</span>
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :         rps-&gt;class2 = le16_to_cpu(non_clock_info-&gt;usClassification2);</span>
<span class="lineNum">     724 </span>            : 
<span class="lineNum">     725 </span><span class="lineNoCov">          0 :         if (ATOM_PPLIB_NONCLOCKINFO_VER1 &lt; table_rev) {</span>
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :                 rps-&gt;vclk = le32_to_cpu(non_clock_info-&gt;ulVCLK);</span>
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :                 rps-&gt;dclk = le32_to_cpu(non_clock_info-&gt;ulDCLK);</span>
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :                 rps-&gt;vclk = 0;</span>
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :                 rps-&gt;dclk = 0;</span>
<span class="lineNum">     731 </span>            :         }
<span class="lineNum">     732 </span>            : 
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :         if (r600_is_uvd_state(rps-&gt;class, rps-&gt;class2)) {</span>
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :                 if ((rps-&gt;vclk == 0) || (rps-&gt;dclk == 0)) {</span>
<span class="lineNum">     735 </span><span class="lineNoCov">          0 :                         rps-&gt;vclk = RS780_DEFAULT_VCLK_FREQ;</span>
<span class="lineNum">     736 </span><span class="lineNoCov">          0 :                         rps-&gt;dclk = RS780_DEFAULT_DCLK_FREQ;</span>
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     738 </span>            :         }
<span class="lineNum">     739 </span>            : 
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :         if (rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_BOOT)</span>
<span class="lineNum">     741 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.boot_ps = rps;</span>
<span class="lineNum">     742 </span><span class="lineNoCov">          0 :         if (rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_UVDSTATE)</span>
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.dpm.uvd_ps = rps;</span>
<a name="744"><span class="lineNum">     744 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     745 </span>            : 
<span class="lineNum">     746 </span><span class="lineNoCov">          0 : static void rs780_parse_pplib_clock_info(struct radeon_device *rdev,</span>
<span class="lineNum">     747 </span>            :                                          struct radeon_ps *rps,
<span class="lineNum">     748 </span>            :                                          union pplib_clock_info *clock_info)
<span class="lineNum">     749 </span>            : {
<span class="lineNum">     750 </span><span class="lineNoCov">          0 :         struct igp_ps *ps = rs780_get_ps(rps);</span>
<span class="lineNum">     751 </span>            :         u32 sclk;
<span class="lineNum">     752 </span>            : 
<span class="lineNum">     753 </span><span class="lineNoCov">          0 :         sclk = le16_to_cpu(clock_info-&gt;rs780.usLowEngineClockLow);</span>
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :         sclk |= clock_info-&gt;rs780.ucLowEngineClockHigh &lt;&lt; 16;</span>
<span class="lineNum">     755 </span><span class="lineNoCov">          0 :         ps-&gt;sclk_low = sclk;</span>
<span class="lineNum">     756 </span><span class="lineNoCov">          0 :         sclk = le16_to_cpu(clock_info-&gt;rs780.usHighEngineClockLow);</span>
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :         sclk |= clock_info-&gt;rs780.ucHighEngineClockHigh &lt;&lt; 16;</span>
<span class="lineNum">     758 </span><span class="lineNoCov">          0 :         ps-&gt;sclk_high = sclk;</span>
<span class="lineNum">     759 </span><span class="lineNoCov">          0 :         switch (le16_to_cpu(clock_info-&gt;rs780.usVDDC)) {</span>
<span class="lineNum">     760 </span>            :         case ATOM_PPLIB_RS780_VOLTAGE_NONE:
<span class="lineNum">     761 </span>            :         default:
<span class="lineNum">     762 </span><span class="lineNoCov">          0 :                 ps-&gt;min_voltage = RS780_VDDC_LEVEL_UNKNOWN;</span>
<span class="lineNum">     763 </span><span class="lineNoCov">          0 :                 ps-&gt;max_voltage = RS780_VDDC_LEVEL_UNKNOWN;</span>
<span class="lineNum">     764 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     765 </span>            :         case ATOM_PPLIB_RS780_VOLTAGE_LOW:
<span class="lineNum">     766 </span><span class="lineNoCov">          0 :                 ps-&gt;min_voltage = RS780_VDDC_LEVEL_LOW;</span>
<span class="lineNum">     767 </span><span class="lineNoCov">          0 :                 ps-&gt;max_voltage = RS780_VDDC_LEVEL_LOW;</span>
<span class="lineNum">     768 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     769 </span>            :         case ATOM_PPLIB_RS780_VOLTAGE_HIGH:
<span class="lineNum">     770 </span><span class="lineNoCov">          0 :                 ps-&gt;min_voltage = RS780_VDDC_LEVEL_HIGH;</span>
<span class="lineNum">     771 </span><span class="lineNoCov">          0 :                 ps-&gt;max_voltage = RS780_VDDC_LEVEL_HIGH;</span>
<span class="lineNum">     772 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     773 </span>            :         case ATOM_PPLIB_RS780_VOLTAGE_VARIABLE:
<span class="lineNum">     774 </span><span class="lineNoCov">          0 :                 ps-&gt;min_voltage = RS780_VDDC_LEVEL_LOW;</span>
<span class="lineNum">     775 </span><span class="lineNoCov">          0 :                 ps-&gt;max_voltage = RS780_VDDC_LEVEL_HIGH;</span>
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     777 </span>            :         }
<span class="lineNum">     778 </span><span class="lineNoCov">          0 :         ps-&gt;flags = le32_to_cpu(clock_info-&gt;rs780.ulFlags);</span>
<span class="lineNum">     779 </span>            : 
<span class="lineNum">     780 </span><span class="lineNoCov">          0 :         if (rps-&gt;class &amp; ATOM_PPLIB_CLASSIFICATION_BOOT) {</span>
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :                 ps-&gt;sclk_low = rdev-&gt;clock.default_sclk;</span>
<span class="lineNum">     782 </span><span class="lineNoCov">          0 :                 ps-&gt;sclk_high = rdev-&gt;clock.default_sclk;</span>
<span class="lineNum">     783 </span><span class="lineNoCov">          0 :                 ps-&gt;min_voltage = RS780_VDDC_LEVEL_HIGH;</span>
<span class="lineNum">     784 </span><span class="lineNoCov">          0 :                 ps-&gt;max_voltage = RS780_VDDC_LEVEL_HIGH;</span>
<span class="lineNum">     785 </span><span class="lineNoCov">          0 :         }</span>
<a name="786"><span class="lineNum">     786 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     787 </span>            : 
<span class="lineNum">     788 </span><span class="lineNoCov">          0 : static int rs780_parse_power_table(struct radeon_device *rdev)</span>
<span class="lineNum">     789 </span>            : {
<span class="lineNum">     790 </span><span class="lineNoCov">          0 :         struct radeon_mode_info *mode_info = &amp;rdev-&gt;mode_info;</span>
<span class="lineNum">     791 </span>            :         struct _ATOM_PPLIB_NONCLOCK_INFO *non_clock_info;
<span class="lineNum">     792 </span>            :         union pplib_power_state *power_state;
<span class="lineNum">     793 </span>            :         int i;
<span class="lineNum">     794 </span>            :         union pplib_clock_info *clock_info;
<span class="lineNum">     795 </span>            :         union power_info *power_info;
<span class="lineNum">     796 </span>            :         int index = GetIndexIntoMasterTable(DATA, PowerPlayInfo);
<span class="lineNum">     797 </span><span class="lineNoCov">          0 :         u16 data_offset;</span>
<span class="lineNum">     798 </span><span class="lineNoCov">          0 :         u8 frev, crev;</span>
<span class="lineNum">     799 </span>            :         struct igp_ps *ps;
<span class="lineNum">     800 </span>            : 
<span class="lineNum">     801 </span><span class="lineNoCov">          0 :         if (!atom_parse_data_header(mode_info-&gt;atom_context, index, NULL,</span>
<span class="lineNum">     802 </span>            :                                    &amp;frev, &amp;crev, &amp;data_offset))
<span class="lineNum">     803 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     804 </span><span class="lineNoCov">          0 :         power_info = (union power_info *)(mode_info-&gt;atom_context-&gt;bios + data_offset);</span>
<span class="lineNum">     805 </span>            : 
<span class="lineNum">     806 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.ps = kzalloc(sizeof(struct radeon_ps) *</span>
<span class="lineNum">     807 </span><span class="lineNoCov">          0 :                                   power_info-&gt;pplib.ucNumStates, GFP_KERNEL);</span>
<span class="lineNum">     808 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;pm.dpm.ps)</span>
<span class="lineNum">     809 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">     810 </span>            : 
<span class="lineNum">     811 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; power_info-&gt;pplib.ucNumStates; i++) {</span>
<span class="lineNum">     812 </span><span class="lineNoCov">          0 :                 power_state = (union pplib_power_state *)</span>
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :                         (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">     814 </span><span class="lineNoCov">          0 :                          le16_to_cpu(power_info-&gt;pplib.usStateArrayOffset) +</span>
<span class="lineNum">     815 </span><span class="lineNoCov">          0 :                          i * power_info-&gt;pplib.ucStateEntrySize);</span>
<span class="lineNum">     816 </span><span class="lineNoCov">          0 :                 non_clock_info = (struct _ATOM_PPLIB_NONCLOCK_INFO *)</span>
<span class="lineNum">     817 </span><span class="lineNoCov">          0 :                         (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :                          le16_to_cpu(power_info-&gt;pplib.usNonClockInfoArrayOffset) +</span>
<span class="lineNum">     819 </span><span class="lineNoCov">          0 :                          (power_state-&gt;v1.ucNonClockStateIndex *</span>
<span class="lineNum">     820 </span><span class="lineNoCov">          0 :                           power_info-&gt;pplib.ucNonClockSize));</span>
<span class="lineNum">     821 </span><span class="lineNoCov">          0 :                 if (power_info-&gt;pplib.ucStateEntrySize - 1) {</span>
<span class="lineNum">     822 </span><span class="lineNoCov">          0 :                         clock_info = (union pplib_clock_info *)</span>
<span class="lineNum">     823 </span><span class="lineNoCov">          0 :                                 (mode_info-&gt;atom_context-&gt;bios + data_offset +</span>
<span class="lineNum">     824 </span><span class="lineNoCov">          0 :                                  le16_to_cpu(power_info-&gt;pplib.usClockInfoArrayOffset) +</span>
<span class="lineNum">     825 </span><span class="lineNoCov">          0 :                                  (power_state-&gt;v1.ucClockStateIndices[0] *</span>
<span class="lineNum">     826 </span><span class="lineNoCov">          0 :                                   power_info-&gt;pplib.ucClockInfoSize));</span>
<span class="lineNum">     827 </span><span class="lineNoCov">          0 :                         ps = kzalloc(sizeof(struct igp_ps), GFP_KERNEL);</span>
<span class="lineNum">     828 </span><span class="lineNoCov">          0 :                         if (ps == NULL) {</span>
<span class="lineNum">     829 </span><span class="lineNoCov">          0 :                                 kfree(rdev-&gt;pm.dpm.ps);</span>
<span class="lineNum">     830 </span><span class="lineNoCov">          0 :                                 return -ENOMEM;</span>
<span class="lineNum">     831 </span>            :                         }
<span class="lineNum">     832 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.ps[i].ps_priv = ps;</span>
<span class="lineNum">     833 </span><span class="lineNoCov">          0 :                         rs780_parse_pplib_non_clock_info(rdev, &amp;rdev-&gt;pm.dpm.ps[i],</span>
<span class="lineNum">     834 </span>            :                                                          non_clock_info,
<span class="lineNum">     835 </span><span class="lineNoCov">          0 :                                                          power_info-&gt;pplib.ucNonClockSize);</span>
<span class="lineNum">     836 </span><span class="lineNoCov">          0 :                         rs780_parse_pplib_clock_info(rdev,</span>
<span class="lineNum">     837 </span><span class="lineNoCov">          0 :                                                      &amp;rdev-&gt;pm.dpm.ps[i],</span>
<span class="lineNum">     838 </span>            :                                                      clock_info);
<span class="lineNum">     839 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     840 </span>            :         }
<span class="lineNum">     841 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.num_ps = power_info-&gt;pplib.ucNumStates;</span>
<span class="lineNum">     842 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="843"><span class="lineNum">     843 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     844 </span>            : 
<span class="lineNum">     845 </span><span class="lineNoCov">          0 : int rs780_dpm_init(struct radeon_device *rdev)</span>
<span class="lineNum">     846 </span>            : {
<span class="lineNum">     847 </span>            :         struct igp_power_info *pi;
<span class="lineNum">     848 </span>            :         int index = GetIndexIntoMasterTable(DATA, IntegratedSystemInfo);
<span class="lineNum">     849 </span>            :         union igp_info *info;
<span class="lineNum">     850 </span><span class="lineNoCov">          0 :         u16 data_offset;</span>
<span class="lineNum">     851 </span><span class="lineNoCov">          0 :         u8 frev, crev;</span>
<span class="lineNum">     852 </span>            :         int ret;
<span class="lineNum">     853 </span>            : 
<span class="lineNum">     854 </span><span class="lineNoCov">          0 :         pi = kzalloc(sizeof(struct igp_power_info), GFP_KERNEL);</span>
<span class="lineNum">     855 </span><span class="lineNoCov">          0 :         if (pi == NULL)</span>
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :                 return -ENOMEM;</span>
<span class="lineNum">     857 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.priv = pi;</span>
<span class="lineNum">     858 </span>            : 
<span class="lineNum">     859 </span><span class="lineNoCov">          0 :         ret = r600_get_platform_caps(rdev);</span>
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     861 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     862 </span>            : 
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :         ret = rs780_parse_power_table(rdev);</span>
<span class="lineNum">     864 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">     865 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     866 </span>            : 
<span class="lineNum">     867 </span><span class="lineNoCov">          0 :         pi-&gt;voltage_control = false;</span>
<span class="lineNum">     868 </span><span class="lineNoCov">          0 :         pi-&gt;gfx_clock_gating = true;</span>
<span class="lineNum">     869 </span>            : 
<span class="lineNum">     870 </span><span class="lineNoCov">          0 :         if (atom_parse_data_header(rdev-&gt;mode_info.atom_context, index, NULL,</span>
<span class="lineNum">     871 </span>            :                                    &amp;frev, &amp;crev, &amp;data_offset)) {
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :                 info = (union igp_info *)(rdev-&gt;mode_info.atom_context-&gt;bios + data_offset);</span>
<span class="lineNum">     873 </span>            : 
<span class="lineNum">     874 </span>            :                 /* Get various system informations from bios */
<span class="lineNum">     875 </span><span class="lineNoCov">          0 :                 switch (crev) {</span>
<span class="lineNum">     876 </span>            :                 case 1:
<span class="lineNum">     877 </span><span class="lineNoCov">          0 :                         pi-&gt;num_of_cycles_in_period =</span>
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :                                 info-&gt;info.ucNumberOfCyclesInPeriod;</span>
<span class="lineNum">     879 </span><span class="lineNoCov">          0 :                         pi-&gt;num_of_cycles_in_period |=</span>
<span class="lineNum">     880 </span><span class="lineNoCov">          0 :                                 info-&gt;info.ucNumberOfCyclesInPeriodHi &lt;&lt; 8;</span>
<span class="lineNum">     881 </span><span class="lineNoCov">          0 :                         pi-&gt;invert_pwm_required =</span>
<span class="lineNum">     882 </span><span class="lineNoCov">          0 :                                 (pi-&gt;num_of_cycles_in_period &amp; 0x8000) ? true : false;</span>
<span class="lineNum">     883 </span><span class="lineNoCov">          0 :                         pi-&gt;boot_voltage = info-&gt;info.ucStartingPWM_HighTime;</span>
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :                         pi-&gt;max_voltage = info-&gt;info.ucMaxNBVoltage;</span>
<span class="lineNum">     885 </span><span class="lineNoCov">          0 :                         pi-&gt;max_voltage |= info-&gt;info.ucMaxNBVoltageHigh &lt;&lt; 8;</span>
<span class="lineNum">     886 </span><span class="lineNoCov">          0 :                         pi-&gt;min_voltage = info-&gt;info.ucMinNBVoltage;</span>
<span class="lineNum">     887 </span><span class="lineNoCov">          0 :                         pi-&gt;min_voltage |= info-&gt;info.ucMinNBVoltageHigh &lt;&lt; 8;</span>
<span class="lineNum">     888 </span><span class="lineNoCov">          0 :                         pi-&gt;inter_voltage_low =</span>
<span class="lineNum">     889 </span><span class="lineNoCov">          0 :                                 le16_to_cpu(info-&gt;info.usInterNBVoltageLow);</span>
<span class="lineNum">     890 </span><span class="lineNoCov">          0 :                         pi-&gt;inter_voltage_high =</span>
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :                                 le16_to_cpu(info-&gt;info.usInterNBVoltageHigh);</span>
<span class="lineNum">     892 </span><span class="lineNoCov">          0 :                         pi-&gt;voltage_control = true;</span>
<span class="lineNum">     893 </span><span class="lineNoCov">          0 :                         pi-&gt;bootup_uma_clk = info-&gt;info.usK8MemoryClock * 100;</span>
<span class="lineNum">     894 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     895 </span>            :                 case 2:
<span class="lineNum">     896 </span><span class="lineNoCov">          0 :                         pi-&gt;num_of_cycles_in_period =</span>
<span class="lineNum">     897 </span><span class="lineNoCov">          0 :                                 le16_to_cpu(info-&gt;info_2.usNumberOfCyclesInPeriod);</span>
<span class="lineNum">     898 </span><span class="lineNoCov">          0 :                         pi-&gt;invert_pwm_required =</span>
<span class="lineNum">     899 </span><span class="lineNoCov">          0 :                                 (pi-&gt;num_of_cycles_in_period &amp; 0x8000) ? true : false;</span>
<span class="lineNum">     900 </span><span class="lineNoCov">          0 :                         pi-&gt;boot_voltage =</span>
<span class="lineNum">     901 </span><span class="lineNoCov">          0 :                                 le16_to_cpu(info-&gt;info_2.usBootUpNBVoltage);</span>
<span class="lineNum">     902 </span><span class="lineNoCov">          0 :                         pi-&gt;max_voltage =</span>
<span class="lineNum">     903 </span><span class="lineNoCov">          0 :                                 le16_to_cpu(info-&gt;info_2.usMaxNBVoltage);</span>
<span class="lineNum">     904 </span><span class="lineNoCov">          0 :                         pi-&gt;min_voltage =</span>
<span class="lineNum">     905 </span><span class="lineNoCov">          0 :                                 le16_to_cpu(info-&gt;info_2.usMinNBVoltage);</span>
<span class="lineNum">     906 </span><span class="lineNoCov">          0 :                         pi-&gt;system_config =</span>
<span class="lineNum">     907 </span><span class="lineNoCov">          0 :                                 le32_to_cpu(info-&gt;info_2.ulSystemConfig);</span>
<span class="lineNum">     908 </span><span class="lineNoCov">          0 :                         pi-&gt;pwm_voltage_control =</span>
<span class="lineNum">     909 </span><span class="lineNoCov">          0 :                                 (pi-&gt;system_config &amp; 0x4) ? true : false;</span>
<span class="lineNum">     910 </span><span class="lineNoCov">          0 :                         pi-&gt;voltage_control = true;</span>
<span class="lineNum">     911 </span><span class="lineNoCov">          0 :                         pi-&gt;bootup_uma_clk = le32_to_cpu(info-&gt;info_2.ulBootUpUMAClock);</span>
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     913 </span>            :                 default:
<span class="lineNum">     914 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No integrated system info for your GPU\n&quot;);</span>
<span class="lineNum">     915 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     916 </span>            :                 }
<span class="lineNum">     917 </span><span class="lineNoCov">          0 :                 if (pi-&gt;min_voltage &gt; pi-&gt;max_voltage)</span>
<span class="lineNum">     918 </span><span class="lineNoCov">          0 :                         pi-&gt;voltage_control = false;</span>
<span class="lineNum">     919 </span><span class="lineNoCov">          0 :                 if (pi-&gt;pwm_voltage_control) {</span>
<span class="lineNum">     920 </span><span class="lineNoCov">          0 :                         if ((pi-&gt;num_of_cycles_in_period == 0) ||</span>
<span class="lineNum">     921 </span><span class="lineNoCov">          0 :                             (pi-&gt;max_voltage == 0) ||</span>
<span class="lineNum">     922 </span><span class="lineNoCov">          0 :                             (pi-&gt;min_voltage == 0))</span>
<span class="lineNum">     923 </span><span class="lineNoCov">          0 :                                 pi-&gt;voltage_control = false;</span>
<span class="lineNum">     924 </span>            :                 } else {
<span class="lineNum">     925 </span><span class="lineNoCov">          0 :                         if ((pi-&gt;num_of_cycles_in_period == 0) ||</span>
<span class="lineNum">     926 </span><span class="lineNoCov">          0 :                             (pi-&gt;max_voltage == 0))</span>
<span class="lineNum">     927 </span><span class="lineNoCov">          0 :                                 pi-&gt;voltage_control = false;</span>
<span class="lineNum">     928 </span>            :                 }
<span class="lineNum">     929 </span>            : 
<span class="lineNum">     930 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     931 </span>            :         }
<span class="lineNum">     932 </span><span class="lineNoCov">          0 :         radeon_dpm_fini(rdev);</span>
<span class="lineNum">     933 </span><span class="lineNoCov">          0 :         return -EINVAL;</span>
<a name="934"><span class="lineNum">     934 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     935 </span>            : 
<span class="lineNum">     936 </span><span class="lineNoCov">          0 : void rs780_dpm_print_power_state(struct radeon_device *rdev,</span>
<span class="lineNum">     937 </span>            :                                  struct radeon_ps *rps)
<span class="lineNum">     938 </span>            : {
<span class="lineNum">     939 </span><span class="lineNoCov">          0 :         struct igp_ps *ps = rs780_get_ps(rps);</span>
<span class="lineNum">     940 </span>            : 
<span class="lineNum">     941 </span><span class="lineNoCov">          0 :         r600_dpm_print_class_info(rps-&gt;class, rps-&gt;class2);</span>
<span class="lineNum">     942 </span><span class="lineNoCov">          0 :         r600_dpm_print_cap_info(rps-&gt;caps);</span>
<span class="lineNum">     943 </span><span class="lineNoCov">          0 :         printk(&quot;\tuvd    vclk: %d dclk: %d\n&quot;, rps-&gt;vclk, rps-&gt;dclk);</span>
<span class="lineNum">     944 </span><span class="lineNoCov">          0 :         printk(&quot;\t\tpower level 0    sclk: %u vddc_index: %d\n&quot;,</span>
<span class="lineNum">     945 </span>            :                ps-&gt;sclk_low, ps-&gt;min_voltage);
<span class="lineNum">     946 </span><span class="lineNoCov">          0 :         printk(&quot;\t\tpower level 1    sclk: %u vddc_index: %d\n&quot;,</span>
<span class="lineNum">     947 </span>            :                ps-&gt;sclk_high, ps-&gt;max_voltage);
<span class="lineNum">     948 </span><span class="lineNoCov">          0 :         r600_dpm_print_ps_status(rdev, rps);</span>
<a name="949"><span class="lineNum">     949 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     950 </span>            : 
<span class="lineNum">     951 </span><span class="lineNoCov">          0 : void rs780_dpm_fini(struct radeon_device *rdev)</span>
<span class="lineNum">     952 </span>            : {
<span class="lineNum">     953 </span>            :         int i;
<span class="lineNum">     954 </span>            : 
<span class="lineNum">     955 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;pm.dpm.num_ps; i++) {</span>
<span class="lineNum">     956 </span><span class="lineNoCov">          0 :                 kfree(rdev-&gt;pm.dpm.ps[i].ps_priv);</span>
<span class="lineNum">     957 </span>            :         }
<span class="lineNum">     958 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;pm.dpm.ps);</span>
<span class="lineNum">     959 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;pm.dpm.priv);</span>
<a name="960"><span class="lineNum">     960 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     961 </span>            : 
<span class="lineNum">     962 </span><span class="lineNoCov">          0 : u32 rs780_dpm_get_sclk(struct radeon_device *rdev, bool low)</span>
<span class="lineNum">     963 </span>            : {
<span class="lineNum">     964 </span><span class="lineNoCov">          0 :         struct igp_ps *requested_state = rs780_get_ps(rdev-&gt;pm.dpm.requested_ps);</span>
<span class="lineNum">     965 </span>            : 
<span class="lineNum">     966 </span><span class="lineNoCov">          0 :         if (low)</span>
<span class="lineNum">     967 </span><span class="lineNoCov">          0 :                 return requested_state-&gt;sclk_low;</span>
<span class="lineNum">     968 </span>            :         else
<span class="lineNum">     969 </span><span class="lineNoCov">          0 :                 return requested_state-&gt;sclk_high;</span>
<a name="970"><span class="lineNum">     970 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     971 </span>            : 
<span class="lineNum">     972 </span><span class="lineNoCov">          0 : u32 rs780_dpm_get_mclk(struct radeon_device *rdev, bool low)</span>
<span class="lineNum">     973 </span>            : {
<span class="lineNum">     974 </span><span class="lineNoCov">          0 :         struct igp_power_info *pi = rs780_get_pi(rdev);</span>
<span class="lineNum">     975 </span>            : 
<span class="lineNum">     976 </span><span class="lineNoCov">          0 :         return pi-&gt;bootup_uma_clk;</span>
<a name="977"><span class="lineNum">     977 </span>            : }</a>
<span class="lineNum">     978 </span>            : 
<span class="lineNum">     979 </span><span class="lineNoCov">          0 : void rs780_dpm_debugfs_print_current_performance_level(struct radeon_device *rdev,</span>
<span class="lineNum">     980 </span>            :                                                        struct seq_file *m)
<span class="lineNum">     981 </span>            : {
<span class="lineNum">     982 </span><span class="lineNoCov">          0 :         struct radeon_ps *rps = rdev-&gt;pm.dpm.current_ps;</span>
<span class="lineNum">     983 </span><span class="lineNoCov">          0 :         struct igp_ps *ps = rs780_get_ps(rps);</span>
<span class="lineNum">     984 </span><span class="lineNoCov">          0 :         u32 current_fb_div = RREG32(FVTHROT_STATUS_REG0) &amp; CURRENT_FEEDBACK_DIV_MASK;</span>
<span class="lineNum">     985 </span><span class="lineNoCov">          0 :         u32 func_cntl = RREG32(CG_SPLL_FUNC_CNTL);</span>
<span class="lineNum">     986 </span><span class="lineNoCov">          0 :         u32 ref_div = ((func_cntl &amp; SPLL_REF_DIV_MASK) &gt;&gt; SPLL_REF_DIV_SHIFT) + 1;</span>
<span class="lineNum">     987 </span><span class="lineNoCov">          0 :         u32 post_div = ((func_cntl &amp; SPLL_SW_HILEN_MASK) &gt;&gt; SPLL_SW_HILEN_SHIFT) + 1 +</span>
<span class="lineNum">     988 </span><span class="lineNoCov">          0 :                 ((func_cntl &amp; SPLL_SW_LOLEN_MASK) &gt;&gt; SPLL_SW_LOLEN_SHIFT) + 1;</span>
<span class="lineNum">     989 </span><span class="lineNoCov">          0 :         u32 sclk = (rdev-&gt;clock.spll.reference_freq * current_fb_div) /</span>
<span class="lineNum">     990 </span><span class="lineNoCov">          0 :                 (post_div * ref_div);</span>
<span class="lineNum">     991 </span>            : 
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :         seq_printf(m, &quot;uvd    vclk: %d dclk: %d\n&quot;, rps-&gt;vclk, rps-&gt;dclk);</span>
<span class="lineNum">     993 </span>            : 
<span class="lineNum">     994 </span>            :         /* guess based on the current sclk */
<span class="lineNum">     995 </span><span class="lineNoCov">          0 :         if (sclk &lt; (ps-&gt;sclk_low + 500))</span>
<span class="lineNum">     996 </span><span class="lineNoCov">          0 :                 seq_printf(m, &quot;power level 0    sclk: %u vddc_index: %d\n&quot;,</span>
<span class="lineNum">     997 </span><span class="lineNoCov">          0 :                            ps-&gt;sclk_low, ps-&gt;min_voltage);</span>
<span class="lineNum">     998 </span>            :         else
<span class="lineNum">     999 </span><span class="lineNoCov">          0 :                 seq_printf(m, &quot;power level 1    sclk: %u vddc_index: %d\n&quot;,</span>
<span class="lineNum">    1000 </span><span class="lineNoCov">          0 :                            ps-&gt;sclk_high, ps-&gt;max_voltage);</span>
<span class="lineNum">    1001 </span><span class="lineNoCov">          0 : }</span>
<a name="1002"><span class="lineNum">    1002 </span>            : </a>
<span class="lineNum">    1003 </span>            : /* get the current sclk in 10 khz units */
<span class="lineNum">    1004 </span><span class="lineNoCov">          0 : u32 rs780_dpm_get_current_sclk(struct radeon_device *rdev)</span>
<span class="lineNum">    1005 </span>            : {
<span class="lineNum">    1006 </span><span class="lineNoCov">          0 :         u32 current_fb_div = RREG32(FVTHROT_STATUS_REG0) &amp; CURRENT_FEEDBACK_DIV_MASK;</span>
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 :         u32 func_cntl = RREG32(CG_SPLL_FUNC_CNTL);</span>
<span class="lineNum">    1008 </span><span class="lineNoCov">          0 :         u32 ref_div = ((func_cntl &amp; SPLL_REF_DIV_MASK) &gt;&gt; SPLL_REF_DIV_SHIFT) + 1;</span>
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 :         u32 post_div = ((func_cntl &amp; SPLL_SW_HILEN_MASK) &gt;&gt; SPLL_SW_HILEN_SHIFT) + 1 +</span>
<span class="lineNum">    1010 </span><span class="lineNoCov">          0 :                 ((func_cntl &amp; SPLL_SW_LOLEN_MASK) &gt;&gt; SPLL_SW_LOLEN_SHIFT) + 1;</span>
<span class="lineNum">    1011 </span><span class="lineNoCov">          0 :         u32 sclk = (rdev-&gt;clock.spll.reference_freq * current_fb_div) /</span>
<span class="lineNum">    1012 </span><span class="lineNoCov">          0 :                 (post_div * ref_div);</span>
<span class="lineNum">    1013 </span>            : 
<span class="lineNum">    1014 </span><span class="lineNoCov">          0 :         return sclk;</span>
<span class="lineNum">    1015 </span>            : }
<a name="1016"><span class="lineNum">    1016 </span>            : </a>
<span class="lineNum">    1017 </span>            : /* get the current mclk in 10 khz units */
<span class="lineNum">    1018 </span><span class="lineNoCov">          0 : u32 rs780_dpm_get_current_mclk(struct radeon_device *rdev)</span>
<span class="lineNum">    1019 </span>            : {
<span class="lineNum">    1020 </span><span class="lineNoCov">          0 :         struct igp_power_info *pi = rs780_get_pi(rdev);</span>
<span class="lineNum">    1021 </span>            : 
<span class="lineNum">    1022 </span><span class="lineNoCov">          0 :         return pi-&gt;bootup_uma_clk;</span>
<a name="1023"><span class="lineNum">    1023 </span>            : }</a>
<span class="lineNum">    1024 </span>            : 
<span class="lineNum">    1025 </span><span class="lineNoCov">          0 : int rs780_dpm_force_performance_level(struct radeon_device *rdev,</span>
<span class="lineNum">    1026 </span>            :                                       enum radeon_dpm_forced_level level)
<span class="lineNum">    1027 </span>            : {
<span class="lineNum">    1028 </span><span class="lineNoCov">          0 :         struct igp_power_info *pi = rs780_get_pi(rdev);</span>
<span class="lineNum">    1029 </span><span class="lineNoCov">          0 :         struct radeon_ps *rps = rdev-&gt;pm.dpm.current_ps;</span>
<span class="lineNum">    1030 </span><span class="lineNoCov">          0 :         struct igp_ps *ps = rs780_get_ps(rps);</span>
<span class="lineNum">    1031 </span><span class="lineNoCov">          0 :         struct atom_clock_dividers dividers;</span>
<span class="lineNum">    1032 </span>            :         int ret;
<span class="lineNum">    1033 </span>            : 
<span class="lineNum">    1034 </span><span class="lineNoCov">          0 :         rs780_clk_scaling_enable(rdev, false);</span>
<span class="lineNum">    1035 </span><span class="lineNoCov">          0 :         rs780_voltage_scaling_enable(rdev, false);</span>
<span class="lineNum">    1036 </span>            : 
<span class="lineNum">    1037 </span><span class="lineNoCov">          0 :         if (level == RADEON_DPM_FORCED_LEVEL_HIGH) {</span>
<span class="lineNum">    1038 </span><span class="lineNoCov">          0 :                 if (pi-&gt;voltage_control)</span>
<span class="lineNum">    1039 </span><span class="lineNoCov">          0 :                         rs780_force_voltage(rdev, pi-&gt;max_voltage);</span>
<span class="lineNum">    1040 </span>            : 
<span class="lineNum">    1041 </span><span class="lineNoCov">          0 :                 ret = radeon_atom_get_clock_dividers(rdev, COMPUTE_ENGINE_PLL_PARAM,</span>
<span class="lineNum">    1042 </span><span class="lineNoCov">          0 :                                                      ps-&gt;sclk_high, false, &amp;dividers);</span>
<span class="lineNum">    1043 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    1044 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    1045 </span>            : 
<span class="lineNum">    1046 </span><span class="lineNoCov">          0 :                 rs780_force_fbdiv(rdev, dividers.fb_div);</span>
<span class="lineNum">    1047 </span><span class="lineNoCov">          0 :         } else if (level == RADEON_DPM_FORCED_LEVEL_LOW) {</span>
<span class="lineNum">    1048 </span><span class="lineNoCov">          0 :                 ret = radeon_atom_get_clock_dividers(rdev, COMPUTE_ENGINE_PLL_PARAM,</span>
<span class="lineNum">    1049 </span><span class="lineNoCov">          0 :                                                      ps-&gt;sclk_low, false, &amp;dividers);</span>
<span class="lineNum">    1050 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">    1051 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">    1052 </span>            : 
<span class="lineNum">    1053 </span><span class="lineNoCov">          0 :                 rs780_force_fbdiv(rdev, dividers.fb_div);</span>
<span class="lineNum">    1054 </span>            : 
<span class="lineNum">    1055 </span><span class="lineNoCov">          0 :                 if (pi-&gt;voltage_control)</span>
<span class="lineNum">    1056 </span><span class="lineNoCov">          0 :                         rs780_force_voltage(rdev, pi-&gt;min_voltage);</span>
<span class="lineNum">    1057 </span>            :         } else {
<span class="lineNum">    1058 </span><span class="lineNoCov">          0 :                 if (pi-&gt;voltage_control)</span>
<span class="lineNum">    1059 </span><span class="lineNoCov">          0 :                         rs780_force_voltage(rdev, pi-&gt;max_voltage);</span>
<span class="lineNum">    1060 </span>            : 
<span class="lineNum">    1061 </span><span class="lineNoCov">          0 :                 if (ps-&gt;sclk_high != ps-&gt;sclk_low) {</span>
<span class="lineNum">    1062 </span><span class="lineNoCov">          0 :                         WREG32_P(FVTHROT_FBDIV_REG1, 0, ~FORCE_FEEDBACK_DIV);</span>
<span class="lineNum">    1063 </span><span class="lineNoCov">          0 :                         rs780_clk_scaling_enable(rdev, true);</span>
<span class="lineNum">    1064 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1065 </span>            : 
<span class="lineNum">    1066 </span><span class="lineNoCov">          0 :                 if (pi-&gt;voltage_control) {</span>
<span class="lineNum">    1067 </span><span class="lineNoCov">          0 :                         rs780_voltage_scaling_enable(rdev, true);</span>
<span class="lineNum">    1068 </span><span class="lineNoCov">          0 :                         rs780_enable_voltage_scaling(rdev, rps);</span>
<span class="lineNum">    1069 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1070 </span>            :         }
<span class="lineNum">    1071 </span>            : 
<span class="lineNum">    1072 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dpm.forced_level = level;</span>
<span class="lineNum">    1073 </span>            : 
<span class="lineNum">    1074 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1075 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
