

================================================================
== Vitis HLS Report for 'tpgBackground_Pipeline_VITIS_LOOP_565_2'
================================================================
* Date:           Mon Jun 17 21:37:57 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  4.828 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max   | min |  max  |                      Type                     |
    +---------+---------+-----------+----------+-----+-------+-----------------------------------------------+
    |        5|    65540|  33.670 ns|  0.441 ms|    1|  65536|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_565_2  |        3|    65538|         4|          1|          1|  0 ~ 65535|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.08>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1823->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 7 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%outpix_3 = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 8 'alloca' 'outpix_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%outpix_4 = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 9 'alloca' 'outpix_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outpix_5 = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 10 'alloca' 'outpix_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rev_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %rev"   --->   Operation 11 'read' 'rev_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%passthruStartY_val_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %passthruStartY_val_load"   --->   Operation 12 'read' 'passthruStartY_val_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%passthruStartX_val_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %passthruStartX_val_load"   --->   Operation 13 'read' 'passthruStartX_val_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%passthruEndX_val_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %passthruEndX_val_load"   --->   Operation 14 'read' 'passthruEndX_val_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%icmp_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp"   --->   Operation 15 'read' 'icmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sub35_i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %sub35_i"   --->   Operation 16 'read' 'sub35_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cmp_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp_i"   --->   Operation 17 'read' 'cmp_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cmp11_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp11_i"   --->   Operation 18 'read' 'cmp11_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%barWidthMinSamples_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %barWidthMinSamples"   --->   Operation 19 'read' 'barWidthMinSamples_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sub_i_i_i_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %sub_i_i_i"   --->   Operation 20 'read' 'sub_i_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y"   --->   Operation 21 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%barWidth_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %barWidth"   --->   Operation 22 'read' 'barWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%barWidth_cast_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %barWidth_cast"   --->   Operation 23 'read' 'barWidth_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%cmp33_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp33_i"   --->   Operation 24 'read' 'cmp33_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %empty"   --->   Operation 25 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%colorFormatLocal_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %colorFormatLocal"   --->   Operation 26 'read' 'colorFormatLocal_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%patternId_val_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %patternId_val_load"   --->   Operation 27 'read' 'patternId_val_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%cmp8_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp8"   --->   Operation 28 'read' 'cmp8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv2_i_i15_i_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %conv2_i_i15_i"   --->   Operation 29 'read' 'conv2_i_i15_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv2_i_i_i295_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %conv2_i_i_i295"   --->   Operation 30 'read' 'conv2_i_i_i295_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%loopWidth_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %loopWidth"   --->   Operation 31 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%outpix_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %outpix"   --->   Operation 32 'read' 'outpix_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%outpix_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %outpix_1"   --->   Operation 33 'read' 'outpix_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%outpix_2_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %outpix_2"   --->   Operation 34 'read' 'outpix_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%barWidth_cast_cast = zext i11 %barWidth_cast_read"   --->   Operation 35 'zext' 'barWidth_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %srcYUV, void @empty_29, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ovrlayYUV, void @empty_29, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln552 = store i10 %outpix_2_read, i10 %outpix_5" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 38 'store' 'store_ln552' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln552 = store i10 %outpix_1_read, i10 %outpix_4" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 39 'store' 'store_ln552' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln552 = store i10 %outpix_read, i10 %outpix_3" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 40 'store' 'store_ln552' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln1823 = store i16 0, i16 %x" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1823->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 41 'store' 'store_ln1823' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln565 = br void %for.body6" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 42 'br' 'br_ln565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%x_1 = load i16 %x" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736]   --->   Operation 43 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.85ns)   --->   "%icmp_ln565 = icmp_eq  i16 %x_1, i16 %loopWidth_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 44 'icmp' 'icmp_ln565' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.85ns)   --->   "%add_ln565 = add i16 %x_1, i16 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 45 'add' 'add_ln565' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln565 = br i1 %icmp_ln565, void %for.body6.split, void %for.inc103.loopexit.exitStub" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 46 'br' 'br_ln565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%vBarSel_loc_1_out_load = load i8 %vBarSel_loc_1_out" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 47 'load' 'vBarSel_loc_1_out_load' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%hBarSel_2_0_loc_1_out_load = load i8 %hBarSel_2_0_loc_1_out" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 48 'load' 'hBarSel_2_0_loc_1_out_load' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%hBarSel_0_loc_1_out_load = load i8 %hBarSel_0_loc_1_out" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 49 'load' 'hBarSel_0_loc_1_out_load' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%hBarSel_3_0_loc_1_out_load = load i8 %hBarSel_3_0_loc_1_out" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 50 'load' 'hBarSel_3_0_loc_1_out_load' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln565 = zext i16 %x_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 51 'zext' 'zext_ln565' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.85ns)   --->   "%empty_81 = icmp_eq  i16 %x_1, i16 0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736]   --->   Operation 52 'icmp' 'empty_81' <Predicate = (!icmp_ln565)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%x_2 = trunc i16 %x_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 53 'trunc' 'x_2' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln565_1 = trunc i8 %hBarSel_2_0_loc_1_out_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 54 'trunc' 'trunc_ln565_1' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln565_2 = trunc i8 %hBarSel_0_loc_1_out_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 55 'trunc' 'trunc_ln565_2' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln565_3 = trunc i8 %vBarSel_loc_1_out_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 56 'trunc' 'trunc_ln565_3' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln565_4 = trunc i8 %hBarSel_3_0_loc_1_out_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 57 'trunc' 'trunc_ln565_4' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln568 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:568]   --->   Operation 58 'specpipeline' 'specpipeline_ln568' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%speclooptripcount_ln552 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 59 'speclooptripcount' 'speclooptripcount_ln552' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln565 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 60 'specloopname' 'specloopname_ln565' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln570 = br i1 %cmp8_read, void %if.end, void %if.then" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:570]   --->   Operation 61 'br' 'br_ln570' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.84ns)   --->   "%switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i, i8 0, void %sw.epilog, i8 1, void %cond.end.i4" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723]   --->   Operation 62 'switch' 'switch_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 19)> <Delay = 0.84>
ST_1 : Operation 63 [1/1] (0.17ns)   --->   "%select_ln1207_13 = select i1 %x_2, i2 2, i2 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723]   --->   Operation 63 'select' 'select_ln1207_13' <Predicate = (!icmp_ln565 & patternId_val_load_read == 19 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%br_ln1207 = br void %cond.end.i4" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723]   --->   Operation 64 'br' 'br_ln1207' <Predicate = (!icmp_ln565 & patternId_val_load_read == 19 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.42>
ST_1 : Operation 65 [1/1] (0.84ns)   --->   "%switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i8, i8 0, void %sw.epilog, i8 1, void %cond.end.i14" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:716]   --->   Operation 65 'switch' 'switch_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 18)> <Delay = 0.84>
ST_1 : Operation 66 [1/1] (0.17ns)   --->   "%select_ln1207_12 = select i1 %x_2, i2 2, i2 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:716]   --->   Operation 66 'select' 'select_ln1207_12' <Predicate = (!icmp_ln565 & patternId_val_load_read == 18 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%br_ln1207 = br void %cond.end.i14" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:716]   --->   Operation 67 'br' 'br_ln1207' <Predicate = (!icmp_ln565 & patternId_val_load_read == 18 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.84ns)   --->   "%switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i20, i8 0, void %sw.epilog, i8 1, void %cond.end.i26" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:709]   --->   Operation 68 'switch' 'switch_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 17)> <Delay = 0.84>
ST_1 : Operation 69 [1/1] (0.17ns)   --->   "%select_ln1207_11 = select i1 %x_2, i2 2, i2 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:709]   --->   Operation 69 'select' 'select_ln1207_11' <Predicate = (!icmp_ln565 & patternId_val_load_read == 17 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%br_ln1207 = br void %cond.end.i26" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:709]   --->   Operation 70 'br' 'br_ln1207' <Predicate = (!icmp_ln565 & patternId_val_load_read == 17 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1563)   --->   "%or_ln1563 = or i16 %x_1, i16 %y_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1563->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 71 'or' 'or_ln1563' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln1563 = icmp_eq  i16 %or_ln1563, i16 0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1563->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 72 'icmp' 'icmp_ln1563' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln1563 = br i1 %icmp_ln1563, void %if.else.i315, void %if.then.i311" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1563->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 73 'br' 'br_ln1563' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%yCount_2_load = load i10 %yCount_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1568->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 74 'load' 'yCount_2_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !icmp_ln1563)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1568 = zext i10 %yCount_2_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1568->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 75 'zext' 'zext_ln1568' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !icmp_ln1563)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.79ns)   --->   "%icmp_ln1568 = icmp_sgt  i11 %sub_i_i_i_read, i11 %zext_ln1568" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1568->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 76 'icmp' 'icmp_ln1568' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !icmp_ln1563)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.28ns)   --->   "%and_ln1568 = and i1 %icmp_ln1568, i1 %empty_81" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1568->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 77 'and' 'and_ln1568' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !icmp_ln1563)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln1568 = br i1 %and_ln1568, void %if.else14.i318, void %if.then13.i317" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1568->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 78 'br' 'br_ln1568' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !icmp_ln1563)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln1572 = br i1 %empty_81, void %VITIS_LOOP_1578_1.i, void %if.then17.i319" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1572->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 79 'br' 'br_ln1572' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !icmp_ln1563 & !and_ln1568)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%vBarSel_1_loc_1_out_load = load i8 %vBarSel_1_loc_1_out" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 80 'load' 'vBarSel_1_loc_1_out_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !icmp_ln1563 & !and_ln1568 & empty_81)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln1574 = store i10 0, i10 %yCount_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1574->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 81 'store' 'store_ln1574' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !icmp_ln1563 & !and_ln1568 & empty_81)> <Delay = 0.42>
ST_1 : Operation 82 [1/1] (0.76ns)   --->   "%add_ln1575 = add i8 %vBarSel_1_loc_1_out_load, i8 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 82 'add' 'add_ln1575' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !icmp_ln1563 & !and_ln1568 & empty_81)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln1575 = store i8 %add_ln1575, i8 %vBarSel_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 83 'store' 'store_ln1575' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !icmp_ln1563 & !and_ln1568 & empty_81)> <Delay = 0.42>
ST_1 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln1575 = store i8 %add_ln1575, i8 %vBarSel_1_loc_1_out" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1575->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 84 'store' 'store_ln1575' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !icmp_ln1563 & !and_ln1568 & empty_81)> <Delay = 0.42>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln1576 = br void %VITIS_LOOP_1578_1.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1576->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 85 'br' 'br_ln1576' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !icmp_ln1563 & !and_ln1568 & empty_81)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.78ns)   --->   "%add_ln1570 = add i10 %yCount_2_load, i10 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1570->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 86 'add' 'add_ln1570' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !icmp_ln1563 & and_ln1568)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln1570 = store i10 %add_ln1570, i10 %yCount_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1570->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 87 'store' 'store_ln1570' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !icmp_ln1563 & and_ln1568)> <Delay = 0.42>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln1571 = br void %VITIS_LOOP_1578_1.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1571->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 88 'br' 'br_ln1571' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !icmp_ln1563 & and_ln1568)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln1565 = store i10 0, i10 %yCount_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1565->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 89 'store' 'store_ln1565' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & icmp_ln1563)> <Delay = 0.42>
ST_1 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln1566 = store i8 0, i8 %vBarSel_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1566->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 90 'store' 'store_ln1566' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & icmp_ln1563)> <Delay = 0.42>
ST_1 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %vBarSel_1_loc_1_out"   --->   Operation 91 'store' 'store_ln0' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & icmp_ln1563)> <Delay = 0.42>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln1567 = br void %VITIS_LOOP_1578_1.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1567->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 92 'br' 'br_ln1567' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & icmp_ln1563)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln1581 = br i1 %empty_81, void %if.else28.i, void %if.then24.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1581->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 93 'br' 'br_ln1581' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%xCount_2_0_load = load i10 %xCount_2_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1586->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 94 'load' 'xCount_2_0_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !empty_81)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.78ns)   --->   "%icmp_ln1586 = icmp_ult  i10 %xCount_2_0_load, i10 %barWidthMinSamples_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1586->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 95 'icmp' 'icmp_ln1586' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !empty_81)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln1586 = br i1 %icmp_ln1586, void %if.else36.i, void %if.then32.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1586->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 96 'br' 'br_ln1586' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !empty_81)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.78ns)   --->   "%sub_ln1592 = sub i10 %xCount_2_0_load, i10 %barWidthMinSamples_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 97 'sub' 'sub_ln1592' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !empty_81 & !icmp_ln1586)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.47ns)   --->   "%store_ln1592 = store i10 %sub_ln1592, i10 %xCount_2_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1592->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 98 'store' 'store_ln1592' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !empty_81 & !icmp_ln1586)> <Delay = 0.47>
ST_1 : Operation 99 [1/1] (0.67ns)   --->   "%add_ln1593 = add i3 %trunc_ln565_1, i3 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1593->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 99 'add' 'add_ln1593' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !empty_81 & !icmp_ln1586)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1593 = zext i3 %add_ln1593" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1593->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 100 'zext' 'zext_ln1593' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !empty_81 & !icmp_ln1586)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln1593 = store i3 %add_ln1593, i3 %hBarSel_2_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1593->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 101 'store' 'store_ln1593' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !empty_81 & !icmp_ln1586)> <Delay = 0.42>
ST_1 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln1593 = store i8 %zext_ln1593, i8 %hBarSel_2_0_loc_1_out" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1593->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 102 'store' 'store_ln1593' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !empty_81 & !icmp_ln1586)> <Delay = 0.42>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end48.i_ifconv"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !empty_81 & !icmp_ln1586)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.78ns)   --->   "%add_ln1588 = add i10 %xCount_2_0_load, i10 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1588->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 104 'add' 'add_ln1588' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !empty_81 & icmp_ln1586)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.47ns)   --->   "%store_ln1588 = store i10 %add_ln1588, i10 %xCount_2_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1588->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 105 'store' 'store_ln1588' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !empty_81 & icmp_ln1586)> <Delay = 0.47>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln1589 = br void %if.end48.i_ifconv" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1589->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 106 'br' 'br_ln1589' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !empty_81 & icmp_ln1586)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln1583 = store i3 0, i3 %hBarSel_2_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1583->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 107 'store' 'store_ln1583' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & empty_81)> <Delay = 0.42>
ST_1 : Operation 108 [1/1] (0.47ns)   --->   "%store_ln1584 = store i10 0, i10 %xCount_2_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1584->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 108 'store' 'store_ln1584' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & empty_81)> <Delay = 0.47>
ST_1 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %hBarSel_2_0_loc_1_out"   --->   Operation 109 'store' 'store_ln0' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & empty_81)> <Delay = 0.42>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln1585 = br void %if.end48.i_ifconv" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1585->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 110 'br' 'br_ln1585' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & empty_81)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.84ns)   --->   "%switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i32, i8 0, void %sw.epilog, i8 1, void %cond.end.i38" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691]   --->   Operation 111 'switch' 'switch_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 14)> <Delay = 0.84>
ST_1 : Operation 112 [1/1] (0.17ns)   --->   "%select_ln1207_10 = select i1 %x_2, i2 2, i2 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691]   --->   Operation 112 'select' 'select_ln1207_10' <Predicate = (!icmp_ln565 & patternId_val_load_read == 14 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.42ns)   --->   "%br_ln1207 = br void %cond.end.i38" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691]   --->   Operation 113 'br' 'br_ln1207' <Predicate = (!icmp_ln565 & patternId_val_load_read == 14 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.42>
ST_1 : Operation 114 [1/1] (0.84ns)   --->   "%switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i44, i8 0, void %sw.epilog, i8 1, void %cond.end.i50" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:683]   --->   Operation 114 'switch' 'switch_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 13)> <Delay = 0.84>
ST_1 : Operation 115 [1/1] (0.17ns)   --->   "%select_ln1207_9 = select i1 %x_2, i2 2, i2 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:683]   --->   Operation 115 'select' 'select_ln1207_9' <Predicate = (!icmp_ln565 & patternId_val_load_read == 13 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.42ns)   --->   "%br_ln1207 = br void %cond.end.i50" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:683]   --->   Operation 116 'br' 'br_ln1207' <Predicate = (!icmp_ln565 & patternId_val_load_read == 13 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.42>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln1449 = br i1 %cmp_i_read, void %lor.lhs.false.i, void %land.lhs.true.i286" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1449->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 117 'br' 'br_ln1449' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.28ns)   --->   "%and_ln1449 = and i1 %cmp11_i_read, i1 %empty_81" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1449->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 118 'and' 'and_ln1449' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !cmp_i_read)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln1449 = br i1 %and_ln1449, void %if.else.i291, void %if.then.i287" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1449->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 119 'br' 'br_ln1449' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !cmp_i_read)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln1449 = br i1 %empty_81, void %if.else.i291, void %if.then.i287" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1449->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 120 'br' 'br_ln1449' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & cmp_i_read)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%yCount_1_load = load i10 %yCount_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1454->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 121 'load' 'yCount_1_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !cmp_i_read & !and_ln1449) | (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & cmp_i_read)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln1454 = zext i10 %yCount_1_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1454->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 122 'zext' 'zext_ln1454' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !cmp_i_read & !and_ln1449) | (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & cmp_i_read)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.79ns)   --->   "%icmp_ln1454 = icmp_eq  i11 %sub_i_i_i_read, i11 %zext_ln1454" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1454->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 123 'icmp' 'icmp_ln1454' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !cmp_i_read & !and_ln1449) | (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & cmp_i_read)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.28ns)   --->   "%and_ln1454 = and i1 %icmp_ln1454, i1 %empty_81" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1454->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 124 'and' 'and_ln1454' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !cmp_i_read & !and_ln1449) | (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & cmp_i_read)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln1454 = br i1 %and_ln1454, void %if.else19.i, void %if.then17.i292" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1454->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 125 'br' 'br_ln1454' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !cmp_i_read & !and_ln1449) | (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & cmp_i_read)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln1459 = br i1 %empty_81, void %if.end.i294, void %if.then22.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1459->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 126 'br' 'br_ln1459' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !cmp_i_read & !and_ln1449 & !and_ln1454) | (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & cmp_i_read & !and_ln1454)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.78ns)   --->   "%add_ln1461 = add i10 %yCount_1_load, i10 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1461->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 127 'add' 'add_ln1461' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & empty_81 & !cmp_i_read & !and_ln1449 & !and_ln1454)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.42ns)   --->   "%store_ln1461 = store i10 %add_ln1461, i10 %yCount_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1461->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 128 'store' 'store_ln1461' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & empty_81 & !cmp_i_read & !and_ln1449 & !and_ln1454)> <Delay = 0.42>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end23.i"   --->   Operation 129 'br' 'br_ln0' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !cmp_i_read & !and_ln1449 & !and_ln1454) | (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & cmp_i_read & !and_ln1454)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.42ns)   --->   "%store_ln1456 = store i10 0, i10 %yCount_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1456->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 130 'store' 'store_ln1456' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !cmp_i_read & !and_ln1449 & and_ln1454) | (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & cmp_i_read & and_ln1454)> <Delay = 0.42>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_1465_1.i"   --->   Operation 131 'br' 'br_ln0' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !cmp_i_read & !and_ln1449) | (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & cmp_i_read)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.42ns)   --->   "%store_ln1451 = store i10 0, i10 %yCount_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1451->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 132 'store' 'store_ln1451' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !cmp_i_read & and_ln1449) | (!icmp_ln565 & patternId_val_load_read == 12 & empty_81 & cmp_i_read)> <Delay = 0.42>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln1468 = br i1 %empty_81, void %if.else31.i297, void %if.then28.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1468->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 133 'br' 'br_ln1468' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.86ns)   --->   "%icmp_ln1473 = icmp_eq  i17 %sub35_i_read, i17 %zext_ln565" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1473->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 134 'icmp' 'icmp_ln1473' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln1473 = br i1 %icmp_ln1473, void %if.else41.i, void %if.then37.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1473->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 135 'br' 'br_ln1473' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1381)   --->   "%or_ln1381 = or i16 %x_1, i16 %y_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1381->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 136 'or' 'or_ln1381' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.85ns) (out node of the LUT)   --->   "%icmp_ln1381 = icmp_eq  i16 %or_ln1381, i16 0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1381->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 137 'icmp' 'icmp_ln1381' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln1381 = br i1 %icmp_ln1381, void %if.else.i260, void %if.then.i259" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1381->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 138 'br' 'br_ln1381' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%yCount_load = load i10 %yCount" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1386->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 139 'load' 'yCount_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !icmp_ln1381)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1386 = zext i10 %yCount_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1386->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 140 'zext' 'zext_ln1386' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !icmp_ln1381)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.79ns)   --->   "%icmp_ln1386 = icmp_sgt  i11 %sub_i_i_i_read, i11 %zext_ln1386" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1386->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 141 'icmp' 'icmp_ln1386' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !icmp_ln1381)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.28ns)   --->   "%and_ln1386 = and i1 %icmp_ln1386, i1 %empty_81" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1386->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 142 'and' 'and_ln1386' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !icmp_ln1381)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln1386 = br i1 %and_ln1386, void %if.else14.i, void %if.then13.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1386->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 143 'br' 'br_ln1386' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !icmp_ln1381)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln1390 = br i1 %empty_81, void %VITIS_LOOP_1396_1.i, void %if.then17.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1390->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 144 'br' 'br_ln1390' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !icmp_ln1381 & !and_ln1386)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.42ns)   --->   "%store_ln1392 = store i10 0, i10 %yCount" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 145 'store' 'store_ln1392' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & empty_81 & !icmp_ln1381 & !and_ln1386)> <Delay = 0.42>
ST_1 : Operation 146 [1/1] (0.67ns)   --->   "%add_ln1393 = add i3 %trunc_ln565_3, i3 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 146 'add' 'add_ln1393' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & empty_81 & !icmp_ln1381 & !and_ln1386)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1393 = zext i3 %add_ln1393" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 147 'zext' 'zext_ln1393' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & empty_81 & !icmp_ln1381 & !and_ln1386)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.42ns)   --->   "%store_ln1393 = store i3 %add_ln1393, i3 %vBarSel" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 148 'store' 'store_ln1393' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & empty_81 & !icmp_ln1381 & !and_ln1386)> <Delay = 0.42>
ST_1 : Operation 149 [1/1] (0.42ns)   --->   "%store_ln1393 = store i8 %zext_ln1393, i8 %vBarSel_loc_1_out" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 149 'store' 'store_ln1393' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & empty_81 & !icmp_ln1381 & !and_ln1386)> <Delay = 0.42>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln1394 = br void %VITIS_LOOP_1396_1.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1394->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 150 'br' 'br_ln1394' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & empty_81 & !icmp_ln1381 & !and_ln1386)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.78ns)   --->   "%add_ln1388 = add i10 %yCount_load, i10 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1388->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 151 'add' 'add_ln1388' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !icmp_ln1381 & and_ln1386)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.42ns)   --->   "%store_ln1388 = store i10 %add_ln1388, i10 %yCount" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1388->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 152 'store' 'store_ln1388' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !icmp_ln1381 & and_ln1386)> <Delay = 0.42>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln1389 = br void %VITIS_LOOP_1396_1.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1389->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 153 'br' 'br_ln1389' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !icmp_ln1381 & and_ln1386)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.42ns)   --->   "%store_ln1383 = store i10 0, i10 %yCount" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1383->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 154 'store' 'store_ln1383' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & icmp_ln1381)> <Delay = 0.42>
ST_1 : Operation 155 [1/1] (0.42ns)   --->   "%store_ln1384 = store i3 0, i3 %vBarSel" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1384->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 155 'store' 'store_ln1384' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & icmp_ln1381)> <Delay = 0.42>
ST_1 : Operation 156 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %vBarSel_loc_1_out"   --->   Operation 156 'store' 'store_ln0' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & icmp_ln1381)> <Delay = 0.42>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln1385 = br void %VITIS_LOOP_1396_1.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1385->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 157 'br' 'br_ln1385' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & icmp_ln1381)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln1400 = br i1 %empty_81, void %if.else31.i, void %if.then27.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1400->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 158 'br' 'br_ln1400' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%xCount_0_load = load i10 %xCount_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1405->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 159 'load' 'xCount_0_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !empty_81)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.78ns)   --->   "%icmp_ln1405 = icmp_ult  i10 %xCount_0_load, i10 %barWidthMinSamples_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1405->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 160 'icmp' 'icmp_ln1405' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !empty_81)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln1405 = br i1 %icmp_ln1405, void %if.else39.i, void %if.then35.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1405->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 161 'br' 'br_ln1405' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !empty_81)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.78ns)   --->   "%sub_ln1411 = sub i10 %xCount_0_load, i10 %barWidthMinSamples_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1411->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 162 'sub' 'sub_ln1411' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !empty_81 & !icmp_ln1405)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.47ns)   --->   "%store_ln1411 = store i10 %sub_ln1411, i10 %xCount_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1411->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 163 'store' 'store_ln1411' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !empty_81 & !icmp_ln1405)> <Delay = 0.47>
ST_1 : Operation 164 [1/1] (0.67ns)   --->   "%add_ln1412 = add i3 %trunc_ln565_2, i3 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 164 'add' 'add_ln1412' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !empty_81 & !icmp_ln1405)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1412 = zext i3 %add_ln1412" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 165 'zext' 'zext_ln1412' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !empty_81 & !icmp_ln1405)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.42ns)   --->   "%store_ln1412 = store i3 %add_ln1412, i3 %hBarSel_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 166 'store' 'store_ln1412' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !empty_81 & !icmp_ln1405)> <Delay = 0.42>
ST_1 : Operation 167 [1/1] (0.42ns)   --->   "%store_ln1412 = store i8 %zext_ln1412, i8 %hBarSel_0_loc_1_out" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 167 'store' 'store_ln1412' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !empty_81 & !icmp_ln1405)> <Delay = 0.42>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end52.i_ifconv"   --->   Operation 168 'br' 'br_ln0' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !empty_81 & !icmp_ln1405)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.78ns)   --->   "%add_ln1407 = add i10 %xCount_0_load, i10 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1407->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 169 'add' 'add_ln1407' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !empty_81 & icmp_ln1405)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.47ns)   --->   "%store_ln1407 = store i10 %add_ln1407, i10 %xCount_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1407->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 170 'store' 'store_ln1407' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !empty_81 & icmp_ln1405)> <Delay = 0.47>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln1408 = br void %if.end52.i_ifconv" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1408->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 171 'br' 'br_ln1408' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !empty_81 & icmp_ln1405)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.42ns)   --->   "%store_ln1402 = store i3 0, i3 %hBarSel_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1402->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 172 'store' 'store_ln1402' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & empty_81)> <Delay = 0.42>
ST_1 : Operation 173 [1/1] (0.47ns)   --->   "%store_ln1403 = store i10 0, i10 %xCount_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1403->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 173 'store' 'store_ln1403' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & empty_81)> <Delay = 0.47>
ST_1 : Operation 174 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %hBarSel_0_loc_1_out"   --->   Operation 174 'store' 'store_ln0' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & empty_81)> <Delay = 0.42>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln1404 = br void %if.end52.i_ifconv" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 175 'br' 'br_ln1404' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & empty_81)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.84ns)   --->   "%switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i56, i8 0, void %sw.epilog, i8 1, void %cond.end.i62" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:659]   --->   Operation 176 'switch' 'switch_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 10)> <Delay = 0.84>
ST_1 : Operation 177 [1/1] (0.17ns)   --->   "%select_ln1207_8 = select i1 %x_2, i2 2, i2 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:659]   --->   Operation 177 'select' 'select_ln1207_8' <Predicate = (!icmp_ln565 & patternId_val_load_read == 10 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.42ns)   --->   "%br_ln1207 = br void %cond.end.i62" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:659]   --->   Operation 178 'br' 'br_ln1207' <Predicate = (!icmp_ln565 & patternId_val_load_read == 10 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.42>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln1245 = br i1 %empty_81, void %if.else.i, void %if.then.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1245->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 179 'br' 'br_ln1245' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%xBar_0_load = load i11 %xBar_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1250->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 180 'load' 'xBar_0_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & !empty_81)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1250 = zext i11 %xBar_0_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1250->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 181 'zext' 'zext_ln1250' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & !empty_81)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.79ns)   --->   "%add_ln1250 = add i12 %zext_ln1250, i12 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1250->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 182 'add' 'add_ln1250' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & !empty_81)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.80ns)   --->   "%icmp_ln1250 = icmp_ult  i12 %add_ln1250, i12 %barWidth_cast_cast" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1250->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 183 'icmp' 'icmp_ln1250' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & !empty_81)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.79ns)   --->   "%add_ln1252 = add i11 %xBar_0_load, i11 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1252->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 184 'add' 'add_ln1252' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & !empty_81)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln1250 = br i1 %icmp_ln1250, void %if.else15.i, void %if.then8.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1250->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 185 'br' 'br_ln1250' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & !empty_81)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.79ns)   --->   "%sub_ln1256 = sub i11 %add_ln1252, i11 %barWidth_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1256->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 186 'sub' 'sub_ln1256' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & !empty_81 & !icmp_ln1250)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.47ns)   --->   "%store_ln1256 = store i11 %sub_ln1256, i11 %xBar_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1256->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 187 'store' 'store_ln1256' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & !empty_81 & !icmp_ln1250)> <Delay = 0.47>
ST_1 : Operation 188 [1/1] (0.67ns)   --->   "%add_ln1257 = add i3 %trunc_ln565_4, i3 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 188 'add' 'add_ln1257' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & !empty_81 & !icmp_ln1250)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln1257 = zext i3 %add_ln1257" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 189 'zext' 'zext_ln1257' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & !empty_81 & !icmp_ln1250)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.42ns)   --->   "%store_ln1257 = store i8 %zext_ln1257, i8 %hBarSel_3_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 190 'store' 'store_ln1257' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & !empty_81 & !icmp_ln1250)> <Delay = 0.42>
ST_1 : Operation 191 [1/1] (0.42ns)   --->   "%store_ln1257 = store i8 %zext_ln1257, i8 %hBarSel_3_0_loc_1_out" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 191 'store' 'store_ln1257' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & !empty_81 & !icmp_ln1250)> <Delay = 0.42>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end30.i_ifconv"   --->   Operation 192 'br' 'br_ln0' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & !empty_81 & !icmp_ln1250)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.47ns)   --->   "%store_ln1252 = store i11 %add_ln1252, i11 %xBar_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1252->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 193 'store' 'store_ln1252' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & !empty_81 & icmp_ln1250)> <Delay = 0.47>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln1253 = br void %if.end30.i_ifconv" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1253->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 194 'br' 'br_ln1253' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & !empty_81 & icmp_ln1250)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.42ns)   --->   "%store_ln1247 = store i8 %tmp, i8 %hBarSel_3_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1247->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 195 'store' 'store_ln1247' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & empty_81)> <Delay = 0.42>
ST_1 : Operation 196 [1/1] (0.47ns)   --->   "%store_ln1248 = store i11 0, i11 %xBar_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1248->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 196 'store' 'store_ln1248' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & empty_81)> <Delay = 0.47>
ST_1 : Operation 197 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %tmp, i8 %hBarSel_3_0_loc_1_out"   --->   Operation 197 'store' 'store_ln0' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & empty_81)> <Delay = 0.42>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln1249 = br void %if.end30.i_ifconv" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1249->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 198 'br' 'br_ln1249' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & empty_81)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.84ns)   --->   "%switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i68, i8 0, void %sw.epilog, i8 1, void %cond.end.i74" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:643]   --->   Operation 199 'switch' 'switch_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 8)> <Delay = 0.84>
ST_1 : Operation 200 [1/1] (0.17ns)   --->   "%select_ln1207_7 = select i1 %x_2, i2 2, i2 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:643]   --->   Operation 200 'select' 'select_ln1207_7' <Predicate = (!icmp_ln565 & patternId_val_load_read == 8 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.42ns)   --->   "%br_ln1207 = br void %cond.end.i74" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:643]   --->   Operation 201 'br' 'br_ln1207' <Predicate = (!icmp_ln565 & patternId_val_load_read == 8 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.42>
ST_1 : Operation 202 [1/1] (0.84ns)   --->   "%switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i80, i8 0, void %sw.epilog, i8 1, void %cond.end.i86" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:635]   --->   Operation 202 'switch' 'switch_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 7)> <Delay = 0.84>
ST_1 : Operation 203 [1/1] (0.17ns)   --->   "%select_ln1207_6 = select i1 %x_2, i2 2, i2 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:635]   --->   Operation 203 'select' 'select_ln1207_6' <Predicate = (!icmp_ln565 & patternId_val_load_read == 7 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.42ns)   --->   "%br_ln1207 = br void %cond.end.i86" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:635]   --->   Operation 204 'br' 'br_ln1207' <Predicate = (!icmp_ln565 & patternId_val_load_read == 7 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.42>
ST_1 : Operation 205 [1/1] (0.84ns)   --->   "%switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i92, i8 0, void %sw.epilog, i8 1, void %cond.end.i98" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:627]   --->   Operation 205 'switch' 'switch_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 6)> <Delay = 0.84>
ST_1 : Operation 206 [1/1] (0.17ns)   --->   "%select_ln1207_5 = select i1 %x_2, i2 2, i2 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:627]   --->   Operation 206 'select' 'select_ln1207_5' <Predicate = (!icmp_ln565 & patternId_val_load_read == 6 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.42ns)   --->   "%br_ln1207 = br void %cond.end.i98" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:627]   --->   Operation 207 'br' 'br_ln1207' <Predicate = (!icmp_ln565 & patternId_val_load_read == 6 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.42>
ST_1 : Operation 208 [1/1] (0.84ns)   --->   "%switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i104, i8 0, void %sw.epilog, i8 1, void %cond.end.i110" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:619]   --->   Operation 208 'switch' 'switch_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 5)> <Delay = 0.84>
ST_1 : Operation 209 [1/1] (0.17ns)   --->   "%select_ln1207_4 = select i1 %x_2, i2 2, i2 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:619]   --->   Operation 209 'select' 'select_ln1207_4' <Predicate = (!icmp_ln565 & patternId_val_load_read == 5 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.42ns)   --->   "%br_ln1207 = br void %cond.end.i110" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:619]   --->   Operation 210 'br' 'br_ln1207' <Predicate = (!icmp_ln565 & patternId_val_load_read == 5 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.42>
ST_1 : Operation 211 [1/1] (0.84ns)   --->   "%switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i116, i8 0, void %sw.epilog, i8 1, void %cond.end.i122" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:611]   --->   Operation 211 'switch' 'switch_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 4)> <Delay = 0.84>
ST_1 : Operation 212 [1/1] (0.17ns)   --->   "%select_ln1207_3 = select i1 %x_2, i2 2, i2 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:611]   --->   Operation 212 'select' 'select_ln1207_3' <Predicate = (!icmp_ln565 & patternId_val_load_read == 4 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.42ns)   --->   "%br_ln1207 = br void %cond.end.i122" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:611]   --->   Operation 213 'br' 'br_ln1207' <Predicate = (!icmp_ln565 & patternId_val_load_read == 4 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.42>
ST_1 : Operation 214 [1/1] (0.84ns)   --->   "%switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i128, i8 0, void %sw.epilog, i8 1, void %cond.end.i134" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:603]   --->   Operation 214 'switch' 'switch_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 3)> <Delay = 0.84>
ST_1 : Operation 215 [1/1] (0.17ns)   --->   "%select_ln1207_2 = select i1 %x_2, i2 2, i2 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:603]   --->   Operation 215 'select' 'select_ln1207_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 3 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.42ns)   --->   "%br_ln1207 = br void %cond.end.i134" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:603]   --->   Operation 216 'br' 'br_ln1207' <Predicate = (!icmp_ln565 & patternId_val_load_read == 3 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.42>
ST_1 : Operation 217 [1/1] (0.84ns)   --->   "%switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i140, i8 0, void %sw.epilog, i8 1, void %cond.end.i146" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:595]   --->   Operation 217 'switch' 'switch_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 2)> <Delay = 0.84>
ST_1 : Operation 218 [1/1] (0.17ns)   --->   "%select_ln1207_1 = select i1 %x_2, i2 2, i2 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:595]   --->   Operation 218 'select' 'select_ln1207_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 2 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.42ns)   --->   "%br_ln1207 = br void %cond.end.i146" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:595]   --->   Operation 219 'br' 'br_ln1207' <Predicate = (!icmp_ln565 & patternId_val_load_read == 2 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.42>
ST_1 : Operation 220 [1/1] (0.84ns)   --->   "%switch_ln1206 = switch i8 %colorFormatLocal_read, void %cond.false8.i152, i8 0, void %sw.epilog, i8 1, void %cond.end.i158" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:587]   --->   Operation 220 'switch' 'switch_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 1)> <Delay = 0.84>
ST_1 : Operation 221 [1/1] (0.17ns)   --->   "%select_ln1207 = select i1 %x_2, i2 2, i2 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:587]   --->   Operation 221 'select' 'select_ln1207' <Predicate = (!icmp_ln565 & patternId_val_load_read == 1 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.42ns)   --->   "%br_ln1207 = br void %cond.end.i158" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:587]   --->   Operation 222 'br' 'br_ln1207' <Predicate = (!icmp_ln565 & patternId_val_load_read == 1 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1)> <Delay = 0.42>
ST_1 : Operation 223 [1/1] (0.85ns)   --->   "%icmp_ln736 = icmp_ult  i16 %x_1, i16 %passthruEndX_val_load_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736]   --->   Operation 223 'icmp' 'icmp_ln736' <Predicate = (!icmp_ln565 & cmp8_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.85ns)   --->   "%icmp_ln736_1 = icmp_ult  i16 %x_1, i16 %passthruStartX_val_load_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736]   --->   Operation 224 'icmp' 'icmp_ln736_1' <Predicate = (!icmp_ln565 & cmp8_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln736)   --->   "%xor_ln736_1 = xor i1 %icmp_ln736_1, i1 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736]   --->   Operation 225 'xor' 'xor_ln736_1' <Predicate = (!icmp_ln565 & cmp8_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.85ns)   --->   "%icmp_ln736_2 = icmp_ult  i16 %y_read, i16 %passthruStartY_val_load_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736]   --->   Operation 226 'icmp' 'icmp_ln736_2' <Predicate = (!icmp_ln565 & cmp8_read)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln736)   --->   "%xor_ln736_2 = xor i1 %icmp_ln736_2, i1 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736]   --->   Operation 227 'xor' 'xor_ln736_2' <Predicate = (!icmp_ln565 & cmp8_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node or_ln736)   --->   "%and_ln736 = and i1 %xor_ln736_2, i1 %icmp_ln736" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736]   --->   Operation 228 'and' 'and_ln736' <Predicate = (!icmp_ln565 & cmp8_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node or_ln736)   --->   "%and_ln736_1 = and i1 %and_ln736, i1 %xor_ln736_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736]   --->   Operation 229 'and' 'and_ln736_1' <Predicate = (!icmp_ln565 & cmp8_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node or_ln736)   --->   "%xor_ln736 = xor i1 %and_ln736_1, i1 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736]   --->   Operation 230 'xor' 'xor_ln736' <Predicate = (!icmp_ln565 & cmp8_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 231 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln736 = or i1 %rev_read, i1 %xor_ln736" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736]   --->   Operation 231 'or' 'or_ln736' <Predicate = (!icmp_ln565 & cmp8_read)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.42ns)   --->   "%store_ln1823 = store i16 %add_ln565, i16 %x" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1823->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 232 'store' 'store_ln1823' <Predicate = (!icmp_ln565)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.04>
ST_2 : Operation 233 [1/1] (2.04ns)   --->   "%srcYUV_read = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %srcYUV" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:571]   --->   Operation 233 'read' 'srcYUV_read' <Predicate = (!icmp_ln565 & cmp8_read)> <Delay = 2.04> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 16> <FIFO>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln571 = trunc i30 %srcYUV_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:571]   --->   Operation 234 'trunc' 'trunc_ln571' <Predicate = (!icmp_ln565 & cmp8_read)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln571_1 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %srcYUV_read, i32 10, i32 19" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:571]   --->   Operation 235 'partselect' 'trunc_ln571_1' <Predicate = (!icmp_ln565 & cmp8_read)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln571_2 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %srcYUV_read, i32 20, i32 29" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:571]   --->   Operation 236 'partselect' 'trunc_ln571_2' <Predicate = (!icmp_ln565 & cmp8_read)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%store_ln571 = store i10 %trunc_ln571_2, i10 %p_0_0_0247_out" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:571]   --->   Operation 237 'store' 'store_ln571' <Predicate = (!icmp_ln565 & cmp8_read)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%store_ln571 = store i10 %trunc_ln571_1, i10 %p_0_0_09245_out" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:571]   --->   Operation 238 'store' 'store_ln571' <Predicate = (!icmp_ln565 & cmp8_read)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%store_ln571 = store i10 %trunc_ln571, i10 %p_0_0_010243_out" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:571]   --->   Operation 239 'store' 'store_ln571' <Predicate = (!icmp_ln565 & cmp8_read)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln571 = br void %if.end" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:571]   --->   Operation 240 'br' 'br_ln571' <Predicate = (!icmp_ln565 & cmp8_read)> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%phi_ln1207_13 = phi i2 %select_ln1207_13, void %cond.false8.i, i2 1, void %sw.bb45" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723]   --->   Operation 241 'phi' 'phi_ln1207_13' <Predicate = (!icmp_ln565 & patternId_val_load_read == 19 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln1207_13 = zext i2 %phi_ln1207_13" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723]   --->   Operation 242 'zext' 'zext_ln1207_13' <Predicate = (!icmp_ln565 & patternId_val_load_read == 19 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%blkYuv_addr_13 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_13" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723]   --->   Operation 243 'getelementptr' 'blkYuv_addr_13' <Predicate = (!icmp_ln565 & patternId_val_load_read == 19 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 244 [2/2] (0.67ns)   --->   "%blkYuv_load_13 = load i2 %blkYuv_addr_13" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723]   --->   Operation 244 'load' 'blkYuv_load_13' <Predicate = (!icmp_ln565 & patternId_val_load_read == 19 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%phi_ln1207_12 = phi i2 %select_ln1207_12, void %cond.false8.i8, i2 1, void %sw.bb43" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:716]   --->   Operation 245 'phi' 'phi_ln1207_12' <Predicate = (!icmp_ln565 & patternId_val_load_read == 18 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln1207_12 = zext i2 %phi_ln1207_12" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:716]   --->   Operation 246 'zext' 'zext_ln1207_12' <Predicate = (!icmp_ln565 & patternId_val_load_read == 18 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%blkYuv_addr_12 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_12" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:716]   --->   Operation 247 'getelementptr' 'blkYuv_addr_12' <Predicate = (!icmp_ln565 & patternId_val_load_read == 18 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 248 [2/2] (0.67ns)   --->   "%blkYuv_load_12 = load i2 %blkYuv_addr_12" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:716]   --->   Operation 248 'load' 'blkYuv_load_12' <Predicate = (!icmp_ln565 & patternId_val_load_read == 18 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%phi_ln1207_11 = phi i2 %select_ln1207_11, void %cond.false8.i20, i2 1, void %sw.bb41" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:709]   --->   Operation 249 'phi' 'phi_ln1207_11' <Predicate = (!icmp_ln565 & patternId_val_load_read == 17 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln1207_11 = zext i2 %phi_ln1207_11" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:709]   --->   Operation 250 'zext' 'zext_ln1207_11' <Predicate = (!icmp_ln565 & patternId_val_load_read == 17 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%blkYuv_addr_11 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_11" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:709]   --->   Operation 251 'getelementptr' 'blkYuv_addr_11' <Predicate = (!icmp_ln565 & patternId_val_load_read == 17 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 252 [2/2] (0.67ns)   --->   "%blkYuv_load_11 = load i2 %blkYuv_addr_11" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:709]   --->   Operation 252 'load' 'blkYuv_load_11' <Predicate = (!icmp_ln565 & patternId_val_load_read == 17 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%vBarSel_1_loc_1_out_load_1 = load i8 %vBarSel_1_loc_1_out"   --->   Operation 253 'load' 'vBarSel_1_loc_1_out_load_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%empty_82 = trunc i8 %vBarSel_1_loc_1_out_load_1"   --->   Operation 254 'trunc' 'empty_82' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %empty_82, i4 0"   --->   Operation 255 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.00>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%hBarSel_2_0_loc_1_out_load_1 = load i8 %hBarSel_2_0_loc_1_out" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1596->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 256 'load' 'hBarSel_2_0_loc_1_out_load_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.00>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln1596 = trunc i8 %hBarSel_2_0_loc_1_out_load_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1596->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 257 'trunc' 'trunc_ln1596' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.19ns)   --->   "%tBarSel = or i5 %trunc_ln1596, i5 %tmp_9" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1596->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 258 'or' 'tBarSel' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.19> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln1600 = zext i5 %tBarSel" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1600->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 259 'zext' 'zext_ln1600' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%tpgCheckerBoardArray_addr = getelementptr i2 %tpgCheckerBoardArray, i64 0, i64 %zext_ln1600" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1600->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 260 'getelementptr' 'tpgCheckerBoardArray_addr' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.00>
ST_2 : Operation 261 [2/2] (0.67ns)   --->   "%tpgCheckerBoardArray_load = load i5 %tpgCheckerBoardArray_addr" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1600->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 261 'load' 'tpgCheckerBoardArray_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 32> <ROM>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%phi_ln1207_10 = phi i2 %select_ln1207_10, void %cond.false8.i32, i2 1, void %sw.bb35" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691]   --->   Operation 262 'phi' 'phi_ln1207_10' <Predicate = (!icmp_ln565 & patternId_val_load_read == 14 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln1207_10 = zext i2 %phi_ln1207_10" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691]   --->   Operation 263 'zext' 'zext_ln1207_10' <Predicate = (!icmp_ln565 & patternId_val_load_read == 14 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%blkYuv_addr_10 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_10" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691]   --->   Operation 264 'getelementptr' 'blkYuv_addr_10' <Predicate = (!icmp_ln565 & patternId_val_load_read == 14 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 265 [2/2] (0.67ns)   --->   "%blkYuv_load_10 = load i2 %blkYuv_addr_10" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691]   --->   Operation 265 'load' 'blkYuv_load_10' <Predicate = (!icmp_ln565 & patternId_val_load_read == 14 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%phi_ln1207_9 = phi i2 %select_ln1207_9, void %cond.false8.i44, i2 1, void %sw.bb33" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:683]   --->   Operation 266 'phi' 'phi_ln1207_9' <Predicate = (!icmp_ln565 & patternId_val_load_read == 13 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln1207_9 = zext i2 %phi_ln1207_9" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:683]   --->   Operation 267 'zext' 'zext_ln1207_9' <Predicate = (!icmp_ln565 & patternId_val_load_read == 13 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%blkYuv_addr_9 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_9" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:683]   --->   Operation 268 'getelementptr' 'blkYuv_addr_9' <Predicate = (!icmp_ln565 & patternId_val_load_read == 13 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 269 [2/2] (0.67ns)   --->   "%blkYuv_load_9 = load i2 %blkYuv_addr_9" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:683]   --->   Operation 269 'load' 'blkYuv_load_9' <Predicate = (!icmp_ln565 & patternId_val_load_read == 13 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_2 : Operation 270 [2/2] (0.00ns)   --->   "%barWidthMinSamples_delayed = call i10 @reg<ap_uint<10> >, i10 %barWidthMinSamples_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1442->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 270 'call' 'barWidthMinSamples_delayed' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 271 [1/1] (0.42ns)   --->   "%store_ln1462 = store i1 0, i1 %vHatch" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1462->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 271 'store' 'store_ln1462' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & empty_81 & !cmp_i_read & !and_ln1449 & !and_ln1454)> <Delay = 0.42>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln1463 = br void %if.end.i294" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1463->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 272 'br' 'br_ln1463' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & empty_81 & !cmp_i_read & !and_ln1449 & !and_ln1454)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.42ns)   --->   "%store_ln1457 = store i1 1, i1 %vHatch" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1457->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 273 'store' 'store_ln1457' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !cmp_i_read & !and_ln1449 & and_ln1454) | (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & cmp_i_read & and_ln1454)> <Delay = 0.42>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln1458 = br void %if.end23.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1458->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 274 'br' 'br_ln1458' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !cmp_i_read & !and_ln1449 & and_ln1454) | (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & cmp_i_read & and_ln1454)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.42ns)   --->   "%store_ln1452 = store i1 1, i1 %vHatch" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1452->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 275 'store' 'store_ln1452' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !cmp_i_read & and_ln1449) | (!icmp_ln565 & patternId_val_load_read == 12 & empty_81 & cmp_i_read)> <Delay = 0.42>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln1453 = br void %VITIS_LOOP_1465_1.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1453->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 276 'br' 'br_ln1453' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !cmp_i_read & and_ln1449) | (!icmp_ln565 & patternId_val_load_read == 12 & empty_81 & cmp_i_read)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.42ns)   --->   "%br_ln1477 = br void %if.end64.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1477->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 277 'br' 'br_ln1477' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & icmp_ln1473)> <Delay = 0.42>
ST_2 : Operation 278 [1/1] (0.42ns)   --->   "%br_ln1472 = br void %if.end64.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1472->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 278 'br' 'br_ln1472' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & empty_81)> <Delay = 0.42>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%vBarSel_loc_1_out_load_1 = load i8 %vBarSel_loc_1_out" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1415->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 279 'load' 'vBarSel_loc_1_out_load_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln1415 = trunc i8 %vBarSel_loc_1_out_load_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1415->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 280 'trunc' 'trunc_ln1415' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln1415, i3 0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1415->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 281 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%hBarSel_0_loc_1_out_load_1 = load i8 %hBarSel_0_loc_1_out" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1415->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 282 'load' 'hBarSel_0_loc_1_out_load_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.00>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln1415_1 = trunc i8 %hBarSel_0_loc_1_out_load_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1415->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 283 'trunc' 'trunc_ln1415_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.35ns)   --->   "%or_ln1415 = or i6 %shl_ln, i6 %trunc_ln1415_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1415->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 284 'or' 'or_ln1415' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln1419 = zext i6 %or_ln1415" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1419->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 285 'zext' 'zext_ln1419' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%tpgTartanBarArray_addr = getelementptr i3 %tpgTartanBarArray, i64 0, i64 %zext_ln1419" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1419->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 286 'getelementptr' 'tpgTartanBarArray_addr' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.00>
ST_2 : Operation 287 [2/2] (0.67ns)   --->   "%tpgTartanBarArray_load = load i6 %tpgTartanBarArray_addr" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1419->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 287 'load' 'tpgTartanBarArray_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 64> <ROM>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%phi_ln1207_8 = phi i2 %select_ln1207_8, void %cond.false8.i56, i2 1, void %sw.bb27" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:659]   --->   Operation 288 'phi' 'phi_ln1207_8' <Predicate = (!icmp_ln565 & patternId_val_load_read == 10 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln1207_8 = zext i2 %phi_ln1207_8" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:659]   --->   Operation 289 'zext' 'zext_ln1207_8' <Predicate = (!icmp_ln565 & patternId_val_load_read == 10 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%blkYuv_addr_8 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_8" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:659]   --->   Operation 290 'getelementptr' 'blkYuv_addr_8' <Predicate = (!icmp_ln565 & patternId_val_load_read == 10 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 291 [2/2] (0.67ns)   --->   "%blkYuv_load_8 = load i2 %blkYuv_addr_8" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:659]   --->   Operation 291 'load' 'blkYuv_load_8' <Predicate = (!icmp_ln565 & patternId_val_load_read == 10 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%hBarSel_3_0_loc_1_out_load_1 = load i8 %hBarSel_3_0_loc_1_out"   --->   Operation 292 'load' 'hBarSel_3_0_loc_1_out_load_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9)> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln1260 = zext i8 %hBarSel_3_0_loc_1_out_load_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1260->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 293 'zext' 'zext_ln1260' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_r_addr = getelementptr i2 %tpgBarSelRgb_r, i64 0, i64 %zext_ln1260" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1260->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 294 'getelementptr' 'tpgBarSelRgb_r_addr' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 295 [2/2] (0.67ns)   --->   "%tpgBarSelRgb_r_load = load i3 %tpgBarSelRgb_r_addr" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1260->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 295 'load' 'tpgBarSelRgb_r_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & cmp33_i_read)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%tpgBarSelYuv_y_addr = getelementptr i10 %tpgBarSelYuv_y, i64 0, i64 %zext_ln1260" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1260->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 296 'getelementptr' 'tpgBarSelYuv_y_addr' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & !cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 297 [2/2] (0.67ns)   --->   "%tpgBarSelYuv_y_load = load i3 %tpgBarSelYuv_y_addr" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1260->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 297 'load' 'tpgBarSelYuv_y_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & !cmp33_i_read)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_g_addr = getelementptr i2 %tpgBarSelRgb_g, i64 0, i64 %zext_ln1260" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1263->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 298 'getelementptr' 'tpgBarSelRgb_g_addr' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9)> <Delay = 0.00>
ST_2 : Operation 299 [2/2] (0.67ns)   --->   "%tpgBarSelRgb_g_load = load i3 %tpgBarSelRgb_g_addr" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1263->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 299 'load' 'tpgBarSelRgb_g_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%tpgBarSelYuv_u_addr = getelementptr i10 %tpgBarSelYuv_u, i64 0, i64 %zext_ln1260" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1265->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 300 'getelementptr' 'tpgBarSelYuv_u_addr' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9)> <Delay = 0.00>
ST_2 : Operation 301 [2/2] (0.67ns)   --->   "%tpgBarSelYuv_u_load = load i3 %tpgBarSelYuv_u_addr" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1265->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 301 'load' 'tpgBarSelYuv_u_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%tpgBarSelYuv_v_addr = getelementptr i10 %tpgBarSelYuv_v, i64 0, i64 %zext_ln1260" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1265->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 302 'getelementptr' 'tpgBarSelYuv_v_addr' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9)> <Delay = 0.00>
ST_2 : Operation 303 [2/2] (0.67ns)   --->   "%tpgBarSelYuv_v_load = load i3 %tpgBarSelYuv_v_addr" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1265->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 303 'load' 'tpgBarSelYuv_v_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_b_addr = getelementptr i2 %tpgBarSelRgb_b, i64 0, i64 %zext_ln1260" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1268->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 304 'getelementptr' 'tpgBarSelRgb_b_addr' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & cmp33_i_read)> <Delay = 0.00>
ST_2 : Operation 305 [2/2] (0.67ns)   --->   "%tpgBarSelRgb_b_load = load i3 %tpgBarSelRgb_b_addr" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1268->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 305 'load' 'tpgBarSelRgb_b_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & cmp33_i_read)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%phi_ln1207_7 = phi i2 %select_ln1207_7, void %cond.false8.i68, i2 1, void %sw.bb23" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:643]   --->   Operation 306 'phi' 'phi_ln1207_7' <Predicate = (!icmp_ln565 & patternId_val_load_read == 8 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln1207_7 = zext i2 %phi_ln1207_7" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:643]   --->   Operation 307 'zext' 'zext_ln1207_7' <Predicate = (!icmp_ln565 & patternId_val_load_read == 8 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%blkYuv_addr_7 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_7" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:643]   --->   Operation 308 'getelementptr' 'blkYuv_addr_7' <Predicate = (!icmp_ln565 & patternId_val_load_read == 8 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 309 [2/2] (0.67ns)   --->   "%blkYuv_load_7 = load i2 %blkYuv_addr_7" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:643]   --->   Operation 309 'load' 'blkYuv_load_7' <Predicate = (!icmp_ln565 & patternId_val_load_read == 8 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%phi_ln1207_6 = phi i2 %select_ln1207_6, void %cond.false8.i80, i2 1, void %sw.bb21" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:635]   --->   Operation 310 'phi' 'phi_ln1207_6' <Predicate = (!icmp_ln565 & patternId_val_load_read == 7 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln1207_6 = zext i2 %phi_ln1207_6" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:635]   --->   Operation 311 'zext' 'zext_ln1207_6' <Predicate = (!icmp_ln565 & patternId_val_load_read == 7 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%blkYuv_addr_6 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_6" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:635]   --->   Operation 312 'getelementptr' 'blkYuv_addr_6' <Predicate = (!icmp_ln565 & patternId_val_load_read == 7 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 313 [2/2] (0.67ns)   --->   "%blkYuv_load_6 = load i2 %blkYuv_addr_6" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:635]   --->   Operation 313 'load' 'blkYuv_load_6' <Predicate = (!icmp_ln565 & patternId_val_load_read == 7 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%phi_ln1207_5 = phi i2 %select_ln1207_5, void %cond.false8.i92, i2 1, void %sw.bb19" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:627]   --->   Operation 314 'phi' 'phi_ln1207_5' <Predicate = (!icmp_ln565 & patternId_val_load_read == 6 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln1207_5 = zext i2 %phi_ln1207_5" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:627]   --->   Operation 315 'zext' 'zext_ln1207_5' <Predicate = (!icmp_ln565 & patternId_val_load_read == 6 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%blkYuv_addr_5 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_5" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:627]   --->   Operation 316 'getelementptr' 'blkYuv_addr_5' <Predicate = (!icmp_ln565 & patternId_val_load_read == 6 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 317 [2/2] (0.67ns)   --->   "%blkYuv_load_5 = load i2 %blkYuv_addr_5" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:627]   --->   Operation 317 'load' 'blkYuv_load_5' <Predicate = (!icmp_ln565 & patternId_val_load_read == 6 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%phi_ln1207_4 = phi i2 %select_ln1207_4, void %cond.false8.i104, i2 1, void %sw.bb17" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:619]   --->   Operation 318 'phi' 'phi_ln1207_4' <Predicate = (!icmp_ln565 & patternId_val_load_read == 5 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln1207_4 = zext i2 %phi_ln1207_4" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:619]   --->   Operation 319 'zext' 'zext_ln1207_4' <Predicate = (!icmp_ln565 & patternId_val_load_read == 5 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%blkYuv_addr_4 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_4" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:619]   --->   Operation 320 'getelementptr' 'blkYuv_addr_4' <Predicate = (!icmp_ln565 & patternId_val_load_read == 5 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 321 [2/2] (0.67ns)   --->   "%blkYuv_load_4 = load i2 %blkYuv_addr_4" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:619]   --->   Operation 321 'load' 'blkYuv_load_4' <Predicate = (!icmp_ln565 & patternId_val_load_read == 5 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%phi_ln1207_3 = phi i2 %select_ln1207_3, void %cond.false8.i116, i2 1, void %sw.bb15" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:611]   --->   Operation 322 'phi' 'phi_ln1207_3' <Predicate = (!icmp_ln565 & patternId_val_load_read == 4 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln1207_3 = zext i2 %phi_ln1207_3" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:611]   --->   Operation 323 'zext' 'zext_ln1207_3' <Predicate = (!icmp_ln565 & patternId_val_load_read == 4 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%blkYuv_addr_3 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_3" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:611]   --->   Operation 324 'getelementptr' 'blkYuv_addr_3' <Predicate = (!icmp_ln565 & patternId_val_load_read == 4 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 325 [2/2] (0.67ns)   --->   "%blkYuv_load_3 = load i2 %blkYuv_addr_3" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:611]   --->   Operation 325 'load' 'blkYuv_load_3' <Predicate = (!icmp_ln565 & patternId_val_load_read == 4 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%phi_ln1207_2 = phi i2 %select_ln1207_2, void %cond.false8.i128, i2 1, void %sw.bb13" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:603]   --->   Operation 326 'phi' 'phi_ln1207_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 3 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln1207_2 = zext i2 %phi_ln1207_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:603]   --->   Operation 327 'zext' 'zext_ln1207_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 3 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%blkYuv_addr_2 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:603]   --->   Operation 328 'getelementptr' 'blkYuv_addr_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 3 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 329 [2/2] (0.67ns)   --->   "%blkYuv_load_2 = load i2 %blkYuv_addr_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:603]   --->   Operation 329 'load' 'blkYuv_load_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 3 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%phi_ln1207_1 = phi i2 %select_ln1207_1, void %cond.false8.i140, i2 1, void %sw.bb11" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:595]   --->   Operation 330 'phi' 'phi_ln1207_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 2 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln1207_1 = zext i2 %phi_ln1207_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:595]   --->   Operation 331 'zext' 'zext_ln1207_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 2 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%blkYuv_addr_1 = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:595]   --->   Operation 332 'getelementptr' 'blkYuv_addr_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 2 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 333 [2/2] (0.67ns)   --->   "%blkYuv_load_1 = load i2 %blkYuv_addr_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:595]   --->   Operation 333 'load' 'blkYuv_load_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 2 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%phi_ln1207 = phi i2 %select_ln1207, void %cond.false8.i152, i2 1, void %sw.bb10" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:587]   --->   Operation 334 'phi' 'phi_ln1207' <Predicate = (!icmp_ln565 & patternId_val_load_read == 1 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln1207 = zext i2 %phi_ln1207" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:587]   --->   Operation 335 'zext' 'zext_ln1207' <Predicate = (!icmp_ln565 & patternId_val_load_read == 1 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%blkYuv_addr = getelementptr i10 %blkYuv, i64 0, i64 %zext_ln1207" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1207->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:587]   --->   Operation 336 'getelementptr' 'blkYuv_addr' <Predicate = (!icmp_ln565 & patternId_val_load_read == 1 & colorFormatLocal_read != 0)> <Delay = 0.00>
ST_2 : Operation 337 [2/2] (0.67ns)   --->   "%blkYuv_load = load i2 %blkYuv_addr" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:587]   --->   Operation 337 'load' 'blkYuv_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 1 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>

State 3 <SV = 2> <Delay = 3.45>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%outpix_28 = load i10 %p_0_0_010243_out"   --->   Operation 338 'load' 'outpix_28' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%outpix_27 = load i10 %p_0_0_09245_out"   --->   Operation 339 'load' 'outpix_27' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%outpix_11 = load i10 %p_0_0_0247_out"   --->   Operation 340 'load' 'outpix_11' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.84ns)   --->   "%switch_ln573 = switch i8 %patternId_val_load_read, void %if.end.sw.epilog_crit_edge, i8 0, void %sw.epilog, i8 1, void %sw.bb10, i8 2, void %sw.bb11, i8 3, void %sw.bb13, i8 4, void %sw.bb15, i8 5, void %sw.bb17, i8 6, void %sw.bb19, i8 7, void %sw.bb21, i8 8, void %sw.bb23, i8 9, void %sw.bb25, i8 10, void %sw.bb27, i8 11, void %sw.bb29, i8 12, void %sw.bb31, i8 13, void %sw.bb33, i8 14, void %sw.bb35, i8 15, void %sw.bb37, i8 16, void %sw.bb39, i8 17, void %sw.bb41, i8 18, void %sw.bb43, i8 19, void %sw.bb45" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:573]   --->   Operation 341 'switch' 'switch_ln573' <Predicate = (!icmp_ln565)> <Delay = 0.84>
ST_3 : Operation 342 [1/2] (0.67ns)   --->   "%blkYuv_load_13 = load i2 %blkYuv_addr_13" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723]   --->   Operation 342 'load' 'blkYuv_load_13' <Predicate = (!icmp_ln565 & patternId_val_load_read == 19 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_3 : Operation 343 [1/1] (0.84ns)   --->   "%br_ln1206 = br void %sw.epilog" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723]   --->   Operation 343 'br' 'br_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 19 & colorFormatLocal_read != 0)> <Delay = 0.84>
ST_3 : Operation 344 [1/2] (0.67ns)   --->   "%blkYuv_load_12 = load i2 %blkYuv_addr_12" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:716]   --->   Operation 344 'load' 'blkYuv_load_12' <Predicate = (!icmp_ln565 & patternId_val_load_read == 18 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_3 : Operation 345 [1/1] (0.84ns)   --->   "%br_ln1206 = br void %sw.epilog" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:716]   --->   Operation 345 'br' 'br_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 18 & colorFormatLocal_read != 0)> <Delay = 0.84>
ST_3 : Operation 346 [1/2] (0.67ns)   --->   "%blkYuv_load_11 = load i2 %blkYuv_addr_11" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:709]   --->   Operation 346 'load' 'blkYuv_load_11' <Predicate = (!icmp_ln565 & patternId_val_load_read == 17 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_3 : Operation 347 [1/1] (0.84ns)   --->   "%br_ln1206 = br void %sw.epilog" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:709]   --->   Operation 347 'br' 'br_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 17 & colorFormatLocal_read != 0)> <Delay = 0.84>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%lfsr_r = load i28 %rSerie" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1856->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 348 'load' 'lfsr_r' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%lfsr_g = load i28 %gSerie" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1857->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 349 'load' 'lfsr_g' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%lfsr_b = load i28 %bSerie" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1858->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 350 'load' 'lfsr_b' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln1838 = trunc i28 %lfsr_r" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1838->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 351 'trunc' 'trunc_ln1838' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %lfsr_r, i32 3" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1838->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 352 'bitselect' 'tmp_6' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %lfsr_r, i32 1, i32 27" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1839->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 353 'partselect' 'lshr_ln' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.28ns)   --->   "%xor_ln1839 = xor i1 %tmp_6, i1 %trunc_ln1838" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1839->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 354 'xor' 'xor_ln1839' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%lfsr_r_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i27, i1 %xor_ln1839, i27 %lshr_ln" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1839->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 355 'bitconcatenate' 'lfsr_r_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln1845 = trunc i28 %lfsr_g" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1845->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 356 'trunc' 'trunc_ln1845' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %lfsr_g, i32 3" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1845->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 357 'bitselect' 'tmp_7' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %lfsr_g, i32 1, i32 27" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1846->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 358 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.28ns)   --->   "%xor_ln1846 = xor i1 %tmp_7, i1 %trunc_ln1845" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1846->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 359 'xor' 'xor_ln1846' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%lfsr_g_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i27, i1 %xor_ln1846, i27 %lshr_ln1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1846->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 360 'bitconcatenate' 'lfsr_g_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln1852 = trunc i28 %lfsr_b" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1852->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 361 'trunc' 'trunc_ln1852' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %lfsr_b, i32 3" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1852->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 362 'bitselect' 'tmp_8' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i27 @_ssdm_op_PartSelect.i27.i28.i32.i32, i28 %lfsr_b, i32 1, i32 27" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1853->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 363 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.28ns)   --->   "%xor_ln1853 = xor i1 %tmp_8, i1 %trunc_ln1852" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1853->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 364 'xor' 'xor_ln1853' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%lfsr_b_1 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i1.i27, i1 %xor_ln1853, i27 %lshr_ln2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1853->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 365 'bitconcatenate' 'lfsr_b_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i9 @_ssdm_op_PartSelect.i9.i28.i32.i32, i28 %lfsr_r, i32 19, i32 27" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1860->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 366 'partselect' 'tmp_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%outpix_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 %xor_ln1839, i9 %tmp_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1860->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 367 'bitconcatenate' 'outpix_9' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node outpix_29)   --->   "%and_ln1862 = and i1 %icmp_read, i1 %x_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 368 'and' 'and_ln1862' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i9 @_ssdm_op_PartSelect.i9.i28.i32.i32, i28 %lfsr_b, i32 19, i32 27" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 369 'partselect' 'tmp_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%outpix_30 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 %xor_ln1853, i9 %tmp_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 370 'bitconcatenate' 'outpix_30' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node outpix_29)   --->   "%tmp_4 = partselect i9 @_ssdm_op_PartSelect.i9.i28.i32.i32, i28 %lfsr_g, i32 19, i32 27" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 371 'partselect' 'tmp_4' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node outpix_29)   --->   "%tmp_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 %xor_ln1846, i9 %tmp_4" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 372 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.40ns) (out node of the LUT)   --->   "%outpix_29 = select i1 %and_ln1862, i10 %outpix_30, i10 %tmp_5" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 373 'select' 'outpix_29' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%store_ln1856 = store i28 %lfsr_r_1, i28 %rSerie" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1856->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 374 'store' 'store_ln1856' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%store_ln1857 = store i28 %lfsr_g_1, i28 %gSerie" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1857->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 375 'store' 'store_ln1857' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%store_ln1858 = store i28 %lfsr_b_1, i28 %bSerie" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1858->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703]   --->   Operation 376 'store' 'store_ln1858' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.84ns)   --->   "%br_ln704 = br void %sw.epilog" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:704]   --->   Operation 377 'br' 'br_ln704' <Predicate = (!icmp_ln565 & patternId_val_load_read == 16)> <Delay = 0.84>
ST_3 : Operation 378 [1/2] (0.67ns)   --->   "%tpgCheckerBoardArray_load = load i5 %tpgCheckerBoardArray_addr" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1600->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 378 'load' 'tpgCheckerBoardArray_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 32> <ROM>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln1600 = sext i2 %tpgCheckerBoardArray_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1600->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 379 'sext' 'sext_ln1600' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln1600_1 = zext i3 %sext_ln1600" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1600->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 380 'zext' 'zext_ln1600_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_r_addr_2 = getelementptr i2 %tpgBarSelRgb_r, i64 0, i64 %zext_ln1600_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1600->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 381 'getelementptr' 'tpgBarSelRgb_r_addr_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & cmp33_i_read)> <Delay = 0.00>
ST_3 : Operation 382 [2/2] (0.67ns)   --->   "%tpgBarSelRgb_r_load_2 = load i3 %tpgBarSelRgb_r_addr_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1600->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 382 'load' 'tpgBarSelRgb_r_load_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & cmp33_i_read)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%tpgBarSelYuv_y_addr_2 = getelementptr i10 %tpgBarSelYuv_y, i64 0, i64 %zext_ln1600_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1601->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 383 'getelementptr' 'tpgBarSelYuv_y_addr_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !cmp33_i_read)> <Delay = 0.00>
ST_3 : Operation 384 [2/2] (0.67ns)   --->   "%tpgBarSelYuv_y_load_2 = load i3 %tpgBarSelYuv_y_addr_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1601->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 384 'load' 'tpgBarSelYuv_y_load_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !cmp33_i_read)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_g_addr_2 = getelementptr i2 %tpgBarSelRgb_g, i64 0, i64 %zext_ln1600_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1604->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 385 'getelementptr' 'tpgBarSelRgb_g_addr_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.00>
ST_3 : Operation 386 [2/2] (0.67ns)   --->   "%tpgBarSelRgb_g_load_2 = load i3 %tpgBarSelRgb_g_addr_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1604->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 386 'load' 'tpgBarSelRgb_g_load_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%tpgBarSelYuv_u_addr_2 = getelementptr i10 %tpgBarSelYuv_u, i64 0, i64 %zext_ln1600_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1606->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 387 'getelementptr' 'tpgBarSelYuv_u_addr_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.00>
ST_3 : Operation 388 [2/2] (0.67ns)   --->   "%tpgBarSelYuv_u_load_2 = load i3 %tpgBarSelYuv_u_addr_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1606->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 388 'load' 'tpgBarSelYuv_u_load_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%tpgBarSelYuv_v_addr_2 = getelementptr i10 %tpgBarSelYuv_v, i64 0, i64 %zext_ln1600_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1607->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 389 'getelementptr' 'tpgBarSelYuv_v_addr_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.00>
ST_3 : Operation 390 [2/2] (0.67ns)   --->   "%tpgBarSelYuv_v_load_2 = load i3 %tpgBarSelYuv_v_addr_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1607->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 390 'load' 'tpgBarSelYuv_v_load_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 391 [1/1] (0.76ns)   --->   "%icmp_ln1603 = icmp_eq  i8 %colorFormatLocal_read, i8 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1603->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 391 'icmp' 'icmp_ln1603' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 392 [1/1] (0.76ns)   --->   "%icmp_ln1603_1 = icmp_ne  i8 %colorFormatLocal_read, i8 0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1603->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 392 'icmp' 'icmp_ln1603_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node or_ln565_2)   --->   "%xor_ln565_2 = xor i1 %x_2, i1 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 393 'xor' 'xor_ln565_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node or_ln565_2)   --->   "%and_ln565_2 = and i1 %icmp_ln1603_1, i1 %xor_ln565_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 394 'and' 'and_ln565_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 395 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln565_2 = or i1 %icmp_ln1603, i1 %and_ln565_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 395 'or' 'or_ln565_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_b_addr_2 = getelementptr i2 %tpgBarSelRgb_b, i64 0, i64 %zext_ln1600_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1611->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 396 'getelementptr' 'tpgBarSelRgb_b_addr_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & cmp33_i_read)> <Delay = 0.00>
ST_3 : Operation 397 [2/2] (0.67ns)   --->   "%tpgBarSelRgb_b_load_2 = load i3 %tpgBarSelRgb_b_addr_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1611->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 397 'load' 'tpgBarSelRgb_b_load_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & cmp33_i_read)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_3 : Operation 398 [1/2] (0.67ns)   --->   "%blkYuv_load_10 = load i2 %blkYuv_addr_10" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691]   --->   Operation 398 'load' 'blkYuv_load_10' <Predicate = (!icmp_ln565 & patternId_val_load_read == 14 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_3 : Operation 399 [1/1] (0.84ns)   --->   "%br_ln1206 = br void %sw.epilog" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691]   --->   Operation 399 'br' 'br_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 14 & colorFormatLocal_read != 0)> <Delay = 0.84>
ST_3 : Operation 400 [1/2] (0.67ns)   --->   "%blkYuv_load_9 = load i2 %blkYuv_addr_9" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:683]   --->   Operation 400 'load' 'blkYuv_load_9' <Predicate = (!icmp_ln565 & patternId_val_load_read == 13 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_3 : Operation 401 [1/1] (0.84ns)   --->   "%br_ln1206 = br void %sw.epilog" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:683]   --->   Operation 401 'br' 'br_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 13 & colorFormatLocal_read != 0)> <Delay = 0.84>
ST_3 : Operation 402 [1/2] (0.00ns)   --->   "%barWidthMinSamples_delayed = call i10 @reg<ap_uint<10> >, i10 %barWidthMinSamples_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1442->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 402 'call' 'barWidthMinSamples_delayed' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%vHatch_load = load i1 %vHatch"   --->   Operation 403 'load' 'vHatch_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12)> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%xCount_3_0_load = load i10 %xCount_3_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1478->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 404 'load' 'xCount_3_0_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & !icmp_ln1473)> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.78ns)   --->   "%icmp_ln1478 = icmp_ult  i10 %xCount_3_0_load, i10 %barWidthMinSamples_delayed" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1478->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 405 'icmp' 'icmp_ln1478' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & !icmp_ln1473)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln1478 = br i1 %icmp_ln1478, void %if.else49.i, void %if.then45.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1478->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 406 'br' 'br_ln1478' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & !icmp_ln1473)> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.78ns)   --->   "%icmp_ln1483 = icmp_eq  i10 %xCount_3_0_load, i10 %barWidthMinSamples_delayed" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1483->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 407 'icmp' 'icmp_ln1483' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & !icmp_ln1473 & !icmp_ln1478)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln1483 = br i1 %icmp_ln1483, void %if.else57.i, void %if.then53.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1483->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 408 'br' 'br_ln1483' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & !icmp_ln1473 & !icmp_ln1478)> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (0.78ns)   --->   "%sub_ln1490 = sub i10 %xCount_3_0_load, i10 %barWidthMinSamples_delayed" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1490->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 409 'sub' 'sub_ln1490' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & !icmp_ln1473 & !icmp_ln1478 & !icmp_ln1483)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 410 [1/1] (0.47ns)   --->   "%store_ln1490 = store i10 %sub_ln1490, i10 %xCount_3_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1490->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 410 'store' 'store_ln1490' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & !icmp_ln1473 & !icmp_ln1478 & !icmp_ln1483)> <Delay = 0.47>
ST_3 : Operation 411 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end64.i"   --->   Operation 411 'br' 'br_ln0' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & !icmp_ln1473 & !icmp_ln1478 & !icmp_ln1483)> <Delay = 0.42>
ST_3 : Operation 412 [1/1] (0.47ns)   --->   "%store_ln1485 = store i10 0, i10 %xCount_3_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1485->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 412 'store' 'store_ln1485' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & !icmp_ln1473 & !icmp_ln1478 & icmp_ln1483)> <Delay = 0.47>
ST_3 : Operation 413 [1/1] (0.42ns)   --->   "%br_ln1487 = br void %if.end64.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1487->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 413 'br' 'br_ln1487' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & !icmp_ln1473 & !icmp_ln1478 & icmp_ln1483)> <Delay = 0.42>
ST_3 : Operation 414 [1/1] (0.78ns)   --->   "%add_ln1480 = add i10 %xCount_3_0_load, i10 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1480->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 414 'add' 'add_ln1480' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & !icmp_ln1473 & icmp_ln1478)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 415 [1/1] (0.47ns)   --->   "%store_ln1480 = store i10 %add_ln1480, i10 %xCount_3_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1480->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 415 'store' 'store_ln1480' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & !icmp_ln1473 & icmp_ln1478)> <Delay = 0.47>
ST_3 : Operation 416 [1/1] (0.42ns)   --->   "%br_ln1482 = br void %if.end64.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1482->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 416 'br' 'br_ln1482' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & !icmp_ln1473 & icmp_ln1478)> <Delay = 0.42>
ST_3 : Operation 417 [1/1] (0.47ns)   --->   "%store_ln1476 = store i10 0, i10 %xCount_3_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1476->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 417 'store' 'store_ln1476' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !empty_81 & icmp_ln1473)> <Delay = 0.47>
ST_3 : Operation 418 [1/1] (0.47ns)   --->   "%store_ln1471 = store i10 0, i10 %xCount_3_0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1471->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 418 'store' 'store_ln1471' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & empty_81)> <Delay = 0.47>
ST_3 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node or_ln1494)   --->   "%hHatch = phi i1 1, void %if.then28.i, i1 1, void %if.then37.i, i1 0, void %if.then45.i, i1 1, void %if.then53.i, i1 0, void %if.else57.i"   --->   Operation 419 'phi' 'hHatch' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12)> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln1494 = or i1 %vHatch_load, i1 %hHatch" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1494->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 420 'or' 'or_ln1494' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln1494 = br i1 %or_ln1494, void %if.else102.i, void %if.then66.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1494->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 421 'br' 'br_ln1494' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12)> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (0.84ns)   --->   "%switch_ln1518 = switch i8 %colorFormatLocal_read, void %cond.false120.i, i8 0, void %sw.epilog, i8 1, void %cond.end124.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1518->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 422 'switch' 'switch_ln1518' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & !or_ln1494)> <Delay = 0.84>
ST_3 : Operation 423 [1/1] (0.17ns)   --->   "%select_ln1519 = select i1 %x_2, i2 2, i2 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1519->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 423 'select' 'select_ln1519' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1 & !or_ln1494)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 424 [1/1] (0.42ns)   --->   "%br_ln1519 = br void %cond.end124.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1519->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 424 'br' 'br_ln1519' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1 & !or_ln1494)> <Delay = 0.42>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%phi_ln1519 = phi i2 %select_ln1519, void %cond.false120.i, i2 1, void %if.else102.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1519->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 425 'phi' 'phi_ln1519' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & colorFormatLocal_read != 0 & !or_ln1494)> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln1519 = zext i2 %phi_ln1519" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1519->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 426 'zext' 'zext_ln1519' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & colorFormatLocal_read != 0 & !or_ln1494)> <Delay = 0.00>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "%blkYuv_1_addr = getelementptr i10 %blkYuv_1, i64 0, i64 %zext_ln1519" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1519->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 427 'getelementptr' 'blkYuv_1_addr' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & colorFormatLocal_read != 0 & !or_ln1494)> <Delay = 0.00>
ST_3 : Operation 428 [2/2] (0.67ns)   --->   "%blkYuv_1_load = load i2 %blkYuv_1_addr" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1518->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 428 'load' 'blkYuv_1_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & colorFormatLocal_read != 0 & !or_ln1494)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_3 : Operation 429 [1/1] (0.84ns)   --->   "%switch_ln1503 = switch i8 %colorFormatLocal_read, void %cond.false79.i, i8 0, void %sw.epilog, i8 1, void %cond.end.i304" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1503->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 429 'switch' 'switch_ln1503' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & or_ln1494)> <Delay = 0.84>
ST_3 : Operation 430 [1/1] (0.17ns)   --->   "%select_ln1504 = select i1 %x_2, i2 2, i2 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1504->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 430 'select' 'select_ln1504' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1 & or_ln1494)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 431 [1/1] (0.42ns)   --->   "%br_ln1504 = br void %cond.end.i304" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1504->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 431 'br' 'br_ln1504' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & colorFormatLocal_read != 0 & colorFormatLocal_read != 1 & or_ln1494)> <Delay = 0.42>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%phi_ln1504 = phi i2 %select_ln1504, void %cond.false79.i, i2 1, void %if.then66.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1504->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 432 'phi' 'phi_ln1504' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & colorFormatLocal_read != 0 & or_ln1494)> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln1504 = zext i2 %phi_ln1504" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1504->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 433 'zext' 'zext_ln1504' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & colorFormatLocal_read != 0 & or_ln1494)> <Delay = 0.00>
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "%whiYuv_addr = getelementptr i10 %whiYuv, i64 0, i64 %zext_ln1504" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1504->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 434 'getelementptr' 'whiYuv_addr' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & colorFormatLocal_read != 0 & or_ln1494)> <Delay = 0.00>
ST_3 : Operation 435 [2/2] (0.67ns)   --->   "%whiYuv_load = load i2 %whiYuv_addr" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1503->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 435 'load' 'whiYuv_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & colorFormatLocal_read != 0 & or_ln1494)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_3 : Operation 436 [1/2] (0.67ns)   --->   "%tpgTartanBarArray_load = load i6 %tpgTartanBarArray_addr" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1419->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 436 'load' 'tpgTartanBarArray_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 64> <ROM>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln1419_1 = zext i3 %tpgTartanBarArray_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1419->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 437 'zext' 'zext_ln1419_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_r_addr_1 = getelementptr i2 %tpgBarSelRgb_r, i64 0, i64 %zext_ln1419_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1419->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 438 'getelementptr' 'tpgBarSelRgb_r_addr_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & cmp33_i_read)> <Delay = 0.00>
ST_3 : Operation 439 [2/2] (0.67ns)   --->   "%tpgBarSelRgb_r_load_1 = load i3 %tpgBarSelRgb_r_addr_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1419->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 439 'load' 'tpgBarSelRgb_r_load_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & cmp33_i_read)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_3 : Operation 440 [1/1] (0.00ns)   --->   "%tpgBarSelYuv_y_addr_1 = getelementptr i10 %tpgBarSelYuv_y, i64 0, i64 %zext_ln1419_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1420->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 440 'getelementptr' 'tpgBarSelYuv_y_addr_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !cmp33_i_read)> <Delay = 0.00>
ST_3 : Operation 441 [2/2] (0.67ns)   --->   "%tpgBarSelYuv_y_load_1 = load i3 %tpgBarSelYuv_y_addr_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1420->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 441 'load' 'tpgBarSelYuv_y_load_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !cmp33_i_read)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_g_addr_1 = getelementptr i2 %tpgBarSelRgb_g, i64 0, i64 %zext_ln1419_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1423->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 442 'getelementptr' 'tpgBarSelRgb_g_addr_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.00>
ST_3 : Operation 443 [2/2] (0.67ns)   --->   "%tpgBarSelRgb_g_load_1 = load i3 %tpgBarSelRgb_g_addr_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1423->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 443 'load' 'tpgBarSelRgb_g_load_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_3 : Operation 444 [1/1] (0.00ns)   --->   "%tpgBarSelYuv_u_addr_1 = getelementptr i10 %tpgBarSelYuv_u, i64 0, i64 %zext_ln1419_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1425->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 444 'getelementptr' 'tpgBarSelYuv_u_addr_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.00>
ST_3 : Operation 445 [2/2] (0.67ns)   --->   "%tpgBarSelYuv_u_load_1 = load i3 %tpgBarSelYuv_u_addr_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1425->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 445 'load' 'tpgBarSelYuv_u_load_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%tpgBarSelYuv_v_addr_1 = getelementptr i10 %tpgBarSelYuv_v, i64 0, i64 %zext_ln1419_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1426->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 446 'getelementptr' 'tpgBarSelYuv_v_addr_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.00>
ST_3 : Operation 447 [2/2] (0.67ns)   --->   "%tpgBarSelYuv_v_load_1 = load i3 %tpgBarSelYuv_v_addr_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1426->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 447 'load' 'tpgBarSelYuv_v_load_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 448 [1/1] (0.76ns)   --->   "%icmp_ln1422 = icmp_eq  i8 %colorFormatLocal_read, i8 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1422->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 448 'icmp' 'icmp_ln1422' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 449 [1/1] (0.76ns)   --->   "%icmp_ln1422_1 = icmp_ne  i8 %colorFormatLocal_read, i8 0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1422->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 449 'icmp' 'icmp_ln1422_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node or_ln565_1)   --->   "%xor_ln565_1 = xor i1 %x_2, i1 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 450 'xor' 'xor_ln565_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node or_ln565_1)   --->   "%and_ln565_1 = and i1 %icmp_ln1422_1, i1 %xor_ln565_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 451 'and' 'and_ln565_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 452 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln565_1 = or i1 %icmp_ln1422, i1 %and_ln565_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 452 'or' 'or_ln565_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 453 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_b_addr_1 = getelementptr i2 %tpgBarSelRgb_b, i64 0, i64 %zext_ln1419_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1430->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 453 'getelementptr' 'tpgBarSelRgb_b_addr_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & cmp33_i_read)> <Delay = 0.00>
ST_3 : Operation 454 [2/2] (0.67ns)   --->   "%tpgBarSelRgb_b_load_1 = load i3 %tpgBarSelRgb_b_addr_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1430->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 454 'load' 'tpgBarSelRgb_b_load_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & cmp33_i_read)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_3 : Operation 455 [1/2] (0.67ns)   --->   "%blkYuv_load_8 = load i2 %blkYuv_addr_8" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:659]   --->   Operation 455 'load' 'blkYuv_load_8' <Predicate = (!icmp_ln565 & patternId_val_load_read == 10 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_3 : Operation 456 [1/1] (0.84ns)   --->   "%br_ln1206 = br void %sw.epilog" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:659]   --->   Operation 456 'br' 'br_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 10 & colorFormatLocal_read != 0)> <Delay = 0.84>
ST_3 : Operation 457 [1/2] (0.67ns)   --->   "%tpgBarSelRgb_r_load = load i3 %tpgBarSelRgb_r_addr" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1260->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 457 'load' 'tpgBarSelRgb_r_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & cmp33_i_read)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_3 : Operation 458 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_r_load_cast = sext i2 %tpgBarSelRgb_r_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1260->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 458 'sext' 'tpgBarSelRgb_r_load_cast' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & cmp33_i_read)> <Delay = 0.00>
ST_3 : Operation 459 [1/2] (0.67ns)   --->   "%tpgBarSelYuv_y_load = load i3 %tpgBarSelYuv_y_addr" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1260->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 459 'load' 'tpgBarSelYuv_y_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & !cmp33_i_read)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 460 [1/1] (0.40ns)   --->   "%outpix_12 = select i1 %cmp33_i_read, i10 %tpgBarSelRgb_r_load_cast, i10 %tpgBarSelYuv_y_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1260->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 460 'select' 'outpix_12' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 461 [1/2] (0.67ns)   --->   "%tpgBarSelRgb_g_load = load i3 %tpgBarSelRgb_g_addr" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1263->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 461 'load' 'tpgBarSelRgb_g_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_3 : Operation 462 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_g_load_cast = sext i2 %tpgBarSelRgb_g_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1263->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 462 'sext' 'tpgBarSelRgb_g_load_cast' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9)> <Delay = 0.00>
ST_3 : Operation 463 [1/2] (0.67ns)   --->   "%tpgBarSelYuv_u_load = load i3 %tpgBarSelYuv_u_addr" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1265->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 463 'load' 'tpgBarSelYuv_u_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 464 [1/2] (0.67ns)   --->   "%tpgBarSelYuv_v_load = load i3 %tpgBarSelYuv_v_addr" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1265->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 464 'load' 'tpgBarSelYuv_v_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_3 : Operation 465 [1/1] (0.76ns)   --->   "%icmp_ln1262 = icmp_eq  i8 %colorFormatLocal_read, i8 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1262->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 465 'icmp' 'icmp_ln1262' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 466 [1/1] (0.76ns)   --->   "%icmp_ln1262_1 = icmp_ne  i8 %colorFormatLocal_read, i8 0" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1262->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 466 'icmp' 'icmp_ln1262_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node or_ln565)   --->   "%xor_ln565 = xor i1 %x_2, i1 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 467 'xor' 'xor_ln565' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node or_ln565)   --->   "%and_ln565 = and i1 %icmp_ln1262_1, i1 %xor_ln565" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 468 'and' 'and_ln565' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 469 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln565 = or i1 %icmp_ln1262, i1 %and_ln565" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 469 'or' 'or_ln565' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "%sel_tmp7 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %cmp33_i_read, i1 %or_ln565" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 470 'bitconcatenate' 'sel_tmp7' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9)> <Delay = 0.00>
ST_3 : Operation 471 [1/1] (0.42ns)   --->   "%outpix_31 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.3i10.i10.i2, i2 2, i10 %tpgBarSelRgb_g_load_cast, i2 1, i10 %tpgBarSelYuv_u_load, i2 0, i10 %tpgBarSelYuv_v_load, i10 0, i2 %sel_tmp7" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1263->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 471 'sparsemux' 'outpix_31' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 472 [1/1] (0.84ns)   --->   "%br_ln1268 = br i1 %cmp33_i_read, void %sw.epilog, void %cond.true82.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1268->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 472 'br' 'br_ln1268' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9)> <Delay = 0.84>
ST_3 : Operation 473 [1/2] (0.67ns)   --->   "%tpgBarSelRgb_b_load = load i3 %tpgBarSelRgb_b_addr" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1268->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 473 'load' 'tpgBarSelRgb_b_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & cmp33_i_read)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_b_load_cast = sext i2 %tpgBarSelRgb_b_load" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1268->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 474 'sext' 'tpgBarSelRgb_b_load_cast' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & cmp33_i_read)> <Delay = 0.00>
ST_3 : Operation 475 [1/1] (0.84ns)   --->   "%br_ln1268 = br void %sw.epilog" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1268->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649]   --->   Operation 475 'br' 'br_ln1268' <Predicate = (!icmp_ln565 & patternId_val_load_read == 9 & cmp33_i_read)> <Delay = 0.84>
ST_3 : Operation 476 [1/2] (0.67ns)   --->   "%blkYuv_load_7 = load i2 %blkYuv_addr_7" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:643]   --->   Operation 476 'load' 'blkYuv_load_7' <Predicate = (!icmp_ln565 & patternId_val_load_read == 8 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_3 : Operation 477 [1/1] (0.84ns)   --->   "%br_ln1206 = br void %sw.epilog" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:643]   --->   Operation 477 'br' 'br_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 8 & colorFormatLocal_read != 0)> <Delay = 0.84>
ST_3 : Operation 478 [1/2] (0.67ns)   --->   "%blkYuv_load_6 = load i2 %blkYuv_addr_6" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:635]   --->   Operation 478 'load' 'blkYuv_load_6' <Predicate = (!icmp_ln565 & patternId_val_load_read == 7 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_3 : Operation 479 [1/1] (0.84ns)   --->   "%br_ln1206 = br void %sw.epilog" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:635]   --->   Operation 479 'br' 'br_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 7 & colorFormatLocal_read != 0)> <Delay = 0.84>
ST_3 : Operation 480 [1/2] (0.67ns)   --->   "%blkYuv_load_5 = load i2 %blkYuv_addr_5" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:627]   --->   Operation 480 'load' 'blkYuv_load_5' <Predicate = (!icmp_ln565 & patternId_val_load_read == 6 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_3 : Operation 481 [1/1] (0.84ns)   --->   "%br_ln1206 = br void %sw.epilog" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:627]   --->   Operation 481 'br' 'br_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 6 & colorFormatLocal_read != 0)> <Delay = 0.84>
ST_3 : Operation 482 [1/2] (0.67ns)   --->   "%blkYuv_load_4 = load i2 %blkYuv_addr_4" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:619]   --->   Operation 482 'load' 'blkYuv_load_4' <Predicate = (!icmp_ln565 & patternId_val_load_read == 5 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_3 : Operation 483 [1/1] (0.84ns)   --->   "%br_ln1206 = br void %sw.epilog" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:619]   --->   Operation 483 'br' 'br_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 5 & colorFormatLocal_read != 0)> <Delay = 0.84>
ST_3 : Operation 484 [1/2] (0.67ns)   --->   "%blkYuv_load_3 = load i2 %blkYuv_addr_3" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:611]   --->   Operation 484 'load' 'blkYuv_load_3' <Predicate = (!icmp_ln565 & patternId_val_load_read == 4 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_3 : Operation 485 [1/1] (0.84ns)   --->   "%br_ln1206 = br void %sw.epilog" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:611]   --->   Operation 485 'br' 'br_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 4 & colorFormatLocal_read != 0)> <Delay = 0.84>
ST_3 : Operation 486 [1/2] (0.67ns)   --->   "%blkYuv_load_2 = load i2 %blkYuv_addr_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:603]   --->   Operation 486 'load' 'blkYuv_load_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 3 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_3 : Operation 487 [1/1] (0.84ns)   --->   "%br_ln1206 = br void %sw.epilog" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:603]   --->   Operation 487 'br' 'br_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 3 & colorFormatLocal_read != 0)> <Delay = 0.84>
ST_3 : Operation 488 [1/2] (0.67ns)   --->   "%blkYuv_load_1 = load i2 %blkYuv_addr_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:595]   --->   Operation 488 'load' 'blkYuv_load_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 2 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_3 : Operation 489 [1/1] (0.84ns)   --->   "%br_ln1206 = br void %sw.epilog" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:595]   --->   Operation 489 'br' 'br_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 2 & colorFormatLocal_read != 0)> <Delay = 0.84>
ST_3 : Operation 490 [1/2] (0.67ns)   --->   "%blkYuv_load = load i2 %blkYuv_addr" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:587]   --->   Operation 490 'load' 'blkYuv_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 1 & colorFormatLocal_read != 0)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_3 : Operation 491 [1/1] (0.84ns)   --->   "%br_ln1206 = br void %sw.epilog" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:587]   --->   Operation 491 'br' 'br_ln1206' <Predicate = (!icmp_ln565 & patternId_val_load_read == 1 & colorFormatLocal_read != 0)> <Delay = 0.84>

State 4 <SV = 3> <Delay = 4.82>
ST_4 : Operation 492 [1/1] (0.00ns)   --->   "%outpix_6 = load i10 %outpix_3"   --->   Operation 492 'load' 'outpix_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "%outpix_7 = load i10 %outpix_4"   --->   Operation 493 'load' 'outpix_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 494 [1/1] (0.00ns)   --->   "%outpix_8 = load i10 %outpix_5"   --->   Operation 494 'load' 'outpix_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 495 [1/2] (0.67ns)   --->   "%tpgBarSelRgb_r_load_2 = load i3 %tpgBarSelRgb_r_addr_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1600->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 495 'load' 'tpgBarSelRgb_r_load_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & cmp33_i_read)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_4 : Operation 496 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_r_load_2_cast = sext i2 %tpgBarSelRgb_r_load_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1600->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 496 'sext' 'tpgBarSelRgb_r_load_2_cast' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & cmp33_i_read)> <Delay = 0.00>
ST_4 : Operation 497 [1/2] (0.67ns)   --->   "%tpgBarSelYuv_y_load_2 = load i3 %tpgBarSelYuv_y_addr_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1601->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 497 'load' 'tpgBarSelYuv_y_load_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & !cmp33_i_read)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_4 : Operation 498 [1/1] (0.40ns)   --->   "%outpix_15 = select i1 %cmp33_i_read, i10 %tpgBarSelRgb_r_load_2_cast, i10 %tpgBarSelYuv_y_load_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1600->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 498 'select' 'outpix_15' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 499 [1/2] (0.67ns)   --->   "%tpgBarSelRgb_g_load_2 = load i3 %tpgBarSelRgb_g_addr_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1604->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 499 'load' 'tpgBarSelRgb_g_load_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_4 : Operation 500 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_g_load_2_cast = sext i2 %tpgBarSelRgb_g_load_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1604->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 500 'sext' 'tpgBarSelRgb_g_load_2_cast' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.00>
ST_4 : Operation 501 [1/2] (0.67ns)   --->   "%tpgBarSelYuv_u_load_2 = load i3 %tpgBarSelYuv_u_addr_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1606->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 501 'load' 'tpgBarSelYuv_u_load_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_4 : Operation 502 [1/2] (0.67ns)   --->   "%tpgBarSelYuv_v_load_2 = load i3 %tpgBarSelYuv_v_addr_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1607->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 502 'load' 'tpgBarSelYuv_v_load_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_4 : Operation 503 [1/1] (0.00ns)   --->   "%sel_tmp1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %cmp33_i_read, i1 %or_ln565_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 503 'bitconcatenate' 'sel_tmp1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.00>
ST_4 : Operation 504 [1/1] (0.42ns)   --->   "%outpix_33 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.3i10.i10.i2, i2 2, i10 %tpgBarSelRgb_g_load_2_cast, i2 1, i10 %tpgBarSelYuv_u_load_2, i2 0, i10 %tpgBarSelYuv_v_load_2, i10 0, i2 %sel_tmp1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1604->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 504 'sparsemux' 'outpix_33' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 505 [1/1] (0.84ns)   --->   "%br_ln1610 = br i1 %cmp33_i_read, void %sw.epilog, void %cond.true108.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1610->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 505 'br' 'br_ln1610' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15)> <Delay = 0.84>
ST_4 : Operation 506 [1/2] (0.67ns)   --->   "%tpgBarSelRgb_b_load_2 = load i3 %tpgBarSelRgb_b_addr_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1611->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 506 'load' 'tpgBarSelRgb_b_load_2' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & cmp33_i_read)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_4 : Operation 507 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_b_load_2_cast = sext i2 %tpgBarSelRgb_b_load_2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1611->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 507 'sext' 'tpgBarSelRgb_b_load_2_cast' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & cmp33_i_read)> <Delay = 0.00>
ST_4 : Operation 508 [1/1] (0.84ns)   --->   "%br_ln1610 = br void %sw.epilog" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1610->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697]   --->   Operation 508 'br' 'br_ln1610' <Predicate = (!icmp_ln565 & patternId_val_load_read == 15 & cmp33_i_read)> <Delay = 0.84>
ST_4 : Operation 509 [1/2] (0.67ns)   --->   "%blkYuv_1_load = load i2 %blkYuv_1_addr" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1518->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 509 'load' 'blkYuv_1_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & colorFormatLocal_read != 0 & !or_ln1494)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_4 : Operation 510 [1/1] (0.84ns)   --->   "%br_ln1518 = br void %sw.epilog" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1518->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 510 'br' 'br_ln1518' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & colorFormatLocal_read != 0 & !or_ln1494)> <Delay = 0.84>
ST_4 : Operation 511 [1/2] (0.67ns)   --->   "%whiYuv_load = load i2 %whiYuv_addr" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1503->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 511 'load' 'whiYuv_load' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & colorFormatLocal_read != 0 & or_ln1494)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 3> <ROM>
ST_4 : Operation 512 [1/1] (0.84ns)   --->   "%br_ln1503 = br void %sw.epilog" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1503->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673]   --->   Operation 512 'br' 'br_ln1503' <Predicate = (!icmp_ln565 & patternId_val_load_read == 12 & colorFormatLocal_read != 0 & or_ln1494)> <Delay = 0.84>
ST_4 : Operation 513 [1/2] (0.67ns)   --->   "%tpgBarSelRgb_r_load_1 = load i3 %tpgBarSelRgb_r_addr_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1419->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 513 'load' 'tpgBarSelRgb_r_load_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & cmp33_i_read)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_r_load_1_cast = sext i2 %tpgBarSelRgb_r_load_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1419->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 514 'sext' 'tpgBarSelRgb_r_load_1_cast' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & cmp33_i_read)> <Delay = 0.00>
ST_4 : Operation 515 [1/2] (0.67ns)   --->   "%tpgBarSelYuv_y_load_1 = load i3 %tpgBarSelYuv_y_addr_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1420->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 515 'load' 'tpgBarSelYuv_y_load_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & !cmp33_i_read)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_4 : Operation 516 [1/1] (0.40ns)   --->   "%outpix_14 = select i1 %cmp33_i_read, i10 %tpgBarSelRgb_r_load_1_cast, i10 %tpgBarSelYuv_y_load_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1419->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 516 'select' 'outpix_14' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 517 [1/2] (0.67ns)   --->   "%tpgBarSelRgb_g_load_1 = load i3 %tpgBarSelRgb_g_addr_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1423->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 517 'load' 'tpgBarSelRgb_g_load_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_4 : Operation 518 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_g_load_1_cast = sext i2 %tpgBarSelRgb_g_load_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1423->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 518 'sext' 'tpgBarSelRgb_g_load_1_cast' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.00>
ST_4 : Operation 519 [1/2] (0.67ns)   --->   "%tpgBarSelYuv_u_load_1 = load i3 %tpgBarSelYuv_u_addr_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1425->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 519 'load' 'tpgBarSelYuv_u_load_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_4 : Operation 520 [1/2] (0.67ns)   --->   "%tpgBarSelYuv_v_load_1 = load i3 %tpgBarSelYuv_v_addr_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1426->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 520 'load' 'tpgBarSelYuv_v_load_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 8> <ROM>
ST_4 : Operation 521 [1/1] (0.00ns)   --->   "%sel_tmp = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %cmp33_i_read, i1 %or_ln565_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 521 'bitconcatenate' 'sel_tmp' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.00>
ST_4 : Operation 522 [1/1] (0.42ns)   --->   "%outpix_32 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.3i10.i10.i2, i2 2, i10 %tpgBarSelRgb_g_load_1_cast, i2 1, i10 %tpgBarSelYuv_u_load_1, i2 0, i10 %tpgBarSelYuv_v_load_1, i10 0, i2 %sel_tmp" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1423->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 522 'sparsemux' 'outpix_32' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.42> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 523 [1/1] (0.84ns)   --->   "%br_ln1429 = br i1 %cmp33_i_read, void %sw.epilog, void %cond.true111.i" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1429->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 523 'br' 'br_ln1429' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11)> <Delay = 0.84>
ST_4 : Operation 524 [1/2] (0.67ns)   --->   "%tpgBarSelRgb_b_load_1 = load i3 %tpgBarSelRgb_b_addr_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1430->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 524 'load' 'tpgBarSelRgb_b_load_1' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & cmp33_i_read)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 8> <ROM>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%tpgBarSelRgb_b_load_1_cast = sext i2 %tpgBarSelRgb_b_load_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1430->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 525 'sext' 'tpgBarSelRgb_b_load_1_cast' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & cmp33_i_read)> <Delay = 0.00>
ST_4 : Operation 526 [1/1] (0.84ns)   --->   "%br_ln1429 = br void %sw.epilog" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1429->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665]   --->   Operation 526 'br' 'br_ln1429' <Predicate = (!icmp_ln565 & patternId_val_load_read == 11 & cmp33_i_read)> <Delay = 0.84>
ST_4 : Operation 527 [1/1] (0.84ns)   --->   "%br_ln573 = br void %sw.epilog" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:573]   --->   Operation 527 'br' 'br_ln573' <Predicate = (!icmp_ln565 & patternId_val_load_read != 0 & patternId_val_load_read != 1 & patternId_val_load_read != 2 & patternId_val_load_read != 3 & patternId_val_load_read != 4 & patternId_val_load_read != 5 & patternId_val_load_read != 6 & patternId_val_load_read != 7 & patternId_val_load_read != 8 & patternId_val_load_read != 9 & patternId_val_load_read != 10 & patternId_val_load_read != 11 & patternId_val_load_read != 12 & patternId_val_load_read != 13 & patternId_val_load_read != 14 & patternId_val_load_read != 15 & patternId_val_load_read != 16 & patternId_val_load_read != 17 & patternId_val_load_read != 18 & patternId_val_load_read != 19)> <Delay = 0.84>
ST_4 : Operation 528 [1/1] (0.00ns)   --->   "%outpix_20 = phi i10 %outpix_8, void %if.end.sw.epilog_crit_edge, i10 %conv2_i_i_i295_read, void %cond.end.i4, i10 %conv2_i_i_i295_read, void %cond.end.i14, i10 %conv2_i_i_i295_read, void %cond.end.i26, i10 %outpix_30, void %sw.bb39, i10 %conv2_i_i_i295_read, void %cond.end.i38, i10 %conv2_i_i_i295_read, void %cond.end.i50, i10 %conv2_i_i15_i_read, void %cond.end.i304, i10 %conv2_i_i_i295_read, void %cond.end124.i, i10 %conv2_i_i_i295_read, void %cond.end.i62, i10 %conv2_i_i_i295_read, void %cond.end.i74, i10 %conv2_i_i_i295_read, void %cond.end.i86, i10 %conv2_i_i_i295_read, void %cond.end.i98, i10 %conv2_i_i_i295_read, void %cond.end.i110, i10 %conv2_i_i_i295_read, void %cond.end.i122, i10 %conv2_i_i_i295_read, void %cond.end.i134, i10 %conv2_i_i_i295_read, void %cond.end.i146, i10 %conv2_i_i_i295_read, void %cond.end.i158, i10 %tpgBarSelRgb_b_load_cast, void %cond.true82.i, i10 %tpgBarSelRgb_b_load_1_cast, void %cond.true111.i, i10 %tpgBarSelRgb_b_load_2_cast, void %cond.true108.i, i10 %outpix_11, void %if.end, i10 %conv2_i_i_i295_read, void %sw.bb10, i10 %conv2_i_i_i295_read, void %sw.bb11, i10 %conv2_i_i_i295_read, void %sw.bb13, i10 %conv2_i_i_i295_read, void %sw.bb15, i10 %conv2_i_i_i295_read, void %sw.bb17, i10 %conv2_i_i_i295_read, void %sw.bb19, i10 %conv2_i_i_i295_read, void %sw.bb21, i10 %conv2_i_i_i295_read, void %sw.bb23, i10 %tpgBarSelYuv_v_load, void %if.end30.i_ifconv, i10 %conv2_i_i_i295_read, void %sw.bb27, i10 %tpgBarSelYuv_v_load_1, void %if.end52.i_ifconv, i10 %conv2_i_i15_i_read, void %if.then66.i, i10 %conv2_i_i_i295_read, void %if.else102.i, i10 %conv2_i_i_i295_read, void %sw.bb33, i10 %conv2_i_i_i295_read, void %sw.bb35, i10 %tpgBarSelYuv_v_load_2, void %if.end48.i_ifconv, i10 %conv2_i_i_i295_read, void %sw.bb41, i10 %conv2_i_i_i295_read, void %sw.bb43, i10 %conv2_i_i_i295_read, void %sw.bb45"   --->   Operation 528 'phi' 'outpix_20' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%outpix_19 = phi i10 %outpix_7, void %if.end.sw.epilog_crit_edge, i10 %blkYuv_load_13, void %cond.end.i4, i10 %blkYuv_load_12, void %cond.end.i14, i10 %blkYuv_load_11, void %cond.end.i26, i10 %outpix_29, void %sw.bb39, i10 %blkYuv_load_10, void %cond.end.i38, i10 %blkYuv_load_9, void %cond.end.i50, i10 %whiYuv_load, void %cond.end.i304, i10 %blkYuv_1_load, void %cond.end124.i, i10 %blkYuv_load_8, void %cond.end.i62, i10 %blkYuv_load_7, void %cond.end.i74, i10 %blkYuv_load_6, void %cond.end.i86, i10 %blkYuv_load_5, void %cond.end.i98, i10 %blkYuv_load_4, void %cond.end.i110, i10 %blkYuv_load_3, void %cond.end.i122, i10 %blkYuv_load_2, void %cond.end.i134, i10 %blkYuv_load_1, void %cond.end.i146, i10 %blkYuv_load, void %cond.end.i158, i10 %outpix_31, void %cond.true82.i, i10 %outpix_32, void %cond.true111.i, i10 %outpix_33, void %cond.true108.i, i10 %outpix_27, void %if.end, i10 0, void %sw.bb10, i10 0, void %sw.bb11, i10 0, void %sw.bb13, i10 0, void %sw.bb15, i10 0, void %sw.bb17, i10 0, void %sw.bb19, i10 0, void %sw.bb21, i10 0, void %sw.bb23, i10 %outpix_31, void %if.end30.i_ifconv, i10 0, void %sw.bb27, i10 %outpix_32, void %if.end52.i_ifconv, i10 1023, void %if.then66.i, i10 0, void %if.else102.i, i10 0, void %sw.bb33, i10 0, void %sw.bb35, i10 %outpix_33, void %if.end48.i_ifconv, i10 0, void %sw.bb41, i10 0, void %sw.bb43, i10 0, void %sw.bb45"   --->   Operation 529 'phi' 'outpix_19' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_4 : Operation 530 [1/1] (0.00ns)   --->   "%outpix_18 = phi i10 %outpix_6, void %if.end.sw.epilog_crit_edge, i10 0, void %cond.end.i4, i10 0, void %cond.end.i14, i10 0, void %cond.end.i26, i10 %outpix_9, void %sw.bb39, i10 0, void %cond.end.i38, i10 0, void %cond.end.i50, i10 1023, void %cond.end.i304, i10 0, void %cond.end124.i, i10 0, void %cond.end.i62, i10 0, void %cond.end.i74, i10 0, void %cond.end.i86, i10 0, void %cond.end.i98, i10 0, void %cond.end.i110, i10 0, void %cond.end.i122, i10 0, void %cond.end.i134, i10 0, void %cond.end.i146, i10 0, void %cond.end.i158, i10 %outpix_12, void %cond.true82.i, i10 %outpix_14, void %cond.true111.i, i10 %outpix_15, void %cond.true108.i, i10 %outpix_28, void %if.end, i10 0, void %sw.bb10, i10 0, void %sw.bb11, i10 0, void %sw.bb13, i10 0, void %sw.bb15, i10 0, void %sw.bb17, i10 0, void %sw.bb19, i10 0, void %sw.bb21, i10 0, void %sw.bb23, i10 %outpix_12, void %if.end30.i_ifconv, i10 0, void %sw.bb27, i10 %outpix_14, void %if.end52.i_ifconv, i10 1023, void %if.then66.i, i10 0, void %if.else102.i, i10 0, void %sw.bb33, i10 0, void %sw.bb35, i10 %outpix_15, void %if.end48.i_ifconv, i10 0, void %sw.bb41, i10 0, void %sw.bb43, i10 0, void %sw.bb45"   --->   Operation 530 'phi' 'outpix_18' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_4 : Operation 531 [1/1] (0.42ns)   --->   "%br_ln732 = br i1 %cmp8_read, void %for.inc98, void %VITIS_LOOP_734_3" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:732]   --->   Operation 531 'br' 'br_ln732' <Predicate = (!icmp_ln565)> <Delay = 0.42>
ST_4 : Operation 532 [1/1] (0.40ns)   --->   "%outpix_36 = select i1 %or_ln736, i10 %outpix_20, i10 %outpix_11" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736]   --->   Operation 532 'select' 'outpix_36' <Predicate = (!icmp_ln565 & cmp8_read)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 533 [1/1] (0.40ns)   --->   "%outpix_35 = select i1 %or_ln736, i10 %outpix_19, i10 %outpix_27" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736]   --->   Operation 533 'select' 'outpix_35' <Predicate = (!icmp_ln565 & cmp8_read)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 534 [1/1] (0.40ns)   --->   "%outpix_34 = select i1 %or_ln736, i10 %outpix_18, i10 %outpix_28" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736]   --->   Operation 534 'select' 'outpix_34' <Predicate = (!icmp_ln565 & cmp8_read)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 535 [1/1] (0.42ns)   --->   "%br_ln745 = br void %for.inc98" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:745]   --->   Operation 535 'br' 'br_ln745' <Predicate = (!icmp_ln565 & cmp8_read)> <Delay = 0.42>
ST_4 : Operation 536 [1/1] (0.00ns)   --->   "%outpix_26 = phi i10 %outpix_36, void %VITIS_LOOP_734_3, i10 %outpix_20, void %sw.epilog"   --->   Operation 536 'phi' 'outpix_26' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%outpix_25 = phi i10 %outpix_35, void %VITIS_LOOP_734_3, i10 %outpix_19, void %sw.epilog"   --->   Operation 537 'phi' 'outpix_25' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_4 : Operation 538 [1/1] (0.00ns)   --->   "%outpix_24 = phi i10 %outpix_34, void %VITIS_LOOP_734_3, i10 %outpix_18, void %sw.epilog"   --->   Operation 538 'phi' 'outpix_24' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_4 : Operation 539 [1/1] (0.00ns)   --->   "%or_ln747_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %outpix_26, i10 %outpix_25, i10 %outpix_24" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:747]   --->   Operation 539 'bitconcatenate' 'or_ln747_3' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_4 : Operation 540 [1/1] (2.04ns)   --->   "%write_ln747 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %ovrlayYUV, i30 %or_ln747_3" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:747]   --->   Operation 540 'write' 'write_ln747' <Predicate = (!icmp_ln565)> <Delay = 2.04> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 16> <FIFO>
ST_4 : Operation 541 [1/1] (0.42ns)   --->   "%store_ln552 = store i10 %outpix_26, i10 %outpix_5" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 541 'store' 'store_ln552' <Predicate = (!icmp_ln565)> <Delay = 0.42>
ST_4 : Operation 542 [1/1] (0.42ns)   --->   "%store_ln552 = store i10 %outpix_25, i10 %outpix_4" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 542 'store' 'store_ln552' <Predicate = (!icmp_ln565)> <Delay = 0.42>
ST_4 : Operation 543 [1/1] (0.42ns)   --->   "%store_ln552 = store i10 %outpix_24, i10 %outpix_3" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:552]   --->   Operation 543 'store' 'store_ln552' <Predicate = (!icmp_ln565)> <Delay = 0.42>
ST_4 : Operation 544 [1/1] (0.00ns)   --->   "%br_ln565 = br void %for.body6" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:565]   --->   Operation 544 'br' 'br_ln565' <Predicate = (!icmp_ln565)> <Delay = 0.00>
ST_4 : Operation 545 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %outpix_8, i10 %outpix_5_out"   --->   Operation 545 'store' 'store_ln0' <Predicate = (icmp_ln565)> <Delay = 0.00>
ST_4 : Operation 546 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %outpix_7, i10 %outpix_4_out"   --->   Operation 546 'store' 'store_ln0' <Predicate = (icmp_ln565)> <Delay = 0.00>
ST_4 : Operation 547 [1/1] (0.00ns)   --->   "%store_ln0 = store i10 %outpix_6, i10 %outpix_3_out"   --->   Operation 547 'store' 'store_ln0' <Predicate = (icmp_ln565)> <Delay = 0.00>
ST_4 : Operation 548 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 548 'ret' 'ret_ln0' <Predicate = (icmp_ln565)> <Delay = 0.42>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.734ns, clock uncertainty: 1.818ns.

 <State 1>: 2.083ns
The critical path consists of the following:
	'load' operation 11 bit ('xBar_0_load', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1250->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649) on static variable 'xBar_0' [505]  (0.000 ns)
	'add' operation 12 bit ('add_ln1250', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1250->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649) [507]  (0.798 ns)
	'icmp' operation 1 bit ('icmp_ln1250', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1250->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649) [508]  (0.809 ns)
	'store' operation 0 bit ('store_ln1252', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1252->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649) of variable 'add_ln1252', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1252->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649 on static variable 'xBar_0' [520]  (0.476 ns)

 <State 2>: 2.044ns
The critical path consists of the following:
	fifo read operation ('srcYUV_read', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:571) on port 'srcYUV' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:571) [126]  (2.044 ns)

 <State 3>: 3.454ns
The critical path consists of the following:
	multiplexor before 'phi' operation 10 bit ('outpix') with incoming values : ('conv2_i_i15_i_read') ('conv2_i_i_i295_read') ('outpix') ('outpix', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703) ('tpgBarSelYuv_v_load_2', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1607->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697) ('tpgBarSelRgb_b_load_2_cast', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1611->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697) ('tpgBarSelYuv_v_load_1', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1426->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665) ('tpgBarSelRgb_b_load_1_cast', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1430->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665) ('tpgBarSelYuv_v_load', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1265->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649) ('tpgBarSelRgb_b_load_cast', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1268->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649) [647]  (0.849 ns)
	'call' operation 10 bit ('barWidthMinSamples_delayed', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1442->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673) to 'reg<ap_uint<10> >' [315]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln1483', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1483->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673) [358]  (0.787 ns)
	multiplexor before 'phi' operation 1 bit ('hHatch') [378]  (0.427 ns)
	'phi' operation 1 bit ('hHatch') [378]  (0.000 ns)
	'or' operation 1 bit ('or_ln1494', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1494->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673) [379]  (0.287 ns)
	multiplexor before 'phi' operation 2 bit ('phi_ln1519', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1519->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673) with incoming values : ('select_ln1519', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1519->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673) [387]  (0.427 ns)
	'phi' operation 2 bit ('phi_ln1519', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1519->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673) with incoming values : ('select_ln1519', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1519->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673) [387]  (0.000 ns)
	'getelementptr' operation 2 bit ('blkYuv_1_addr', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1519->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673) [389]  (0.000 ns)
	'load' operation 10 bit ('blkYuv_1_load', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1518->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673) on array 'blkYuv_1' [390]  (0.677 ns)

 <State 4>: 4.828ns
The critical path consists of the following:
	'load' operation 2 bit ('tpgBarSelRgb_g_load_2', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1604->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697) on array 'tpgBarSelRgb_g' [273]  (0.677 ns)
	'sparsemux' operation 10 bit ('outpix', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1604->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697) [285]  (0.427 ns)
	multiplexor before 'phi' operation 10 bit ('outpix') with incoming values : ('outpix') ('blkYuv_load_13', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723) ('blkYuv_load_12', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:716) ('blkYuv_load_11', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:709) ('outpix', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703) ('outpix', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1604->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697) ('blkYuv_load_10', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691) ('blkYuv_load_9', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:683) ('blkYuv_1_load', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1518->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673) ('whiYuv_load', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1503->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673) ('outpix', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1423->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665) ('blkYuv_load_8', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:659) ('outpix', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1263->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649) ('blkYuv_load_7', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:643) ('blkYuv_load_6', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:635) ('blkYuv_load_5', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:627) ('blkYuv_load_4', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:619) ('blkYuv_load_3', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:611) ('blkYuv_load_2', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:603) ('blkYuv_load_1', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:595) ('blkYuv_load', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:587) [648]  (0.849 ns)
	'phi' operation 10 bit ('outpix') with incoming values : ('outpix') ('blkYuv_load_13', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723) ('blkYuv_load_12', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:716) ('blkYuv_load_11', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:709) ('outpix', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703) ('outpix', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1604->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697) ('blkYuv_load_10', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691) ('blkYuv_load_9', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:683) ('blkYuv_1_load', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1518->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673) ('whiYuv_load', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1503->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673) ('outpix', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1423->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665) ('blkYuv_load_8', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:659) ('outpix', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1263->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649) ('blkYuv_load_7', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:643) ('blkYuv_load_6', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:635) ('blkYuv_load_5', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:627) ('blkYuv_load_4', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:619) ('blkYuv_load_3', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:611) ('blkYuv_load_2', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:603) ('blkYuv_load_1', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:595) ('blkYuv_load', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:587) [648]  (0.000 ns)
	'select' operation 10 bit ('outpix', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736) [662]  (0.403 ns)
	multiplexor before 'phi' operation 10 bit ('outpix') with incoming values : ('outpix') ('blkYuv_load_13', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723) ('blkYuv_load_12', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:716) ('blkYuv_load_11', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:709) ('outpix', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703) ('outpix', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1604->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697) ('blkYuv_load_10', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691) ('blkYuv_load_9', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:683) ('blkYuv_1_load', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1518->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673) ('whiYuv_load', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1503->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673) ('outpix', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1423->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665) ('blkYuv_load_8', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:659) ('outpix', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1263->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649) ('blkYuv_load_7', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:643) ('blkYuv_load_6', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:635) ('blkYuv_load_5', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:627) ('blkYuv_load_4', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:619) ('blkYuv_load_3', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:611) ('blkYuv_load_2', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:603) ('blkYuv_load_1', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:595) ('blkYuv_load', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:587) ('outpix', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736) [667]  (0.427 ns)
	'phi' operation 10 bit ('outpix') with incoming values : ('outpix') ('blkYuv_load_13', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723) ('blkYuv_load_12', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:716) ('blkYuv_load_11', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:709) ('outpix', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1862->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:703) ('outpix', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1604->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:697) ('blkYuv_load_10', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691) ('blkYuv_load_9', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:683) ('blkYuv_1_load', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1518->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673) ('whiYuv_load', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1503->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:673) ('outpix', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1423->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:665) ('blkYuv_load_8', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:659) ('outpix', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1263->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:649) ('blkYuv_load_7', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:643) ('blkYuv_load_6', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:635) ('blkYuv_load_5', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:627) ('blkYuv_load_4', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:619) ('blkYuv_load_3', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:611) ('blkYuv_load_2', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:603) ('blkYuv_load_1', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:595) ('blkYuv_load', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1206->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:587) ('outpix', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:736) [667]  (0.000 ns)
	fifo write operation ('write_ln747', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:747) on port 'ovrlayYUV' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:747) [670]  (2.044 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
