0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/RV32I_Core/RV32I_Core.sim/id_stage_sim/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/i_decoder.v,1752778896,verilog,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/i_decoder_tb.v,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/defines.vh,i_decoder,,,../../../../../vivadoSrc/utils;../../../../RV32I_Core.srcs/sources_1/imports/utils,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/id_stage.v,1752699948,verilog,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/immd_gen.v,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/defines.vh,id_stage,,,../../../../../vivadoSrc/utils;../../../../RV32I_Core.srcs/sources_1/imports/utils,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/immd_gen.v,1752556719,verilog,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/regfile.v,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/defines.vh,immd_gen,,,../../../../../vivadoSrc/utils;../../../../RV32I_Core.srcs/sources_1/imports/utils,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/rtl/regfile.v,1752698712,verilog,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/register32.v,,regfile,,,../../../../../vivadoSrc/utils;../../../../RV32I_Core.srcs/sources_1/imports/utils,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/i_decoder_tb.v,1752859196,verilog,,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/defines.vh,i_decoder_tb,,,../../../../../vivadoSrc/utils;../../../../RV32I_Core.srcs/sources_1/imports/utils,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/id_stage_tb.v,1752699236,verilog,,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/defines.vh,id_stage_tb,,,../../../../../vivadoSrc/utils;../../../../RV32I_Core.srcs/sources_1/imports/utils,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/immd_gen_tb.v,1752596395,verilog,,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/defines.vh,immd_gen_tb,,,../../../../../vivadoSrc/utils;../../../../RV32I_Core.srcs/sources_1/imports/utils,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/defines.vh,1752775299,verilog,,,,,,,,,,,,
C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/utils/register32.v,1747585548,verilog,,C:/Users/kyle3/Documents/VivadoProjects/RISC-V/vivadoSrc/tb/id_stage_tb.v,,register32,,,../../../../../vivadoSrc/utils;../../../../RV32I_Core.srcs/sources_1/imports/utils,,,,,
