Return-Path: <linux-kernel+bounces-642518-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [IPv6:2604:1380:45e3:2400::1])
	by mail.lfdr.de (Postfix) with ESMTPS id B10DEAB1FDB
	for <lists+linux-kernel@lfdr.de>; Sat, 10 May 2025 00:23:51 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id 6DB80A0445D
	for <lists+linux-kernel@lfdr.de>; Fri,  9 May 2025 22:23:32 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 173A02620CF;
	Fri,  9 May 2025 22:23:45 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="RfbLc/W7"
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4E80D2609C3;
	Fri,  9 May 2025 22:23:44 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1746829424; cv=none; b=A+C2swVPUWKYnocZhuMdc/UIvrpwKzpCKV6KP4ZZ+f1cIqEvfu0B1WHLsFLvMtytXvh59P8Ef059f3YyGltKKKyumbNdZT4e5vw4jGUxb5xxLZ+pfhZjwp5WvMrqZHuU3nxehEi9QRvSA7MQSbwC8HWDfiSbrUrOhojAYPQaasA=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1746829424; c=relaxed/simple;
	bh=gkF1iBmfa995sCmBCk6c8+T9mHJSG8t8B52ptEzcenk=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=WSAUnq+Frino6tP6KdwXsMT3SBIHj/ks7Qbhe7CRD0aZWqgqFtKzVErBgh8F4V6h/w0uzx9P29HLkAF1Ky/WkFItTIANGZpNHBUzOXndTtrixj/6l6ujT45TVW/x+Rs8n74pnpPVP8X4RzC7FJqIDqCbmk/wv5V/vIxrLrcCBI8=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=RfbLc/W7; arc=none smtp.client-ip=10.30.226.201
Received: by smtp.kernel.org (Postfix) with ESMTPSA id D8024C4CEE4;
	Fri,  9 May 2025 22:23:43 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1746829424;
	bh=gkF1iBmfa995sCmBCk6c8+T9mHJSG8t8B52ptEzcenk=;
	h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
	b=RfbLc/W7nKx3W2LvZGCaQB6YYlS1E4CYO26pTc4H/SxQyJMmEgAzLBVu8/uJu4Eof
	 XjlFXdPu6LIuGrDhPTdjAVHseeYh0CTNg7/FA548wEmz6jnIelPfd2LE3GKe24OjPe
	 iyqFxz6/kj71MouugcJn5tcXScw6ftYrYZz9lDHyZcoXrxFpZq+cY65ceXU3z6P3zV
	 cycXS/HhbC5GditcgtcYBhy/ziiADbP6B7KlhN9YToWK68+uaiyDn/C/YWjzoXXBNK
	 srIq2MhmR/jWed+160wyl6NwJFyG9KFh5FTG8wDe4LibRh+SMV5P+kYq1LKo2cnDZi
	 eFshsbC8wUZCw==
Date: Fri, 9 May 2025 17:23:42 -0500
From: Rob Herring <robh@kernel.org>
To: Stefan Wahren <wahrenst@gmx.net>
Cc: Thomas Gleixner <tglx@linutronix.de>,
	Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Florian Fainelli <florian.fainelli@broadcom.com>,
	Ray Jui <rjui@broadcom.com>, Scott Branden <sbranden@broadcom.com>,
	Broadcom internal kernel review list <bcm-kernel-feedback-list@broadcom.com>,
	linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
	linux-rpi-kernel@lists.infradead.org,
	linux-arm-kernel@lists.infradead.org, kernel-list@raspberrypi.com
Subject: Re: [PATCH] dt-bindings: interrupt-controller: Convert
 brcm,bcm2835-armctrl-ic to DT schema
Message-ID: <20250509222342.GA85203-robh@kernel.org>
References: <20250505144618.1287539-1-robh@kernel.org>
 <ee082ba2-d452-43a1-bb94-3c04c407ea31@gmx.net>
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=iso-8859-1
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
In-Reply-To: <ee082ba2-d452-43a1-bb94-3c04c407ea31@gmx.net>

On Mon, May 05, 2025 at 06:03:29PM +0200, Stefan Wahren wrote:
> Hi Rob,
> 
> Am 05.05.25 um 16:46 schrieb Rob Herring (Arm):
> > Convert the Broadcom BCM2835 ARMCTRL interrupt controller binding to
> > schema format. It's a straight-forward conversion of the typical
> > interrupt controller.
> i send a similiar patch on May 2nd:
> https://lore.kernel.org/linux-devicetree/20250502105213.39864-1-wahrenst@gmx.net/
> 
> I would prefer your version, but ...
> > 
> > Signed-off-by: Rob Herring (Arm) <robh@kernel.org>
> > ---
> >   .../brcm,bcm2835-armctrl-ic.txt               | 131 --------------
> >   .../brcm,bcm2835-armctrl-ic.yaml              | 161 ++++++++++++++++++
> >   2 files changed, 161 insertions(+), 131 deletions(-)
> >   delete mode 100644 Documentation/devicetree/bindings/interrupt-controller/brcm,bcm2835-armctrl-ic.txt
> >   create mode 100644 Documentation/devicetree/bindings/interrupt-controller/brcm,bcm2835-armctrl-ic.yaml
> > 
> > diff --git a/Documentation/devicetree/bindings/interrupt-controller/brcm,bcm2835-armctrl-ic.txt b/Documentation/devicetree/bindings/interrupt-controller/brcm,bcm2835-armctrl-ic.txt
> > deleted file mode 100644
> > index bdd173056f72..000000000000
> > --- a/Documentation/devicetree/bindings/interrupt-controller/brcm,bcm2835-armctrl-ic.txt
> > +++ /dev/null
> > @@ -1,131 +0,0 @@
> > -BCM2835 Top-Level ("ARMCTRL") Interrupt Controller
> > -
> > -The BCM2835 contains a custom top-level interrupt controller, which supports
> > -72 interrupt sources using a 2-level register scheme. The interrupt
> > -controller, or the HW block containing it, is referred to occasionally
> > -as "armctrl" in the SoC documentation, hence naming of this binding.
> > -
> > -The BCM2836 contains the same interrupt controller with the same
> > -interrupts, but the per-CPU interrupt controller is the root, and an
> > -interrupt there indicates that the ARMCTRL has an interrupt to handle.
> > -
> > -Required properties:
> > -
> > -- compatible : should be "brcm,bcm2835-armctrl-ic" or
> > -                 "brcm,bcm2836-armctrl-ic"
> > -- reg : Specifies base physical address and size of the registers.
> > -- interrupt-controller : Identifies the node as an interrupt controller
> > -- #interrupt-cells : Specifies the number of cells needed to encode an
> > -  interrupt source. The value shall be 2.
> > -
> > -  The 1st cell is the interrupt bank; 0 for interrupts in the "IRQ basic
> > -  pending" register, or 1/2 respectively for interrupts in the "IRQ pending
> > -  1/2" register.
> > -
> > -  The 2nd cell contains the interrupt number within the bank. Valid values
> > -  are 0..7 for bank 0, and 0..31 for bank 1.
> > -
> > -Additional required properties for brcm,bcm2836-armctrl-ic:
> > -- interrupts : Specifies the interrupt on the parent for this interrupt
> > -  controller to handle.
> > -
> > -The interrupt sources are as follows:
> > -
> > -Bank 0:
> > -0: ARM_TIMER
> > -1: ARM_MAILBOX
> > -2: ARM_DOORBELL_0
> > -3: ARM_DOORBELL_1
> > -4: VPU0_HALTED
> > -5: VPU1_HALTED
> > -6: ILLEGAL_TYPE0
> > -7: ILLEGAL_TYPE1
> > -
> > -Bank 1:
> > -0: TIMER0
> > -1: TIMER1
> > -2: TIMER2
> > -3: TIMER3
> > -4: CODEC0
> > -5: CODEC1
> > -6: CODEC2
> > -7: VC_JPEG
> > -8: ISP
> > -9: VC_USB
> > -10: VC_3D
> > -11: TRANSPOSER
> > -12: MULTICORESYNC0
> > -13: MULTICORESYNC1
> > -14: MULTICORESYNC2
> > -15: MULTICORESYNC3
> > -16: DMA0
> > -17: DMA1
> > -18: VC_DMA2
> > -19: VC_DMA3
> > -20: DMA4
> > -21: DMA5
> > -22: DMA6
> > -23: DMA7
> > -24: DMA8
> > -25: DMA9
> > -26: DMA10
> > -27: DMA11-14 - shared interrupt for DMA 11 to 14
> > -28: DMAALL - triggers on all dma interrupts (including channel 15)
> > -29: AUX
> > -30: ARM
> > -31: VPUDMA
> > -
> > -Bank 2:
> > -0: HOSTPORT
> > -1: VIDEOSCALER
> > -2: CCP2TX
> > -3: SDC
> > -4: DSI0
> > -5: AVE
> > -6: CAM0
> > -7: CAM1
> > -8: HDMI0
> > -9: HDMI1
> > -10: PIXELVALVE1
> > -11: I2CSPISLV
> > -12: DSI1
> > -13: PWA0
> > -14: PWA1
> > -15: CPR
> > -16: SMI
> > -17: GPIO0
> > -18: GPIO1
> > -19: GPIO2
> > -20: GPIO3
> > -21: VC_I2C
> > -22: VC_SPI
> > -23: VC_I2SPCM
> > -24: VC_SDIO
> > -25: VC_UART
> > -26: SLIMBUS
> > -27: VEC
> > -28: CPG
> > -29: RNG
> > -30: VC_ARASANSDIO
> > -31: AVSPMON
> > -
> > -Example:
> > -
> > -/* BCM2835, first level */
> > -intc: interrupt-controller {
> > -	compatible = "brcm,bcm2835-armctrl-ic";
> > -	reg = <0x7e00b200 0x200>;
> > -	interrupt-controller;
> > -	#interrupt-cells = <2>;
> > -};
> > -
> > -/* BCM2836, second level */
> > -intc: interrupt-controller {
> > -	compatible = "brcm,bcm2836-armctrl-ic";
> > -	reg = <0x7e00b200 0x200>;
> > -	interrupt-controller;
> > -	#interrupt-cells = <2>;
> > -
> > -	interrupt-parent = <&local_intc>;
> > -	interrupts = <8>;
> > -};
> > diff --git a/Documentation/devicetree/bindings/interrupt-controller/brcm,bcm2835-armctrl-ic.yaml b/Documentation/devicetree/bindings/interrupt-controller/brcm,bcm2835-armctrl-ic.yaml
> > new file mode 100644
> > index 000000000000..4edc4c3ff6bd
> > --- /dev/null
> > +++ b/Documentation/devicetree/bindings/interrupt-controller/brcm,bcm2835-armctrl-ic.yaml
> > @@ -0,0 +1,161 @@
> > +%YAML 1.2
> > +---
> > +$id: http://devicetree.org/schemas/interrupt-controller/brcm,bcm2835-armctrl-ic.yaml#
> > +$schema: http://devicetree.org/meta-schemas/core.yaml#
> > +
> > +title: BCM2835 ARMCTRL Interrupt Controller
> > +
> > +maintainers:
> > +  - Florian Fainelli <florian.fainelli@broadcom.com>
> I would suggest to add
> 
> - Raspberry Pi Kernel Maintenance <kernel-list@raspberrypi.com>

Ok, added.

> > +
> > +description: >
> > +  The BCM2835 contains a custom top-level interrupt controller, which supports
> > +  72 interrupt sources using a 2-level register scheme. The interrupt
> > +  controller, or the HW block containing it, is referred to occasionally as
> > +  "armctrl" in the SoC documentation, hence naming of this binding.
> > +
> > +  The BCM2836 contains the same interrupt controller with the same interrupts,
> > +  but the per-CPU interrupt controller is the root, and an interrupt there
> > +  indicates that the ARMCTRL has an interrupt to handle.
> > +
> > +  The interrupt sources are as follows:
> > +
> > +  Bank 0:
> > +    0: ARM_TIMER
> > +    1: ARM_MAILBOX
> > +    2: ARM_DOORBELL_0
> > +    3: ARM_DOORBELL_1
> > +    4: VPU0_HALTED
> > +    5: VPU1_HALTED
> > +    6: ILLEGAL_TYPE0
> > +    7: ILLEGAL_TYPE1
> > +
> > +  Bank 1:
> > +    0: TIMER0
> > +    1: TIMER1
> > +    2: TIMER2
> > +    3: TIMER3
> > +    4: CODEC0
> > +    5: CODEC1
> > +    6: CODEC2
> > +    7: VC_JPEG
> > +    8: ISP
> > +    9: VC_USB
> > +    10: VC_3D
> > +    11: TRANSPOSER
> > +    12: MULTICORESYNC0
> > +    13: MULTICORESYNC1
> > +    14: MULTICORESYNC2
> > +    15: MULTICORESYNC3
> > +    16: DMA0
> > +    17: DMA1
> > +    18: VC_DMA2
> > +    19: VC_DMA3
> > +    20: DMA4
> > +    21: DMA5
> > +    22: DMA6
> > +    23: DMA7
> > +    24: DMA8
> > +    25: DMA9
> > +    26: DMA10
> > +    27: DMA11-14 - shared interrupt for DMA 11 to 14
> > +    28: DMAALL - triggers on all dma interrupts (including channel 15)
> > +    29: AUX
> > +    30: ARM
> > +    31: VPUDMA
> > +
> > +  Bank 2:
> > +    0: HOSTPORT
> > +    1: VIDEOSCALER
> > +    2: CCP2TX
> > +    3: SDC
> > +    4: DSI0
> > +    5: AVE
> > +    6: CAM0
> > +    7: CAM1
> > +    8: HDMI0
> > +    9: HDMI1
> > +    10: PIXELVALVE1
> > +    11: I2CSPISLV
> > +    12: DSI1
> > +    13: PWA0
> > +    14: PWA1
> > +    15: CPR
> > +    16: SMI
> > +    17: GPIO0
> > +    18: GPIO1
> > +    19: GPIO2
> > +    20: GPIO3
> > +    21: VC_I2C
> > +    22: VC_SPI
> > +    23: VC_I2SPCM
> > +    24: VC_SDIO
> > +    25: VC_UART
> > +    26: SLIMBUS
> > +    27: VEC
> > +    28: CPG
> > +    29: RNG
> > +    30: VC_ARASANSDIO
> > +    31: AVSPMON
> > +
> Don't we need something like
> 
> allOf:
>   - $ref: /schemas/interrupt-controller.yaml#
> 
> ?

No. It's not needed because you have to define the constraints here 
anyways. Really, only schemas with child nodes or that have properties 
without further constraints need the reference. It doesn't hurt to have 
it either. It just gets applied twice.

This could change though. Early on when there were not many device 
schemas, it was useful to apply interrupt-controller.yaml on all nodes 
named 'interrupt-controller', but that need has diminished.

Rob

