tests:
- name: msub_1
  bytes: [0x20, 0x8c, 0x02, 0x9b]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i64.read_reg "x2"
      nextln:   v2 = i64.read_reg "x3"
      nextln:   v3 = i64.imul v0, v1
      nextln:   v4 = i64.wrapping_sub v2, v3
      nextln:   i64.write_reg v4, "x0"
- name: msub_2
  bytes: [0x20, 0x8c, 0x02, 0x1b]
  directives: |
      check: entry: // entry block; no preds!
      nextln:   v0 = i64.read_reg "x1"
      nextln:   v1 = i32.trunc_i64 v0
      nextln:   v2 = i64.read_reg "x2"
      nextln:   v3 = i32.trunc_i64 v2
      nextln:   v4 = i64.read_reg "x3"
      nextln:   v5 = i32.trunc_i64 v4
      nextln:   v6 = i32.imul v1, v3
      nextln:   v7 = i32.wrapping_sub v5, v6
      nextln:   i32.write_reg v7, "x0"
