set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {CPU.vho CPU_vhd.sdo}}
	{{"Fast Model"} {CPU_fast.vho CPU_vhd_fast.sdo}}
}
