/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/multiplexeravalon2TMR.v                                                       *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 06/10/2022 13:52:54                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/triplicated/mopshub_top_board/hdl *
 * cmd     : /mnt/c/Users/Lucas/Desktop/mopshub_triplication/tmrg-master/bin/tmrg -vv -c tmrg.cfg   *
 * tmrg rev:                                                                                        *
 *                                                                                                  *
 * src file: multiplexeravalon2.v                                                                   *
 *           Git SHA           : c110441b08b692cc54ebd4a3b84a2599430e8f93                           *
 *           Modification time : 2022-08-30 12:14:46                                                *
 *           File Size         : 7162                                                               *
 *           MD5 hash          : e374c87801e3f705d2b372768e203172                                   *
 *                                                                                                  *
 ****************************************************************************************************/

module multiplexer2TMR(
  output wire [15:0] readdata ,
  input wire [15:0] writedata ,
  input wire [4:0] address ,
  input wire  cs ,
  input wire  read_n ,
  input wire  write_n ,
  input wire [15:0] preregr ,
  input wire [15:0] genregr ,
  input wire [15:0] intregr ,
  input wire [15:0] traconr ,
  input wire [15:0] traar1r ,
  input wire [15:0] traar2r ,
  input wire [15:0] trad01r ,
  input wire [15:0] trad23r ,
  input wire [15:0] trad45r ,
  input wire [15:0] trad67r ,
  input wire [15:0] recconr ,
  input wire [15:0] accmask1r ,
  input wire [15:0] accmask2r ,
  input wire [15:0] recar1r ,
  input wire [15:0] recar2r ,
  input wire [15:0] recd01r ,
  input wire [15:0] recd23r ,
  input wire [15:0] recd45r ,
  input wire [15:0] recd67r ,
  input wire [15:0] fehlregr ,
  output wire [15:0] regbus ,
  output wire  presca ,
  output wire  genrega ,
  output wire  intrega ,
  output wire  tracona ,
  output wire  traar1a ,
  output wire  traar2a ,
  output wire  trad01a ,
  output wire  trad23a ,
  output wire  trad45a ,
  output wire  trad67a ,
  output wire  reccona ,
  output wire  recar1a ,
  output wire  recar2a ,
  output wire  accmask1a ,
  output wire  accmask2a 
);
parameter [15:0] system_id =16'hCA05;
wire [15:0] data_regout_i;
wire [15:0] writedata_i;
reg  [15:0] data_tri_out ;
reg  activ_i ;
wire write_sig;
wire read_sig;

read_mux2TMR #(.system_id(system_id)) read_multiplexer (
    .address(address),
    .preregr(preregr),
    .genregr(genregr),
    .intregr(intregr),
    .traconr(traconr),
    .traar1r(traar1r),
    .traar2r(traar2r),
    .trad01r(trad01r),
    .trad23r(trad23r),
    .trad45r(trad45r),
    .trad67r(trad67r),
    .recconr(recconr),
    .accmask1r(accmask1r),
    .accmask2r(accmask2r),
    .recar1r(recar1r),
    .recar2r(recar2r),
    .recd01r(recd01r),
    .recd23r(recd23r),
    .recd45r(recd45r),
    .recd67r(recd67r),
    .fehlregr(fehlregr),
    .data_out(data_regout_i)
    );

write_demux2TMR write_demultiplexer (
    .address(address),
    .activ_in(activ_i),
    .activ_out({intrega,accmask1a,accmask2a,presca,genrega,tracona,traar1a,traar2a,trad01a,trad23a,trad45a,trad67a,reccona,recar1a,recar2a})
    );
assign regbus =  writedata_i;
assign readdata =  data_tri_out;
assign read_sig =  cs&(~ read_n );
assign write_sig =  cs&(~ write_n );
assign writedata_i =  writedata;

always @( read_sig or data_regout_i )
  begin
    if (read_sig==1'b1)
      data_tri_out =  data_regout_i;
    else
      data_tri_out =  16'd0;
  end

always @( write_sig )
  begin
    if (write_sig==1'b1)
      activ_i =  1'b1;
    else
      activ_i =  1'b0;
  end
endmodule

