ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//cc8Rbw88.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"gpio.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.p2align 2,,3
  18              		.global	MX_GPIO_Init
  19              		.arch armv6s-m
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  23              		.fpu softvfp
  25              	MX_GPIO_Init:
  26              	.LFB37:
  27              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /**
   2:Core/Src/gpio.c ****   ******************************************************************************
   3:Core/Src/gpio.c ****   * File Name          : gpio.c
   4:Core/Src/gpio.c ****   * Description        : This file provides code for the configuration
   5:Core/Src/gpio.c ****   *                      of all used GPIO pins.
   6:Core/Src/gpio.c ****   ******************************************************************************
   7:Core/Src/gpio.c ****   * @attention
   8:Core/Src/gpio.c ****   *
   9:Core/Src/gpio.c ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  10:Core/Src/gpio.c ****   * All rights reserved.</center></h2>
  11:Core/Src/gpio.c ****   *
  12:Core/Src/gpio.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/gpio.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/gpio.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/gpio.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** 
  20:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/gpio.c **** #include "gpio.h"
  22:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE END 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  27:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  30:Core/Src/gpio.c **** 
  31:Core/Src/gpio.c **** /* USER CODE END 1 */
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//cc8Rbw88.s 			page 2


  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /** Configure pins as 
  34:Core/Src/gpio.c ****         * Analog 
  35:Core/Src/gpio.c ****         * Input 
  36:Core/Src/gpio.c ****         * Output
  37:Core/Src/gpio.c ****         * EVENT_OUT
  38:Core/Src/gpio.c ****         * EXTI
  39:Core/Src/gpio.c **** */
  40:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  41:Core/Src/gpio.c **** {
  28              		.loc 1 41 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  42:Core/Src/gpio.c **** 
  43:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  32              		.loc 1 43 3 view .LVU1
  41:Core/Src/gpio.c **** 
  33              		.loc 1 41 1 is_stmt 0 view .LVU2
  34 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 20
  37              		.cfi_offset 4, -20
  38              		.cfi_offset 5, -16
  39              		.cfi_offset 6, -12
  40              		.cfi_offset 7, -8
  41              		.cfi_offset 14, -4
  42 0002 C646     		mov	lr, r8
  43 0004 00B5     		push	{lr}
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 24
  46              		.cfi_offset 8, -24
  47 0006 8AB0     		sub	sp, sp, #40
  48              	.LCFI2:
  49              		.cfi_def_cfa_offset 64
  50              		.loc 1 43 20 view .LVU3
  51 0008 1422     		movs	r2, #20
  52 000a 0021     		movs	r1, #0
  53 000c 05A8     		add	r0, sp, #20
  54 000e FFF7FEFF 		bl	memset
  55              	.LVL0:
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  56              		.loc 1 46 3 is_stmt 1 view .LVU4
  57              	.LBB2:
  58              		.loc 1 46 3 view .LVU5
  59              		.loc 1 46 3 view .LVU6
  60 0012 8020     		movs	r0, #128
  61 0014 254B     		ldr	r3, .L3
  62 0016 0003     		lsls	r0, r0, #12
  63 0018 5969     		ldr	r1, [r3, #20]
  64              	.LBE2:
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  50:Core/Src/gpio.c **** 
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//cc8Rbw88.s 			page 3


  51:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  52:Core/Src/gpio.c ****   HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
  65              		.loc 1 52 3 is_stmt 0 view .LVU7
  66 001a 8024     		movs	r4, #128
  67              	.LBB3:
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  68              		.loc 1 46 3 view .LVU8
  69 001c 0143     		orrs	r1, r0
  70 001e 5961     		str	r1, [r3, #20]
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  71              		.loc 1 46 3 is_stmt 1 view .LVU9
  72 0020 5A69     		ldr	r2, [r3, #20]
  73              	.LBE3:
  53:Core/Src/gpio.c **** 
  54:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  55:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
  74              		.loc 1 55 3 is_stmt 0 view .LVU10
  75 0022 E027     		movs	r7, #224
  76              	.LBB4:
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  77              		.loc 1 46 3 view .LVU11
  78 0024 0240     		ands	r2, r0
  79              	.LBE4:
  80              	.LBB5:
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  81              		.loc 1 47 3 view .LVU12
  82 0026 8020     		movs	r0, #128
  83              	.LBE5:
  84              	.LBB6:
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  85              		.loc 1 46 3 view .LVU13
  86 0028 0192     		str	r2, [sp, #4]
  46:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  87              		.loc 1 46 3 is_stmt 1 view .LVU14
  88 002a 019A     		ldr	r2, [sp, #4]
  89              	.LBE6:
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  90              		.loc 1 47 3 view .LVU15
  91              	.LBB7:
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  92              		.loc 1 47 3 view .LVU16
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  93              		.loc 1 47 3 view .LVU17
  94 002c 5969     		ldr	r1, [r3, #20]
  95 002e C003     		lsls	r0, r0, #15
  96 0030 0143     		orrs	r1, r0
  97 0032 5961     		str	r1, [r3, #20]
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  98              		.loc 1 47 3 view .LVU18
  99 0034 5A69     		ldr	r2, [r3, #20]
 100              	.LBE7:
  52:Core/Src/gpio.c **** 
 101              		.loc 1 52 3 is_stmt 0 view .LVU19
 102 0036 A401     		lsls	r4, r4, #6
 103              	.LBB8:
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 104              		.loc 1 47 3 view .LVU20
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//cc8Rbw88.s 			page 4


 105 0038 0240     		ands	r2, r0
 106              	.LBE8:
 107              	.LBB9:
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 108              		.loc 1 48 3 view .LVU21
 109 003a 8020     		movs	r0, #128
 110              	.LBE9:
 111              	.LBB10:
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 112              		.loc 1 47 3 view .LVU22
 113 003c 0292     		str	r2, [sp, #8]
  47:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 114              		.loc 1 47 3 is_stmt 1 view .LVU23
 115 003e 029A     		ldr	r2, [sp, #8]
 116              	.LBE10:
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 117              		.loc 1 48 3 view .LVU24
 118              	.LBB11:
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 119              		.loc 1 48 3 view .LVU25
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 120              		.loc 1 48 3 view .LVU26
 121 0040 5969     		ldr	r1, [r3, #20]
 122 0042 8002     		lsls	r0, r0, #10
 123 0044 0143     		orrs	r1, r0
 124 0046 5961     		str	r1, [r3, #20]
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 125              		.loc 1 48 3 view .LVU27
 126              	.LBE11:
 127              	.LBB12:
  49:Core/Src/gpio.c **** 
 128              		.loc 1 49 3 is_stmt 0 view .LVU28
 129 0048 8021     		movs	r1, #128
 130              	.LBE12:
 131              	.LBB13:
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 132              		.loc 1 48 3 view .LVU29
 133 004a 5A69     		ldr	r2, [r3, #20]
 134              	.LBE13:
 135              	.LBB14:
  49:Core/Src/gpio.c **** 
 136              		.loc 1 49 3 view .LVU30
 137 004c C902     		lsls	r1, r1, #11
 138              	.LBE14:
 139              	.LBB15:
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 140              		.loc 1 48 3 view .LVU31
 141 004e 0240     		ands	r2, r0
 142 0050 0392     		str	r2, [sp, #12]
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 143              		.loc 1 48 3 is_stmt 1 view .LVU32
 144 0052 039A     		ldr	r2, [sp, #12]
 145              	.LBE15:
  49:Core/Src/gpio.c **** 
 146              		.loc 1 49 3 view .LVU33
 147              	.LBB16:
  49:Core/Src/gpio.c **** 
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//cc8Rbw88.s 			page 5


 148              		.loc 1 49 3 view .LVU34
  49:Core/Src/gpio.c **** 
 149              		.loc 1 49 3 view .LVU35
 150 0054 5A69     		ldr	r2, [r3, #20]
 151              	.LBE16:
 152              		.loc 1 55 3 is_stmt 0 view .LVU36
 153 0056 164D     		ldr	r5, .L3+4
 154              	.LBB17:
  49:Core/Src/gpio.c **** 
 155              		.loc 1 49 3 view .LVU37
 156 0058 0A43     		orrs	r2, r1
 157 005a 5A61     		str	r2, [r3, #20]
  49:Core/Src/gpio.c **** 
 158              		.loc 1 49 3 is_stmt 1 view .LVU38
 159 005c 5B69     		ldr	r3, [r3, #20]
 160              	.LBE17:
 161              		.loc 1 55 3 is_stmt 0 view .LVU39
 162 005e 7F01     		lsls	r7, r7, #5
 163              	.LBB18:
  49:Core/Src/gpio.c **** 
 164              		.loc 1 49 3 view .LVU40
 165 0060 0B40     		ands	r3, r1
 166 0062 0493     		str	r3, [sp, #16]
  49:Core/Src/gpio.c **** 
 167              		.loc 1 49 3 is_stmt 1 view .LVU41
 168 0064 049B     		ldr	r3, [sp, #16]
 169              	.LBE18:
  52:Core/Src/gpio.c **** 
 170              		.loc 1 52 3 view .LVU42
 171 0066 134B     		ldr	r3, .L3+8
 172 0068 2100     		movs	r1, r4
 173 006a 1800     		movs	r0, r3
 174 006c 0022     		movs	r2, #0
 175 006e 9846     		mov	r8, r3
 176 0070 FFF7FEFF 		bl	HAL_GPIO_WritePin
 177              	.LVL1:
 178              		.loc 1 55 3 view .LVU43
 179 0074 0022     		movs	r2, #0
 180 0076 3900     		movs	r1, r7
 181 0078 2800     		movs	r0, r5
 182 007a FFF7FEFF 		bl	HAL_GPIO_WritePin
 183              	.LVL2:
  56:Core/Src/gpio.c **** 
  57:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = BUZZER_Pin;
 184              		.loc 1 58 3 view .LVU44
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 185              		.loc 1 59 24 is_stmt 0 view .LVU45
 186 007e 0126     		movs	r6, #1
  58:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 187              		.loc 1 58 23 view .LVU46
 188 0080 0594     		str	r4, [sp, #20]
 189              		.loc 1 59 3 is_stmt 1 view .LVU47
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 190              		.loc 1 60 24 is_stmt 0 view .LVU48
 191 0082 0024     		movs	r4, #0
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//cc8Rbw88.s 			page 6


  62:Core/Src/gpio.c ****   HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 192              		.loc 1 62 3 view .LVU49
 193 0084 05A9     		add	r1, sp, #20
 194 0086 4046     		mov	r0, r8
  59:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 195              		.loc 1 59 24 view .LVU50
 196 0088 0696     		str	r6, [sp, #24]
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 197              		.loc 1 60 3 is_stmt 1 view .LVU51
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 198              		.loc 1 60 24 is_stmt 0 view .LVU52
 199 008a 0794     		str	r4, [sp, #28]
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 200              		.loc 1 61 3 is_stmt 1 view .LVU53
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 201              		.loc 1 61 25 is_stmt 0 view .LVU54
 202 008c 0894     		str	r4, [sp, #32]
 203              		.loc 1 62 3 is_stmt 1 view .LVU55
 204 008e FFF7FEFF 		bl	HAL_GPIO_Init
 205              	.LVL3:
  63:Core/Src/gpio.c **** 
  64:Core/Src/gpio.c ****   /*Configure GPIO pins : PCPin PCPin PCPin */
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 206              		.loc 1 65 3 view .LVU56
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  67:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  68:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  69:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 207              		.loc 1 69 3 is_stmt 0 view .LVU57
 208 0092 05A9     		add	r1, sp, #20
 209 0094 2800     		movs	r0, r5
  65:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 210              		.loc 1 65 23 view .LVU58
 211 0096 0597     		str	r7, [sp, #20]
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 212              		.loc 1 66 3 is_stmt 1 view .LVU59
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 213              		.loc 1 66 24 is_stmt 0 view .LVU60
 214 0098 0696     		str	r6, [sp, #24]
  67:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 215              		.loc 1 67 3 is_stmt 1 view .LVU61
  67:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 216              		.loc 1 67 24 is_stmt 0 view .LVU62
 217 009a 0794     		str	r4, [sp, #28]
  68:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 218              		.loc 1 68 3 is_stmt 1 view .LVU63
  68:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 219              		.loc 1 68 25 is_stmt 0 view .LVU64
 220 009c 0894     		str	r4, [sp, #32]
 221              		.loc 1 69 3 is_stmt 1 view .LVU65
 222 009e FFF7FEFF 		bl	HAL_GPIO_Init
 223              	.LVL4:
  70:Core/Src/gpio.c **** 
  71:Core/Src/gpio.c **** }
 224              		.loc 1 71 1 is_stmt 0 view .LVU66
 225 00a2 0AB0     		add	sp, sp, #40
 226              		@ sp needed
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//cc8Rbw88.s 			page 7


 227 00a4 04BC     		pop	{r2}
 228 00a6 9046     		mov	r8, r2
 229 00a8 F0BD     		pop	{r4, r5, r6, r7, pc}
 230              	.L4:
 231 00aa C046     		.align	2
 232              	.L3:
 233 00ac 00100240 		.word	1073876992
 234 00b0 00080048 		.word	1207961600
 235 00b4 00040048 		.word	1207960576
 236              		.cfi_endproc
 237              	.LFE37:
 239              		.text
 240              	.Letext0:
 241              		.file 2 "/usr/local/Cellar/arm-gcc-bin/8-2018-q4-major/arm-none-eabi/include/machine/_default_type
 242              		.file 3 "/usr/local/Cellar/arm-gcc-bin/8-2018-q4-major/arm-none-eabi/include/sys/_stdint.h"
 243              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/system_stm32f0xx.h"
 244              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030xc.h"
 245              		.file 6 "/usr/local/Cellar/arm-gcc-bin/8-2018-q4-major/arm-none-eabi/include/sys/lock.h"
 246              		.file 7 "/usr/local/Cellar/arm-gcc-bin/8-2018-q4-major/arm-none-eabi/include/sys/_types.h"
 247              		.file 8 "/usr/local/Cellar/arm-gcc-bin/8-2018-q4-major/lib/gcc/arm-none-eabi/8.2.1/include/stddef.
 248              		.file 9 "/usr/local/Cellar/arm-gcc-bin/8-2018-q4-major/arm-none-eabi/include/sys/reent.h"
 249              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 250              		.file 11 "<built-in>"
ARM GAS  /var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//cc8Rbw88.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//cc8Rbw88.s:16     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//cc8Rbw88.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/vr/85797ndx6jd_r3n_lsprlrj40000gn/T//cc8Rbw88.s:233    .text.MX_GPIO_Init:00000000000000ac $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_WritePin
HAL_GPIO_Init
