###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        11056   # Number of WRITE/WRITEP commands
num_reads_done                 =       302528   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       251184   # Number of read row buffer hits
num_read_cmds                  =       302527   # Number of READ/READP commands
num_writes_done                =        11063   # Number of read requests issued
num_write_row_hits             =         6079   # Number of write row buffer hits
num_act_cmds                   =        56448   # Number of ACT commands
num_pre_cmds                   =        56418   # Number of PRE commands
num_ondemand_pres              =        36856   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8967689   # Cyles of rank active rank.0
rank_active_cycles.1           =      8443480   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1032311   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1556520   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       286271   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1699   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          455   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          525   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          880   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1581   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3122   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          726   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           95   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          104   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18133   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =            4   # Write cmd latency (cycles)
write_latency[40-59]           =           19   # Write cmd latency (cycles)
write_latency[60-79]           =           67   # Write cmd latency (cycles)
write_latency[80-99]           =          127   # Write cmd latency (cycles)
write_latency[100-119]         =          188   # Write cmd latency (cycles)
write_latency[120-139]         =          261   # Write cmd latency (cycles)
write_latency[140-159]         =          308   # Write cmd latency (cycles)
write_latency[160-179]         =          353   # Write cmd latency (cycles)
write_latency[180-199]         =          321   # Write cmd latency (cycles)
write_latency[200-]            =         9403   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       156931   # Read request latency (cycles)
read_latency[40-59]            =        50289   # Read request latency (cycles)
read_latency[60-79]            =        37781   # Read request latency (cycles)
read_latency[80-99]            =        10984   # Read request latency (cycles)
read_latency[100-119]          =         8039   # Read request latency (cycles)
read_latency[120-139]          =         6091   # Read request latency (cycles)
read_latency[140-159]          =         3283   # Read request latency (cycles)
read_latency[160-179]          =         2440   # Read request latency (cycles)
read_latency[180-199]          =         2085   # Read request latency (cycles)
read_latency[200-]             =        24604   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.51916e+07   # Write energy
read_energy                    =  1.21979e+09   # Read energy
act_energy                     =  1.54442e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.95509e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   7.4713e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.59584e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.26873e+09   # Active standby energy rank.1
average_read_latency           =      79.9057   # Average read request latency (cycles)
average_interarrival           =      31.8885   # Average request interarrival latency (cycles)
total_energy                   =  1.42413e+10   # Total energy (pJ)
average_power                  =      1424.13   # Average power (mW)
average_bandwidth              =      2.67598   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        14306   # Number of WRITE/WRITEP commands
num_reads_done                 =       318046   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       266701   # Number of read row buffer hits
num_read_cmds                  =       318045   # Number of READ/READP commands
num_writes_done                =        14312   # Number of read requests issued
num_write_row_hits             =         7854   # Number of write row buffer hits
num_act_cmds                   =        57939   # Number of ACT commands
num_pre_cmds                   =        57908   # Number of PRE commands
num_ondemand_pres              =        38191   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8712981   # Cyles of rank active rank.0
rank_active_cycles.1           =      8614878   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1287019   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1385122   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       305195   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         1698   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          435   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          497   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          843   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1559   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3158   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          679   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           86   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           93   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18115   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            7   # Write cmd latency (cycles)
write_latency[40-59]           =           22   # Write cmd latency (cycles)
write_latency[60-79]           =           76   # Write cmd latency (cycles)
write_latency[80-99]           =          187   # Write cmd latency (cycles)
write_latency[100-119]         =          265   # Write cmd latency (cycles)
write_latency[120-139]         =          382   # Write cmd latency (cycles)
write_latency[140-159]         =          380   # Write cmd latency (cycles)
write_latency[160-179]         =          476   # Write cmd latency (cycles)
write_latency[180-199]         =          472   # Write cmd latency (cycles)
write_latency[200-]            =        12039   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       159380   # Read request latency (cycles)
read_latency[40-59]            =        53963   # Read request latency (cycles)
read_latency[60-79]            =        39706   # Read request latency (cycles)
read_latency[80-99]            =        12500   # Read request latency (cycles)
read_latency[100-119]          =         8846   # Read request latency (cycles)
read_latency[120-139]          =         6506   # Read request latency (cycles)
read_latency[140-159]          =         3517   # Read request latency (cycles)
read_latency[160-179]          =         2793   # Read request latency (cycles)
read_latency[180-199]          =         2295   # Read request latency (cycles)
read_latency[200-]             =        28539   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.14156e+07   # Write energy
read_energy                    =  1.28236e+09   # Read energy
act_energy                     =  1.58521e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  6.17769e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.64859e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.4369e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.37568e+09   # Active standby energy rank.1
average_read_latency           =      86.5554   # Average read request latency (cycles)
average_interarrival           =      30.0878   # Average request interarrival latency (cycles)
total_energy                   =  1.43122e+10   # Total energy (pJ)
average_power                  =      1431.22   # Average power (mW)
average_bandwidth              =      2.83612   # Average bandwidth
