<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>FPGA流水线设计的策略（翻译） | Cyrus' Blog</title><meta name="author" content="cyrus28214"><meta name="copyright" content="cyrus28214"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="FPGA流水线设计的策略 发现一篇非常好的讲FPGA中流水线设计的文章，搬运并翻译一下。 本文是https:&#x2F;&#x2F;zipcpu.com&#x2F;blog&#x2F;2017&#x2F;08&#x2F;14&#x2F;strategies-for-pipelining.html的中文翻译。 学习FPGA的学生常常面临一个棘手的问题，FPGA中所有而事情都是并行发生的。 许多同学来自计算机科学专业，他们理解算法如何工作，一个操作需要在另一个操作之后顺">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA流水线设计的策略（翻译）">
<meta property="og:url" content="https://cyrus28214.top/post/841ad0eeebbd/index.html">
<meta property="og:site_name" content="Cyrus&#39; Blog">
<meta property="og:description" content="FPGA流水线设计的策略 发现一篇非常好的讲FPGA中流水线设计的文章，搬运并翻译一下。 本文是https:&#x2F;&#x2F;zipcpu.com&#x2F;blog&#x2F;2017&#x2F;08&#x2F;14&#x2F;strategies-for-pipelining.html的中文翻译。 学习FPGA的学生常常面临一个棘手的问题，FPGA中所有而事情都是并行发生的。 许多同学来自计算机科学专业，他们理解算法如何工作，一个操作需要在另一个操作之后顺">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://cyrus28214.top/img/FPGA_pipelining/pipeline-traveling-ce.svg">
<meta property="article:published_time" content="2024-06-30T07:22:05.000Z">
<meta property="article:modified_time" content="2024-06-30T07:24:39.550Z">
<meta property="article:author" content="cyrus28214">
<meta property="article:tag" content="数字逻辑">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="Verilog">
<meta property="article:tag" content="翻译">
<meta property="article:tag" content="搬运">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://cyrus28214.top/img/FPGA_pipelining/pipeline-traveling-ce.svg"><link rel="shortcut icon" href="/img/icon32.png"><link rel="canonical" href="https://cyrus28214.top/post/841ad0eeebbd/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=4.13.0"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.5.1/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.33/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":true,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"找不到您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '天',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.11.1/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: true
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'FPGA流水线设计的策略（翻译）',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2024-06-30 15:24:39'
}</script><script>(win=>{
      win.saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
    
      win.getScript = (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        script.onerror = reject
        script.onload = script.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          script.onload = script.onreadystatechange = null
          resolve()
        }

        Object.keys(attr).forEach(key => {
          script.setAttribute(key, attr[key])
        })

        document.head.appendChild(script)
      })
    
      win.getCSS = (url, id = false) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onerror = reject
        link.onload = link.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          link.onload = link.onreadystatechange = null
          resolve()
        }
        document.head.appendChild(link)
      })
    
      win.activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          const isDarkMode = window.matchMedia('(prefers-color-scheme: dark)').matches
          const isLightMode = window.matchMedia('(prefers-color-scheme: light)').matches
          const isNotSpecified = window.matchMedia('(prefers-color-scheme: no-preference)').matches
          const hasNoSupport = !isDarkMode && !isLightMode && !isNotSpecified

          if (t === undefined) {
            if (isLightMode) activateLightMode()
            else if (isDarkMode) activateDarkMode()
            else if (isNotSpecified || hasNoSupport) {
              const now = new Date()
              const hour = now.getHours()
              const isNight = hour <= 6 || hour >= 18
              isNight ? activateDarkMode() : activateLightMode()
            }
            window.matchMedia('(prefers-color-scheme: dark)').addListener(e => {
              if (saveToLocal.get('theme') === undefined) {
                e.matches ? activateDarkMode() : activateLightMode()
              }
            })
          } else if (t === 'light') activateLightMode()
          else activateDarkMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })(window)</script><link rel="stylesheet" href="/css/font.css"><meta name="generator" content="Hexo 7.3.0"><link rel="alternate" href="/atom.xml" title="Cyrus' Blog" type="application/atom+xml">
<link href="https://cdn.bootcss.com/KaTeX/0.11.1/katex.min.css" rel="stylesheet" /></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/icon512.png" onerror="onerror=null;src='/img/avatar/Akkarin.jpg'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">71</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">118</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">13</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 链接</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于我</span></a></div><div class="menus_item"><a class="site-page" href="/lab/"><i class="fa-fw fas fa-flask"></i><span> 实验室</span></a></div><div class="menus_item"><a class="site-page" target="_blank" rel="noopener" href="http://pan.cyrus28214.top"><i class="fa-fw fas fa-cloud"></i><span> 网盘</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/FPGA_pipelining/pipeline-traveling-ce.svg')"><nav id="nav"><span id="blog-info"><a href="/" title="Cyrus' Blog"><span class="site-name">Cyrus' Blog</span></a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search" href="javascript:void(0);"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 分类</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> 链接</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> 关于我</span></a></div><div class="menus_item"><a class="site-page" href="/lab/"><i class="fa-fw fas fa-flask"></i><span> 实验室</span></a></div><div class="menus_item"><a class="site-page" target="_blank" rel="noopener" href="http://pan.cyrus28214.top"><i class="fa-fw fas fa-cloud"></i><span> 网盘</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">FPGA流水线设计的策略（翻译）</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2024-06-30T07:22:05.000Z" title="发表于 2024-06-30 15:22:05">2024-06-30</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2024-06-30T07:24:39.550Z" title="更新于 2024-06-30 15:24:39">2024-06-30</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E5%B5%8C%E5%85%A5%E5%BC%8F/">嵌入式</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">3.3k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>10分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="FPGA流水线设计的策略（翻译）"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h2 id="FPGA流水线设计的策略">FPGA流水线设计的策略</h2>
<p>发现一篇非常好的讲FPGA中流水线设计的文章，搬运并翻译一下。</p>
<p>本文是<a target="_blank" rel="noopener" href="https://zipcpu.com/blog/2017/08/14/strategies-for-pipelining.html">https://zipcpu.com/blog/2017/08/14/strategies-for-pipelining.html</a>的中文翻译。</p>
<p>学习FPGA的学生常常面临一个棘手的问题，FPGA中所有而事情都是并行发生的。</p>
<p>许多同学来自计算机科学专业，他们理解算法如何工作，一个操作需要在另一个操作之后顺序执行。他们很难理解算法中的每一步都对应着一块逻辑电路，需要在相应的时钟周期执行——无论是否使用。</p>
<p>解决操作顺序的一个方法是创建一个巨大的状态机。FPGA往往会同时创建所有状态的逻辑，并且仅在每个时周期结束的时候选择正确的答案。因此，状态机可以非常想我们讨论过的简单的多ALU（算术逻辑单元）。</p>
<p>另一方面，如果FPGA无论如何都会实现操作的所有逻辑，那么为什么不讲这些操作安排成一个序列，每个阶段都做一些有用的事情呢？这种方法将算法重新排列为流水线。流水线往往比状态机方法更快速完成相同的算法，甚至在资源利用方面有时也更高效，尽管这不一定。</p>
<p>数字逻辑流水线的难点在于，<strong>即使流水线的输入尚未有效，流水线也会运行并产生输出</strong>。</p>
<p>让我们讨论几种不同的处理流水线逻辑信号的方法。一般来说，没有一种策略适用于所有情况。选择的策略将取决于算法的需求，以及数据源（输入）和目的地（输出）。</p>
<p>我们将讨论最简单到最复杂的几种策略。</p>
<h2 id="全局有效信号">全局有效信号</h2>
<p>我们将讨论的第一种流水线处理策略是使用<strong>全局有效信号</strong>。在每个阶段，当全局有效信号为真时，进入流水线的数据就是有效的。同样，每个阶段完成所需的时钟周期数不得超过有效信号之间的时钟周期数。我喜欢使用CE（Clock Enable，时钟使能）信号来表示这种有效逻辑。因此，图1显示了这种通信方式的框图。</p>
<p><img src="/img/FPGA_pipelining/pipeline-blocks-global-ce.svg" alt="图1：带有全局有效信号的流水线"></p>
<p>基本规则如下：</p>
<ol>
<li>有一个与时钟同步的全局CE线。每当有新数据准备好时，CE为真。</li>
<li>只有在CE为真时，逻辑才被允许。</li>
</ol>
<p>从而形成类似图2的波形图。</p>
<p><img src="/img/FPGA_pipelining/pipeline-global-ce.svg" alt="图2：带有全局有效信号的流水线"></p>
<p>这种方法的妙处在于不需要真正的流水线逻辑。每个阶段只需等待全局有效信号为真，然后执行逻辑。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> i_clk)</span><br><span class="line">    <span class="keyword">if</span> (i_ce)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">output</span> &lt;= (some <span class="keyword">function</span> of)(i_input);</span><br><span class="line">    <span class="keyword">end</span> <span class="comment">// else *NOTHING* 。如果没有CE=1，则不会发生任何事情。</span></span><br></pre></td></tr></table></figure>
<p>然而，你可能会很快发现，这种方法并不能满足所有流水线的需求。虽然它不能满足所有流水线的需求，但它确实能解决一类重要的问题：信号处理。</p>
<p>在典型的信号处理应用中，数据要么从模数（A/D）转换器进入FPGA，要么从FPGA输出到数模（D/A）转换器，或者同时进行这两种操作。采样率决定何时CE信号需要为高电平，系统会处理和消除任何瞬态，数字逻辑工程师的任务是在整个过程中对进入FPGA的样本进行必要的处理和操作。</p>
<p>由于数据以固定速率穿过FPGA，并且它从不会突然改变速度，全局有效信号非常适用于它。</p>
<p>应用包括数字滤波、数字锁相环、数控振荡器等。实际上，任何以固定数据速率工作的东西都适合用这种方法。</p>
<p>实际上，我们的重采样器一直是基于全局有效信号的概念，它们只是必须处理两个不同的有效信号：一个信号每个<strong>输入</strong>样本保持一个时钟，另一个信号每个<strong>输出</strong>样本保持一个时钟。</p>
<h2 id="减少延迟的移动CE方法">减少延迟的移动CE方法</h2>
<p>上面讨论的全局有效信号有两个基本问题。第一个问题是无法知道输出样本是否“有效”。第二个问题是整个操作依赖于均匀的时钟来产生CE信号。如果数据是以突发方式产生的，而且您不仅想知道何时输出有效，还想知道输出是否有效，该怎么办？在这种情况下，需要采用另一种方法。</p>
<p>我将这种第二种方法称为“移动CE”方法。基本上，流水线中的每个阶段都会向前传播CE，如图3所示。</p>
<p><img src="/img/FPGA_pipelining/pipeline-blocks-traveling-ce.svg" alt="图3：带有流动CE的流水线"></p>
<ol>
<li>只要CE信号为真，与之相关的数据也必须有效。</li>
<li>在每个处理阶段结束时，必须产生一个CE信号，连同该阶段的输出数据。</li>
<li>必须将CE信号初始化为零。此外，如果要使用任何复位，则必须在任何复位时将CE设为零。（复位时数据不关心，但CE线必须设为零。）</li>
<li>除非有CE信号，否则不允许任何变化。因此，只有在i_ce（流水线阶段的输入CE线）高时，才会引用输入数据。</li>
<li>最后，每块逻辑必须随时准备好一个新值进入流水线。这种流水线策略<strong>无法处理停顿</strong>。</li>
</ol>
<p>这种类型逻辑的波形图可能如下图4所示。</p>
<p><img src="/img/FPGA_pipelining/pipeline-traveling-ce.svg" alt="图4：带有流动CE的流水线"></p>
<p>用Verilog表示：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span>    o_ce = <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> i_clk)</span><br><span class="line">    <span class="keyword">if</span> (i_reset)</span><br><span class="line">        o_ce &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        o_ce &lt;= i_ce;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> i_clk)</span><br><span class="line">    <span class="keyword">if</span> (i_ce)</span><br><span class="line">        o_output &lt;= ... <span class="comment">// 一些关于i_input的函数</span></span><br><span class="line"><span class="comment">// else *NOTHING*.  只有reset或i_ce的时候才允许改变</span></span><br></pre></td></tr></table></figure>
<p>这种方法非常适用于可以分成不超过单个输入有效信号的阶段的流水线。同样，它也适用于没有阶段依赖于未来结果的反馈的情况。换句话说，如果没有任何东西需要等待，那么这种流水线方法效果非常好。</p>
<p>这种流水线方法的应用包括逻辑乘法，傅里叶变换处理，视频处理，变速箱等。实际上，我们在Hexbus调试总线中使用了这种方法将输入处理链连接在一起。然而，您可能注意到，这种方法在输出处理链中不起作用。问题在于UART串口发送器传输字符所需的时间超过了一个时钟周期，因此需要另一种流水线信号方法——一种允许流水线末端控制流水线速率的方法。</p>
<h2 id="简单的握手">简单的握手</h2>
<p>流水线流动CE方法的最大问题是无法处理听者未准备好的情况。以UART串口发送器为例，您可以创建一个填充发送器的流水线，但当发送器繁忙时怎么办？这需要一种简单的握手方法，我将在本节中描述。</p>
<p>基本握手依赖于一对信号——一个来自当前设备，另一个来自流水线中的下一个设备。我们将这些信号称为<code>STB</code>（或valid）和<code>BUSY</code>，但根据接口的不同，这些信号有多种其他名称。图5显示了一个简单的流水线，只有两个阶段，握手信号在其中工作。</p>
<p><img src="/img/FPGA_pipelining/pipeline-blocks-handshake.svg" alt="图5：简单握手流水线的框图"></p>
<p>基本规则如下：</p>
<ol>
<li>只要<code>STB</code>线为真且<code>BUSY</code>线为假，事务就会发生。</li>
<li>接收流水线阶段需要小心，不要在不准备接收数据时拉低<code>BUSY</code>线。</li>
<li>数据准备好发送时应提高<code>STB</code>线。数据源不应等待<code>BUSY</code>为假再提高<code>STB</code>线。<br>
不等待<code>BUSY</code>为真是为了避免死锁。通过独立于<code>BUSY</code>设置<code>STB</code>，消除了两者之间的依赖关系。</li>
<li>同样，<code>BUSY</code>线应在不忙状态下拉低。<br>
虽然许多AXI演示实现会在<code>AXI_*READY</code>线为假时拉低（其等效于<code>BUSY</code>线为真），但这只会在不必要的时钟上减慢您的交互。记住，流水线逻辑的目标之一是速度。在不需要时使<code>BUSY</code>为真会减慢流水线。</li>
<li>一旦<code>STB</code>被拉高，在事务发生后的下一个时钟沿到来之前，传输的数据不能更改。也就是说，使用<code>(STB)&amp;&amp;(!BUSY)</code>确定是否需要更改。</li>
<li>任何时间<code>STB</code>为假时，数据线处于“dont’t care”状态。</li>
<li><code>STB</code>和<code>BUSY</code>线必须初始化为零。如果需要复位或清除流水线操作，则这些信号需要在复位或清除时回到零。<br>
由于数据线将处于“dont’t care”状态，因此复位时它们不需要有任何值。</li>
</ol>
<p>从逻辑的角度看，这种握手的波形图类似于图6。</p>
<p><img src="/img/FPGA_pipelining/pipeline-handshake.svg" alt="图6：简单握手流水线信号"></p>
<p>请特别注意“(Transaction)”线。这条线是理解波形图的关键。它由<code>(STB)&amp;&amp;(!BUSY)</code>的组合逻辑给出。这条线是移动CE方法中的CE线。当(Transaction)线为高电平时，数据是有效的（因为<code>STB</code>为高电平），处理可以前进一步。</p>
<p>在构建慢速硬件的控制器时，我多次使用了这种方法。在这些情况下，接收器通常看起来像这样：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> o_busy = <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> i_clk)</span><br><span class="line">    <span class="keyword">if</span> (i_reset)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        o_busy &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        state  &lt;= IDLE_STATE;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">if</span> ((i_ce)&amp;&amp;(!o_busy)) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 我们刚刚接收到一个输入样本，进入这个控制器</span></span><br><span class="line">        <span class="comment">// 将o_busy设置为1，并开始处理这个输入。</span></span><br><span class="line">        o_busy &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        state  &lt;= START_STATE;</span><br><span class="line">        data   &lt;= i_data;</span><br><span class="line">        <span class="comment">// ...</span></span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">case</span>(state)</span><br><span class="line">        <span class="comment">// A state machine is used to handle an interaction</span></span><br><span class="line">        <span class="comment">// with the hardware now that a request has been made.</span></span><br><span class="line">        <span class="comment">// 一个用来与当前发送请求的硬件交互的状态机</span></span><br><span class="line">        <span class="comment">// ...</span></span><br><span class="line">        FINAL_STATE: <span class="keyword">begin</span></span><br><span class="line">            o_busy &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            state  &lt;= IDLE_STATE;</span><br><span class="line">            <span class="comment">// ... 其他逻辑</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="comment">// default:</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br></pre></td></tr></table></figure>
<p>你可能已经猜到了，我的UART发送器使用了这种方法。在UART发送器的测试中，你也可以找到一些与这样一个发送器交互的例子。或者，你可能会在Hexbus模块的发送部分中找到这种流水线的使用方法。</p>
<p>使用UART例子的问题在于，它并没有真正捕捉到任何中间流水线阶段所需的逻辑，只捕捉到了最后阶段的。</p>
<p>在中间阶段，有两种处理方式。要么对<code>BUSY</code>信号进行寄存，从而在任意两个事务之间发生流水线停顿；或者使用组合逻辑创建<code>BUSY</code>信号。使用组合逻辑创建的BUSY信号（如下面的代码示例所示）有一个问题，即随着你在流水线中向后移动，用于确定<code>BUSY</code>信号的延迟会累积。这会减慢逻辑，因此当组合延迟接近你的时钟周期时，这种方法就变得不理想了。另一方面，如果这部分是在逻辑流水线末端的UART或其他任何慢速外围设备（如闪存、ICAPE2 OLEDrgb等），那么你可能无需在意因<code>BUSY</code>信号计算而丢失的时钟周期。</p>
<p>这里是构建一个流水线组件的例子，它使用了这种握手协议作为组件的输入和输出：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> r_busy = <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">initial</span> o_stb  = <span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> i_clk)</span><br><span class="line">    <span class="keyword">if</span> (i_reset)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// reset时，必须清除busy和stb</span></span><br><span class="line">        <span class="comment">// 此时数据为don&#x27;t care</span></span><br><span class="line">        r_busy &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        o_stb  &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">if</span> (!o_busy)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        o_stb &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">if</span> (i_stb)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="comment">// 刚刚发生了一个输入</span></span><br><span class="line">            r_busy &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="comment">// 在这里开始你的逻辑 ...</span></span><br><span class="line">            <span class="comment">//</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="comment">// 否则，保持空闲状态</span></span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span> ((o_stb)&amp;&amp;(!i_busy))</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 刚刚发生了一个输出</span></span><br><span class="line">        r_busy &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        o_stb  &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span> (!o_stb) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// o_busy为真，可以在这里进行任何必要的逻辑操作</span></span><br><span class="line">        <span class="keyword">if</span> (your <span class="keyword">logic</span> is complete)</span><br><span class="line">            o_stb &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="comment">// 否则，等待下一阶段接受我们的输出数据，才能继续。</span></span><br></pre></td></tr></table></figure>
<p>最后一步是设置<code>o_busy</code>信号。我们用<code>r_busy</code>记录我们的组件忙碌的时间。设置<code>o_busy</code>是为了不浪费空闲的时钟周期，尽管需要一些组合逻辑（如借用的时钟时间）来处理。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span>	o_busy = (r_busy) &amp;&amp; (!o_stb || i_busy);</span><br></pre></td></tr></table></figure>
<p>这个示例很容易修改，只需通过<code>r_busy</code>设置<code>o_busy</code>，就可以消除组合累计延迟。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> o_busy = r_busy;</span><br></pre></td></tr></table></figure>
<p>这将创建一个空闲周期，但它也会解决组合时间累积问题。</p>
<p>这种握手方式的例子很多。例如，Wishbone总线有一种交互形式，使用了这种握手方式，尽管它稍微改变了信号名称。虽然<code>STB</code>名称保持不变，但Wishbone总线使用<code>STALL</code>作为其<code>BUSY</code>线的名称。同样，AXI总线规范也使用了这种揘认可方式。事实上，它在五个独立的握手通道上都使用了这种形式。AXI使用<code>*AXI_VALID</code>代替<code>STB</code>和<code>AXI_*READY</code>代替<code>!BUSY</code>。我们之前也已经讨论了主dbgbus模块的传输部分，即返回处理链，作为另一个例子。</p>
<h2 id="带缓冲的握手">带缓冲的握手</h2>
<p><strong>咕咕咕</strong>。</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="https://cyrus28214.top">cyrus28214</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="https://cyrus28214.top/post/841ad0eeebbd/">https://cyrus28214.top/post/841ad0eeebbd/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="https://cyrus28214.top" target="_blank">Cyrus' Blog</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/%E6%95%B0%E5%AD%97%E9%80%BB%E8%BE%91/">数字逻辑</a><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a><a class="post-meta__tags" href="/tags/Verilog/">Verilog</a><a class="post-meta__tags" href="/tags/%E7%BF%BB%E8%AF%91/">翻译</a><a class="post-meta__tags" href="/tags/%E6%90%AC%E8%BF%90/">搬运</a></div><div class="post_share"><div class="social-share" data-image="/img/FPGA_pipelining/pipeline-traveling-ce.svg" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/js/social-share.min.js" defer></script></div></div><div class="post-reward"><div class="reward-button"><i class="fas fa-qrcode"></i>赞助</div><div class="reward-main"><ul class="reward-all"><li class="reward-item"><a href="/img/reward/wechat.jpg" target="_blank"><img class="post-qr-code-img" src="/img/reward/wechat.jpg" alt="微信"/></a><div class="post-qr-code-desc">微信</div></li></ul></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/post/0e500505d1ba/" title="Softmax和交叉熵"><img class="cover" src="/img/softmax/softmax.drawio.png" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">Softmax和交叉熵</div></div></a></div><div class="next-post pull-right"><a href="/post/804e078033c9/" title="线性空间到底是什么？能不能用一句话定义线性空间？为什么线性空间一定有基？"><img class="cover" src="/img/linear_space.svg" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">线性空间到底是什么？能不能用一句话定义线性空间？为什么线性空间一定有基？</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/post/a3d544432687/" title="基于FPGA的魔塔游戏"><img class="cover" src="/img/FPGAmota.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2024-06-20</div><div class="title">基于FPGA的魔塔游戏</div></div></a></div></div></div><hr class="custom-hr"/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div></div><div class="comment-wrap"><div><div id="giscus-wrap"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/icon512.png" onerror="this.onerror=null;this.src='/img/avatar/Akkarin.jpg'" alt="avatar"/></div><div class="author-info__name">cyrus28214</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">71</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">118</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">13</div></a></div><a id="card-info-btn" href="/img/social/WeChatOfficial.jpg"><i class="fab fa-weixin"></i><span>关注微信公众号</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/cyrus28214" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:cyrus28214@gmail.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a><a class="social-icon" href="/img/social/QQ.jpg" target="_blank" title="QQ"><i class="fab fa-qq" style="color: #259ce1;"></i></a><a class="social-icon" href="/img/social/WeChat.jpg" target="_blank" title="微信"><i class="fab fa-weixin" style="color: #08c061;"></i></a><a class="social-icon" href="https://www.zhihu.com/people/cyrus28214" target="_blank" title="知乎"><i class="fab fa-zhihu" style="color: #0080f7;"></i></a></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#FPGA%E6%B5%81%E6%B0%B4%E7%BA%BF%E8%AE%BE%E8%AE%A1%E7%9A%84%E7%AD%96%E7%95%A5"><span class="toc-number">1.</span> <span class="toc-text">FPGA流水线设计的策略</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%85%A8%E5%B1%80%E6%9C%89%E6%95%88%E4%BF%A1%E5%8F%B7"><span class="toc-number">2.</span> <span class="toc-text">全局有效信号</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%87%8F%E5%B0%91%E5%BB%B6%E8%BF%9F%E7%9A%84%E7%A7%BB%E5%8A%A8CE%E6%96%B9%E6%B3%95"><span class="toc-number">3.</span> <span class="toc-text">减少延迟的移动CE方法</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E7%AE%80%E5%8D%95%E7%9A%84%E6%8F%A1%E6%89%8B"><span class="toc-number">4.</span> <span class="toc-text">简单的握手</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%B8%A6%E7%BC%93%E5%86%B2%E7%9A%84%E6%8F%A1%E6%89%8B"><span class="toc-number">5.</span> <span class="toc-text">带缓冲的握手</span></a></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/post/6a508854f8fc/" title="2024年第七届浙江网安省赛WriteUp（预赛+决赛）"><img src="/img/ZJ2024/photo-2.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="2024年第七届浙江网安省赛WriteUp（预赛+决赛）"/></a><div class="content"><a class="title" href="/post/6a508854f8fc/" title="2024年第七届浙江网安省赛WriteUp（预赛+决赛）">2024年第七届浙江网安省赛WriteUp（预赛+决赛）</a><time datetime="2024-11-10T11:22:37.000Z" title="发表于 2024-11-10 19:22:37">2024-11-10</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/post/f10a2580ce0d/" title="CTF Pwn初探：PLT表和GOT表"><img src="/img/pwndbg.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="CTF Pwn初探：PLT表和GOT表"/></a><div class="content"><a class="title" href="/post/f10a2580ce0d/" title="CTF Pwn初探：PLT表和GOT表">CTF Pwn初探：PLT表和GOT表</a><time datetime="2024-10-17T08:40:02.000Z" title="发表于 2024-10-17 16:40:02">2024-10-17</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/post/437a11a61e7e/" title="Life is too short to worry"><img src="/img/ryo.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Life is too short to worry"/></a><div class="content"><a class="title" href="/post/437a11a61e7e/" title="Life is too short to worry">Life is too short to worry</a><time datetime="2024-09-15T13:31:02.000Z" title="发表于 2024-09-15 21:31:02">2024-09-15</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/post/66ee04310549/" title="CMU2024暑期夏令营总结"><img src="/img/CMU/class.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="CMU2024暑期夏令营总结"/></a><div class="content"><a class="title" href="/post/66ee04310549/" title="CMU2024暑期夏令营总结">CMU2024暑期夏令营总结</a><time datetime="2024-09-05T13:41:06.000Z" title="发表于 2024-09-05 21:41:06">2024-09-05</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/post/113f0b50c150/" title="CTF101-安全攻防实践"><img src="/img/CTF101/info.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="CTF101-安全攻防实践"/></a><div class="content"><a class="title" href="/post/113f0b50c150/" title="CTF101-安全攻防实践">CTF101-安全攻防实践</a><time datetime="2024-09-05T07:37:53.000Z" title="发表于 2024-09-05 15:37:53">2024-09-05</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2023 - 2024 By cyrus28214</div><div class="footer_custom_text"><a href="https://beian.miit.gov.cn/" target="_blank">闽ICP备2023012548号</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><a id="to_comment" href="#post-comment" title="直达评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=4.13.0"></script><script src="/js/main.js?v=4.13.0"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.33/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"><link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/katex.min.css"><script src="https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/contrib/copy-tex.min.js"></script><script>(() => {
  document.querySelectorAll('#article-container span.katex-display').forEach(item => {
    btf.wrap(item, 'div', { class: 'katex-wrap'})
  })
})()</script><script>(()=>{
  const getGiscusTheme = theme => {
    return theme === 'dark' ? 'dark' : 'light'
  }

  const loadGiscus = () => {
    const config = Object.assign({
      src: 'https://giscus.app/client.js',
      'data-repo': 'cyrus28214/giscus',
      'data-repo-id': 'R_kgDOLnfx3Q',
      'data-category-id': 'DIC_kwDOLnfx3c4CeVrb',
      'data-mapping': 'pathname',
      'data-theme': getGiscusTheme(document.documentElement.getAttribute('data-theme')),
      'data-reactions-enabled': '1',
      crossorigin: 'anonymous',
      async: true
    },null)

    const ele = document.createElement('script')
    for (let key in config) {
      ele.setAttribute(key, config[key])
    }
    document.getElementById('giscus-wrap').appendChild(ele)
  }

  const changeGiscusTheme = theme => {
    const sendMessage = message => {
      const iframe = document.querySelector('iframe.giscus-frame')
      if (!iframe) return
      iframe.contentWindow.postMessage({ giscus: message }, 'https://giscus.app')
    }

    sendMessage({
      setConfig: {
        theme: getGiscusTheme(theme)
      }
    });
  }

  btf.addGlobalFn('themeChange', changeGiscusTheme, 'giscus')

  if ('Giscus' === 'Giscus' || !false) {
    if (false) btf.loadComment(document.getElementById('giscus-wrap'), loadGiscus)
    else loadGiscus()
  } else {
    window.loadOtherComment= loadGiscus
  }
})()</script></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js?v=4.13.0"></script></div></div></body></html>