Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: state_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: state_reg[1]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1455.2
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 44.8)
Data arrival time: 341.8
Slack: 1113.4
Logic depth: 7
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3    39,   77                       
state_reg[0]/CK->Q       DFFR_X2#*               rr    197.3    197.3    197.3      0.0      0.0     15.3    278.2     23    39,   38  /PD_TOP        (1.10)
i_0_5_74/A1->ZN          NAND2_X4                rf    212.1     14.8     14.3      0.5     15.3      0.6      4.5      1    39,   38  /PD_TOP        (1.10)
i_0_5_55/A2->ZN          NAND2_X4                fr    241.1     29.0     29.0      0.0      7.1      0.6     26.0      1    39,   38  /PD_TOP        (1.10)
i_0_5_65/A->ZN           INV_X8                  rf    248.2      7.1      7.1      0.0     21.5      0.6      4.4      1    39,   38  /PD_TOP        (1.10)
i_0_5_48/A1->ZN          NAND2_X4                fr    259.9     11.7     11.7      0.0      3.5      0.7      4.6      1    39,   38  /PD_TOP        (1.10)
i_0_5_53/A1->ZN          NAND3_X4                rf    278.2     18.3     18.3      0.0      9.7      0.7      4.9      1    39,   38  /PD_TOP        (1.10)
i_0_5_8/B2->ZN           AOI21_X4                fr    310.9     32.7     32.7      0.0     11.2      0.8      4.8      1    39,   38  /PD_TOP        (1.10)
i_0_5_1/A2->ZN           OAI22_X4                rf    341.8     30.9     30.9      0.0     22.2      0.8     17.0      2    39,   38  /PD_TOP        (1.10)
state_reg[1]/D           DFFR_X2#                 f    341.8      0.0               0.0     16.6                             39,   38  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ST[4]
    (Clocked by rtDefaultClock R)
Endpoint: state_reg[1]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1455.2
    (Clock shift: 1500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 44.8)
Data arrival time: 877.3
Slack: 577.9
Logic depth: 6
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ST[4]                    {set_input_delay}        f    700.0    700.0    700.0                        6.2     40.3      3    39,    0                       
i_0_5_62/A1->ZN          NOR2_X4                 fr    755.9     55.9     55.5      0.4    100.0      0.7      4.6      1    39,   38  /PD_TOP        (1.10)
i_0_5_67/A1->ZN          NAND3_X4                rf    776.1     20.2     20.2      0.0     15.8      0.7      4.4      1    39,   38  /PD_TOP        (1.10)
i_0_5_68/A1->ZN          NAND2_X4                fr    804.6     28.5     28.5      0.0     10.9      0.6     26.0      1    39,   38  /PD_TOP        (1.10)
i_0_5_69/A->ZN           INV_X32                 rf    820.3     15.7     15.7      0.0     21.5      4.2    118.6      7    39,   38  /PD_TOP        (1.10)
i_0_5_8/B1->ZN           AOI21_X4                fr    846.4     26.1     26.0      0.1      7.0      0.8      4.8      1    39,   38  /PD_TOP        (1.10)
i_0_5_1/A2->ZN           OAI22_X4                rf    877.3     30.9     30.9      0.0     22.2      0.8     17.0      2    39,   38  /PD_TOP        (1.10)
state_reg[1]/D           DFFR_X2#                 f    877.3      0.0               0.0     16.6                             39,   38  /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: ST[4]
    (Clocked by rtDefaultClock R)
Endpoint: alarmbuzz
    (Clocked by vsysclk R)
Path Group: I2O
Data required time: -17000.0
    (Clock shift: 1000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 881.0
Slack: -17881.0
Logic depth: 7
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
ST[4]                    {set_input_delay}        f    700.0    700.0    700.0                        5.0     40.3      3    39,    0                       
i_0_5_62/A1->ZN          NOR2_X4                 fr    755.9     55.9     55.5      0.4    100.0      0.7      4.6      1    39,   38  /PD_TOP        (1.10)
i_0_5_67/A1->ZN          NAND3_X4                rf    776.1     20.2     20.2      0.0     15.8      0.7      4.4      1    39,   38  /PD_TOP        (1.10)
i_0_5_68/A1->ZN          NAND2_X4                fr    804.6     28.5     28.5      0.0     10.9      0.6     26.0      1    39,   38  /PD_TOP        (1.10)
i_0_5_69/A->ZN           INV_X32                 rf    820.3     15.7     15.7      0.0     21.5      4.2    118.6      7    39,   38  /PD_TOP        (1.10)
i_0_1_17/A->ZN           INV_X8                  fr    830.0      9.7      9.6      0.1      7.0      0.6      4.8      1    39,   38  /PD_TOP        (1.10)
i_0_1_12/B2->ZN          AOI21_X4                rf    843.9     13.9     13.9      0.0      5.4      0.7      4.9      1    39,   38  /PD_TOP        (1.10)
i_0_1_0/A1->ZN           NOR2_X4                 fr    880.5     36.6     36.6      0.0      8.0      5.1     15.1      1    39,   38  /PD_TOP        (1.10)
alarmbuzz                                         r    881.0      0.5               0.5     27.9                             78,   37                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: state_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: display[0]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: -17500.0
    (Clock shift: 500.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 18000.0)
Data arrival time: 343.1
Slack: -17843.1
Logic depth: 8
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      3    39,   77                       
state_reg[0]/CK->Q       DFFR_X2#*               rr    197.3    197.3    197.3      0.0      0.0     15.3    278.2     23    39,   38  /PD_TOP        (1.10)
i_0_5_83/A->ZN           INV_X8                  rf    207.4     10.1      9.6      0.5     15.3      1.8     13.1      3    39,   38  /PD_TOP        (1.10)
i_0_5_89/A1->ZN          NAND2_X4                fr    232.7     25.3     25.3      0.0      4.4      0.6     26.0      1    39,   38  /PD_TOP        (1.10)
i_0_5_79/A->ZN           INV_X8                  rf    239.8      7.1      7.1      0.0     21.5      0.6      4.4      1    39,   38  /PD_TOP        (1.10)
i_0_5_59/A1->ZN          NAND2_X4                fr    251.4     11.6     11.6      0.0      3.5      0.6      4.4      1    39,   38  /PD_TOP        (1.10)
i_0_5_58/A1->ZN          NAND2_X4                rf    263.8     12.4     12.4      0.0      9.6      0.7      4.4      1    39,   38  /PD_TOP        (1.10)
i_0_5_33/A2->ZN          NAND4_X4                fr    283.0     19.2     19.2      0.0      7.0      0.8      4.8      1    39,   38  /PD_TOP        (1.10)
i_0_5_44/B1->ZN          AOI21_X4                rf    299.0     16.0     16.0      0.0     15.0      0.7      4.8      1    39,   38  /PD_TOP        (1.10)
i_0_5_28/A2->ZN          NOR2_X4                 fr    342.7     43.7     43.7      0.0      8.0      5.8     16.9      2    39,   38  /PD_TOP        (1.10)
display[0]                                        r    343.1      0.4               0.4     30.0                              0,   38                       
------------------------------------------------------------------------------------------------------------------------------------------------------------
