library IEEE;
use IEEE.std_logic_1164.all;
use ieee.numeric_std.all;

entity ROMMIPS IS
   generic (
          dataWidth: natural := 32;
          addrWidth: natural := 32;
       memoryAddrWidth:  natural := 6 );   -- 64 posicoes de 32 bits cada
   port (
          Endereco : in  std_logic_vector (addrWidth-1 downto 0);
          Dado     : out std_logic_vector (dataWidth-1 downto 0) );
end entity;

architecture assincrona OF ROMMIPS IS
  type blocoMemoria IS ARRAY(0 TO 2**memoryAddrWidth - 1) OF std_logic_vector(dataWidth-1 downto 0);
  function initMemory
        return blocoMemoria is variable tmp : blocoMemoria := (others => (others => '0'));
  begin
        -- Inicializa os endereços:
		  tmp(0) := "00000001010010010101100000100010"; -- sub t3 t2 t1
		  tmp(1) := "00000001011010000110000000100000"; -- add t4, t3, t0
		  --tmp(0) := "00000001010010110100100000100000"; -- add t1, t2, t3
		  --tmp(4) := "00000001001010000101000000100000"; -- add t1, t1, t0
		  --tmp(4) := "000000 01010 01011 01001 00000 100010"; -- sub t1, t2, t3
        return tmp;
    end initMemory;
  signal memROM: blocoMemoria := initMemory;
 -- attribute ram_init_file : string;
 -- attribute ram_init_file of memROM:
 -- signal is "ROMcontent.mif";

-- Utiliza uma quantidade menor de endereços locais:
   signal EnderecoLocal : std_logic_vector(memoryAddrWidth-1 downto 0);

begin
  EnderecoLocal <= Endereco(memoryAddrWidth+1 downto 2);
  Dado <= memROM (to_integer(unsigned(EnderecoLocal)));
end architecture;