0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/tblum/Documents/FPGA_Pong/Pong/VGA_Controller.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
C:/Users/tblum/Documents/FPGA_Pong/Pong/VGA_Controller.srcs/sim_1/new/vga_test_tb.vhd,1654119938,vhdl,,,,vga_test_tb,,,,,,,,
C:/Users/tblum/Documents/fpgaProjekt/VGA_Controller/VGA_Controller/VGA_Controller.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1652805150,verilog,,,,clk_wiz_0,,,../../../../VGA_Controller.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/tblum/Documents/fpgaProjekt/VGA_Controller/VGA_Controller/VGA_Controller.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1652805150,verilog,,C:/Users/tblum/Documents/fpgaProjekt/VGA_Controller/VGA_Controller/VGA_Controller.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../VGA_Controller.gen/sources_1/ip/clk_wiz_0,,,,,
C:/Users/tblum/Documents/fpgaProjekt/VGA_Controller/VGA_Controller/VGA_Controller.srcs/sources_1/new/VGA_test.vhd,1654119264,vhdl,C:/Users/tblum/Documents/FPGA_Pong/Pong/VGA_Controller.srcs/sim_1/new/vga_test_tb.vhd,,,vga_test,,,,,,,,
C:/Users/tblum/Documents/fpgaProjekt/VGA_Controller/VGA_Controller/VGA_Controller.srcs/sources_1/new/vga_controller.vhd,1654118819,vhdl,,,,vga_controller,,,,,,,,
