Vivado Simulator 2016.2
Time resolution is 1 ps
Warning: *** Warning: The analog data file for XADC was not found. Use the SIM_MONITOR_FILE generic to specify the input analog data file name or use default name: design.txt. 
Time: 0 ps  Iteration: 0  Process: /sonar_tb/sonar_i/block_design/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/READFILE_P  File: C:\Xilinx\Vivado\2016.2\data/vhdl/src/unisims/primitive/XADC.vhd
