// Seed: 622113344
module module_0 (
    output tri id_0,
    input wire id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri id_4,
    input tri0 id_5,
    output uwire id_6,
    input wire id_7,
    input wand id_8,
    input tri id_9,
    output tri1 id_10#(
        .id_12(1),
        .id_13(-1),
        .id_14(-1)
    )
);
  logic id_15;
  assign module_1.id_0 = 0;
  parameter id_16 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input wire id_2,
    input tri0 id_3,
    input uwire id_4,
    input uwire id_5#(
        .id_17(-1),
        .id_18(1),
        .id_19(-1)
    ),
    output tri id_6,
    output wire id_7,
    output wor id_8,
    output tri0 id_9,
    input wand id_10,
    input supply0 id_11,
    output uwire id_12,
    input wire id_13,
    input tri1 id_14,
    output wire id_15
);
  module_0 modCall_1 (
      id_0,
      id_10,
      id_1,
      id_9,
      id_1,
      id_3,
      id_7,
      id_14,
      id_2,
      id_3,
      id_9
  );
  assign id_17 = 1'b0;
endmodule
