[04/25 18:55:01      0s] 
[04/25 18:55:01      0s] Cadence Innovus(TM) Implementation System.
[04/25 18:55:01      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/25 18:55:01      0s] 
[04/25 18:55:01      0s] Version:	v17.12-s095_1, built Thu Nov 9 12:10:01 PST 2017
[04/25 18:55:01      0s] Options:	
[04/25 18:55:01      0s] Date:		Wed Apr 25 18:55:01 2018
[04/25 18:55:01      0s] Host:		enicsw03 (x86_64 w/Linux 2.6.32-642.11.1.el6.x86_64) (6cores*24cpus*Intel(R) Xeon(R) CPU E5-2620 v2 @ 2.10GHz 15360KB)
[04/25 18:55:01      0s] OS:		CentOS release 6.8 (Final)
[04/25 18:55:01      0s] 
[04/25 18:55:01      0s] License:
[04/25 18:55:01      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[04/25 18:55:01      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/25 18:55:44     22s] @(#)CDS: Innovus v17.12-s095_1 (64bit) 11/09/2017 12:10 (Linux 2.6.18-194.el5)
[04/25 18:55:44     22s] @(#)CDS: NanoRoute 17.12-s095_1 NR171102-1913/17_12-UB (database version 2.30, 405.7.1) {superthreading v1.44}
[04/25 18:55:44     22s] @(#)CDS: AAE 17.12-s040 (64bit) 11/09/2017 (Linux 2.6.18-194.el5)
[04/25 18:55:44     22s] @(#)CDS: CTE 17.12-s036_1 () Nov  2 2017 09:33:40 ( )
[04/25 18:55:44     22s] @(#)CDS: SYNTECH 17.12-s012_1 () Oct 31 2017 04:30:11 ( )
[04/25 18:55:44     22s] @(#)CDS: CPE v17.12-s076
[04/25 18:55:44     22s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[04/25 18:55:44     22s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[04/25 18:55:44     22s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[04/25 18:55:44     22s] @(#)CDS: RCDB 11.10
[04/25 18:55:44     22s] --- Running on enicsw03 (x86_64 w/Linux 2.6.32-642.11.1.el6.x86_64) (6cores*24cpus*Intel(R) Xeon(R) CPU E5-2620 v2 @ 2.10GHz 15360KB) ---
[04/25 18:55:44     22s] Create and set the environment variable TMPDIR to /tmp/724743.1.all.q/innovus_temp_19861_enicsw03_marinbh_zG1naN.

[04/25 18:55:44     22s] The soft stacksize limit is either up to the hard limit or larger than 0.2%RAM. No change is needed.
[04/25 18:55:46     23s] 
[04/25 18:55:46     23s] **INFO:  MMMC transition support version v31-84 
[04/25 18:55:46     23s] 
[04/25 18:55:46     23s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/25 18:55:46     23s] <CMD> suppressMessage ENCEXT-2799
[04/25 18:55:46     23s] <CMD> getVersion
[04/25 18:55:47     24s] <CMD> getDrawView
[04/25 18:55:47     24s] <CMD> loadWorkspace -name Physical
[04/25 18:55:47     24s] <CMD> win
[04/25 18:56:54     29s] <CMD> setDesignMode -process 65
[04/25 18:56:54     29s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[04/25 18:56:54     29s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[04/25 18:56:54     29s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[04/25 18:56:54     29s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[04/25 18:56:54     29s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[04/25 18:56:54     29s] Updating process node dependent CCOpt properties for the 65nm process node.
[04/25 18:56:54     29s] <CMD> setNanoRouteMode -quiet -routeWithViaInPin true
[04/25 18:56:54     29s] <CMD> set init_gnd_net gnd
[04/25 18:56:54     29s] <CMD> set init_pwr_net vdd
[04/25 18:56:54     29s] <CMD> set init_lef_file {/data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/lef/1p9m_6x2z/sc12_tech.lef /data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc12_base_rvt/r0p0/lef/sc12_cln65lp_base_rvt.lef}
[04/25 18:56:54     29s] <CMD> set init_verilog ../../export/scm65.post_py.v
[04/25 18:56:54     29s] <CMD> set init_mmmc_file ../scm65.mmmc
[04/25 18:56:54     29s] <CMD> suppressMessage ENCLF-200
[04/25 18:56:54     29s] <CMD> suppressMessage TECHLIB-436
[04/25 18:56:54     29s] <CMD> suppressMessage TECHLIB-302
[04/25 18:56:54     29s] <CMD> suppressMessage ENCLF-58
[04/25 18:56:54     29s] <CMD> suppressMessage LEFPARS-2001
[04/25 18:56:54     29s] <CMD> suppressMessage ENCTS-282
[04/25 18:56:54     29s] <CMD> set init_design_uniquify 1
[04/25 18:56:54     29s] <CMD> init_design
[04/25 18:56:54     29s] #% Begin Load MMMC data ... (date=04/25 18:56:54, mem=470.5M)
[04/25 18:56:54     29s] #% End Load MMMC data ... (date=04/25 18:56:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=470.6M, current mem=470.6M)
[04/25 18:56:54     29s] 
[04/25 18:56:54     29s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/arm_tech/r2p0/lef/1p9m_6x2z/sc12_tech.lef ...
[04/25 18:56:55     29s] 
[04/25 18:56:55     29s] Loading LEF file /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lef/sc12_cln65lp_base_rvt.lef ...
[04/25 18:56:55     29s] Set DBUPerIGU to M2 pitch 400.
[04/25 18:56:55     29s] **WARN: (EMS-42):	Message (IMPLF-200) has been suppressed from output.
[04/25 18:56:55     29s] 
[04/25 18:56:55     29s] viaInitial starts at Wed Apr 25 18:56:55 2018
viaInitial ends at Wed Apr 25 18:56:55 2018
Loading view definition file from ../scm65.mmmc
[04/25 18:56:55     29s] Reading wc_libset timing library '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib' ...
[04/25 18:56:57     30s] **ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313034)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313028)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313385)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313379)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313736)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 313730)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314087)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314081)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314438)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314432)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314789)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 314783)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315140)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315134)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315491)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315485)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315842)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 315836)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 1023019)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib, Line 1023013)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/25 18:57:00     34s] Read 950 cells in library 'sc12_cln65lp_base_rvt_ss_typical_max_0p90v_125c' 
[04/25 18:57:00     34s] Reading bc_libset timing library '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/lib/sc12_cln65lp_base_rvt_ff_typical_min_1p32v_m40c.lib' ...
[04/25 18:57:06     40s] Read 950 cells in library 'sc12_cln65lp_base_rvt_ff_typical_min_1p32v_m40c' 
[04/25 18:57:06     40s] *** End library_loading (cpu=0.18min, real=0.18min, mem=53.7M, fe_cpu=0.68min, fe_real=2.08min, fe_mem=518.9M) ***
[04/25 18:57:06     40s] #% Begin Load netlist data ... (date=04/25 18:57:06, mem=657.6M)
[04/25 18:57:06     40s] *** Begin netlist parsing (mem=518.9M) ***
[04/25 18:57:07     40s] Created 950 new cells from 2 timing libraries.
[04/25 18:57:07     40s] Reading netlist ...
[04/25 18:57:07     40s] Backslashed names will retain backslash and a trailing blank character.
[04/25 18:57:07     40s] Reading verilog netlist '../../export/scm65.post_py.v'
[04/25 18:57:07     40s] 
[04/25 18:57:07     40s] *** Memory Usage v#1 (Current mem = 518.891M, initial mem = 167.633M) ***
[04/25 18:57:07     40s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:01.0, mem=518.9M) ***
[04/25 18:57:07     40s] #% End Load netlist data ... (date=04/25 18:57:07, total cpu=0:00:00.1, real=0:00:01.0, peak res=657.6M, current mem=536.9M)
[04/25 18:57:07     40s] Top level cell is scm65.
[04/25 18:57:08     41s] Hooked 1900 DB cells to tlib cells.
[04/25 18:57:08     41s] 2 empty module found.
[04/25 18:57:08     41s] Starting recursive module instantiation check.
[04/25 18:57:08     41s] No recursion found.
[04/25 18:57:08     41s] Building hierarchical netlist for Cell scm65 ...
[04/25 18:57:08     41s] *** Netlist is NOT unique.
[04/25 18:57:08     41s] ** info: there are 1927 modules.
[04/25 18:57:08     41s] ** info: there are 1006 stdCell insts.
[04/25 18:57:08     41s] 
[04/25 18:57:08     41s] *** Memory Usage v#1 (Current mem = 572.613M, initial mem = 167.633M) ***
[04/25 18:57:08     41s] Set Default Net Delay as 1000 ps.
[04/25 18:57:08     41s] Set Default Net Load as 0.5 pF. 
[04/25 18:57:08     41s] Set Default Input Pin Transition as 0.1 ps.
[04/25 18:57:08     41s] Extraction setup Delayed 
[04/25 18:57:08     41s] *Info: initialize multi-corner CTS.
[04/25 18:57:08     42s] Reading timing constraints file '../scm65.sdc' ...
[04/25 18:57:08     42s] Current (total cpu=0:00:42.2, real=0:02:07, peak res=724.7M, current mem=724.7M)
[04/25 18:57:09     42s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 31).
[04/25 18:57:09     42s] 
[04/25 18:57:09     42s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 31).

**ERROR: (TCLNL-305):	set_multicycle_path: empty list of pins passed (File ../scm65.sdc, Line 31).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_multicycle_path (File ../scm65.sdc, Line 31).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 32).
[04/25 18:57:09     42s] 
[04/25 18:57:09     42s] **ERROR: (TCLCMD-917):	Cannot find 'pins' that match 'MemoryLatch_reg*/Q*' (File ../scm65.sdc, Line 32).

**ERROR: (TCLNL-305):	set_multicycle_path: empty list of pins passed (File ../scm65.sdc, Line 32).

**ERROR: (TCLCMD-1170):	Invalid path description specified for command set_multicycle_path (File ../scm65.sdc, Line 32).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*DGWClkLeftNet*' (File ../scm65.sdc, Line 50).
[04/25 18:57:09     42s] 
[04/25 18:57:09     42s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match '*DGWClkLeftNet*' (File ../scm65.sdc, Line 50).

**WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern '*DGWClkNetToBuff*' (File ../scm65.sdc, Line 50).
[04/25 18:57:09     42s] 
[04/25 18:57:09     42s] **ERROR: (TCLCMD-917):	Cannot find 'instances, nets, modules, or cells' that match '*DGWClkNetToBuff*' (File ../scm65.sdc, Line 50).

INFO (CTE): Reading of timing constraints file ../scm65.sdc completed, with 4 Warnings and 8 Errors.
[04/25 18:57:09     42s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=729.6M, current mem=729.6M)
[04/25 18:57:09     42s] Current (total cpu=0:00:42.3, real=0:02:08, peak res=729.6M, current mem=729.4M)
[04/25 18:57:09     42s] Creating Cell Server ...(0, 1, 1, 1)
[04/25 18:57:09     42s] Summary for sequential cells identification: 
[04/25 18:57:09     42s]   Identified SBFF number: 148
[04/25 18:57:09     42s]   Identified MBFF number: 0
[04/25 18:57:09     42s]   Identified SB Latch number: 0
[04/25 18:57:09     42s]   Identified MB Latch number: 0
[04/25 18:57:09     42s]   Not identified SBFF number: 0
[04/25 18:57:09     42s]   Not identified MBFF number: 0
[04/25 18:57:09     42s]   Not identified SB Latch number: 0
[04/25 18:57:09     42s]   Not identified MB Latch number: 0
[04/25 18:57:09     42s]   Number of sequential cells which are not FFs: 106
[04/25 18:57:09     42s] Total number of combinational cells: 687
[04/25 18:57:09     42s] Total number of sequential cells: 254
[04/25 18:57:09     42s] Total number of tristate cells: 9
[04/25 18:57:09     42s] Total number of level shifter cells: 0
[04/25 18:57:09     42s] Total number of power gating cells: 0
[04/25 18:57:09     42s] Total number of isolation cells: 0
[04/25 18:57:09     42s] Total number of power switch cells: 0
[04/25 18:57:09     42s] Total number of pulse generator cells: 0
[04/25 18:57:09     42s] Total number of always on buffers: 0
[04/25 18:57:09     42s] Total number of retention cells: 0
[04/25 18:57:09     42s] List of usable buffers: BUFH_X0P8M_A12TR BUFH_X0P7M_A12TR BUFH_X11M_A12TR BUFH_X13M_A12TR BUFH_X16M_A12TR BUFH_X1M_A12TR BUFH_X1P2M_A12TR BUFH_X1P7M_A12TR BUFH_X1P4M_A12TR BUFH_X2M_A12TR BUFH_X3M_A12TR BUFH_X2P5M_A12TR BUFH_X3P5M_A12TR BUFH_X4M_A12TR BUFH_X5M_A12TR BUFH_X6M_A12TR BUFH_X7P5M_A12TR BUFH_X9M_A12TR BUF_X0P7B_A12TR BUF_X0P7M_A12TR BUF_X0P8M_A12TR BUF_X0P8B_A12TR BUF_X11M_A12TR BUF_X11B_A12TR BUF_X13M_A12TR BUF_X13B_A12TR BUF_X16B_A12TR BUF_X16M_A12TR BUF_X1M_A12TR BUF_X1B_A12TR BUF_X1P2B_A12TR BUF_X1P2M_A12TR BUF_X1P4B_A12TR BUF_X1P4M_A12TR BUF_X1P7B_A12TR BUF_X1P7M_A12TR BUF_X2M_A12TR BUF_X2B_A12TR BUF_X2P5B_A12TR BUF_X2P5M_A12TR BUF_X3M_A12TR BUF_X3B_A12TR BUF_X3P5M_A12TR BUF_X3P5B_A12TR BUF_X4B_A12TR BUF_X4M_A12TR BUF_X5M_A12TR BUF_X5B_A12TR BUF_X6M_A12TR BUF_X6B_A12TR BUF_X7P5M_A12TR BUF_X7P5B_A12TR BUF_X9B_A12TR BUF_X9M_A12TR DLY2_X2M_A12TR DLY2_X4M_A12TR
[04/25 18:57:09     42s] Total number of usable buffers: 56
[04/25 18:57:09     42s] List of unusable buffers: FRICG_X0P5B_A12TR FRICG_X0P6B_A12TR FRICG_X0P8B_A12TR FRICG_X0P7B_A12TR FRICG_X11B_A12TR FRICG_X13B_A12TR FRICG_X16B_A12TR FRICG_X1B_A12TR FRICG_X1P2B_A12TR FRICG_X1P4B_A12TR FRICG_X2B_A12TR FRICG_X1P7B_A12TR FRICG_X3B_A12TR FRICG_X2P5B_A12TR FRICG_X4B_A12TR FRICG_X3P5B_A12TR FRICG_X5B_A12TR FRICG_X6B_A12TR FRICG_X7P5B_A12TR FRICG_X9B_A12TR
[04/25 18:57:09     42s] Total number of unusable buffers: 20
[04/25 18:57:09     42s] List of usable inverters: INV_X0P5B_A12TR INV_X0P5M_A12TR INV_X0P6B_A12TR INV_X0P6M_A12TR INV_X0P7B_A12TR INV_X0P7M_A12TR INV_X0P8M_A12TR INV_X0P8B_A12TR INV_X11M_A12TR INV_X11B_A12TR INV_X13M_A12TR INV_X13B_A12TR INV_X16B_A12TR INV_X16M_A12TR INV_X1M_A12TR INV_X1B_A12TR INV_X1P2B_A12TR INV_X1P2M_A12TR INV_X1P4B_A12TR INV_X1P4M_A12TR INV_X1P7B_A12TR INV_X1P7M_A12TR INV_X2M_A12TR INV_X2B_A12TR INV_X2P5B_A12TR INV_X2P5M_A12TR INV_X3M_A12TR INV_X3B_A12TR INV_X3P5B_A12TR INV_X3P5M_A12TR INV_X4M_A12TR INV_X4B_A12TR INV_X5M_A12TR INV_X5B_A12TR INV_X6M_A12TR INV_X6B_A12TR INV_X7P5M_A12TR INV_X7P5B_A12TR INV_X9M_A12TR INV_X9B_A12TR
[04/25 18:57:09     42s] Total number of usable inverters: 40
[04/25 18:57:09     42s] List of unusable inverters:
[04/25 18:57:09     42s] Total number of unusable inverters: 0
[04/25 18:57:09     42s] List of identified usable delay cells: DLY2_X1M_A12TR DLY2_X0P5M_A12TR DLY4_X0P5M_A12TR DLY4_X1M_A12TR DLY4_X2M_A12TR DLY4_X4M_A12TR
[04/25 18:57:09     42s] Total number of identified usable delay cells: 6
[04/25 18:57:09     42s] List of identified unusable delay cells:
[04/25 18:57:09     42s] Total number of identified unusable delay cells: 0
[04/25 18:57:09     42s] Creating Cell Server, finished. 
[04/25 18:57:09     42s] 
[04/25 18:57:09     42s] Deleting Cell Server ...
[04/25 18:57:09     42s] **WARN: (IMPSYC-2):	Timing information is not defined for cell WELLANTENNATIEPW2_A12TR; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[04/25 18:57:09     42s] Type 'man IMPSYC-2' for more detail.
[04/25 18:57:09     42s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[04/25 18:57:09     42s] Extraction setup Started 
[04/25 18:57:09     42s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[04/25 18:57:09     42s] **WARN: (EMS-42):	Message (IMPEXT-6202) has been suppressed from output.
[04/25 18:57:09     42s] Reading Capacitance Table File /data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcworst.captbl ...
[04/25 18:57:09     42s] Cap table was created using Encounter 08.10-s372_1.
[04/25 18:57:09     42s] Process name: cln65lp_1p09m+alrdl_rcworst.
[04/25 18:57:09     42s] Reading Capacitance Table File /data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcbest.captbl ...
[04/25 18:57:09     42s] Cap table was created using Encounter 08.10-s372_1.
[04/25 18:57:09     42s] Process name: cln65lp_1p09m+alrdl_rcbest.
[04/25 18:57:09     42s] Importing multi-corner RC tables ... 
[04/25 18:57:09     42s] Summary of Active RC-Corners : 
[04/25 18:57:09     42s]  
[04/25 18:57:09     42s]  Analysis View: wc_analysis_view
[04/25 18:57:09     42s]     RC-Corner Name        : wc_rc_corner
[04/25 18:57:09     42s]     RC-Corner Index       : 0
[04/25 18:57:09     42s]     RC-Corner Temperature : 125 Celsius
[04/25 18:57:09     42s]     RC-Corner Cap Table   : '/data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcworst.captbl'
[04/25 18:57:09     42s]     RC-Corner PreRoute Res Factor         : 1
[04/25 18:57:09     42s]     RC-Corner PreRoute Cap Factor         : 1
[04/25 18:57:09     42s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/25 18:57:09     42s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/25 18:57:09     42s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/25 18:57:09     42s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/25 18:57:09     42s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/25 18:57:09     42s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/25 18:57:09     42s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/25 18:57:09     42s]     RC-Corner Technology file: '/data/tsmc/65LP//pdk/Assura/lvs_rcx/qrcTechFile'
[04/25 18:57:09     42s]  
[04/25 18:57:09     42s]  Analysis View: bc_analysis_view
[04/25 18:57:09     42s]     RC-Corner Name        : bc_rc_corner
[04/25 18:57:09     42s]     RC-Corner Index       : 1
[04/25 18:57:09     42s]     RC-Corner Temperature : -40 Celsius
[04/25 18:57:09     42s]     RC-Corner Cap Table   : '/data/tsmc/65LP//dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//arm_tech/r2p0/cadence_captable/1p9m_6x2z/rcbest.captbl'
[04/25 18:57:09     42s]     RC-Corner PreRoute Res Factor         : 1
[04/25 18:57:09     42s]     RC-Corner PreRoute Cap Factor         : 1
[04/25 18:57:09     42s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/25 18:57:09     42s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/25 18:57:09     42s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/25 18:57:09     42s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/25 18:57:09     42s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/25 18:57:09     42s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/25 18:57:09     42s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/25 18:57:09     42s]     RC-Corner Technology file: '/data/tsmc/65LP//pdk/Assura/lvs_rcx/qrcTechFile'
[04/25 18:57:09     42s] Technology file '/data/tsmc/65LP//pdk/Assura/lvs_rcx/qrcTechFile' associated with first view 'wc_analysis_view' will be used as the primary corner for the multi-corner extraction.
[04/25 18:57:10     43s] The lower process node is set using setDesignMode and the technology file for tQuantus extraction specified. Therefore, the default value for PostRoute extraction mode's effortLevel(-effortLeveloption of the setExtractRCMode) changed from 'low' to 'medium'.
[04/25 18:57:10     43s] 
[04/25 18:57:10     43s] *** Summary of all messages that are not suppressed in this session:
[04/25 18:57:10     43s] Severity  ID               Count  Summary                                  
[04/25 18:57:10     43s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[04/25 18:57:10     43s] WARNING   TCLCMD-513           4  The software could not find a matching o...
[04/25 18:57:10     43s] ERROR     TCLCMD-917           4  Cannot find '%s' that match '%s'         
[04/25 18:57:10     43s] ERROR     TCLCMD-1170          2  Invalid path description specified for c...
[04/25 18:57:10     43s] ERROR     TCLNL-305            2  %s: empty list of pins passed            
[04/25 18:57:10     43s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[04/25 18:57:10     43s] *** Message Summary: 5 warning(s), 28 error(s)
[04/25 18:57:10     43s] 
[04/25 18:57:10     43s] <CMD> floorPlan -site sc12_cln65lp -adjustToSite -s 105 40.8 0 0 0 0
[04/25 18:57:10     43s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/25 18:57:10     43s] <CMD> sroute -connect { corePin } -nets { vdd gnd } -layerChangeRange { M1(1) AP(8) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { M1(1) AP(8) } -allowLayerChange 1 -targetViaLayerRange { M1(1) AP(8) }
[04/25 18:57:10     43s] #% Begin sroute (date=04/25 18:57:10, mem=781.1M)
[04/25 18:57:10     43s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[04/25 18:57:10     43s] *** Begin SPECIAL ROUTE on Wed Apr 25 18:57:10 2018 ***
[04/25 18:57:10     43s] SPECIAL ROUTE ran on directory: /project/test_project/users/marinbh/ws/scm_compiler/innovus/workspace
[04/25 18:57:10     43s] SPECIAL ROUTE ran on machine: enicsw03 (Linux 2.6.32-642.11.1.el6.x86_64 Xeon 2.10Ghz)
[04/25 18:57:10     43s] 
[04/25 18:57:10     43s] Begin option processing ...
[04/25 18:57:10     43s] srouteConnectPowerBump set to false
[04/25 18:57:10     43s] routeSelectNet set to "vdd gnd"
[04/25 18:57:10     43s] routeSpecial set to true
[04/25 18:57:10     43s] srouteBottomLayerLimit set to 1
[04/25 18:57:10     43s] srouteBottomTargetLayerLimit set to 1
[04/25 18:57:10     43s] srouteConnectBlockPin set to false
[04/25 18:57:10     43s] srouteConnectConverterPin set to false
[04/25 18:57:10     43s] srouteConnectPadPin set to false
[04/25 18:57:10     43s] srouteConnectStripe set to false
[04/25 18:57:10     43s] srouteCrossoverViaBottomLayer set to 1
[04/25 18:57:10     43s] srouteCrossoverViaTopLayer set to 10
[04/25 18:57:10     43s] srouteFollowCorePinEnd set to 3
[04/25 18:57:10     43s] srouteFollowPadPin set to false
[04/25 18:57:10     43s] srouteJogControl set to "preferWithChanges differentLayer"
[04/25 18:57:10     43s] sroutePadPinAllPorts set to true
[04/25 18:57:10     43s] sroutePreserveExistingRoutes set to true
[04/25 18:57:10     43s] srouteRoutePowerBarPortOnBothDir set to true
[04/25 18:57:10     43s] srouteStopBlockPin set to "nearestTarget"
[04/25 18:57:10     43s] srouteTopLayerLimit set to 10
[04/25 18:57:10     43s] srouteTopTargetLayerLimit set to 10
[04/25 18:57:10     43s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1552.00 megs.
[04/25 18:57:10     43s] 
[04/25 18:57:10     43s] Reading DB technology information...
[04/25 18:57:11     43s] Finished reading DB technology information.
[04/25 18:57:11     43s] Reading floorplan and netlist information...
[04/25 18:57:11     43s] Finished reading floorplan and netlist information.
[04/25 18:57:11     43s] **WARN: (IMPSR-4302):	Cap-table is found in the design, so the same information from the technology file will be ignored.
[04/25 18:57:11     43s] Read in 20 layers, 10 routing layers, 1 overlap layer
[04/25 18:57:11     43s] Read in 1917 macros, 10 used
[04/25 18:57:11     43s] Read in 8 components
[04/25 18:57:11     43s]   8 core components: 8 unplaced, 0 placed, 0 fixed
[04/25 18:57:11     43s] Read in 44 logical pins
[04/25 18:57:11     43s] Read in 44 nets
[04/25 18:57:11     43s] Read in 2 special nets
[04/25 18:57:11     43s] 2 nets selected.
[04/25 18:57:11     43s] 
[04/25 18:57:11     43s] Begin power routing ...
[04/25 18:57:11     43s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[04/25 18:57:11     43s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[04/25 18:57:11     43s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[04/25 18:57:11     43s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[04/25 18:57:11     43s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[04/25 18:57:11     43s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/25 18:57:11     43s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[04/25 18:57:11     43s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/25 18:57:11     43s] CPU time for FollowPin 0 seconds
[04/25 18:57:11     43s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[04/25 18:57:11     43s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/25 18:57:11     43s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[04/25 18:57:11     43s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[04/25 18:57:11     43s] CPU time for FollowPin 0 seconds
[04/25 18:57:11     43s]   Number of Core ports routed: 0
[04/25 18:57:11     43s]   Number of Followpin connections: 18
[04/25 18:57:11     43s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1579.00 megs.
[04/25 18:57:11     43s] 
[04/25 18:57:11     43s] 
[04/25 18:57:11     43s] 
[04/25 18:57:11     43s]  Begin updating DB with routing results ...
[04/25 18:57:11     43s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[04/25 18:57:11     43s] Pin and blockage extraction finished
[04/25 18:57:11     43s] 
[04/25 18:57:11     43s] sroute created 18 wires.
[04/25 18:57:11     43s] ViaGen created 0 via, deleted 0 via to avoid violation.
[04/25 18:57:11     43s] +--------+----------------+----------------+
[04/25 18:57:11     43s] |  Layer |     Created    |     Deleted    |
[04/25 18:57:11     43s] +--------+----------------+----------------+
[04/25 18:57:11     43s] |   M1   |       18       |       NA       |
[04/25 18:57:11     43s] +--------+----------------+----------------+
[04/25 18:57:11     43s] #% End sroute (date=04/25 18:57:11, total cpu=0:00:00.5, real=0:00:01.0, peak res=810.9M, current mem=810.9M)
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_5 32.8 14.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_8 32.8 21.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_2 32.8 7.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_0 32.8 2.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_3 32.8 9.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/GDIN_reg 32.8 0.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_13 32.8 33.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_10 32.8 26.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_4 32.8 12.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_1_3 35.2 9.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_1_5 35.2 14.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_1_14 35.2 36.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_2_7 36.0 36.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_2_5 36.0 26.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_5_0 36.0 19.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_2_4 36.0 21.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_1_6 35.2 16.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_2_2 36.0 12.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_1_13 35.2 33.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_3_3 36.0 33.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_1_11 35.2 28.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_1_4 35.2 12.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_3_1 36.0 14.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_4_0 36.0 9.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_1_1 35.2 4.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/inv_out 36.0 38.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_3_0 36.0 4.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_2_1 36.0 7.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_1_12 35.2 31.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_1_2 35.2 7.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_1_0 35.2 2.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_1_9 35.2 24.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_2_0 36.0 2.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_1_10 35.2 26.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_3_2 36.0 24.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_1_8 35.2 21.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_2_6 36.0 31.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_1_7 35.2 19.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_4_1 36.0 28.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_2_3 36.0 16.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/read_mux/level_1_15 35.2 38.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_12 32.8 31.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_11 32.8 28.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_7 32.8 19.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_14 32.8 36.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_6 32.8 16.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_9 32.8 24.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_15 32.8 38.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_7/MemoryLatch_reg_1 32.8 4.8
[04/25 18:57:11     43s] <CMD> placeInstance welltap_strip_0/welltap_13 0.0 31.2
[04/25 18:57:11     43s] <CMD> placeInstance welltap_strip_0/welltap_4 0.0 9.6
[04/25 18:57:11     43s] <CMD> placeInstance welltap_strip_0/welltap_16 0.0 38.4
[04/25 18:57:11     43s] <CMD> placeInstance welltap_strip_0/welltap_11 0.0 26.4
[04/25 18:57:11     43s] <CMD> placeInstance welltap_strip_0/welltap_2 0.0 4.8
[04/25 18:57:11     43s] <CMD> placeInstance welltap_strip_0/welltap_8 0.0 19.2
[04/25 18:57:11     43s] <CMD> placeInstance welltap_strip_0/welltap_1 0.0 2.4
[04/25 18:57:11     43s] <CMD> placeInstance welltap_strip_0/welltap_3 0.0 7.2
[04/25 18:57:11     43s] <CMD> placeInstance welltap_strip_0/welltap_12 0.0 28.8
[04/25 18:57:11     43s] <CMD> placeInstance welltap_strip_0/welltap_0 0.0 0.0
[04/25 18:57:11     43s] <CMD> placeInstance welltap_strip_0/welltap_15 0.0 36.0
[04/25 18:57:11     43s] <CMD> placeInstance welltap_strip_0/welltap_14 0.0 33.6
[04/25 18:57:11     43s] <CMD> placeInstance welltap_strip_0/welltap_5 0.0 12.0
[04/25 18:57:11     43s] <CMD> placeInstance welltap_strip_0/welltap_10 0.0 24.0
[04/25 18:57:11     43s] <CMD> placeInstance welltap_strip_0/welltap_6 0.0 14.4
[04/25 18:57:11     43s] <CMD> placeInstance welltap_strip_0/welltap_9 0.0 21.6
[04/25 18:57:11     43s] <CMD> placeInstance welltap_strip_0/welltap_7 0.0 16.8
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_2 48.0 7.2
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_4 53.0 12.0
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_4 49.6 12.0
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_12 53.0 31.2
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_13 53.0 33.6
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_1 48.0 4.8
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_5 48.0 14.4
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_8 48.0 21.6
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_15 49.6 38.4
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_8 49.6 21.6
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_10 49.6 26.4
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_5 49.6 14.4
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_14 48.0 36.0
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_6 53.0 16.8
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_1 53.0 4.8
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_7 49.6 19.2
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_9 53.0 24.0
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_6 48.0 16.8
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_9 48.0 24.0
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_4 48.0 12.0
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_10 53.0 26.4
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_2 49.6 7.2
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_10 48.0 26.4
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_8 53.0 21.6
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_15 48.0 38.4
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_13 48.0 33.6
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_0 49.6 2.4
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_3 53.0 9.6
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_0 53.0 2.4
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_9 49.6 24.0
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_13 49.6 33.6
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_14 49.6 36.0
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_5 53.0 14.4
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_14 53.0 36.0
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_11 49.6 28.8
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_12 49.6 31.2
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_7 53.0 19.2
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_2 53.0 7.2
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_15 53.0 38.4
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_11 48.0 28.8
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkRightBuff_11 53.0 28.8
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_3 49.6 9.6
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_0 48.0 2.4
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_7 48.0 19.2
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_3 48.0 9.6
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_6 49.6 16.8
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWClkLeftBuff_12 48.0 31.2
[04/25 18:57:11     43s] <CMD> placeInstance MidGap_DGWCLK/DGWCLK_gate_1 49.6 4.8
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_6 63.4 16.8
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_8 63.4 21.6
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_9 63.4 24.0
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_12 63.4 31.2
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_10 63.4 26.4
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_3 63.4 9.6
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_13 63.4 33.6
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_11 63.4 28.8
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_1 63.4 4.8
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_5 63.4 14.4
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_0 63.4 2.4
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_2 63.4 7.2
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_4 63.4 12.0
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_7 63.4 19.2
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_14 63.4 36.0
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_2/rwlBuff_15 63.4 38.4
[04/25 18:57:11     43s] <CMD> placeInstance GWCLK_gate 51.4 0.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_5 65.0 14.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_8 65.0 21.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_2 65.0 7.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_0 65.0 2.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_3 65.0 9.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/GDIN_reg 65.0 0.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_13 65.0 33.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_10 65.0 26.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_4 65.0 12.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_1_3 67.4 9.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_1_5 67.4 14.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_1_14 67.4 36.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_2_7 68.2 36.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_2_5 68.2 26.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_5_0 68.2 19.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_2_4 68.2 21.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_1_6 67.4 16.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_2_2 68.2 12.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_1_13 67.4 33.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_3_3 68.2 33.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_1_11 67.4 28.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_1_4 67.4 12.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_3_1 68.2 14.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_4_0 68.2 9.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_1_1 67.4 4.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/inv_out 68.2 38.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_3_0 68.2 4.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_2_1 68.2 7.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_1_12 67.4 31.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_1_2 67.4 7.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_1_0 67.4 2.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_1_9 67.4 24.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_2_0 68.2 2.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_1_10 67.4 26.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_3_2 68.2 24.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_1_8 67.4 21.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_2_6 68.2 31.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_1_7 67.4 19.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_4_1 68.2 28.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_2_3 68.2 16.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/read_mux/level_1_15 67.4 38.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_12 65.0 31.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_11 65.0 28.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_7 65.0 19.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_14 65.0 36.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_6 65.0 16.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_9 65.0 24.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_15 65.0 38.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_8/MemoryLatch_reg_1 65.0 4.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_5 78.2 14.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_8 78.2 21.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_2 78.2 7.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_0 78.2 2.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_3 78.2 9.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/GDIN_reg 78.2 0.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_13 78.2 33.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_10 78.2 26.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_4 78.2 12.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_1_3 80.6 9.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_1_5 80.6 14.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_1_14 80.6 36.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_2_7 81.4 36.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_2_5 81.4 26.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_5_0 81.4 19.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_2_4 81.4 21.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_1_6 80.6 16.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_2_2 81.4 12.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_1_13 80.6 33.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_3_3 81.4 33.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_1_11 80.6 28.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_1_4 80.6 12.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_3_1 81.4 14.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_4_0 81.4 9.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_1_1 80.6 4.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/inv_out 81.4 38.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_3_0 81.4 4.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_2_1 81.4 7.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_1_12 80.6 31.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_1_2 80.6 7.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_1_0 80.6 2.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_1_9 80.6 24.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_2_0 81.4 2.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_1_10 80.6 26.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_3_2 81.4 24.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_1_8 80.6 21.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_2_6 81.4 31.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_1_7 80.6 19.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_4_1 81.4 28.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_2_3 81.4 16.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/read_mux/level_1_15 80.6 38.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_12 78.2 31.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_11 78.2 28.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_7 78.2 19.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_14 78.2 36.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_6 78.2 16.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_9 78.2 24.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_15 78.2 38.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_11/MemoryLatch_reg_1 78.2 4.8
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PostDec_10 39.2 26.4
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PostDec_13 39.2 33.6
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PreDec_1/in_1_not 44.2 0.0
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PreDec_1/NAND2_0 44.8 0.0
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PreDec_1/NAND2_2 46.4 0.0
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PreDec_1/in_0_not 43.6 0.0
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PreDec_1/NAND2_3 47.2 0.0
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PreDec_1/NAND2_1 45.6 0.0
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PreDec_0/in_1_not 39.8 0.0
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PreDec_0/NAND2_0 40.4 0.0
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PreDec_0/NAND2_2 42.0 0.0
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PreDec_0/in_0_not 39.2 0.0
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PreDec_0/NAND2_3 42.8 0.0
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PreDec_0/NAND2_1 41.2 0.0
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PostDec_11 39.2 28.8
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PostDec_14 39.2 36.0
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PostDec_1 39.2 4.8
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PostDec_4 39.2 12.0
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PostDec_2 39.2 7.2
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PostDec_12 39.2 31.2
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PostDec_7 39.2 19.2
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PostDec_5 39.2 14.4
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PostDec_9 39.2 24.0
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PostDec_8 39.2 21.6
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PostDec_3 39.2 9.6
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PostDec_15 39.2 38.4
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PostDec_6 39.2 16.8
[04/25 18:57:11     43s] <CMD> placeInstance read_decoder/PostDec_0 39.2 2.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_5 84.2 14.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_8 84.2 21.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_2 84.2 7.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_0 84.2 2.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_3 84.2 9.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/GDIN_reg 84.2 0.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_13 84.2 33.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_10 84.2 26.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_4 84.2 12.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_1_3 86.6 9.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_1_5 86.6 14.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_1_14 86.6 36.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_2_7 87.4 36.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_2_5 87.4 26.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_5_0 87.4 19.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_2_4 87.4 21.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_1_6 86.6 16.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_2_2 87.4 12.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_1_13 86.6 33.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_3_3 87.4 33.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_1_11 86.6 28.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_1_4 86.6 12.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_3_1 87.4 14.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_4_0 87.4 9.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_1_1 86.6 4.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/inv_out 87.4 38.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_3_0 87.4 4.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_2_1 87.4 7.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_1_12 86.6 31.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_1_2 86.6 7.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_1_0 86.6 2.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_1_9 86.6 24.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_2_0 87.4 2.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_1_10 86.6 26.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_3_2 87.4 24.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_1_8 86.6 21.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_2_6 87.4 31.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_1_7 86.6 19.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_4_1 87.4 28.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_2_3 87.4 16.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/read_mux/level_1_15 86.6 38.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_12 84.2 31.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_11 84.2 28.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_7 84.2 19.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_14 84.2 36.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_6 84.2 16.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_9 84.2 24.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_15 84.2 38.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_12/MemoryLatch_reg_1 84.2 4.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_5 9.2 14.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_8 9.2 21.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_2 9.2 7.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_0 9.2 2.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_3 9.2 9.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/GDIN_reg 9.2 0.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_13 9.2 33.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_10 9.2 26.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_4 9.2 12.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_1_3 11.6 9.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_1_5 11.6 14.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_1_14 11.6 36.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_2_7 12.4 36.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_2_5 12.4 26.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_5_0 12.4 19.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_2_4 12.4 21.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_1_6 11.6 16.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_2_2 12.4 12.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_1_13 11.6 33.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_3_3 12.4 33.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_1_11 11.6 28.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_1_4 11.6 12.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_3_1 12.4 14.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_4_0 12.4 9.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_1_1 11.6 4.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/inv_out 12.4 38.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_3_0 12.4 4.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_2_1 12.4 7.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_1_12 11.6 31.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_1_2 11.6 7.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_1_0 11.6 2.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_1_9 11.6 24.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_2_0 12.4 2.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_1_10 11.6 26.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_3_2 12.4 24.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_1_8 11.6 21.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_2_6 12.4 31.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_1_7 11.6 19.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_4_1 12.4 28.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_2_3 12.4 16.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/read_mux/level_1_15 11.6 38.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_12 9.2 31.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_11 9.2 28.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_7 9.2 19.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_14 9.2 36.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_6 9.2 16.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_9 9.2 24.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_15 9.2 38.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_2/MemoryLatch_reg_1 9.2 4.8
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PostDec_10 54.6 26.4
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PostDec_13 54.6 33.6
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PreDec_1/in_1_not 59.6 0.0
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PreDec_1/NAND2_0 60.2 0.0
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PreDec_1/NAND2_2 61.8 0.0
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PreDec_1/in_0_not 59.0 0.0
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PreDec_1/NAND2_3 62.6 0.0
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PreDec_1/NAND2_1 61.0 0.0
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PreDec_0/in_1_not 55.2 0.0
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PreDec_0/NAND2_0 55.8 0.0
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PreDec_0/NAND2_2 57.4 0.0
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PreDec_0/in_0_not 54.6 0.0
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PreDec_0/NAND2_3 58.2 0.0
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PreDec_0/NAND2_1 56.6 0.0
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PostDec_11 54.6 28.8
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PostDec_14 54.6 36.0
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PostDec_1 54.6 4.8
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PostDec_4 54.6 12.0
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PostDec_2 54.6 7.2
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PostDec_12 54.6 31.2
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PostDec_7 54.6 19.2
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PostDec_5 54.6 14.4
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PostDec_9 54.6 24.0
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PostDec_8 54.6 21.6
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PostDec_3 54.6 9.6
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PostDec_15 54.6 38.4
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PostDec_6 54.6 16.8
[04/25 18:57:11     43s] <CMD> placeInstance write_decoder/PostDec_0 54.6 2.4
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_6 18.0 16.8
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_8 18.0 21.6
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_9 18.0 24.0
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_12 18.0 31.2
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_10 18.0 26.4
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_3 18.0 9.6
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_13 18.0 33.6
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_11 18.0 28.8
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_1 18.0 4.8
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_5 18.0 14.4
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_0 18.0 2.4
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_2 18.0 7.2
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_4 18.0 12.0
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_7 18.0 19.2
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_14 18.0 36.0
[04/25 18:57:11     43s] <CMD> placeInstance rwlBuff_strip_0/rwlBuff_15 18.0 38.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_5 24.0 14.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_8 24.0 21.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_2 24.0 7.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_0 24.0 2.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_3 24.0 9.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/GDIN_reg 24.0 0.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_13 24.0 33.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_10 24.0 26.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_4 24.0 12.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_1_3 26.4 9.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_1_5 26.4 14.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_1_14 26.4 36.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_2_7 27.2 36.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_2_5 27.2 26.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_5_0 27.2 19.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_2_4 27.2 21.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_1_6 26.4 16.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_2_2 27.2 12.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_1_13 26.4 33.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_3_3 27.2 33.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_1_11 26.4 28.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_1_4 26.4 12.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_3_1 27.2 14.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_4_0 27.2 9.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_1_1 26.4 4.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/inv_out 27.2 38.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_3_0 27.2 4.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_2_1 27.2 7.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_1_12 26.4 31.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_1_2 26.4 7.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_1_0 26.4 2.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_1_9 26.4 24.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_2_0 27.2 2.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_1_10 26.4 26.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_3_2 27.2 24.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_1_8 26.4 21.6
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_2_6 27.2 31.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_1_7 26.4 19.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_4_1 27.2 28.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_2_3 27.2 16.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/read_mux/level_1_15 26.4 38.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_12 24.0 31.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_11 24.0 28.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_7 24.0 19.2
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_14 24.0 36.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_6 24.0 16.8
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_9 24.0 24.0
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_15 24.0 38.4
[04/25 18:57:11     43s] <CMD> placeInstance bitslice_5/MemoryLatch_reg_1 24.0 4.8
[04/25 18:57:11     43s] <CMD> placeInstance welltap_strip_2/welltap_13 101.8 31.2
[04/25 18:57:11     43s] <CMD> placeInstance welltap_strip_2/welltap_4 101.8 9.6
[04/25 18:57:11     43s] <CMD> placeInstance welltap_strip_2/welltap_16 101.8 38.4
[04/25 18:57:11     43s] <CMD> placeInstance welltap_strip_2/welltap_11 101.8 26.4
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_2/welltap_2 101.8 4.8
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_2/welltap_8 101.8 19.2
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_2/welltap_1 101.8 2.4
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_2/welltap_3 101.8 7.2
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_2/welltap_12 101.8 28.8
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_2/welltap_0 101.8 0.0
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_2/welltap_15 101.8 36.0
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_2/welltap_14 101.8 33.6
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_2/welltap_5 101.8 12.0
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_2/welltap_10 101.8 24.0
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_2/welltap_6 101.8 14.4
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_2/welltap_9 101.8 21.6
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_2/welltap_7 101.8 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_5 0.4 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_8 0.4 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_2 0.4 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_0 0.4 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_3 0.4 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/GDIN_reg 0.4 0.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_13 0.4 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_10 0.4 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_4 0.4 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_1_3 2.8 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_1_5 2.8 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_1_14 2.8 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_2_7 3.6 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_2_5 3.6 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_5_0 3.6 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_2_4 3.6 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_1_6 2.8 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_2_2 3.6 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_1_13 2.8 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_3_3 3.6 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_1_11 2.8 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_1_4 2.8 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_3_1 3.6 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_4_0 3.6 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_1_1 2.8 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/inv_out 3.6 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_3_0 3.6 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_2_1 3.6 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_1_12 2.8 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_1_2 2.8 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_1_0 2.8 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_1_9 2.8 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_2_0 3.6 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_1_10 2.8 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_3_2 3.6 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_1_8 2.8 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_2_6 3.6 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_1_7 2.8 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_4_1 3.6 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_2_3 3.6 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/read_mux/level_1_15 2.8 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_12 0.4 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_11 0.4 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_7 0.4 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_14 0.4 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_6 0.4 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_9 0.4 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_15 0.4 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_0/MemoryLatch_reg_1 0.4 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_5 73.8 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_8 73.8 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_2 73.8 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_0 73.8 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_3 73.8 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/GDIN_reg 73.8 0.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_13 73.8 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_10 73.8 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_4 73.8 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_1_3 76.2 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_1_5 76.2 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_1_14 76.2 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_2_7 77.0 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_2_5 77.0 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_5_0 77.0 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_2_4 77.0 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_1_6 76.2 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_2_2 77.0 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_1_13 76.2 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_3_3 77.0 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_1_11 76.2 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_1_4 76.2 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_3_1 77.0 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_4_0 77.0 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_1_1 76.2 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/inv_out 77.0 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_3_0 77.0 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_2_1 77.0 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_1_12 76.2 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_1_2 76.2 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_1_0 76.2 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_1_9 76.2 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_2_0 77.0 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_1_10 76.2 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_3_2 77.0 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_1_8 76.2 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_2_6 77.0 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_1_7 76.2 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_4_1 77.0 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_2_3 77.0 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/read_mux/level_1_15 76.2 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_12 73.8 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_11 73.8 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_7 73.8 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_14 73.8 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_6 73.8 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_9 73.8 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_15 73.8 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_10/MemoryLatch_reg_1 73.8 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_5 28.4 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_8 28.4 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_2 28.4 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_0 28.4 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_3 28.4 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/GDIN_reg 28.4 0.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_13 28.4 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_10 28.4 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_4 28.4 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_1_3 30.8 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_1_5 30.8 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_1_14 30.8 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_2_7 31.6 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_2_5 31.6 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_5_0 31.6 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_2_4 31.6 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_1_6 30.8 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_2_2 31.6 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_1_13 30.8 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_3_3 31.6 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_1_11 30.8 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_1_4 30.8 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_3_1 31.6 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_4_0 31.6 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_1_1 30.8 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/inv_out 31.6 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_3_0 31.6 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_2_1 31.6 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_1_12 30.8 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_1_2 30.8 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_1_0 30.8 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_1_9 30.8 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_2_0 31.6 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_1_10 30.8 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_3_2 31.6 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_1_8 30.8 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_2_6 31.6 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_1_7 30.8 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_4_1 31.6 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_2_3 31.6 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/read_mux/level_1_15 30.8 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_12 28.4 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_11 28.4 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_7 28.4 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_14 28.4 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_6 28.4 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_9 28.4 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_15 28.4 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_6/MemoryLatch_reg_1 28.4 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_5 88.6 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_8 88.6 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_2 88.6 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_0 88.6 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_3 88.6 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/GDIN_reg 88.6 0.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_13 88.6 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_10 88.6 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_4 88.6 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_1_3 91.0 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_1_5 91.0 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_1_14 91.0 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_2_7 91.8 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_2_5 91.8 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_5_0 91.8 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_2_4 91.8 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_1_6 91.0 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_2_2 91.8 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_1_13 91.0 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_3_3 91.8 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_1_11 91.0 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_1_4 91.0 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_3_1 91.8 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_4_0 91.8 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_1_1 91.0 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/inv_out 91.8 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_3_0 91.8 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_2_1 91.8 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_1_12 91.0 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_1_2 91.0 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_1_0 91.0 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_1_9 91.0 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_2_0 91.8 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_1_10 91.0 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_3_2 91.8 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_1_8 91.0 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_2_6 91.8 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_1_7 91.0 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_4_1 91.8 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_2_3 91.8 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/read_mux/level_1_15 91.0 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_12 88.6 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_11 88.6 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_7 88.6 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_14 88.6 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_6 88.6 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_9 88.6 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_15 88.6 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_13/MemoryLatch_reg_1 88.6 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_5 69.4 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_8 69.4 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_2 69.4 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_0 69.4 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_3 69.4 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/GDIN_reg 69.4 0.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_13 69.4 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_10 69.4 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_4 69.4 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_1_3 71.8 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_1_5 71.8 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_1_14 71.8 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_2_7 72.6 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_2_5 72.6 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_5_0 72.6 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_2_4 72.6 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_1_6 71.8 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_2_2 72.6 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_1_13 71.8 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_3_3 72.6 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_1_11 71.8 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_1_4 71.8 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_3_1 72.6 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_4_0 72.6 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_1_1 71.8 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/inv_out 72.6 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_3_0 72.6 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_2_1 72.6 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_1_12 71.8 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_1_2 71.8 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_1_0 71.8 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_1_9 71.8 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_2_0 72.6 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_1_10 71.8 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_3_2 72.6 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_1_8 71.8 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_2_6 72.6 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_1_7 71.8 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_4_1 72.6 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_2_3 72.6 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/read_mux/level_1_15 71.8 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_12 69.4 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_11 69.4 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_7 69.4 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_14 69.4 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_6 69.4 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_9 69.4 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_15 69.4 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_9/MemoryLatch_reg_1 69.4 4.8
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_6 37.6 16.8
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_8 37.6 21.6
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_9 37.6 24.0
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_12 37.6 31.2
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_10 37.6 26.4
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_3 37.6 9.6
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_13 37.6 33.6
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_11 37.6 28.8
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_1 37.6 4.8
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_5 37.6 14.4
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_0 37.6 2.4
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_2 37.6 7.2
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_4 37.6 12.0
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_7 37.6 19.2
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_14 37.6 36.0
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_1/rwlBuff_15 37.6 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_5 93.0 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_8 93.0 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_2 93.0 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_0 93.0 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_3 93.0 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/GDIN_reg 93.0 0.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_13 93.0 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_10 93.0 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_4 93.0 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_1_3 95.4 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_1_5 95.4 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_1_14 95.4 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_2_7 96.2 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_2_5 96.2 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_5_0 96.2 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_2_4 96.2 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_1_6 95.4 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_2_2 96.2 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_1_13 95.4 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_3_3 96.2 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_1_11 95.4 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_1_4 95.4 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_3_1 96.2 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_4_0 96.2 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_1_1 95.4 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/inv_out 96.2 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_3_0 96.2 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_2_1 96.2 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_1_12 95.4 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_1_2 95.4 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_1_0 95.4 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_1_9 95.4 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_2_0 96.2 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_1_10 95.4 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_3_2 96.2 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_1_8 95.4 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_2_6 96.2 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_1_7 95.4 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_4_1 96.2 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_2_3 96.2 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/read_mux/level_1_15 95.4 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_12 93.0 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_11 93.0 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_7 93.0 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_14 93.0 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_6 93.0 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_9 93.0 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_15 93.0 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_14/MemoryLatch_reg_1 93.0 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_5 97.4 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_8 97.4 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_2 97.4 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_0 97.4 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_3 97.4 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/GDIN_reg 97.4 0.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_13 97.4 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_10 97.4 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_4 97.4 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_1_3 99.8 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_1_5 99.8 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_1_14 99.8 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_2_7 100.6 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_2_5 100.6 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_5_0 100.6 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_2_4 100.6 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_1_6 99.8 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_2_2 100.6 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_1_13 99.8 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_3_3 100.6 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_1_11 99.8 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_1_4 99.8 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_3_1 100.6 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_4_0 100.6 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_1_1 99.8 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/inv_out 100.6 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_3_0 100.6 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_2_1 100.6 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_1_12 99.8 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_1_2 99.8 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_1_0 99.8 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_1_9 99.8 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_2_0 100.6 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_1_10 99.8 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_3_2 100.6 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_1_8 99.8 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_2_6 100.6 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_1_7 99.8 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_4_1 100.6 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_2_3 100.6 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/read_mux/level_1_15 99.8 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_12 97.4 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_11 97.4 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_7 97.4 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_14 97.4 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_6 97.4 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_9 97.4 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_15 97.4 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_15/MemoryLatch_reg_1 97.4 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_5 19.6 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_8 19.6 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_2 19.6 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_0 19.6 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_3 19.6 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/GDIN_reg 19.6 0.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_13 19.6 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_10 19.6 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_4 19.6 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_1_3 22.0 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_1_5 22.0 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_1_14 22.0 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_2_7 22.8 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_2_5 22.8 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_5_0 22.8 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_2_4 22.8 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_1_6 22.0 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_2_2 22.8 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_1_13 22.0 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_3_3 22.8 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_1_11 22.0 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_1_4 22.0 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_3_1 22.8 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_4_0 22.8 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_1_1 22.0 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/inv_out 22.8 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_3_0 22.8 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_2_1 22.8 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_1_12 22.0 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_1_2 22.0 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_1_0 22.0 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_1_9 22.0 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_2_0 22.8 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_1_10 22.0 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_3_2 22.8 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_1_8 22.0 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_2_6 22.8 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_1_7 22.0 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_4_1 22.8 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_2_3 22.8 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/read_mux/level_1_15 22.0 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_12 19.6 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_11 19.6 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_7 19.6 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_14 19.6 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_6 19.6 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_9 19.6 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_15 19.6 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_4/MemoryLatch_reg_1 19.6 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_5 4.8 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_8 4.8 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_2 4.8 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_0 4.8 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_3 4.8 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/GDIN_reg 4.8 0.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_13 4.8 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_10 4.8 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_4 4.8 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_1_3 7.2 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_1_5 7.2 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_1_14 7.2 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_2_7 8.0 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_2_5 8.0 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_5_0 8.0 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_2_4 8.0 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_1_6 7.2 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_2_2 8.0 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_1_13 7.2 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_3_3 8.0 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_1_11 7.2 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_1_4 7.2 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_3_1 8.0 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_4_0 8.0 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_1_1 7.2 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/inv_out 8.0 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_3_0 8.0 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_2_1 8.0 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_1_12 7.2 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_1_2 7.2 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_1_0 7.2 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_1_9 7.2 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_2_0 8.0 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_1_10 7.2 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_3_2 8.0 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_1_8 7.2 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_2_6 8.0 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_1_7 7.2 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_4_1 8.0 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_2_3 8.0 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/read_mux/level_1_15 7.2 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_12 4.8 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_11 4.8 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_7 4.8 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_14 4.8 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_6 4.8 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_9 4.8 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_15 4.8 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_1/MemoryLatch_reg_1 4.8 4.8
[04/25 18:57:11     44s] <CMD> placeInstance GDINCLK_gate 48.0 0.0
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_1/welltap_13 37.2 31.2
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_1/welltap_4 37.2 9.6
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_1/welltap_16 37.2 38.4
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_1/welltap_11 37.2 26.4
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_1/welltap_2 37.2 4.8
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_1/welltap_8 37.2 19.2
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_1/welltap_1 37.2 2.4
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_1/welltap_3 37.2 7.2
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_1/welltap_12 37.2 28.8
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_1/welltap_0 37.2 0.0
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_1/welltap_15 37.2 36.0
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_1/welltap_14 37.2 33.6
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_1/welltap_5 37.2 12.0
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_1/welltap_10 37.2 24.0
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_1/welltap_6 37.2 14.4
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_1/welltap_9 37.2 21.6
[04/25 18:57:11     44s] <CMD> placeInstance welltap_strip_1/welltap_7 37.2 16.8
[04/25 18:57:11     44s] <CMD> placeInstance GRCLK_gate 54.8 0.0
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_6 82.6 16.8
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_8 82.6 21.6
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_9 82.6 24.0
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_12 82.6 31.2
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_10 82.6 26.4
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_3 82.6 9.6
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_13 82.6 33.6
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_11 82.6 28.8
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_1 82.6 4.8
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_5 82.6 14.4
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_0 82.6 2.4
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_2 82.6 7.2
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_4 82.6 12.0
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_7 82.6 19.2
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_14 82.6 36.0
[04/25 18:57:11     44s] <CMD> placeInstance rwlBuff_strip_3/rwlBuff_15 82.6 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_5 13.6 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_8 13.6 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_2 13.6 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_0 13.6 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_3 13.6 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/GDIN_reg 13.6 0.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_13 13.6 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_10 13.6 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_4 13.6 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_1_3 16.0 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_1_5 16.0 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_1_14 16.0 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_2_7 16.8 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_2_5 16.8 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_5_0 16.8 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_2_4 16.8 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_1_6 16.0 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_2_2 16.8 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_1_13 16.0 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_3_3 16.8 33.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_1_11 16.0 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_1_4 16.0 12.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_3_1 16.8 14.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_4_0 16.8 9.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_1_1 16.0 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/inv_out 16.8 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_3_0 16.8 4.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_2_1 16.8 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_1_12 16.0 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_1_2 16.0 7.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_1_0 16.0 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_1_9 16.0 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_2_0 16.8 2.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_1_10 16.0 26.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_3_2 16.8 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_1_8 16.0 21.6
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_2_6 16.8 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_1_7 16.0 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_4_1 16.8 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_2_3 16.8 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/read_mux/level_1_15 16.0 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_12 13.6 31.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_11 13.6 28.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_7 13.6 19.2
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_14 13.6 36.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_6 13.6 16.8
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_9 13.6 24.0
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_15 13.6 38.4
[04/25 18:57:11     44s] <CMD> placeInstance bitslice_3/MemoryLatch_reg_1 13.6 4.8
[04/25 18:57:18     44s] <CMD> editPin -pin {DIN[0]} -layer 3 -side BOTTOM -assign 3.9 0.0 -snap TRACK -fixOverlap
[04/25 18:57:18     44s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:18     44s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     45s] editPin : finished (cpu = 0:00:01.1 real = 0:00:01.0, mem = 807.2M).
[04/25 18:57:19     45s] <CMD> editPin -pin {DOUT[0]} -layer 3 -side TOP -assign 4.1 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     45s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     45s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     45s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     45s] <CMD> editPin -pin {DIN[1]} -layer 3 -side BOTTOM -assign 8.3 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     45s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     45s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     45s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     45s] <CMD> editPin -pin {DOUT[1]} -layer 3 -side TOP -assign 8.5 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     45s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     45s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     45s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     45s] <CMD> editPin -pin {DIN[2]} -layer 3 -side BOTTOM -assign 12.7 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     45s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     45s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     45s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     45s] <CMD> editPin -pin {DOUT[2]} -layer 3 -side TOP -assign 12.9 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     45s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     45s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     45s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     45s] <CMD> editPin -pin {DIN[3]} -layer 3 -side BOTTOM -assign 17.1 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     45s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     45s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     45s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     45s] <CMD> editPin -pin {DOUT[3]} -layer 3 -side TOP -assign 17.3 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     45s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     45s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     45s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     45s] <CMD> editPin -pin {DIN[4]} -layer 3 -side BOTTOM -assign 23.1 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     45s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     45s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     45s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     45s] <CMD> editPin -pin {DOUT[4]} -layer 3 -side TOP -assign 23.3 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     45s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     45s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     45s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     45s] <CMD> editPin -pin {DIN[5]} -layer 3 -side BOTTOM -assign 27.5 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     45s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     45s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     45s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     45s] <CMD> editPin -pin {DOUT[5]} -layer 3 -side TOP -assign 27.7 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     45s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     45s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     45s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     45s] <CMD> editPin -pin {DIN[6]} -layer 3 -side BOTTOM -assign 31.9 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     45s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     45s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     45s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     45s] <CMD> editPin -pin {DOUT[6]} -layer 3 -side TOP -assign 32.1 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     45s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     45s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {DIN[7]} -layer 3 -side BOTTOM -assign 36.3 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {DOUT[7]} -layer 3 -side TOP -assign 36.5 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {DIN[8]} -layer 3 -side BOTTOM -assign 68.9 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {DOUT[8]} -layer 3 -side TOP -assign 69.1 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {DIN[9]} -layer 3 -side BOTTOM -assign 73.3 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {DOUT[9]} -layer 3 -side TOP -assign 73.5 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {DIN[10]} -layer 3 -side BOTTOM -assign 77.7 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {DOUT[10]} -layer 3 -side TOP -assign 77.9 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {DIN[11]} -layer 3 -side BOTTOM -assign 82.1 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {DOUT[11]} -layer 3 -side TOP -assign 82.3 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {DIN[12]} -layer 3 -side BOTTOM -assign 88.1 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {DOUT[12]} -layer 3 -side TOP -assign 88.3 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {DIN[13]} -layer 3 -side BOTTOM -assign 92.5 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {DOUT[13]} -layer 3 -side TOP -assign 92.7 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {DIN[14]} -layer 3 -side BOTTOM -assign 96.9 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {DOUT[14]} -layer 3 -side TOP -assign 97.1 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {DIN[15]} -layer 3 -side BOTTOM -assign 101.3 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {DOUT[15]} -layer 3 -side TOP -assign 101.5 0.0 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 807.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {RADDR[0]} -layer 3 -side LEFT -assign 0 2.0 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 809.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {WADDR[0]} -layer 3 -side RIGHT -assign 0 2.0 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 809.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {RADDR[1]} -layer 3 -side LEFT -assign 0 6.4 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 809.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {WADDR[1]} -layer 3 -side RIGHT -assign 0 6.4 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 809.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {RADDR[2]} -layer 3 -side LEFT -assign 0 10.8 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 809.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {WADDR[2]} -layer 3 -side RIGHT -assign 0 10.8 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 809.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {RADDR[3]} -layer 3 -side LEFT -assign 0 15.2 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 809.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin {WADDR[3]} -layer 3 -side RIGHT -assign 0 15.2 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 809.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin RE -layer 3 -side LEFT -assign 0 30 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 809.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin WE -layer 3 -side LEFT -assign 0 26 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 809.2M).
[04/25 18:57:19     46s] <CMD> editPin -pin CLK -layer 3 -side BOTTOM -assign 51 0 -snap TRACK -fixOverlap
[04/25 18:57:19     46s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 18:57:19     46s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 18:57:19     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 809.2M).
[04/25 18:57:27     47s] <CMD> fit
[04/25 18:57:36     48s] <CMD> panPage 1 0
[04/25 18:57:37     48s] <CMD> panPage 1 0
[04/25 18:57:39     48s] <CMD> panPage 0 -1
[04/25 18:57:39     48s] <CMD> panPage 0 -1
[04/25 18:57:40     48s] <CMD> panPage 0 -1
[04/25 18:57:40     48s] <CMD> panPage 0 -1
[04/25 18:57:40     48s] <CMD> panPage 0 -1
[04/25 18:57:40     48s] <CMD> panPage 0 -1
[04/25 18:57:53     50s] <CMD> panPage -1 0
[04/25 18:57:54     50s] <CMD> panPage -1 0
[04/25 18:57:54     50s] <CMD> panPage -1 0
[04/25 18:57:57     50s] <CMD> panPage 1 0
[04/25 18:57:57     50s] <CMD> panPage 1 0
[04/25 18:57:58     50s] <CMD> panPage 1 0
[04/25 18:57:58     51s] <CMD> panPage -1 0
[04/25 18:57:59     51s] <CMD> panPage -1 0
[04/25 18:57:59     51s] <CMD> panPage -1 0
[04/25 18:58:00     51s] <CMD> panPage 1 0
[04/25 18:58:05     51s] <CMD> panPage 1 0
[04/25 18:58:05     51s] <CMD> panPage 1 0
[04/25 18:58:05     51s] <CMD> panPage 1 0
[04/25 18:58:06     51s] <CMD> panPage 0 1
[04/25 18:58:06     51s] <CMD> panPage 0 1
[04/25 18:58:07     51s] <CMD> panPage 0 1
[04/25 18:58:07     51s] <CMD> panPage 0 1
[04/25 18:58:07     51s] <CMD> panPage 0 1
[04/25 18:58:08     51s] <CMD> panPage 0 1
[04/25 18:58:08     51s] <CMD> panPage 0 1
[04/25 18:58:08     51s] <CMD> panPage 0 1
[04/25 18:58:10     51s] <CMD> panPage 0 -1
[04/25 18:58:10     51s] <CMD> panPage 1 0
[04/25 18:58:10     51s] <CMD> panPage 1 0
[04/25 18:58:12     52s] <CMD> panPage -1 0
[04/25 18:58:12     52s] <CMD> panPage 0 -1
[04/25 18:58:13     52s] <CMD> panPage 0 -1
[04/25 18:58:13     52s] <CMD> panPage 0 -1
[04/25 18:58:13     52s] <CMD> panPage 0 -1
[04/25 18:58:13     52s] <CMD> panPage 0 -1
[04/25 18:58:14     52s] <CMD> panPage 0 -1
[04/25 18:58:14     52s] <CMD> panPage 0 -1
[04/25 18:58:14     52s] <CMD> panPage 0 -1
[04/25 18:58:15     52s] <CMD> panPage 1 0
[04/25 18:58:16     52s] <CMD> panPage -1 0
[04/25 18:58:16     52s] <CMD> panPage -1 0
[04/25 18:58:17     52s] <CMD> panPage -1 0
[04/25 18:58:17     52s] <CMD> panPage -1 0
[04/25 18:58:17     52s] <CMD> panPage -1 0
[04/25 18:58:17     52s] <CMD> panPage -1 0
[04/25 18:58:18     52s] <CMD> panPage -1 0
[04/25 18:58:18     52s] <CMD> panPage 1 0
[04/25 18:58:18     52s] <CMD> panPage 1 0
[04/25 18:58:19     52s] <CMD> panPage 1 0
[04/25 18:58:20     52s] <CMD> panPage -1 0
[04/25 18:58:21     53s] <CMD> panPage -1 0
[04/25 18:58:21     53s] <CMD> panPage -1 0
[04/25 18:58:21     53s] <CMD> panPage -1 0
[04/25 18:58:22     53s] <CMD> panPage -1 0
[04/25 18:58:22     53s] <CMD> panPage -1 0
[04/25 18:58:22     53s] <CMD> panPage -1 0
[04/25 18:58:22     53s] <CMD> panPage -1 0
[04/25 18:58:22     53s] <CMD> panPage -1 0
[04/25 18:58:22     53s] <CMD> panPage -1 0
[04/25 18:58:22     53s] <CMD> panPage -1 0
[04/25 18:58:22     53s] <CMD> panPage -1 0
[04/25 18:58:22     53s] <CMD> panPage 1 0
[04/25 18:58:22     53s] <CMD> panPage 1 0
[04/25 18:58:23     53s] <CMD> panPage 1 0
[04/25 18:58:23     53s] <CMD> panPage 1 0
[04/25 18:58:23     53s] <CMD> panPage 1 0
[04/25 18:58:23     53s] <CMD> panPage 1 0
[04/25 18:58:23     53s] <CMD> panPage 1 0
[04/25 18:58:24     53s] <CMD> panPage 0 1
[04/25 18:58:24     53s] <CMD> panPage 0 1
[04/25 18:58:24     53s] <CMD> panPage 0 1
[04/25 18:58:36     54s] <CMD> routeDesign
[04/25 18:58:36     54s] #% Begin routeDesign (date=04/25 18:58:36, mem=857.6M)
[04/25 18:58:36     54s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 857.66 (MB), peak = 857.66 (MB)
[04/25 18:58:36     54s] #**INFO: setDesignMode -flowEffort standard
[04/25 18:58:36     54s] #**INFO: multi-cut via swapping will be performed after routing.
[04/25 18:58:36     54s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/25 18:58:36     54s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[04/25 18:58:36     54s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[04/25 18:58:36     54s] #spOpts: N=65 
[04/25 18:58:36     54s] Core basic site is sc12_cln65lp
[04/25 18:58:36     54s] Estimated cell power/ground rail width = 0.300 um
[04/25 18:58:36     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/25 18:58:36     54s] Mark StBox On SiteArr starts
[04/25 18:58:36     54s] Mark StBox On SiteArr ends
[04/25 18:58:36     54s] spiAuditVddOnBottomForRows for llg="default" starts
[04/25 18:58:36     54s] spiAuditVddOnBottomForRows ends
[04/25 18:58:36     54s] Begin checking placement ... (start mem=829.8M, init mem=829.8M)
[04/25 18:58:36     54s] Overlapping with other instance:	7
[04/25 18:58:36     54s] *info: Placed = 1006           (Fixed = 1006)
[04/25 18:58:36     54s] *info: Unplaced = 0           
[04/25 18:58:36     54s] Placement Density:0.00%(0/997)
[04/25 18:58:36     54s] Placement Density (including fixed std cells):76.76%(3295/4293)
[04/25 18:58:36     54s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=829.8M)
[04/25 18:58:36     54s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[04/25 18:58:36     54s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[04/25 18:58:36     54s] #**INFO: auto set of routeWithTimingDriven to true
[04/25 18:58:36     54s] #**INFO: auto set of routeWithSiDriven to true
[04/25 18:58:36     54s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/25 18:58:36     54s] 
[04/25 18:58:36     54s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/25 18:58:36     54s] *** Changed status on (0) nets in Clock.
[04/25 18:58:36     54s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=829.8M) ***
[04/25 18:58:36     54s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[04/25 18:58:36     54s] % Begin globalDetailRoute (date=04/25 18:58:36, mem=860.1M)
[04/25 18:58:36     54s] 
[04/25 18:58:36     54s] globalDetailRoute
[04/25 18:58:36     54s] 
[04/25 18:58:36     54s] #setNanoRouteMode -droutePostRouteSwapVia "multiCut"
[04/25 18:58:36     54s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[04/25 18:58:36     54s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[04/25 18:58:36     54s] #setNanoRouteMode -routeWithSiDriven true
[04/25 18:58:36     54s] #setNanoRouteMode -routeWithTimingDriven true
[04/25 18:58:36     54s] #setNanoRouteMode -routeWithViaInPin "true"
[04/25 18:58:36     55s] #Start globalDetailRoute on Wed Apr 25 18:58:36 2018
[04/25 18:58:36     55s] #
[04/25 18:58:36     55s] #Generating timing data, please wait...
[04/25 18:58:36     55s] #983 total nets, 0 already routed, 0 will ignore in trialRoute
[04/25 18:58:36     55s] **ERROR: Design must be placed before running earlyGlobalRoute
[04/25 18:58:36     55s] #Reporting timing...
[04/25 18:58:37     55s] **WARN: (IMPEXT-7040):	A horizontal wire, passing through or close to location (48000,-640), lies outside of design boundary. Correct the wire routing and rerun extraction.
[04/25 18:58:37     55s] **WARN: (IMPEXT-7040):	A horizontal wire, passing through or close to location (96000,-640), lies outside of design boundary. Correct the wire routing and rerun extraction.
[04/25 18:58:37     55s] **WARN: (IMPEXT-7040):	A horizontal wire, passing through or close to location (144000,-640), lies outside of design boundary. Correct the wire routing and rerun extraction.
[04/25 18:58:37     55s] **WARN: (IMPEXT-7040):	A horizontal wire, passing through or close to location (0,-640), lies outside of design boundary. Correct the wire routing and rerun extraction.
[04/25 18:58:37     55s] **WARN: (IMPEXT-7040):	A horizontal wire, passing through or close to location (192000,-640), lies outside of design boundary. Correct the wire routing and rerun extraction.
[04/25 18:58:38     56s] AAE DB initialization (MEM=897.742 CPU=0:00:00.2 REAL=0:00:00.0) 
[04/25 18:58:38     56s] Start AAE Lib Loading. (MEM=897.742)
[04/25 18:58:38     56s] End AAE Lib Loading. (MEM=1100.02 CPU=0:00:00.1 Real=0:00:00.0)
[04/25 18:58:38     56s] End AAE Lib Interpolated Model. (MEM=1100.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 18:58:39     56s] First Iteration Infinite Tw... 
[04/25 18:58:39     57s] Total number of fetched objects 1002
[04/25 18:58:39     57s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/25 18:58:39     57s] End delay calculation. (MEM=1142.91 CPU=0:00:00.2 REAL=0:00:00.0)
[04/25 18:58:40     57s] #Normalized TNS: 1000.00 10.00 -14.37 -1.44 0.00 0.00
[04/25 18:58:40     57s] #Stage 1: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 950.89 (MB), peak = 1003.70 (MB)
[04/25 18:58:40     57s] #Library Standard Delay: 0.00ps
[04/25 18:58:40     57s] #Slack threshold: 0.00ps
[04/25 18:58:40     57s] #*** Analyzed 0 timing critical paths
[04/25 18:58:40     57s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 951.22 (MB), peak = 1003.70 (MB)
[04/25 18:58:57     74s] #Stage 3: cpu time = 00:00:17, elapsed time = 00:00:17, memory = 965.53 (MB), peak = 1003.70 (MB)
[04/25 18:58:57     74s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[04/25 18:58:57     74s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 967.64 (MB), peak = 1003.70 (MB)
[04/25 18:58:57     74s] #
[04/25 18:58:57     74s] #*** Enable low timing-driven effort with mode 0.
[04/25 18:58:57     74s] #Dump tif for version 2.1
[04/25 18:58:58     75s] #Generating timing data took: cpu time = 00:00:20, elapsed time = 00:00:21, memory = 910.48 (MB), peak = 1003.70 (MB)
[04/25 18:58:58     75s] #Done generating timing data.
[04/25 18:58:58     75s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/SE of net SE because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[04/25 18:58:58     75s] ### Net info: total nets: 1017
[04/25 18:58:58     75s] ### Net info: dirty nets: 0
[04/25 18:58:58     75s] ### Net info: marked as disconnected nets: 0
[04/25 18:58:58     75s] ### Net info: fully routed nets: 0
[04/25 18:58:58     75s] ### Net info: trivial (single pin) nets: 0
[04/25 18:58:58     75s] ### Net info: unrouted nets: 1017
[04/25 18:58:58     75s] ### Net info: re-extraction nets: 0
[04/25 18:58:58     75s] ### Net info: ignored nets: 0
[04/25 18:58:58     75s] ### Net info: skip routing nets: 0
[04/25 18:58:58     75s] ### import route signature (0) = 1580990094
[04/25 18:58:58     75s] ### import violation signature (0) = 1905142130
[04/25 18:58:58     75s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[04/25 18:58:58     75s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[04/25 18:58:58     75s] #Start reading timing information from file .timing_file_19861.tif.gz ...
[04/25 18:58:58     75s] #Read in timing information for 44 ports, 1006 instances from timing file .timing_file_19861.tif.gz.
[04/25 18:58:58     75s] #NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
[04/25 18:58:58     75s] #RTESIG:78da8d94314fc330108599f915a7b44390a8e3739cd85e4188ada00a58ad14dc3428b14b
[04/25 18:58:58     75s] #       e250c1afc788b5d4f666f9d3bb77ef4e5e2c5fee3690a120c85613559546586f502052b6
[04/25 18:58:58     75s] #       428565814287a7e79bec72b17c787ce295846c987bdfddce3e837cf26367db6b982733c2
[04/25 18:58:58     75s] #       64bc0fb7ab3fb41608bba69f0ce45be7fa938c6015f8713e8b940ab2c20f8742302e7849
[04/25 18:58:58     75s] #       90347d4f3e8ace5af7394fda9be1a051c91ab5b1ddeb74a4a51e9a606bbbd7dff7689b75
[04/25 18:58:58     75s] #       611beb46377ba3838efe42f9ded605f1dd10cae8d11cdce891bc9d6f47c81228a1150d07
[04/25 18:58:58     75s] #       f25def1a7f92939441b6efdafd793949459a1cc3584252a868d05272e09077d69bd68cff
[04/25 18:58:58     75s] #       2002568c065334664a851eab248e03922acea10096a2c7ca5818aa4c407814a9691c6151
[04/25 18:58:58     75s] #       4450488a53c6ab290a59ef8ee7974a2919dd04a421ec48354456a72c317254512d2eeaa4
[04/25 18:58:58     75s] #       14b0c2e85c02231298f063fc42ff9abff80171e8825d
[04/25 18:58:58     75s] #
[04/25 18:58:58     75s] #RTESIG:78da8d94314fc330108599f915a7b44390a8e3739cd85e4188ada00a58ad14dc3428b14b
[04/25 18:58:58     75s] #       e250c1afc788b5d4f666f9d3bb77ef4e5e2c5fee3690a120c85613559546586f502052b6
[04/25 18:58:58     75s] #       428565814287a7e79bec72b17c787ce295846c987bdfddce3e837cf26367db6b982733c2
[04/25 18:58:58     75s] #       64bc0fb7ab3fb41608bba69f0ce45be7fa938c6015f8713e8b940ab2c20f8742302e7849
[04/25 18:58:58     75s] #       90347d4f3e8ace5af7394fda9be1a051c91ab5b1ddeb74a4a51e9a606bbbd7dff7689b75
[04/25 18:58:58     75s] #       611beb46377ba3838efe42f9ded605f1dd10cae8d11cdce891bc9d6f47c81228a1150d07
[04/25 18:58:58     75s] #       f25def1a7f92939441b6efdafd793949459a1cc3584252a868d05272e09077d69bd68cff
[04/25 18:58:58     75s] #       2002568c065334664a851eab248e03922acea10096a2c7ca5818aa4c407814a9691c6151
[04/25 18:58:58     75s] #       4450488a53c6ab290a59ef8ee7974a2919dd04a421ec48354456a72c317254512d2eeaa4
[04/25 18:58:58     75s] #       14b0c2e85c02231298f063fc42ff9abff80171e8825d
[04/25 18:58:58     75s] #
[04/25 18:58:58     75s] #Start routing data preparation on Wed Apr 25 18:58:58 2018
[04/25 18:58:58     75s] #
[04/25 18:58:58     75s] #Minimum voltage of a net in the design = 0.000.
[04/25 18:58:58     75s] #Maximum voltage of a net in the design = 1.320.
[04/25 18:58:58     75s] #Voltage range [0.000 - 0.000] has 1 net.
[04/25 18:58:58     75s] #Voltage range [0.900 - 1.320] has 1 net.
[04/25 18:58:58     75s] #Voltage range [0.000 - 1.320] has 1015 nets.
[04/25 18:58:59     76s] # M1           H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.1850
[04/25 18:58:59     76s] # M2           V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
[04/25 18:58:59     76s] # M3           H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
[04/25 18:58:59     76s] # M4           V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
[04/25 18:58:59     76s] # M5           H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
[04/25 18:58:59     76s] # M6           V   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
[04/25 18:58:59     76s] # M7           H   Track-Pitch = 0.2000    Line-2-Via Pitch = 0.2000
[04/25 18:58:59     76s] # M8           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/25 18:58:59     76s] # M9           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
[04/25 18:58:59     76s] # AP           V   Track-Pitch = 5.0000    Line-2-Via Pitch = 6.5000
[04/25 18:58:59     76s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[04/25 18:59:00     77s] #WARNING (NRDB-2111) Found overlapping instances GWCLK_gate write_decoder/PreDec_0/in_0_not. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/25 18:59:00     77s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/25 18:59:00     77s] #WARNING (NRDB-2111) Found overlapping instances write_decoder/PreDec_0/in_0_not GRCLK_gate. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/25 18:59:00     77s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/25 18:59:00     77s] #WARNING (NRDB-2111) Found overlapping instances GRCLK_gate write_decoder/PreDec_0/in_1_not. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/25 18:59:00     77s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/25 18:59:00     77s] #WARNING (NRDB-2111) Found overlapping instances GRCLK_gate write_decoder/PreDec_0/NAND2_0. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/25 18:59:00     77s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/25 18:59:00     77s] #WARNING (NRDB-2111) Found overlapping instances GRCLK_gate write_decoder/PreDec_0/NAND2_1. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/25 18:59:00     77s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/25 18:59:00     77s] #WARNING (NRDB-2111) Found overlapping instances GRCLK_gate write_decoder/PreDec_0/NAND2_2. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[04/25 18:59:00     77s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[04/25 18:59:00     77s] #WARNING (NRDB-2110) Found 6 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[04/25 18:59:00     77s] #Regenerating Ggrids automatically.
[04/25 18:59:00     77s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.2000.
[04/25 18:59:00     77s] #Using automatically generated G-grids.
[04/25 18:59:00     77s] #Done routing data preparation.
[04/25 18:59:00     77s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 967.09 (MB), peak = 1003.70 (MB)
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #Summary of active signal nets routing constraints set by OPT:
[04/25 18:59:00     77s] #	preferred routing layers      : 0
[04/25 18:59:00     77s] #	preferred routing layer effort: 0
[04/25 18:59:00     77s] #	preferred extra space         : 0
[04/25 18:59:00     77s] #	preferred multi-cut via       : 0
[04/25 18:59:00     77s] #	avoid detour                  : 0
[04/25 18:59:00     77s] #	expansion ratio               : 0
[04/25 18:59:00     77s] #	net priority                  : 0
[04/25 18:59:00     77s] #	s2s control                   : 0
[04/25 18:59:00     77s] #	avoid chaining                : 0
[04/25 18:59:00     77s] #	inst-based stacking via       : 0
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #Summary of active signal nets routing constraints set by USER:
[04/25 18:59:00     77s] #	preferred routing layers      : 0
[04/25 18:59:00     77s] #	preferred routing layer effort     : 0
[04/25 18:59:00     77s] #	preferred extra space              : 0
[04/25 18:59:00     77s] #	preferred multi-cut via            : 0
[04/25 18:59:00     77s] #	avoid detour                       : 0
[04/25 18:59:00     77s] #	net weight                         : 0
[04/25 18:59:00     77s] #	avoid chaining                     : 0
[04/25 18:59:00     77s] #	cell-based stacking via (required) : 0
[04/25 18:59:00     77s] #	cell-based stacking via (optional) : 0
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #Start timing driven prevention iteration
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #--------------------------------------------------------
[04/25 18:59:00     77s] # Summary of active signal nets routing constraints
[04/25 18:59:00     77s] #  Avoid Detour             : 0
[04/25 18:59:00     77s] #  Max Expansion Ratio      : 0
[04/25 18:59:00     77s] #  Cell-based Stacking Via  : 0
[04/25 18:59:00     77s] #  Inst-based Stacking Via  : 0
[04/25 18:59:00     77s] #  Prefer Extra Space       : 0
[04/25 18:59:00     77s] #  Prefer Multi-cut Via     : 0
[04/25 18:59:00     77s] #  S2s Control              : 0
[04/25 18:59:00     77s] #  Preferred Layer Effort   : 0
[04/25 18:59:00     77s] #  Bottom Preferred Layer
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #--------------------------------------------------------
[04/25 18:59:00     77s] #Done timing-driven prevention
[04/25 18:59:00     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 967.37 (MB), peak = 1003.70 (MB)
[04/25 18:59:00     77s] #Merging special wires...
[04/25 18:59:00     77s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '176' on M1. As a result, an RC of wire width '180' is being used instead. This may cause some accuracy degradation.
[04/25 18:59:00     77s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M2. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[04/25 18:59:00     77s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M3. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[04/25 18:59:00     77s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M4. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[04/25 18:59:00     77s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M5. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[04/25 18:59:00     77s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M6. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[04/25 18:59:00     77s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M7. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #Finished routing data preparation on Wed Apr 25 18:59:00 2018
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #Cpu time = 00:00:00
[04/25 18:59:00     77s] #Elapsed time = 00:00:00
[04/25 18:59:00     77s] #Increased memory = 0.16 (MB)
[04/25 18:59:00     77s] #Total memory = 967.55 (MB)
[04/25 18:59:00     77s] #Peak memory = 1003.70 (MB)
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #Start global routing on Wed Apr 25 18:59:00 2018
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #Number of eco nets is 0
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #Start global routing data preparation on Wed Apr 25 18:59:00 2018
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #Start routing resource analysis on Wed Apr 25 18:59:00 2018
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #Routing resource analysis is done on Wed Apr 25 18:59:00 2018
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #  Resource Analysis:
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/25 18:59:00     77s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/25 18:59:00     77s] #  --------------------------------------------------------------
[04/25 18:59:00     77s] #  M1             H         108          96         490    89.39%
[04/25 18:59:00     77s] #  M2             V         525           0         490     0.00%
[04/25 18:59:00     77s] #  M3             H         204           0         490     0.00%
[04/25 18:59:00     77s] #  M4             V         525           0         490     0.00%
[04/25 18:59:00     77s] #  M5             H         204           0         490     0.00%
[04/25 18:59:00     77s] #  M6             V         525           0         490     0.00%
[04/25 18:59:00     77s] #  M7             H         204           0         490     0.00%
[04/25 18:59:00     77s] #  M8             V         131           0         490     0.00%
[04/25 18:59:00     77s] #  M9             H          51           0         490     0.00%
[04/25 18:59:00     77s] #  AP             V          21           0         490    40.00%
[04/25 18:59:00     77s] #  --------------------------------------------------------------
[04/25 18:59:00     77s] #  Total                   2498       4.71%        4900    12.94%
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #Global routing data preparation is done on Wed Apr 25 18:59:00 2018
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 967.84 (MB), peak = 1003.70 (MB)
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 967.93 (MB), peak = 1003.70 (MB)
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #Skip 1/2 round for no nets in the round...
[04/25 18:59:00     77s] #Route nets in 2/2 round...
[04/25 18:59:00     77s] #start global routing iteration 1...
[04/25 18:59:00     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 971.31 (MB), peak = 1003.70 (MB)
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #start global routing iteration 2...
[04/25 18:59:00     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 972.16 (MB), peak = 1003.70 (MB)
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #Total number of trivial nets (e.g. < 2 pins) = 35 (skipped).
[04/25 18:59:00     77s] #Total number of routable nets = 982.
[04/25 18:59:00     77s] #Total number of nets in the design = 1017.
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #982 routable nets have only global wires.
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #Routed nets constraints summary:
[04/25 18:59:00     77s] #-----------------------------
[04/25 18:59:00     77s] #        Rules   Unconstrained  
[04/25 18:59:00     77s] #-----------------------------
[04/25 18:59:00     77s] #      Default             982  
[04/25 18:59:00     77s] #-----------------------------
[04/25 18:59:00     77s] #        Total             982  
[04/25 18:59:00     77s] #-----------------------------
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #Routing constraints summary of the whole design:
[04/25 18:59:00     77s] #-----------------------------
[04/25 18:59:00     77s] #        Rules   Unconstrained  
[04/25 18:59:00     77s] #-----------------------------
[04/25 18:59:00     77s] #      Default             982  
[04/25 18:59:00     77s] #-----------------------------
[04/25 18:59:00     77s] #        Total             982  
[04/25 18:59:00     77s] #-----------------------------
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #                 OverCon          
[04/25 18:59:00     77s] #                  #Gcell    %Gcell
[04/25 18:59:00     77s] #     Layer           (1)   OverCon
[04/25 18:59:00     77s] #  --------------------------------
[04/25 18:59:00     77s] #  M1            0(0.00%)   (0.00%)
[04/25 18:59:00     77s] #  M2            0(0.00%)   (0.00%)
[04/25 18:59:00     77s] #  M3            0(0.00%)   (0.00%)
[04/25 18:59:00     77s] #  M4            0(0.00%)   (0.00%)
[04/25 18:59:00     77s] #  M5            0(0.00%)   (0.00%)
[04/25 18:59:00     77s] #  M6            0(0.00%)   (0.00%)
[04/25 18:59:00     77s] #  M7            0(0.00%)   (0.00%)
[04/25 18:59:00     77s] #  M8            0(0.00%)   (0.00%)
[04/25 18:59:00     77s] #  M9            0(0.00%)   (0.00%)
[04/25 18:59:00     77s] #  AP            0(0.00%)   (0.00%)
[04/25 18:59:00     77s] #  --------------------------------
[04/25 18:59:00     77s] #     Total      0(0.00%)   (0.00%)
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/25 18:59:00     77s] #  Overflow after GR: 0.00% H + 0.00% V
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] Global router needs be called before using this command...
[04/25 18:59:00     77s] #Complete Global Routing.
[04/25 18:59:00     77s] #Total wire length = 7077 um.
[04/25 18:59:00     77s] #Total half perimeter of net bounding box = 9008 um.
[04/25 18:59:00     77s] #Total wire length on LAYER M1 = 6 um.
[04/25 18:59:00     77s] #Total wire length on LAYER M2 = 2525 um.
[04/25 18:59:00     77s] #Total wire length on LAYER M3 = 4525 um.
[04/25 18:59:00     77s] #Total wire length on LAYER M4 = 21 um.
[04/25 18:59:00     77s] #Total wire length on LAYER M5 = 0 um.
[04/25 18:59:00     77s] #Total wire length on LAYER M6 = 0 um.
[04/25 18:59:00     77s] #Total wire length on LAYER M7 = 0 um.
[04/25 18:59:00     77s] #Total wire length on LAYER M8 = 0 um.
[04/25 18:59:00     77s] #Total wire length on LAYER M9 = 0 um.
[04/25 18:59:00     77s] #Total wire length on LAYER AP = 0 um.
[04/25 18:59:00     77s] #Total number of vias = 3869
[04/25 18:59:00     77s] #Up-Via Summary (total 3869):
[04/25 18:59:00     77s] #           
[04/25 18:59:00     77s] #-----------------------
[04/25 18:59:00     77s] # M1               2515
[04/25 18:59:00     77s] # M2               1352
[04/25 18:59:00     77s] # M3                  2
[04/25 18:59:00     77s] #-----------------------
[04/25 18:59:00     77s] #                  3869 
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #Total number of involved regular nets 155
[04/25 18:59:00     77s] #Maximum src to sink distance  78.8
[04/25 18:59:00     77s] #Average of max src_to_sink distance  33.8
[04/25 18:59:00     77s] #Average of ave src_to_sink distance  23.0
[04/25 18:59:00     77s] #Max overcon = 0 track.
[04/25 18:59:00     77s] #Total overcon = 0.00%.
[04/25 18:59:00     77s] #Worst layer Gcell overcon rate = 0.00%.
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #Global routing statistics:
[04/25 18:59:00     77s] #Cpu time = 00:00:00
[04/25 18:59:00     77s] #Elapsed time = 00:00:00
[04/25 18:59:00     77s] #Increased memory = 4.69 (MB)
[04/25 18:59:00     77s] #Total memory = 972.25 (MB)
[04/25 18:59:00     77s] #Peak memory = 1003.70 (MB)
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #Finished global routing on Wed Apr 25 18:59:00 2018
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] ### route signature (4) =  209500775
[04/25 18:59:00     77s] ### violation signature (3) = 1905142130
[04/25 18:59:00     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 971.27 (MB), peak = 1003.70 (MB)
[04/25 18:59:00     77s] #Start Track Assignment.
[04/25 18:59:00     77s] #Done with 995 horizontal wires in 1 hboxes and 597 vertical wires in 1 hboxes.
[04/25 18:59:00     77s] #Done with 106 horizontal wires in 1 hboxes and 52 vertical wires in 1 hboxes.
[04/25 18:59:00     77s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #Track assignment summary:
[04/25 18:59:00     77s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/25 18:59:00     77s] #------------------------------------------------------------------------
[04/25 18:59:00     77s] # M1             5.98 	  0.00%  	  0.00% 	  0.00%
[04/25 18:59:00     77s] # M2          2567.70 	  0.01%  	  0.00% 	  0.00%
[04/25 18:59:00     77s] # M3          4601.95 	  0.13%  	  0.00% 	  0.00%
[04/25 18:59:00     77s] # M4            19.70 	  0.00%  	  0.00% 	  0.00%
[04/25 18:59:00     77s] # M5             0.00 	  0.00%  	  0.00% 	  0.00%
[04/25 18:59:00     77s] # M6             0.00 	  0.00%  	  0.00% 	  0.00%
[04/25 18:59:00     77s] # M7             0.00 	  0.00%  	  0.00% 	  0.00%
[04/25 18:59:00     77s] # M8             0.00 	  0.00%  	  0.00% 	  0.00%
[04/25 18:59:00     77s] # M9             0.00 	  0.00%  	  0.00% 	  0.00%
[04/25 18:59:00     77s] # AP             0.00 	  0.00%  	  0.00% 	  0.00%
[04/25 18:59:00     77s] #------------------------------------------------------------------------
[04/25 18:59:00     77s] # All        7195.33  	  0.09% 	  0.00% 	  0.00%
[04/25 18:59:00     77s] #Complete Track Assignment.
[04/25 18:59:00     77s] #Total wire length = 8004 um.
[04/25 18:59:00     77s] #Total half perimeter of net bounding box = 9008 um.
[04/25 18:59:00     77s] #Total wire length on LAYER M1 = 639 um.
[04/25 18:59:00     77s] #Total wire length on LAYER M2 = 2515 um.
[04/25 18:59:00     77s] #Total wire length on LAYER M3 = 4830 um.
[04/25 18:59:00     77s] #Total wire length on LAYER M4 = 20 um.
[04/25 18:59:00     77s] #Total wire length on LAYER M5 = 0 um.
[04/25 18:59:00     77s] #Total wire length on LAYER M6 = 0 um.
[04/25 18:59:00     77s] #Total wire length on LAYER M7 = 0 um.
[04/25 18:59:00     77s] #Total wire length on LAYER M8 = 0 um.
[04/25 18:59:00     77s] #Total wire length on LAYER M9 = 0 um.
[04/25 18:59:00     77s] #Total wire length on LAYER AP = 0 um.
[04/25 18:59:00     77s] #Total number of vias = 3869
[04/25 18:59:00     77s] #Up-Via Summary (total 3869):
[04/25 18:59:00     77s] #           
[04/25 18:59:00     77s] #-----------------------
[04/25 18:59:00     77s] # M1               2515
[04/25 18:59:00     77s] # M2               1352
[04/25 18:59:00     77s] # M3                  2
[04/25 18:59:00     77s] #-----------------------
[04/25 18:59:00     77s] #                  3869 
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] ### route signature (8) =  530490503
[04/25 18:59:00     77s] ### violation signature (7) = 1905142130
[04/25 18:59:00     77s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 973.12 (MB), peak = 1003.70 (MB)
[04/25 18:59:00     77s] #
[04/25 18:59:00     77s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/25 18:59:00     77s] #Cpu time = 00:00:02
[04/25 18:59:00     77s] #Elapsed time = 00:00:02
[04/25 18:59:00     77s] #Increased memory = 57.77 (MB)
[04/25 18:59:00     77s] #Total memory = 971.41 (MB)
[04/25 18:59:00     77s] #Peak memory = 1003.70 (MB)
[04/25 18:59:00     77s] ### max drc and si pitch = 64000 ( 32.0000 um) MT-safe pitch = 64000 ( 32.0000 um) patch pitch = 128800 ( 64.4000 um)
[04/25 18:59:12     89s] #
[04/25 18:59:12     89s] #Start Detail Routing..
[04/25 18:59:12     89s] #start initial detail routing ...
[04/25 18:59:17     94s] #   number of violations = 8
[04/25 18:59:17     94s] #
[04/25 18:59:17     94s] #    By Layer and Type :
[04/25 18:59:17     94s] #	         MetSpc   EOLSpc    Short   CutSpc   Totals
[04/25 18:59:17     94s] #	M1            2        1        1        2        6
[04/25 18:59:17     94s] #	M2            1        1        0        0        2
[04/25 18:59:17     94s] #	Totals        3        2        1        2        8
[04/25 18:59:17     94s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1017.98 (MB), peak = 1017.98 (MB)
[04/25 18:59:17     94s] #start 1st optimization iteration ...
[04/25 18:59:18     95s] #   number of violations = 4
[04/25 18:59:18     95s] #
[04/25 18:59:18     95s] #    By Layer and Type :
[04/25 18:59:18     95s] #	         MetSpc   EOLSpc    Short   Totals
[04/25 18:59:18     95s] #	M1            2        1        1        4
[04/25 18:59:18     95s] #	Totals        2        1        1        4
[04/25 18:59:18     95s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1018.21 (MB), peak = 1018.21 (MB)
[04/25 18:59:18     95s] #start 2nd optimization iteration ...
[04/25 18:59:18     95s] #   number of violations = 0
[04/25 18:59:18     95s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1018.22 (MB), peak = 1018.22 (MB)
[04/25 18:59:18     95s] #Complete Detail Routing.
[04/25 18:59:18     95s] #Total wire length = 8144 um.
[04/25 18:59:18     95s] #Total half perimeter of net bounding box = 9008 um.
[04/25 18:59:18     95s] #Total wire length on LAYER M1 = 187 um.
[04/25 18:59:18     95s] #Total wire length on LAYER M2 = 2913 um.
[04/25 18:59:18     95s] #Total wire length on LAYER M3 = 4639 um.
[04/25 18:59:18     95s] #Total wire length on LAYER M4 = 405 um.
[04/25 18:59:18     95s] #Total wire length on LAYER M5 = 0 um.
[04/25 18:59:18     95s] #Total wire length on LAYER M6 = 0 um.
[04/25 18:59:18     95s] #Total wire length on LAYER M7 = 0 um.
[04/25 18:59:18     95s] #Total wire length on LAYER M8 = 0 um.
[04/25 18:59:18     95s] #Total wire length on LAYER M9 = 0 um.
[04/25 18:59:18     95s] #Total wire length on LAYER AP = 0 um.
[04/25 18:59:18     95s] #Total number of vias = 4276
[04/25 18:59:18     95s] #Up-Via Summary (total 4276):
[04/25 18:59:18     95s] #           
[04/25 18:59:18     95s] #-----------------------
[04/25 18:59:18     95s] # M1               2598
[04/25 18:59:18     95s] # M2               1597
[04/25 18:59:18     95s] # M3                 81
[04/25 18:59:18     95s] #-----------------------
[04/25 18:59:18     95s] #                  4276 
[04/25 18:59:18     95s] #
[04/25 18:59:18     95s] #Total number of DRC violations = 0
[04/25 18:59:18     95s] #Total number of overlapping instance violations = 1
[04/25 18:59:18     95s] ### route signature (17) = 1680947478
[04/25 18:59:18     95s] ### violation signature (16) = 1905142130
[04/25 18:59:18     95s] #Cpu time = 00:00:18
[04/25 18:59:18     95s] #Elapsed time = 00:00:18
[04/25 18:59:18     95s] #Increased memory = 7.23 (MB)
[04/25 18:59:18     95s] #Total memory = 978.64 (MB)
[04/25 18:59:18     95s] #Peak memory = 1018.23 (MB)
[04/25 18:59:18     95s] #
[04/25 18:59:18     95s] #start routing for process antenna violation fix ...
[04/25 18:59:18     95s] ### max drc and si pitch = 64000 ( 32.0000 um) MT-safe pitch = 64000 ( 32.0000 um) patch pitch = 128800 ( 64.4000 um)
[04/25 18:59:29    106s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '176' on M1. As a result, an RC of wire width '180' is being used instead. This may cause some accuracy degradation.
[04/25 18:59:29    106s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M2. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[04/25 18:59:29    106s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M3. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[04/25 18:59:29    106s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M4. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[04/25 18:59:29    106s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M5. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[04/25 18:59:29    106s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M6. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[04/25 18:59:29    106s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '196' on M7. As a result, an RC of wire width '200' is being used instead. This may cause some accuracy degradation.
[04/25 18:59:29    106s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 980.79 (MB), peak = 1018.23 (MB)
[04/25 18:59:29    106s] #
[04/25 18:59:29    106s] #Total wire length = 8144 um.
[04/25 18:59:29    106s] #Total half perimeter of net bounding box = 9008 um.
[04/25 18:59:29    106s] #Total wire length on LAYER M1 = 187 um.
[04/25 18:59:29    106s] #Total wire length on LAYER M2 = 2913 um.
[04/25 18:59:29    106s] #Total wire length on LAYER M3 = 4639 um.
[04/25 18:59:29    106s] #Total wire length on LAYER M4 = 405 um.
[04/25 18:59:29    106s] #Total wire length on LAYER M5 = 0 um.
[04/25 18:59:29    106s] #Total wire length on LAYER M6 = 0 um.
[04/25 18:59:29    106s] #Total wire length on LAYER M7 = 0 um.
[04/25 18:59:29    106s] #Total wire length on LAYER M8 = 0 um.
[04/25 18:59:29    106s] #Total wire length on LAYER M9 = 0 um.
[04/25 18:59:29    106s] #Total wire length on LAYER AP = 0 um.
[04/25 18:59:29    106s] #Total number of vias = 4276
[04/25 18:59:29    106s] #Up-Via Summary (total 4276):
[04/25 18:59:29    106s] #           
[04/25 18:59:29    106s] #-----------------------
[04/25 18:59:29    106s] # M1               2598
[04/25 18:59:29    106s] # M2               1597
[04/25 18:59:29    106s] # M3                 81
[04/25 18:59:29    106s] #-----------------------
[04/25 18:59:29    106s] #                  4276 
[04/25 18:59:29    106s] #
[04/25 18:59:29    106s] #Total number of DRC violations = 0
[04/25 18:59:29    106s] #Total number of overlapping instance violations = 1
[04/25 18:59:29    106s] #Total number of net violated process antenna rule = 0
[04/25 18:59:29    106s] #
[04/25 18:59:29    106s] ### route signature (20) = 1680947478
[04/25 18:59:29    106s] ### violation signature (19) = 1905142130
[04/25 18:59:29    106s] #
[04/25 18:59:29    106s] #Total wire length = 8144 um.
[04/25 18:59:29    106s] #Total half perimeter of net bounding box = 9008 um.
[04/25 18:59:29    106s] #Total wire length on LAYER M1 = 187 um.
[04/25 18:59:29    106s] #Total wire length on LAYER M2 = 2913 um.
[04/25 18:59:29    106s] #Total wire length on LAYER M3 = 4639 um.
[04/25 18:59:29    106s] #Total wire length on LAYER M4 = 405 um.
[04/25 18:59:29    106s] #Total wire length on LAYER M5 = 0 um.
[04/25 18:59:29    106s] #Total wire length on LAYER M6 = 0 um.
[04/25 18:59:29    106s] #Total wire length on LAYER M7 = 0 um.
[04/25 18:59:29    106s] #Total wire length on LAYER M8 = 0 um.
[04/25 18:59:29    106s] #Total wire length on LAYER M9 = 0 um.
[04/25 18:59:29    106s] #Total wire length on LAYER AP = 0 um.
[04/25 18:59:29    106s] #Total number of vias = 4276
[04/25 18:59:29    106s] #Up-Via Summary (total 4276):
[04/25 18:59:29    106s] #           
[04/25 18:59:29    106s] #-----------------------
[04/25 18:59:29    106s] # M1               2598
[04/25 18:59:29    106s] # M2               1597
[04/25 18:59:29    106s] # M3                 81
[04/25 18:59:29    106s] #-----------------------
[04/25 18:59:29    106s] #                  4276 
[04/25 18:59:29    106s] #
[04/25 18:59:29    106s] #Total number of DRC violations = 0
[04/25 18:59:29    106s] #Total number of overlapping instance violations = 1
[04/25 18:59:29    106s] #Total number of net violated process antenna rule = 0
[04/25 18:59:29    106s] #
[04/25 18:59:29    106s] ### max drc and si pitch = 64000 ( 32.0000 um) MT-safe pitch = 64000 ( 32.0000 um) patch pitch = 128800 ( 64.4000 um)
[04/25 18:59:29    106s] #
[04/25 18:59:29    106s] #Start Post Route via swapping...
[04/25 18:59:29    106s] #99.80% of area are rerouted by ECO routing.
[04/25 18:59:30    107s] #   number of violations = 0
[04/25 18:59:30    107s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 978.78 (MB), peak = 1018.23 (MB)
[04/25 18:59:30    107s] #CELL_VIEW scm65,init has no DRC violation.
[04/25 18:59:30    107s] #Total number of DRC violations = 0
[04/25 18:59:30    107s] #Total number of overlapping instance violations = 1
[04/25 18:59:30    107s] #Total number of net violated process antenna rule = 0
[04/25 18:59:30    107s] #Post Route via swapping is done.
[04/25 18:59:30    107s] #Total wire length = 8144 um.
[04/25 18:59:30    107s] #Total half perimeter of net bounding box = 9008 um.
[04/25 18:59:30    107s] #Total wire length on LAYER M1 = 187 um.
[04/25 18:59:30    107s] #Total wire length on LAYER M2 = 2913 um.
[04/25 18:59:30    107s] #Total wire length on LAYER M3 = 4639 um.
[04/25 18:59:30    107s] #Total wire length on LAYER M4 = 405 um.
[04/25 18:59:30    107s] #Total wire length on LAYER M5 = 0 um.
[04/25 18:59:30    107s] #Total wire length on LAYER M6 = 0 um.
[04/25 18:59:30    107s] #Total wire length on LAYER M7 = 0 um.
[04/25 18:59:30    107s] #Total wire length on LAYER M8 = 0 um.
[04/25 18:59:30    107s] #Total wire length on LAYER M9 = 0 um.
[04/25 18:59:30    107s] #Total wire length on LAYER AP = 0 um.
[04/25 18:59:30    107s] #Total number of vias = 4276
[04/25 18:59:30    107s] #Total number of multi-cut vias = 1843 ( 43.1%)
[04/25 18:59:30    107s] #Total number of single cut vias = 2433 ( 56.9%)
[04/25 18:59:30    107s] #Up-Via Summary (total 4276):
[04/25 18:59:30    107s] #                   single-cut          multi-cut      Total
[04/25 18:59:30    107s] #-----------------------------------------------------------
[04/25 18:59:30    107s] # M1              2410 ( 92.8%)       188 (  7.2%)       2598
[04/25 18:59:30    107s] # M2                23 (  1.4%)      1574 ( 98.6%)       1597
[04/25 18:59:30    107s] # M3                 0 (  0.0%)        81 (100.0%)         81
[04/25 18:59:30    107s] #-----------------------------------------------------------
[04/25 18:59:30    107s] #                 2433 ( 56.9%)      1843 ( 43.1%)       4276 
[04/25 18:59:30    107s] #
[04/25 18:59:30    107s] ### route signature (25) =  776029099
[04/25 18:59:30    107s] ### violation signature (24) = 1905142130
[04/25 18:59:30    107s] ### max drc and si pitch = 64000 ( 32.0000 um) MT-safe pitch = 64000 ( 32.0000 um) patch pitch = 128800 ( 64.4000 um)
[04/25 18:59:41    118s] #
[04/25 18:59:41    118s] #Start Post Route wire spreading..
[04/25 18:59:41    118s] ### max drc and si pitch = 64000 ( 32.0000 um) MT-safe pitch = 64000 ( 32.0000 um) patch pitch = 128800 ( 64.4000 um)
[04/25 18:59:41    118s] #
[04/25 18:59:41    118s] #Start DRC checking..
[04/25 18:59:42    119s] #   number of violations = 0
[04/25 18:59:42    119s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1002.45 (MB), peak = 1018.23 (MB)
[04/25 18:59:42    119s] #CELL_VIEW scm65,init has no DRC violation.
[04/25 18:59:42    119s] #Total number of DRC violations = 0
[04/25 18:59:42    119s] #Total number of overlapping instance violations = 1
[04/25 18:59:42    119s] #Total number of net violated process antenna rule = 0
[04/25 18:59:42    119s] ### route signature (31) = 1316269285
[04/25 18:59:42    119s] ### violation signature (30) = 1905142130
[04/25 18:59:42    119s] #
[04/25 18:59:42    119s] #Start data preparation for wire spreading...
[04/25 18:59:42    119s] #
[04/25 18:59:42    119s] #Data preparation is done on Wed Apr 25 18:59:42 2018
[04/25 18:59:42    119s] #
[04/25 18:59:42    119s] #
[04/25 18:59:42    119s] #Start Post Route Wire Spread.
[04/25 18:59:42    119s] #Done with 272 horizontal wires in 1 hboxes and 127 vertical wires in 1 hboxes.
[04/25 18:59:42    119s] #Complete Post Route Wire Spread.
[04/25 18:59:42    119s] #
[04/25 18:59:42    119s] #Total wire length = 8304 um.
[04/25 18:59:42    119s] #Total half perimeter of net bounding box = 9008 um.
[04/25 18:59:42    119s] #Total wire length on LAYER M1 = 187 um.
[04/25 18:59:42    119s] #Total wire length on LAYER M2 = 2959 um.
[04/25 18:59:42    119s] #Total wire length on LAYER M3 = 4746 um.
[04/25 18:59:42    119s] #Total wire length on LAYER M4 = 412 um.
[04/25 18:59:42    119s] #Total wire length on LAYER M5 = 0 um.
[04/25 18:59:42    119s] #Total wire length on LAYER M6 = 0 um.
[04/25 18:59:42    119s] #Total wire length on LAYER M7 = 0 um.
[04/25 18:59:42    119s] #Total wire length on LAYER M8 = 0 um.
[04/25 18:59:42    119s] #Total wire length on LAYER M9 = 0 um.
[04/25 18:59:42    119s] #Total wire length on LAYER AP = 0 um.
[04/25 18:59:42    119s] #Total number of vias = 4276
[04/25 18:59:42    119s] #Total number of multi-cut vias = 1843 ( 43.1%)
[04/25 18:59:42    119s] #Total number of single cut vias = 2433 ( 56.9%)
[04/25 18:59:42    119s] #Up-Via Summary (total 4276):
[04/25 18:59:42    119s] #                   single-cut          multi-cut      Total
[04/25 18:59:42    119s] #-----------------------------------------------------------
[04/25 18:59:42    119s] # M1              2410 ( 92.8%)       188 (  7.2%)       2598
[04/25 18:59:42    119s] # M2                23 (  1.4%)      1574 ( 98.6%)       1597
[04/25 18:59:42    119s] # M3                 0 (  0.0%)        81 (100.0%)         81
[04/25 18:59:42    119s] #-----------------------------------------------------------
[04/25 18:59:42    119s] #                 2433 ( 56.9%)      1843 ( 43.1%)       4276 
[04/25 18:59:42    119s] #
[04/25 18:59:42    119s] ### route signature (34) = 1525759930
[04/25 18:59:42    119s] ### violation signature (33) = 1905142130
[04/25 18:59:42    119s] ### max drc and si pitch = 64000 ( 32.0000 um) MT-safe pitch = 64000 ( 32.0000 um) patch pitch = 128800 ( 64.4000 um)
[04/25 18:59:42    119s] #
[04/25 18:59:42    119s] #Start DRC checking..
[04/25 18:59:42    119s] #   number of violations = 0
[04/25 18:59:42    119s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1002.39 (MB), peak = 1018.23 (MB)
[04/25 18:59:42    119s] #CELL_VIEW scm65,init has no DRC violation.
[04/25 18:59:42    119s] #Total number of DRC violations = 0
[04/25 18:59:42    119s] #Total number of overlapping instance violations = 1
[04/25 18:59:42    119s] #Total number of net violated process antenna rule = 0
[04/25 18:59:42    119s] ### route signature (39) =  715168530
[04/25 18:59:42    119s] ### violation signature (38) = 1905142130
[04/25 18:59:42    120s] #   number of violations = 0
[04/25 18:59:42    120s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 982.38 (MB), peak = 1018.23 (MB)
[04/25 18:59:42    120s] #CELL_VIEW scm65,init has no DRC violation.
[04/25 18:59:42    120s] #Total number of DRC violations = 0
[04/25 18:59:42    120s] #Total number of overlapping instance violations = 1
[04/25 18:59:42    120s] #Total number of net violated process antenna rule = 0
[04/25 18:59:42    120s] #Post Route wire spread is done.
[04/25 18:59:42    120s] #Total wire length = 8304 um.
[04/25 18:59:42    120s] #Total half perimeter of net bounding box = 9008 um.
[04/25 18:59:42    120s] #Total wire length on LAYER M1 = 187 um.
[04/25 18:59:42    120s] #Total wire length on LAYER M2 = 2959 um.
[04/25 18:59:42    120s] #Total wire length on LAYER M3 = 4746 um.
[04/25 18:59:42    120s] #Total wire length on LAYER M4 = 412 um.
[04/25 18:59:42    120s] #Total wire length on LAYER M5 = 0 um.
[04/25 18:59:42    120s] #Total wire length on LAYER M6 = 0 um.
[04/25 18:59:42    120s] #Total wire length on LAYER M7 = 0 um.
[04/25 18:59:42    120s] #Total wire length on LAYER M8 = 0 um.
[04/25 18:59:42    120s] #Total wire length on LAYER M9 = 0 um.
[04/25 18:59:42    120s] #Total wire length on LAYER AP = 0 um.
[04/25 18:59:42    120s] #Total number of vias = 4276
[04/25 18:59:42    120s] #Total number of multi-cut vias = 1843 ( 43.1%)
[04/25 18:59:42    120s] #Total number of single cut vias = 2433 ( 56.9%)
[04/25 18:59:42    120s] #Up-Via Summary (total 4276):
[04/25 18:59:42    120s] #                   single-cut          multi-cut      Total
[04/25 18:59:42    120s] #-----------------------------------------------------------
[04/25 18:59:42    120s] # M1              2410 ( 92.8%)       188 (  7.2%)       2598
[04/25 18:59:42    120s] # M2                23 (  1.4%)      1574 ( 98.6%)       1597
[04/25 18:59:42    120s] # M3                 0 (  0.0%)        81 (100.0%)         81
[04/25 18:59:42    120s] #-----------------------------------------------------------
[04/25 18:59:42    120s] #                 2433 ( 56.9%)      1843 ( 43.1%)       4276 
[04/25 18:59:42    120s] #
[04/25 18:59:42    120s] ### route signature (41) =  715168530
[04/25 18:59:42    120s] ### violation signature (40) = 1905142130
[04/25 18:59:42    120s] #detailRoute Statistics:
[04/25 18:59:42    120s] #Cpu time = 00:00:42
[04/25 18:59:42    120s] #Elapsed time = 00:00:43
[04/25 18:59:42    120s] #Increased memory = 6.41 (MB)
[04/25 18:59:42    120s] #Total memory = 977.82 (MB)
[04/25 18:59:42    120s] #Peak memory = 1018.23 (MB)
[04/25 18:59:42    120s] ### export route signature (42) =  715168530
[04/25 18:59:43    120s] ### export violation signature (41) = 1905142130
[04/25 18:59:43    120s] #
[04/25 18:59:43    120s] #globalDetailRoute statistics:
[04/25 18:59:43    120s] #Cpu time = 00:01:05
[04/25 18:59:43    120s] #Elapsed time = 00:01:06
[04/25 18:59:43    120s] #Increased memory = 101.70 (MB)
[04/25 18:59:43    120s] #Total memory = 961.86 (MB)
[04/25 18:59:43    120s] #Peak memory = 1018.23 (MB)
[04/25 18:59:43    120s] #Number of warnings = 11
[04/25 18:59:43    120s] #Total number of warnings = 13
[04/25 18:59:43    120s] #Number of fails = 0
[04/25 18:59:43    120s] #Total number of fails = 0
[04/25 18:59:43    120s] #Complete globalDetailRoute on Wed Apr 25 18:59:43 2018
[04/25 18:59:43    120s] #
[04/25 18:59:43    120s] % End globalDetailRoute (date=04/25 18:59:43, total cpu=0:01:05, real=0:01:07, peak res=1018.2M, current mem=962.0M)
[04/25 18:59:43    120s] #routeDesign: cpu time = 00:01:05, elapsed time = 00:01:07, memory = 962.02 (MB), peak = 1018.23 (MB)
[04/25 18:59:43    120s] 
[04/25 18:59:43    120s] *** Summary of all messages that are not suppressed in this session:
[04/25 18:59:43    120s] Severity  ID               Count  Summary                                  
[04/25 18:59:43    120s] WARNING   IMPEXT-7040          5  A %s wire, passing through or close to l...
[04/25 18:59:43    120s] WARNING   IMPEXT-6140         14  The RC table is not interpolated for wir...
[04/25 18:59:43    120s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[04/25 18:59:43    120s] WARNING   TCLCMD-1403          1  '%s'                                     
[04/25 18:59:43    120s] *** Message Summary: 21 warning(s), 0 error(s)
[04/25 18:59:43    120s] 
[04/25 18:59:43    120s] ### 
[04/25 18:59:43    120s] ###   Scalability Statistics
[04/25 18:59:43    120s] ### 
[04/25 18:59:43    120s] ### --------------------------------+----------------+----------------+----------------+
[04/25 18:59:43    120s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/25 18:59:43    120s] ### --------------------------------+----------------+----------------+----------------+
[04/25 18:59:43    120s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/25 18:59:43    120s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/25 18:59:43    120s] ###   Timing Data Generation        |        00:00:20|        00:00:21|             1.0|
[04/25 18:59:43    120s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/25 18:59:43    120s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/25 18:59:43    120s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[04/25 18:59:43    120s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[04/25 18:59:43    120s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/25 18:59:43    120s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/25 18:59:43    120s] ###   Detail Routing                |        00:00:18|        00:00:18|             1.0|
[04/25 18:59:43    120s] ###   Post Route Via Swapping       |        00:00:01|        00:00:01|             1.0|
[04/25 18:59:43    120s] ###   Antenna Fixing                |        00:00:11|        00:00:11|             1.0|
[04/25 18:59:43    120s] ###   Entire Command                |        00:01:05|        00:01:07|             1.0|
[04/25 18:59:43    120s] ### --------------------------------+----------------+----------------+----------------+
[04/25 18:59:43    120s] ### 
[04/25 18:59:43    120s] #% End routeDesign (date=04/25 18:59:43, total cpu=0:01:05, real=0:01:07, peak res=1018.2M, current mem=962.0M)
[04/25 18:59:46    120s] <CMD> fit
[04/25 18:59:49    121s] <CMD> zoomBox 2.750 -1.961 48.995 5.048
[04/25 19:00:05    123s] <CMD> panPage -1 0
[04/25 19:00:07    123s] <CMD> panPage -1 0
[04/25 19:00:08    123s] <CMD> panPage -1 0
[04/25 19:00:09    123s] <CMD> panPage -1 0
[04/25 19:00:17    124s] <CMD> panPage 0 1
[04/25 19:00:17    124s] <CMD> panPage 0 1
[04/25 19:00:18    124s] <CMD> panPage 0 1
[04/25 19:00:19    124s] <CMD> panPage 0 1
[04/25 19:00:20    125s] <CMD> panPage 0 1
[04/25 19:00:21    125s] <CMD> panPage 0 1
[04/25 19:00:21    125s] <CMD> panPage 0 1
[04/25 19:00:22    125s] <CMD> panPage 0 1
[04/25 19:00:22    125s] <CMD> panPage 0 1
[04/25 19:00:31    126s] <CMD> panPage 1 0
[04/25 19:00:32    126s] <CMD> panPage 1 0
[04/25 19:00:33    126s] <CMD> panPage 0 -1
[04/25 19:00:33    126s] <CMD> panPage 0 -1
[04/25 19:00:34    126s] <CMD> panPage 0 -1
[04/25 19:00:36    126s] <CMD> panPage -1 0
[04/25 19:00:38    127s] <CMD> zoomBox 21.536 -1.181 26.233 1.061
[04/25 19:00:39    127s] <CMD> get_visible_nets
[04/25 19:00:42    127s] <CMD> panPage 1 0
[04/25 19:00:42    127s] <CMD> panPage 1 0
[04/25 19:00:43    127s] <CMD> panPage 1 0
[04/25 19:00:43    127s] <CMD> panPage 1 0
[04/25 19:00:44    127s] <CMD> panPage 1 0
[04/25 19:00:45    127s] <CMD> panPage 1 0
[04/25 19:00:45    127s] <CMD> panPage 1 0
[04/25 19:00:45    127s] <CMD> panPage 1 0
[04/25 19:00:45    128s] <CMD> panPage 1 0
[04/25 19:00:47    128s] <CMD> panPage 1 0
[04/25 19:00:53    129s] <CMD> uiSetTool ruler
[04/25 19:01:23    132s] <CMD> panPage 1 0
[04/25 19:01:24    132s] <CMD> panPage 1 0
[04/25 19:01:24    132s] <CMD> panPage 1 0
[04/25 19:01:25    132s] <CMD> panPage -1 0
[04/25 19:01:27    132s] <CMD> panPage 0 1
[04/25 19:01:27    132s] <CMD> panPage 0 1
[04/25 19:01:28    132s] <CMD> panPage 0 1
[04/25 19:01:29    132s] <CMD> panPage 0 1
[04/25 19:01:30    132s] <CMD> panPage 0 1
[04/25 19:01:31    132s] <CMD> panPage 0 1
[04/25 19:01:31    132s] <CMD> panPage 0 1
[04/25 19:01:31    132s] <CMD> panPage 0 1
[04/25 19:01:32    132s] <CMD> panPage 0 1
[04/25 19:01:32    132s] <CMD> panPage 0 1
[04/25 19:01:52    135s] <CMD> uiSetTool select
[04/25 19:02:01    136s] <CMD> editPin -pin {DIN[0]} -layer 3 -side BOTTOM -assign 3.9 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DOUT[0]} -layer 3 -side TOP -assign 4.1 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DIN[1]} -layer 3 -side BOTTOM -assign 8.3 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DOUT[1]} -layer 3 -side TOP -assign 8.5 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DIN[2]} -layer 3 -side BOTTOM -assign 12.7 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DOUT[2]} -layer 3 -side TOP -assign 12.9 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DIN[3]} -layer 3 -side BOTTOM -assign 17.1 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DOUT[3]} -layer 3 -side TOP -assign 17.3 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DIN[4]} -layer 3 -side BOTTOM -assign 23.1 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DOUT[4]} -layer 3 -side TOP -assign 23.3 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DIN[5]} -layer 3 -side BOTTOM -assign 27.5 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DOUT[5]} -layer 3 -side TOP -assign 27.7 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DIN[6]} -layer 3 -side BOTTOM -assign 31.9 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DOUT[6]} -layer 3 -side TOP -assign 32.1 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DIN[7]} -layer 3 -side BOTTOM -assign 36.3 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DOUT[7]} -layer 3 -side TOP -assign 36.5 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DIN[8]} -layer 3 -side BOTTOM -assign 68.5 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DOUT[8]} -layer 3 -side TOP -assign 68.7 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DIN[9]} -layer 3 -side BOTTOM -assign 72.9 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DOUT[9]} -layer 3 -side TOP -assign 73.1 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DIN[10]} -layer 3 -side BOTTOM -assign 77.3 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DOUT[10]} -layer 3 -side TOP -assign 77.5 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DIN[11]} -layer 3 -side BOTTOM -assign 81.7 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DOUT[11]} -layer 3 -side TOP -assign 81.9 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:01    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:01    136s] <CMD> editPin -pin {DIN[12]} -layer 3 -side BOTTOM -assign 87.7 0.0 -snap TRACK -fixOverlap
[04/25 19:02:01    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:01    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:02    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:02    136s] <CMD> editPin -pin {DOUT[12]} -layer 3 -side TOP -assign 87.9 0.0 -snap TRACK -fixOverlap
[04/25 19:02:02    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:02    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:02    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:02    136s] <CMD> editPin -pin {DIN[13]} -layer 3 -side BOTTOM -assign 92.1 0.0 -snap TRACK -fixOverlap
[04/25 19:02:02    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:02    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:02    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:02    136s] <CMD> editPin -pin {DOUT[13]} -layer 3 -side TOP -assign 92.3 0.0 -snap TRACK -fixOverlap
[04/25 19:02:02    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:02    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:02    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:02    136s] <CMD> editPin -pin {DIN[14]} -layer 3 -side BOTTOM -assign 96.5 0.0 -snap TRACK -fixOverlap
[04/25 19:02:02    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:02    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:02    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:02    136s] <CMD> editPin -pin {DOUT[14]} -layer 3 -side TOP -assign 96.7 0.0 -snap TRACK -fixOverlap
[04/25 19:02:02    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:02    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:02    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:02    136s] <CMD> editPin -pin {DIN[15]} -layer 3 -side BOTTOM -assign 100.9 0.0 -snap TRACK -fixOverlap
[04/25 19:02:02    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:02    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:02    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:02    136s] <CMD> editPin -pin {DOUT[15]} -layer 3 -side TOP -assign 101.1 0.0 -snap TRACK -fixOverlap
[04/25 19:02:02    136s] For usability, default behavior of placing the pin at close-by track if location is not on fence and option -side or -edge is not specified is changed. Now by default pin is snapped to closest location on closest edge for the given location. To place the pin inside partition or block boundary add '-side inside' in editPin command.
[04/25 19:02:02    136s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[04/25 19:02:02    136s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1022.6M).
[04/25 19:02:07    136s] <CMD> panPage 1 0
[04/25 19:02:07    136s] <CMD> panPage 1 0
[04/25 19:02:08    137s] <CMD> panPage 1 0
[04/25 19:02:09    137s] <CMD> panPage 1 0
[04/25 19:02:10    137s] <CMD> panPage -1 0
[04/25 19:02:10    137s] <CMD> panPage -1 0
[04/25 19:02:11    137s] <CMD> panPage -1 0
[04/25 19:02:11    137s] <CMD> panPage -1 0
[04/25 19:02:19    138s] <CMD> panPage 1 0
[04/25 19:02:21    138s] <CMD> panPage 1 0
[04/25 19:02:22    138s] <CMD> panPage 1 0
[04/25 19:02:22    139s] <CMD> panPage -1 0
[04/25 19:02:23    139s] <CMD> panPage 1 0
[04/25 19:02:23    139s] <CMD> panPage -1 0
[04/25 19:02:26    139s] <CMD> panPage 1 0
[04/25 19:02:31    140s] <CMD> panPage 0 -1
[04/25 19:02:32    140s] <CMD> panPage 0 -1
[04/25 19:02:32    140s] <CMD> panPage 0 -1
[04/25 19:02:32    140s] <CMD> panPage 0 -1
[04/25 19:02:33    140s] <CMD> panPage 0 -1
[04/25 19:02:33    140s] <CMD> panPage 0 -1
[04/25 19:02:34    140s] <CMD> panPage 0 -1
[04/25 19:02:35    140s] <CMD> panPage 0 -1
[04/25 19:02:36    140s] <CMD> panPage 0 -1
[04/25 19:02:39    140s] <CMD> selectWire 61.6500 1.8500 104.7000 1.9500 3 {WADDR[0]}
[04/25 19:02:41    141s] <CMD> deselectAll
[04/25 19:02:44    141s] <CMD> panPage 0 -1
[04/25 19:03:05    143s] 
[04/25 19:03:05    143s] *** Memory Usage v#1 (Current mem = 1024.668M, initial mem = 167.633M) ***
[04/25 19:03:05    143s] 
[04/25 19:03:05    143s] *** Summary of all messages that are not suppressed in this session:
[04/25 19:03:05    143s] Severity  ID               Count  Summary                                  
[04/25 19:03:05    143s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/25 19:03:05    143s] WARNING   IMPEXT-7040          5  A %s wire, passing through or close to l...
[04/25 19:03:05    143s] WARNING   IMPEXT-6140         14  The RC table is not interpolated for wir...
[04/25 19:03:05    143s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[04/25 19:03:05    143s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[04/25 19:03:05    143s] WARNING   IMPSR-4302           1  Cap-table is found in the design, so the...
[04/25 19:03:05    143s] WARNING   IMPSR-468            4  Cannot find any standard cell pin connec...
[04/25 19:03:05    143s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[04/25 19:03:05    143s] WARNING   IMPSR-1253           2  Cannot find any standard cell pin connec...
[04/25 19:03:05    143s] WARNING   TCLCMD-513           4  The software could not find a matching o...
[04/25 19:03:05    143s] ERROR     TCLCMD-917           4  Cannot find '%s' that match '%s'         
[04/25 19:03:05    143s] ERROR     TCLCMD-1170          2  Invalid path description specified for c...
[04/25 19:03:05    143s] WARNING   TCLCMD-1403          1  '%s'                                     
[04/25 19:03:05    143s] ERROR     TCLNL-305            2  %s: empty list of pins passed            
[04/25 19:03:05    143s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[04/25 19:03:05    143s] *** Message Summary: 35 warning(s), 28 error(s)
[04/25 19:03:05    143s] 
[04/25 19:03:05    143s] --- Ending "Innovus" (totcpu=0:02:24, real=0:08:04, mem=1024.7M) ---
