============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 13 2024  02:45:07 pm
  Module:                 mkriscv
  Technology library:     tsmc18 1.0
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Instance  Module   Cell Count  Cell Area  Net Area   Total Area  Wireload     
------------------------------------------------------------------------------
mkriscv                 19735 432368.800     0.000   432368.800    <none> (D) 
  stage1 mkstage1        6464 152981.136     0.000   152981.136    <none> (D) 

 (D) = wireload is default in technology library
