// Seed: 1259402403
module module_0 #(
    parameter id_1 = 32'd39,
    parameter id_4 = 32'd64
);
  parameter id_1 = 1;
  logic [7:0] id_2;
  assign id_2 = ~id_1;
  parameter id_3 = 1;
  wire _id_4;
  ;
  wire id_5;
  wire id_6;
  assign id_2[id_4&&id_1&&id_1] = id_1 && -1 === 1 - -1 && 1;
  integer [-1 : 1] id_7;
endmodule
program module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input wire id_2,
    output tri id_3,
    input wire id_4,
    input tri id_5,
    input tri0 id_6,
    input tri id_7,
    input wire id_8,
    output wor id_9,
    input wor id_10,
    input supply0 id_11
);
  wire id_13;
  module_0 modCall_1 ();
endprogram
