#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55e7b9a3f230 .scope module, "control_tb" "control_tb" 2 3;
 .timescale -9 -11;
P_0x55e7b9a2f770 .param/l "period" 0 2 7, +C4<00000000000000000000000000000100>;
v0x55e7b9a60d80_0 .var "i_a_empty", 0 0;
v0x55e7b9a60e40_0 .var "i_a_lte_b", 0 0;
v0x55e7b9a60f10_0 .var "i_a_min_zero", 0 0;
v0x55e7b9a61010_0 .var "i_b_empty", 0 0;
v0x55e7b9a610e0_0 .var "i_b_min_zero", 0 0;
v0x55e7b9a61180_0 .var "i_clk", 0 0;
v0x55e7b9a61250_0 .var "i_fifo_out_full", 0 0;
v0x55e7b9a61320_0 .var "i_r_a_min_zero", 0 0;
v0x55e7b9a613f0_0 .var "i_r_b_min_zero", 0 0;
v0x55e7b9a614c0_0 .net "select_A", 0 0, v0x55e7b9a608e0_0;  1 drivers
v0x55e7b9a61590_0 .net "stall", 0 0, L_0x55e7b9a62090;  1 drivers
v0x55e7b9a61660_0 .net "switch_output", 0 0, v0x55e7b9a60b40_0;  1 drivers
S_0x55e7b9a3f3b0 .scope module, "dut" "CONTROL" 2 9, 3 3 0, S_0x55e7b9a3f230;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_fifo_out_full"
    .port_info 2 /INPUT 1 "i_a_min_zero"
    .port_info 3 /INPUT 1 "i_b_min_zero"
    .port_info 4 /INPUT 1 "i_a_lte_b"
    .port_info 5 /INPUT 1 "i_a_empty"
    .port_info 6 /INPUT 1 "i_b_empty"
    .port_info 7 /INPUT 1 "i_r_a_min_zero"
    .port_info 8 /INPUT 1 "i_r_b_min_zero"
    .port_info 9 /OUTPUT 1 "select_A"
    .port_info 10 /OUTPUT 1 "stall"
    .port_info 11 /OUTPUT 1 "switch_output"
P_0x55e7b9a3f530 .param/l "DONE_A" 0 3 18, C4<010>;
P_0x55e7b9a3f570 .param/l "DONE_B" 0 3 19, C4<011>;
P_0x55e7b9a3f5b0 .param/l "FINISHED" 0 3 20, C4<100>;
P_0x55e7b9a3f5f0 .param/l "NOMINAL" 0 3 16, C4<000>;
P_0x55e7b9a3f630 .param/l "TOGGLE" 0 3 17, C4<001>;
L_0x55e7b9a27c00 .functor OR 1, L_0x55e7b9a61760, v0x55e7b9a61250_0, C4<0>, C4<0>;
L_0x55e7b9a27e20 .functor OR 1, v0x55e7b9a60d80_0, v0x55e7b9a61010_0, C4<0>, C4<0>;
L_0x55e7b9a279e0 .functor AND 1, L_0x55e7b9a61900, L_0x55e7b9a27e20, C4<1>, C4<1>;
L_0x55e7b9a27af0 .functor OR 1, L_0x55e7b9a27c00, L_0x55e7b9a279e0, C4<0>, C4<0>;
L_0x55e7b9a27890 .functor AND 1, L_0x55e7b9a61c50, v0x55e7b9a61010_0, C4<1>, C4<1>;
L_0x55e7b9a35a50 .functor OR 1, L_0x55e7b9a27af0, L_0x55e7b9a27890, C4<0>, C4<0>;
L_0x55e7b9a61fd0 .functor AND 1, L_0x55e7b9a61e70, v0x55e7b9a60d80_0, C4<1>, C4<1>;
L_0x55e7b9a62090/d .functor OR 1, L_0x55e7b9a35a50, L_0x55e7b9a61fd0, C4<0>, C4<0>;
L_0x55e7b9a62090 .delay 1 (100,100,100) L_0x55e7b9a62090/d;
L_0x7f28cad09018 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55e7b9a3f940_0 .net/2u *"_s0", 2 0, L_0x7f28cad09018;  1 drivers
v0x55e7b9a5f520_0 .net *"_s10", 0 0, L_0x55e7b9a27e20;  1 drivers
v0x55e7b9a5f600_0 .net *"_s12", 0 0, L_0x55e7b9a279e0;  1 drivers
v0x55e7b9a5f6f0_0 .net *"_s14", 0 0, L_0x55e7b9a27af0;  1 drivers
L_0x7f28cad090a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55e7b9a5f7d0_0 .net/2u *"_s16", 2 0, L_0x7f28cad090a8;  1 drivers
v0x55e7b9a5f900_0 .net *"_s18", 0 0, L_0x55e7b9a61c50;  1 drivers
v0x55e7b9a5f9c0_0 .net *"_s2", 0 0, L_0x55e7b9a61760;  1 drivers
v0x55e7b9a5fa80_0 .net *"_s20", 0 0, L_0x55e7b9a27890;  1 drivers
v0x55e7b9a5fb60_0 .net *"_s22", 0 0, L_0x55e7b9a35a50;  1 drivers
L_0x7f28cad090f0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x55e7b9a5fc40_0 .net/2u *"_s24", 2 0, L_0x7f28cad090f0;  1 drivers
v0x55e7b9a5fd20_0 .net *"_s26", 0 0, L_0x55e7b9a61e70;  1 drivers
v0x55e7b9a5fde0_0 .net *"_s28", 0 0, L_0x55e7b9a61fd0;  1 drivers
v0x55e7b9a5fec0_0 .net *"_s4", 0 0, L_0x55e7b9a27c00;  1 drivers
L_0x7f28cad09060 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55e7b9a5ffa0_0 .net/2u *"_s6", 2 0, L_0x7f28cad09060;  1 drivers
v0x55e7b9a60080_0 .net *"_s8", 0 0, L_0x55e7b9a61900;  1 drivers
v0x55e7b9a60140_0 .net "i_a_empty", 0 0, v0x55e7b9a60d80_0;  1 drivers
v0x55e7b9a60200_0 .net "i_a_lte_b", 0 0, v0x55e7b9a60e40_0;  1 drivers
v0x55e7b9a602c0_0 .net "i_a_min_zero", 0 0, v0x55e7b9a60f10_0;  1 drivers
v0x55e7b9a60380_0 .net "i_b_empty", 0 0, v0x55e7b9a61010_0;  1 drivers
v0x55e7b9a60440_0 .net "i_b_min_zero", 0 0, v0x55e7b9a610e0_0;  1 drivers
v0x55e7b9a60500_0 .net "i_clk", 0 0, v0x55e7b9a61180_0;  1 drivers
v0x55e7b9a605c0_0 .net "i_fifo_out_full", 0 0, v0x55e7b9a61250_0;  1 drivers
v0x55e7b9a60680_0 .net "i_r_a_min_zero", 0 0, v0x55e7b9a61320_0;  1 drivers
v0x55e7b9a60740_0 .net "i_r_b_min_zero", 0 0, v0x55e7b9a613f0_0;  1 drivers
v0x55e7b9a60800_0 .var "new_state", 2 0;
v0x55e7b9a608e0_0 .var "select_A", 0 0;
v0x55e7b9a609a0_0 .net "stall", 0 0, L_0x55e7b9a62090;  alias, 1 drivers
v0x55e7b9a60a60_0 .var "state", 2 0;
v0x55e7b9a60b40_0 .var "switch_output", 0 0;
E_0x55e7b9a283a0 .event posedge, v0x55e7b9a60500_0;
L_0x55e7b9a61760 .cmp/eq 3, v0x55e7b9a60a60_0, L_0x7f28cad09018;
L_0x55e7b9a61900 .cmp/eq 3, v0x55e7b9a60a60_0, L_0x7f28cad09060;
L_0x55e7b9a61c50 .cmp/eq 3, v0x55e7b9a60a60_0, L_0x7f28cad090a8;
L_0x55e7b9a61e70 .cmp/eq 3, v0x55e7b9a60a60_0, L_0x7f28cad090f0;
    .scope S_0x55e7b9a3f3b0;
T_0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55e7b9a60a60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b9a608e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b9a60b40_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55e7b9a3f3b0;
T_1 ;
    %wait E_0x55e7b9a283a0;
    %load/vec4 v0x55e7b9a60a60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/z;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/z;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/z;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/z;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/z;
    %jmp/1 T_1.4, 4;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0x55e7b9a60140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %delay 100, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55e7b9a60800_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0x55e7b9a60380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %delay 100, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55e7b9a60800_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v0x55e7b9a602c0_0;
    %inv;
    %load/vec4 v0x55e7b9a60440_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %delay 100, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55e7b9a60800_0, 0;
T_1.11 ;
T_1.10 ;
T_1.8 ;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0x55e7b9a60140_0;
    %load/vec4 v0x55e7b9a60380_0;
    %and;
    %load/vec4 v0x55e7b9a60680_0;
    %and;
    %load/vec4 v0x55e7b9a60740_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %delay 100, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55e7b9a60800_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v0x55e7b9a60440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %delay 100, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55e7b9a60800_0, 0;
T_1.15 ;
T_1.14 ;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x55e7b9a60140_0;
    %load/vec4 v0x55e7b9a60380_0;
    %and;
    %load/vec4 v0x55e7b9a60680_0;
    %and;
    %load/vec4 v0x55e7b9a60740_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %delay 100, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55e7b9a60800_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v0x55e7b9a602c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %delay 100, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55e7b9a60800_0, 0;
T_1.19 ;
T_1.18 ;
    %jmp T_1.6;
T_1.3 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x55e7b9a602c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %delay 100, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55e7b9a60800_0, 0;
    %jmp T_1.22;
T_1.21 ;
    %load/vec4 v0x55e7b9a602c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.23, 8;
    %delay 100, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55e7b9a60800_0, 0;
T_1.23 ;
T_1.22 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %delay 200, 0;
    %load/vec4 v0x55e7b9a609a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.25, 8;
    %delay 100, 0;
    %load/vec4 v0x55e7b9a60800_0;
    %store/vec4 v0x55e7b9a60a60_0, 0, 3;
T_1.25 ;
    %delay 100, 0;
    %load/vec4 v0x55e7b9a60a60_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55e7b9a60200_0;
    %and;
    %load/vec4 v0x55e7b9a60a60_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55e7b9a60a60_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55e7b9a608e0_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0x55e7b9a608e0_0, 0;
    %delay 100, 0;
    %load/vec4 v0x55e7b9a60a60_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55e7b9a60b40_0;
    %inv;
    %and;
    %assign/vec4 v0x55e7b9a60b40_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55e7b9a3f230;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b9a61180_0, 0, 1;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b9a61250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b9a60f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b9a610e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b9a60e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b9a60d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7b9a61010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b9a61320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b9a613f0_0, 0, 1;
    %delay 400, 0;
    %load/vec4 v0x55e7b9a614c0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_2.0, 6;
    %vpi_call 2 30 "$display", "Test failed!" {0 0 0};
    %jmp T_2.1;
T_2.0 ;
    %vpi_call 2 32 "$display", "Test passed!" {0 0 0};
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x55e7b9a3f230;
T_3 ;
    %delay 200, 0;
    %load/vec4 v0x55e7b9a61180_0;
    %inv;
    %store/vec4 v0x55e7b9a61180_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55e7b9a3f230;
T_4 ;
    %vpi_call 2 40 "$dumpfile", "test_ctrl.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55e7b9a3f230 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "CONTROL_tb.v";
    "CONTROL.v";
