{
    "code": "module TopModule(\n    input  logic       clk,     // Clock signal\n    input  logic       areset,  // Asynchronous reset, active high\n    input  logic [7:0] d,       // 8-bit data input\n    output logic [7:0] q        // 8-bit data output\n);\n\n    always_ff @(posedge clk or posedge areset) begin\n        if (areset) begin\n            q <= 8'b00000000;  // Asynchronously reset output to 0\n        end else begin\n            q <= d;            // Capture the input data 'd' on clock's rising edge\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}