;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL -600, <-54
	SPL -600, <-54
	CMP -50, 900
	SUB @-120, 112
	SUB @-120, 112
	CMP -0, 100
	SLT 121, 106
	SUB #0, 0
	SUB @127, @106
	ADD @-0, 36
	SPL 0, -5
	SUB @-120, 112
	ADD @-0, 46
	SLT 21, 104
	SPL -0, 902
	SPL @159, -980
	ADD -0, 100
	SLT @-0, 36
	ADD #-0, <-360
	SUB #0, 0
	CMP -50, 900
	ADD #0, 0
	JMN 0, 0
	JMZ <130, 909
	SLT 0, 0
	SUB 0, 1
	SUB -207, <-120
	SUB -207, <-120
	DJN 9, 0
	MOV <200, 122
	CMP 0, 1
	ADD @-0, 36
	SUB -207, <-120
	CMP 0, 0
	SLT 309, 94
	SUB 70, 80
	SLT 309, 94
	SLT 300, 90
	SPL 0, <-54
	CMP 0, 1
	SLT 300, 90
	MOV -1, <-20
	SUB 0, 1
	SUB 0, 1
	JMZ <95, #102
