From 1ff706916f1b9429c4f576ef01ec9b730f9cfcb2 Mon Sep 17 00:00:00 2001
From: Zongdong Jiao <zongdong.jiao@amlogic.com>
Date: Tue, 17 Dec 2013 14:24:41 +0800
Subject: [PATCH 2537/5965] PD #81613: hdmitx: clk: optimise HPLL VCO setting
 for 4k output2 by vlsi

---
 drivers/amlogic/display/vout/enc_clk_config.c | 4 +++-
 1 file changed, 3 insertions(+), 1 deletion(-)

diff --git a/drivers/amlogic/display/vout/enc_clk_config.c b/drivers/amlogic/display/vout/enc_clk_config.c
index cb1a17c0399b..a4a44698908a 100755
--- a/drivers/amlogic/display/vout/enc_clk_config.c
+++ b/drivers/amlogic/display/vout/enc_clk_config.c
@@ -42,7 +42,7 @@ static void set_hpll_clk_out(unsigned clk)
 #ifdef CONFIG_ARCH_MESON8
         case 2970:
             aml_write_reg32(P_HHI_VID_PLL_CNTL2, 0x59c84e00);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL3, 0xce59c822);   // optimise HPLL VCO 2.97GHz performance
+            aml_write_reg32(P_HHI_VID_PLL_CNTL3, 0xce49c822);
             aml_write_reg32(P_HHI_VID_PLL_CNTL4, 0x0123b100);
             aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x00012385);
             
@@ -53,6 +53,8 @@ static void set_hpll_clk_out(unsigned clk)
                 ;
             }
             aml_write_reg32(P_HHI_HDMI_PHY_CNTL0, 0x08c34d0b);
+            h_delay();
+            aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x00016385);   // optimise HPLL VCO 2.97GHz performance
             break;
 #endif
         case 1488:
-- 
2.19.0

