Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:24
gem5 executing on mnemosyne07.ecn.purdue.edu, pid 6334
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/freqmine/ns_m_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec freqmine -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/freqmine --router_map_file configs/topologies/paper_solutions/ns_m_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_m_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_m_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d4be668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d4c76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d4cf6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d4da6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d4e26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d46b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d4746d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d47d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d4876d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d48f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d4996d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d4a16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d42b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d4336d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d43d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d4456d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d4506d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d4586d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d4606d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3ea6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3f26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3fc6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d4056d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d40f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d4186d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d4216d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3aa6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3b36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3bd6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3c56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3cf6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3d76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3e16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3696d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3726d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d37b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3856d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d38e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3976d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3a06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3296d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3336d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d33c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3456d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d34e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3576d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3606d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d2e96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d2f26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d2fb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3046d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d30d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3176d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d3206d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d2a96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d2b26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d2bb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d2c46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d2cd6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d2d56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d2df6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d2e76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d2706d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fd63d2796d8>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d2843c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d284e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d28d898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d295320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d295d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d29e7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d2a7278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d2a7cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d230748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d2391d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d239c18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d2416a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d24a128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d24ab70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d2535f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d25d080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d25dac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d266550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d266f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d1efa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d1f74a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d1f7ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d200978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d20a400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d20ae48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d2128d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d21b358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d21bda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d225828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d1ae2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d1aecf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d1b7780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d1c0208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d1c0c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d1c96d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d1d2160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d1d2ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d1da630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d1e40b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d1e4b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d16d588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d16dfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d177a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d1804e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d180f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d1889b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d191438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d191e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d19a908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d1a2390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d1a2dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d12c860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d1342e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d134d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d13e7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d147240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d147c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d14f710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63e2060b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63e206b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d15f5f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d0e9080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d0e9ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fd63d0f2550>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fd63d0f2e80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd63d0f90f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd63d0f9320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd63d0f9550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd63d0f9780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd63d0f99b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd63d0f9be0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd63d0f9e10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd63d106080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd63d1062b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd63d1064e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd63d106710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd63d106940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd63d106b70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd63d106da0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fd63d106fd0>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fd63d0b8ef0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fd63d0c1550>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_m_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_m_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_m_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 37198828285500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 37245581841500 because a thread reached the max instruction count
