Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: decoder_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "decoder_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "decoder_top"
Output Format                      : NGC
Target Device                      : xc6vlx240t-3-ff784

---- Source Options
Top Module Name                    : decoder_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"C:\Users\RSPC\Dropbox\ConstantWeightCoding\hardware\16-9\decoder\ipcore_dir\mul_17bits.v\" into library work
Parsing module <mul_17bits>.
Analyzing Verilog file \"C:\Users\RSPC\Dropbox\ConstantWeightCoding\hardware\16-9\decoder\best_d.v\" into library work
Parsing module <best_d>.
Analyzing Verilog file \"C:\Users\RSPC\Dropbox\ConstantWeightCoding\hardware\16-9\decoder\ipcore_dir\fifo_16_to_16.v\" into library work
Parsing module <fifo_16_to_16>.
Analyzing Verilog file \"C:\Users\RSPC\Dropbox\ConstantWeightCoding\hardware\16-9\decoder\decoder_main.v\" into library work
Parsing module <decoder_main>.
WARNING:HDLCompiler:693 - "C:\Users\RSPC\Dropbox\ConstantWeightCoding\hardware\16-9\decoder\decoder_main.v" Line 62: Parameter declaration becomes local in decoder_main with formal parameter declaration list
Analyzing Verilog file \"C:\Users\RSPC\Dropbox\ConstantWeightCoding\hardware\16-9\decoder\decoder_top.v\" into library work
Parsing module <decoder_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <decoder_top>.

Elaborating module <fifo_16_to_16>.
WARNING:HDLCompiler:1499 - "C:\Users\RSPC\Dropbox\ConstantWeightCoding\hardware\16-9\decoder\ipcore_dir\fifo_16_to_16.v" Line 39: Empty module <fifo_16_to_16> remains a black box.
WARNING:HDLCompiler:1127 - "C:\Users\RSPC\Dropbox\ConstantWeightCoding\hardware\16-9\decoder\decoder_top.v" Line 50: Assignment to full ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\RSPC\Dropbox\ConstantWeightCoding\hardware\16-9\decoder\decoder_top.v" Line 52: Size mismatch in connection of port <data_count>. Formal port size is 4-bit while actual signal size is 6-bit.
WARNING:HDLCompiler:1127 - "C:\Users\RSPC\Dropbox\ConstantWeightCoding\hardware\16-9\decoder\decoder_top.v" Line 52: Assignment to data_count ignored, since the identifier is never used

Elaborating module <decoder_main>.

Elaborating module <best_d>.

Elaborating module <mul_17bits>.
WARNING:HDLCompiler:634 - "C:\Users\RSPC\Dropbox\ConstantWeightCoding\hardware\16-9\decoder\decoder_main.v" Line 90: Net <lt_update_delta[15]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <decoder_top>.
    Related source file is "c:/users/rspc/dropbox/constantweightcoding/hardware/16-9/decoder/decoder_top.v".
        CW_W = 16
INFO:Xst:3210 - "c:/users/rspc/dropbox/constantweightcoding/hardware/16-9/decoder/decoder_top.v" line 43: Output port <data_count> of the instance <fifo> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/users/rspc/dropbox/constantweightcoding/hardware/16-9/decoder/decoder_top.v" line 43: Output port <full> of the instance <fifo> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <decoder_top> synthesized.

Synthesizing Unit <decoder_main>.
    Related source file is "c:/users/rspc/dropbox/constantweightcoding/hardware/16-9/decoder/decoder_main.v".
        CW_W = 16
        T_W = 4
        U_W = 4
WARNING:Xst:653 - Signal <lt_update_delta> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 3-bit register for signal <state>.
    Found 17-bit register for signal <n>.
    Found 16-bit register for signal <delta>.
    Found 4-bit register for signal <t>.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <bin_msg>.
    Found 4-bit register for signal <u_reg>.
    Found 15-bit register for signal <i>.
    Found 5-bit register for signal <cnt>.
    Found 5-bit subtractor for signal <GND_3_o_GND_3_o_sub_54_OUT> created at line 261.
    Found 17-bit subtractor for signal <geq_update_n> created at line 392.
    Found 16-bit subtractor for signal <geq_update_delta> created at line 393.
    Found 17-bit subtractor for signal <lt_update_n_part1> created at line 395.
    Found 17-bit subtractor for signal <lt_update_n_part2> created at line 396.
    Found 4-bit subtractor for signal <lt_update_t> created at line 397.
    Found 5-bit adder for signal <cnt[4]_GND_3_o_add_1_OUT> created at line 48.
    Found 1-bit 16-to-1 multiplexer for signal <msg_sel[3]_i[14]_Mux_170_o> created at line 336.
    Found 1-bit 3-to-1 multiplexer for signal <_n0318> created at line 129.
    Found 1-bit 3-to-1 multiplexer for signal <_n0329> created at line 129.
    Found 1-bit 3-to-1 multiplexer for signal <_n0338> created at line 129.
    Found 1-bit 3-to-1 multiplexer for signal <_n0347> created at line 129.
    Found 1-bit 3-to-1 multiplexer for signal <_n0366> created at line 129.
    Found 1-bit 4-to-1 multiplexer for signal <_n0375> created at line 99.
    Found 1-bit 4-to-1 multiplexer for signal <_n0385> created at line 99.
    Found 1-bit 4-to-1 multiplexer for signal <_n0394> created at line 99.
    Found 1-bit 3-to-1 multiplexer for signal <_n0432> created at line 129.
    Found 1-bit 4-to-1 multiplexer for signal <_n0441> created at line 129.
    Found 1-bit 4-to-1 multiplexer for signal <_n0448> created at line 129.
    Found 1-bit 4-to-1 multiplexer for signal <_n0455> created at line 129.
    Found 1-bit 4-to-1 multiplexer for signal <_n0462> created at line 129.
    Found 1-bit 4-to-1 multiplexer for signal <_n0477> created at line 129.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_rst>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_sel<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <n_sel<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <t_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <delta_sel<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <delta_sel<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <read_geq>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <read_lt>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <readfifo>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdy_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <done_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <clr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_sel<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_sel<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <i_rst>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <geq_done>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <lt_done>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <u_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <msg_sel<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <msg_sel<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <msg_sel<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <msg_sel<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 17-bit comparator greater for signal <n[16]_GND_3_o_LessThan_25_o> created at line 169
    Found 17-bit comparator equal for signal <n[16]_GND_3_o_equal_26_o> created at line 169
    Found 16-bit comparator greater for signal <d[15]_delta[15]_LessThan_33_o> created at line 184
    Found 16-bit comparator equal for signal <delta[15]_d[15]_equal_34_o> created at line 184
    Found 16-bit comparator greater for signal <delta[15]_d[15]_LessThan_36_o> created at line 194
    Found 32-bit comparator equal for signal <GND_3_o_GND_3_o_equal_55_o> created at line 261
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred  25 Latch(s).
	inferred   6 Comparator(s).
	inferred  60 Multiplexer(s).
Unit <decoder_main> synthesized.

Synthesizing Unit <best_d>.
    Related source file is "c:/users/rspc/dropbox/constantweightcoding/hardware/16-9/decoder/best_d.v".
    Found 16-bit register for signal <d>.
    Found 4-bit register for signal <u>.
    Found 4-bit register for signal <theta>.
    Found 4-bit comparator lessequal for signal <n0000> created at line 33
    Found 4-bit comparator lessequal for signal <n0002> created at line 35
    Found 17-bit comparator greater for signal <GND_32_o_p[20]_LessThan_16_o> created at line 50
    Found 17-bit comparator greater for signal <GND_32_o_p[20]_LessThan_17_o> created at line 54
    Found 17-bit comparator greater for signal <GND_32_o_p[20]_LessThan_18_o> created at line 58
    Found 17-bit comparator greater for signal <GND_32_o_p[20]_LessThan_19_o> created at line 62
    Found 17-bit comparator greater for signal <GND_32_o_p[20]_LessThan_20_o> created at line 66
    Found 17-bit comparator greater for signal <GND_32_o_p[20]_LessThan_21_o> created at line 70
    Found 17-bit comparator greater for signal <GND_32_o_p[20]_LessThan_22_o> created at line 74
    Found 17-bit comparator greater for signal <GND_32_o_p[20]_LessThan_23_o> created at line 78
    Found 17-bit comparator greater for signal <GND_32_o_p[20]_LessThan_24_o> created at line 82
    Found 17-bit comparator greater for signal <GND_32_o_p[20]_LessThan_25_o> created at line 86
    Found 17-bit comparator greater for signal <GND_32_o_p[20]_LessThan_26_o> created at line 90
    Found 17-bit comparator greater for signal <GND_32_o_p[20]_LessThan_27_o> created at line 94
    Found 17-bit comparator greater for signal <GND_32_o_p[20]_LessThan_28_o> created at line 98
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred  15 Comparator(s).
	inferred  25 Multiplexer(s).
Unit <best_d> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 16-bit subtractor                                     : 1
 17-bit subtractor                                     : 1
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Registers                                            : 13
 1-bit register                                        : 3
 15-bit register                                       : 1
 16-bit register                                       : 2
 17-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 4
 5-bit register                                        : 1
# Latches                                              : 25
 1-bit latch                                           : 25
# Comparators                                          : 21
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 17-bit comparator equal                               : 1
 17-bit comparator greater                             : 14
 32-bit comparator equal                               : 1
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 85
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 26
 1-bit 3-to-1 multiplexer                              : 6
 1-bit 4-to-1 multiplexer                              : 8
 15-bit 2-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 14
 17-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 9
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 16

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fifo_16_to_16.ngc>.
Reading core <ipcore_dir/mul_17bits.ngc>.
Loading core <fifo_16_to_16> for timing and area information for instance <fifo>.
Loading core <mul_17bits> for timing and area information for instance <multiplier>.

Synthesizing (advanced) Unit <decoder_main>.
The following registers are absorbed into accumulator <n>: 1 register on signal <n>.
The following registers are absorbed into accumulator <delta>: 1 register on signal <delta>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <t>: 1 register on signal <t>.
Unit <decoder_main> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit subtractor                                      : 1
# Counters                                             : 2
 4-bit down counter                                    : 1
 5-bit up counter                                      : 1
# Accumulators                                         : 2
 16-bit down loadable accumulator                      : 1
 17-bit down accumulator                               : 1
# Registers                                            : 49
 Flip-Flops                                            : 49
# Comparators                                          : 21
 16-bit comparator equal                               : 1
 16-bit comparator greater                             : 2
 17-bit comparator equal                               : 1
 17-bit comparator greater                             : 14
 32-bit comparator equal                               : 1
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 98
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 41
 1-bit 3-to-1 multiplexer                              : 6
 1-bit 4-to-1 multiplexer                              : 8
 16-bit 2-to-1 multiplexer                             : 13
 17-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 9
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <next_state_2> (without init value) has a constant value of 0 in block <decoder_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_2> (without init value) has a constant value of 0 in block <decoder_main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_0> (without init value) has a constant value of 0 in block <best_d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_1> (without init value) has a constant value of 0 in block <best_d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2016 - Found a loop when searching source clock on port '_n0349:_n0349'
Last warning will be issued only once.

Optimizing unit <decoder_top> ...

Optimizing unit <decoder_main> ...
WARNING:Xst:1294 - Latch <t_sel> is equivalent to a wire in block <decoder_main>.
WARNING:Xst:1294 - Latch <rdy_sel> is equivalent to a wire in block <decoder_main>.
WARNING:Xst:1294 - Latch <delta_sel_0> is equivalent to a wire in block <decoder_main>.
WARNING:Xst:1294 - Latch <n_sel_0> is equivalent to a wire in block <decoder_main>.
WARNING:Xst:1294 - Latch <n_sel_1> is equivalent to a wire in block <decoder_main>.
WARNING:Xst:1294 - Latch <delta_sel_1> is equivalent to a wire in block <decoder_main>.
WARNING:Xst:1294 - Latch <next_state_0> is equivalent to a wire in block <decoder_main>.
WARNING:Xst:1294 - Latch <next_state_1> is equivalent to a wire in block <decoder_main>.
INFO:Xst:2261 - The FF/Latch <u_sel> in Unit <decoder_main> is equivalent to the following FF/Latch, which will be removed : <shift_sel_0> 

Optimizing unit <best_d> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block decoder_top, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
FlipFlop cw2bin/done has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 89
 Flip-Flops                                            : 89

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : decoder_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 572
#      GND                         : 3
#      INV                         : 8
#      LUT1                        : 1
#      LUT2                        : 47
#      LUT3                        : 36
#      LUT4                        : 82
#      LUT5                        : 49
#      LUT6                        : 103
#      MULT_AND                    : 36
#      MUXCY                       : 112
#      MUXF7                       : 3
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 90
# FlipFlops/Latches                : 157
#      FD                          : 45
#      FDC                         : 3
#      FDCE                        : 18
#      FDP                         : 11
#      FDR                         : 5
#      FDRE                        : 53
#      FDS                         : 4
#      FDSE                        : 3
#      LD                          : 15
# RAMS                             : 1
#      RAMB18E1                    : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 19
#      OBUF                        : 3

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff784-3 


Slice Logic Utilization: 
 Number of Slice Registers:             156  out of  301440     0%  
 Number of Slice LUTs:                  326  out of  150720     0%  
    Number used as Logic:               326  out of  150720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    352
   Number with an unused Flip Flop:     196  out of    352    55%  
   Number with an unused LUT:            26  out of    352     7%  
   Number of fully used LUT-FF pairs:   130  out of    352    36%  
   Number of unique control sets:        24

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    400     5%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    416     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+----------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)      | Load  |
-------------------------------------------------------------------------------------+----------------------------+-------+
clk                                                                                  | BUFGP                      | 143   |
cw2bin/state[2]_PWR_26_o_Select_131_o(cw2bin/Mmux_state[2]_PWR_26_o_Select_131_o1:O) | NONE(*)(cw2bin/lt_done)    | 1     |
cw2bin/_n0321(cw2bin/_n03211:O)                                                      | NONE(*)(cw2bin/msg_sel_0)  | 4     |
cw2bin/state[2]_PWR_21_o_Select_121_o(cw2bin/Mmux_state[2]_PWR_21_o_Select_121_o11:O)| NONE(*)(cw2bin/clr)        | 1     |
cw2bin/_n0435(cw2bin/_n04351:O)                                                      | NONE(*)(cw2bin/shift_sel_1)| 2     |
cw2bin/state[2]_PWR_25_o_Select_129_o(cw2bin/Mmux_state[2]_PWR_25_o_Select_129_o11:O)| NONE(*)(cw2bin/geq_done)   | 1     |
cw2bin/state_1                                                                       | NONE(cw2bin/i_rst)         | 6     |
-------------------------------------------------------------------------------------+----------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.042ns (Maximum Frequency: 328.731MHz)
   Minimum input arrival time before clock: 1.224ns
   Maximum output required time after clock: 0.562ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.042ns (frequency: 328.731MHz)
  Total number of paths / destination ports: 66372 / 236
-------------------------------------------------------------------------
Delay:               3.042ns (Levels of Logic = 7)
  Source:            cw2bin/uut/multiplier/blk000000a7 (FF)
  Destination:       cw2bin/uut/u_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cw2bin/uut/multiplier/blk000000a7 to cw2bin/uut/u_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.280   0.615  blk000000a7 (p<19>)
     end scope: 'cw2bin/uut/multiplier:p<19>'
     LUT5:I0->O            4   0.053   0.310  cw2bin/uut/GND_32_o_p[20]_LessThan_19_o211 (cw2bin/uut/GND_32_o_p[20]_LessThan_19_o21)
     LUT5:I4->O            6   0.053   0.319  cw2bin/uut/GND_32_o_p[20]_LessThan_24_o211 (cw2bin/uut/GND_32_o_p[20]_LessThan_24_o21)
     LUT4:I3->O            4   0.053   0.606  cw2bin/uut/GND_32_o_p[20]_LessThan_23_o21 (cw2bin/uut/GND_32_o_p[20]_LessThan_23_o)
     LUT6:I1->O            1   0.053   0.296  cw2bin/uut/Mmux_GND_32_o_PWR_36_o_mux_51_OUT11 (cw2bin/uut/Mmux_GND_32_o_PWR_36_o_mux_51_OUT1)
     LUT5:I4->O            1   0.053   0.296  cw2bin/uut/Mmux_GND_32_o_PWR_36_o_mux_51_OUT12 (cw2bin/uut/Mmux_GND_32_o_PWR_36_o_mux_51_OUT11)
     LUT5:I4->O            1   0.053   0.000  cw2bin/uut/Mmux_GND_32_o_PWR_36_o_mux_51_OUT13 (cw2bin/uut/GND_32_o_PWR_36_o_mux_51_OUT<0>)
     FDS:D                    -0.012          cw2bin/uut/u_0
    ----------------------------------------
    Total                      3.042ns (0.598ns logic, 2.444ns route)
                                       (19.7% logic, 80.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cw2bin/state[2]_PWR_26_o_Select_131_o'
  Clock period: 0.904ns (frequency: 1106.440MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.904ns (Levels of Logic = 1)
  Source:            cw2bin/lt_done (LATCH)
  Destination:       cw2bin/lt_done (LATCH)
  Source Clock:      cw2bin/state[2]_PWR_26_o_Select_131_o falling
  Destination Clock: cw2bin/state[2]_PWR_26_o_Select_131_o falling

  Data Path: cw2bin/lt_done to cw2bin/lt_done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              20   0.282   0.569  cw2bin/lt_done (cw2bin/lt_done)
     LUT6:I2->O            1   0.053   0.000  cw2bin/Mmux__n044111 (cw2bin/_n0455)
     LD:D                     -0.043          cw2bin/lt_done
    ----------------------------------------
    Total                      0.904ns (0.335ns logic, 0.569ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 46 / 44
-------------------------------------------------------------------------
Offset:              1.224ns (Levels of Logic = 5)
  Source:            wr_en (PAD)
  Destination:       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Destination Clock: clk rising

  Data Path: wr_en to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.003   0.367  wr_en_IBUF (wr_en_IBUF)
     begin scope: 'fifo:wr_en'
     LUT2:I0->O           10   0.053   0.399  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en)
     LUT6:I4->O            1   0.053   0.296  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_ram_full_comb_PWR_40_o_MUX_11_o13 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_ram_full_comb_PWR_40_o_MUX_11_o12)
     LUT5:I4->O            2   0.053   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/Mmux_ram_full_comb_PWR_40_o_MUX_11_o17 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb_PWR_40_o_MUX_11_o)
     FDP:D                    -0.012          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    ----------------------------------------
    Total                      1.224ns (0.162ns logic, 1.062ns route)
                                       (13.2% logic, 86.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.562ns (Levels of Logic = 1)
  Source:            cw2bin/bin_msg (FF)
  Destination:       bin_msg (PAD)
  Source Clock:      clk rising

  Data Path: cw2bin/bin_msg to bin_msg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.280   0.279  cw2bin/bin_msg (cw2bin/bin_msg)
     OBUF:I->O                 0.003          bin_msg_OBUF (bin_msg)
    ----------------------------------------
    Total                      0.562ns (0.283ns logic, 0.279ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
clk                                  |    3.042|         |         |         |
cw2bin/_n0321                        |         |    1.261|         |         |
cw2bin/_n0435                        |         |    1.254|         |         |
cw2bin/state[2]_PWR_21_o_Select_121_o|         |    0.900|         |         |
cw2bin/state[2]_PWR_25_o_Select_129_o|         |    0.820|         |         |
cw2bin/state[2]_PWR_26_o_Select_131_o|         |    2.849|         |         |
cw2bin/state_1                       |    1.578|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cw2bin/_n0321
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.625|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cw2bin/_n0435
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.813|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cw2bin/state[2]_PWR_21_o_Select_121_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.496|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cw2bin/state[2]_PWR_25_o_Select_129_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    0.800|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cw2bin/state[2]_PWR_26_o_Select_131_o
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
clk                                  |         |         |    2.261|         |
cw2bin/state[2]_PWR_26_o_Select_131_o|         |         |    0.904|         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cw2bin/state_1
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
clk                                  |    2.813|         |         |         |
cw2bin/state[2]_PWR_26_o_Select_131_o|         |    1.318|         |         |
-------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.61 secs
 
--> 

Total memory usage is 271184 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   44 (   0 filtered)
Number of infos    :   11 (   0 filtered)

