[
	{
		"original_line": "analog begin", 
		"bug_line": "analo begin",
		"error_description": "Misspelled keyword 'analog' as 'analo', causing unrecognized block declaration."
	},
	{
		"original_line": " input pHnode;", 
		"bug_line": " input pHnode",
		"error_description": "Missing semicolon at the end of the port declaration. Verilog-A requires all port declarations to terminate with a semicolon."
	},
	{
		"original_line": " electrical fgate,interface,pHnode;", 
		"bug_line": " electrical fgate,interface,pHnode",
		"error_description": "Missing semicolon at the end of the declaration statement"
	},
	{
		"original_line": "        Qratio        =        Q0/Q0dl;", 
		"bug_line": "        Qratio        =        Q0/Q0dl",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as VerilogA requires all statements to end with semicolons."
	},
	{
		"original_line": "        if(sternmod == 0) begin", 
		"bug_line": "        if(sternmod == 0 begin",
		"error_description": "Missing closing parenthesis ')' after the condition expression in the if statement"
	},
	{
		"original_line": "        real ew;", 
		"bug_line": "        real ew",
		"error_description": "Missing semicolon at end of variable declaration"
	},
	{
		"original_line": "real vfi, tanhvfi, norm_QOH; ", 
		"bug_line": "real vfi, tanhvfi, norm_QOH",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "        pzc           =        (pKa+pKb)/2.0;  ", 
		"bug_line": "        pzc           =        (pKa+pKb/2.0;  ",
		"error_description": "Missing closing parenthesis for the grouped expression. The opening parenthesis '(' before pKa is never properly closed."
	},
	{
		"original_line": "real Q0dl, Q0, Qratio, dpH;", 
		"bug_line": "real Q0dl, Q0 Qratio, dpH;",
		"error_description": "Missing comma between variable declarations causes syntax error. The parser expects a comma to separate 'Q0' and 'Qratio' in the list."
	},
	{
		"original_line": "`include "constants.vams"", 
		"bug_line": "`includ "constants.vams"",
		"error_description": "Misspelled compiler directive: 'includ' instead of 'include'. Verilog-A requires correct preprocessor directives."
	},
	{
		"original_line": "    else begin", 
		"bug_line": "    else beginn",
		"error_description": "Misspelled 'begin' as 'beginn' (extra 'n'), causing an unrecognized keyword error. VerilogA requires exact keyword spelling for block starters."
	},
	{
		"original_line": "real vfi, tanhvfi, norm_QOH;", 
		"bug_line": "real vfi tanhvfi, norm_QOH;",
		"error_description": "Missing comma between variable declarations causes invalid syntax. Variables must be separated by commas in multi-variable real declarations."
	},
	{
		"original_line": "Q0            =        2*`P_Q*NOH_SI;", 
		"bug_line": "Q0            =        2*`P_Q*NOH_SI",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error since VerilogA requires semicolons to terminate statements within analog blocks."
	},
	{
		"original_line": "        real c, deltapH;", 
		"bug_line": "        real c deltapH;",
		"error_description": "Missing comma between variable declarations causes syntax error. VerilogA requires commas to separate multiple variables declared in a single statement."
	},
	{
		"original_line": "        analog begin", 
		"bug_line": "        analog begn",
		"error_description": "Misspelled keyword 'begin' as 'begn'"
	},
	{
		"original_line": "        n0            =        `N_AVG*i0;                                      // conversion to #/m^3  (ionic concentration) ", 
		"bug_line": "        n0            =        `N_AVG*i0                                       // conversion to #/m^3  (ionic concentration) ",
		"error_description": "Missing semicolon at the end of the assignment statement. VerilogA requires all statements to end with a semicolon."
	},
	{
		"original_line": "        parameter real Cstern           =   0.2     from (0.0:inf];              // Stern capacitance in F/m^2", 
		"bug_line": "        parameter real Cstern           =   0.2     from (0.0,inf];              // Stern capacitance in F/m^2",
		"error_description": "Using comma ',' instead of colon ':' in the range expression (0.0,inf] creates invalid Verilog-A syntax for parameter constraints."
	},
	{
		"original_line": "        ew            =        `RP_EPSw*`P_EPS0;                                  // permittivity of the electrolyte, in units of F/m", 
		"bug_line": "        ew            =        `RP_EPSw*`P_EPS0                                  // permittivity of the electrolyte, in units of F/m",
		"error_description": "Missing semicolon at the end of the assignment statement"
	},
	{
		"original_line": "`include "disciplines.vams"", 
		"bug_line": "`include "disciplines.vams",
		"error_description": "Unterminated string literal due to missing closing double quote, causing a syntax error in the compiler directive."
	},
	{
		"original_line": "parameter real NOH              =   5e14    from (0.0:inf);              // Number density of surface OH groups in cm^-2", 
		"bug_line": "parameter real NOH              =   5e14    from (0.0,inf);              // Number density of surface OH groups in cm^-2",
		"error_description": "Invalid range separator: comma ',' used instead of colon ':' in the 'from' clause."
	}
]