`timescale 1ns/1ps
module edge_detect_moore (
    input  logic clk,
    input  logic reset,
    input  logic level,
    output logic tick
);

typedef enum {zero, edg, one} state_type;

state_type state_reg, state_next;

// State register
always_ff @(posedge clk, posedge reset)
begin
    if (reset)
        state_reg <= zero;
    else
        state_reg <= state_next;
end

// Next-state logic and output logic
always_comb
begin
    state_next = state_reg;
    tick = 1'b0;

    case (state_reg)

        zero:
            if (level)
                state_next = edg;

        edg:
        begin
            tick = 1'b1;

            if (level)
                state_next = one;
            else
                state_next = zero;
        end

        one:
            if (~level)
                state_next = zero;

        default:
            state_next = zero;

    endcase
end

endmodule