Reading in the Synopsys vhdl primitives.

Inferred memory devices in process 
	in routine gsr_test line 27 in file
         'C:/fndtn/active/projects/test/wee.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      Q_OUT_reg      | Flip-flop |   1   |  -  | -  | N  | N  | N  | N  | N  |
===============================================================================

Q_OUT_reg
---------
    set/reset/toggle: none


Writing to hnl file 'c:\Fndtn\Active\Projects\TEST\test/workdirs/WORK/gsr_test.hnl'
