

================================================================
== Vitis HLS Report for 'store_x1'
================================================================
* Date:           Tue Sep 17 04:07:39 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       98|       98|  0.392 us|  0.392 us|   98|   98|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                              |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_store_x1_Pipeline_VITIS_LOOP_131_1_fu_84  |store_x1_Pipeline_VITIS_LOOP_131_1  |       28|       28|  0.112 us|  0.112 us|   28|   28|       no|
        +----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      531|      107|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      489|    -|
|Register             |        -|     -|      130|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      661|      596|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |grp_store_x1_Pipeline_VITIS_LOOP_131_1_fu_84  |store_x1_Pipeline_VITIS_LOOP_131_1  |        0|   0|  531|  107|    0|
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                         |                                    |        0|   0|  531|  107|    0|
    +----------------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  325|         72|    1|         72|
    |kernel_x1_blk_n_AW        |    9|          2|    1|          2|
    |kernel_x1_blk_n_B         |    9|          2|    1|          2|
    |m_axi_kernel_x1_AWADDR    |   14|          3|   64|        192|
    |m_axi_kernel_x1_AWBURST   |    9|          2|    2|          4|
    |m_axi_kernel_x1_AWCACHE   |    9|          2|    4|          8|
    |m_axi_kernel_x1_AWID      |    9|          2|    1|          2|
    |m_axi_kernel_x1_AWLEN     |   14|          3|   32|         96|
    |m_axi_kernel_x1_AWLOCK    |    9|          2|    2|          4|
    |m_axi_kernel_x1_AWPROT    |    9|          2|    3|          6|
    |m_axi_kernel_x1_AWQOS     |    9|          2|    4|          8|
    |m_axi_kernel_x1_AWREGION  |    9|          2|    4|          8|
    |m_axi_kernel_x1_AWSIZE    |    9|          2|    3|          6|
    |m_axi_kernel_x1_AWUSER    |    9|          2|    1|          2|
    |m_axi_kernel_x1_AWVALID   |   14|          3|    1|          3|
    |m_axi_kernel_x1_BREADY    |   14|          3|    1|          3|
    |m_axi_kernel_x1_WVALID    |    9|          2|    1|          2|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  489|        108|  126|        420|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |  71|   0|   71|          0|
    |grp_store_x1_Pipeline_VITIS_LOOP_131_1_fu_84_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_144                                           |  58|   0|   58|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 130|   0|  130|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|      store_x1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|      store_x1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|      store_x1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|      store_x1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|      store_x1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|      store_x1|  return value|
|x1_0_address0             |  out|    5|   ap_memory|          x1_0|         array|
|x1_0_ce0                  |  out|    1|   ap_memory|          x1_0|         array|
|x1_0_q0                   |   in|   32|   ap_memory|          x1_0|         array|
|x1_1_address0             |  out|    5|   ap_memory|          x1_1|         array|
|x1_1_ce0                  |  out|    1|   ap_memory|          x1_1|         array|
|x1_1_q0                   |   in|   32|   ap_memory|          x1_1|         array|
|x1_2_address0             |  out|    5|   ap_memory|          x1_2|         array|
|x1_2_ce0                  |  out|    1|   ap_memory|          x1_2|         array|
|x1_2_q0                   |   in|   32|   ap_memory|          x1_2|         array|
|x1_3_address0             |  out|    5|   ap_memory|          x1_3|         array|
|x1_3_ce0                  |  out|    1|   ap_memory|          x1_3|         array|
|x1_3_q0                   |   in|   32|   ap_memory|          x1_3|         array|
|x1_4_address0             |  out|    5|   ap_memory|          x1_4|         array|
|x1_4_ce0                  |  out|    1|   ap_memory|          x1_4|         array|
|x1_4_q0                   |   in|   32|   ap_memory|          x1_4|         array|
|x1_5_address0             |  out|    5|   ap_memory|          x1_5|         array|
|x1_5_ce0                  |  out|    1|   ap_memory|          x1_5|         array|
|x1_5_q0                   |   in|   32|   ap_memory|          x1_5|         array|
|x1_6_address0             |  out|    5|   ap_memory|          x1_6|         array|
|x1_6_ce0                  |  out|    1|   ap_memory|          x1_6|         array|
|x1_6_q0                   |   in|   32|   ap_memory|          x1_6|         array|
|x1_7_address0             |  out|    5|   ap_memory|          x1_7|         array|
|x1_7_ce0                  |  out|    1|   ap_memory|          x1_7|         array|
|x1_7_q0                   |   in|   32|   ap_memory|          x1_7|         array|
|x1_8_address0             |  out|    5|   ap_memory|          x1_8|         array|
|x1_8_ce0                  |  out|    1|   ap_memory|          x1_8|         array|
|x1_8_q0                   |   in|   32|   ap_memory|          x1_8|         array|
|x1_9_address0             |  out|    5|   ap_memory|          x1_9|         array|
|x1_9_ce0                  |  out|    1|   ap_memory|          x1_9|         array|
|x1_9_q0                   |   in|   32|   ap_memory|          x1_9|         array|
|x1_10_address0            |  out|    5|   ap_memory|         x1_10|         array|
|x1_10_ce0                 |  out|    1|   ap_memory|         x1_10|         array|
|x1_10_q0                  |   in|   32|   ap_memory|         x1_10|         array|
|x1_11_address0            |  out|    5|   ap_memory|         x1_11|         array|
|x1_11_ce0                 |  out|    1|   ap_memory|         x1_11|         array|
|x1_11_q0                  |   in|   32|   ap_memory|         x1_11|         array|
|x1_12_address0            |  out|    5|   ap_memory|         x1_12|         array|
|x1_12_ce0                 |  out|    1|   ap_memory|         x1_12|         array|
|x1_12_q0                  |   in|   32|   ap_memory|         x1_12|         array|
|x1_13_address0            |  out|    5|   ap_memory|         x1_13|         array|
|x1_13_ce0                 |  out|    1|   ap_memory|         x1_13|         array|
|x1_13_q0                  |   in|   32|   ap_memory|         x1_13|         array|
|x1_14_address0            |  out|    5|   ap_memory|         x1_14|         array|
|x1_14_ce0                 |  out|    1|   ap_memory|         x1_14|         array|
|x1_14_q0                  |   in|   32|   ap_memory|         x1_14|         array|
|x1_15_address0            |  out|    5|   ap_memory|         x1_15|         array|
|x1_15_ce0                 |  out|    1|   ap_memory|         x1_15|         array|
|x1_15_q0                  |   in|   32|   ap_memory|         x1_15|         array|
|m_axi_kernel_x1_AWVALID   |  out|    1|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_AWREADY   |   in|    1|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_AWADDR    |  out|   64|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_AWID      |  out|    1|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_AWLEN     |  out|   32|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_AWSIZE    |  out|    3|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_AWBURST   |  out|    2|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_AWLOCK    |  out|    2|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_AWCACHE   |  out|    4|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_AWPROT    |  out|    3|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_AWQOS     |  out|    4|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_AWREGION  |  out|    4|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_AWUSER    |  out|    1|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_WVALID    |  out|    1|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_WREADY    |   in|    1|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_WDATA     |  out|  512|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_WSTRB     |  out|   64|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_WLAST     |  out|    1|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_WID       |  out|    1|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_WUSER     |  out|    1|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_ARVALID   |  out|    1|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_ARREADY   |   in|    1|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_ARADDR    |  out|   64|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_ARID      |  out|    1|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_ARLEN     |  out|   32|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_ARSIZE    |  out|    3|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_ARBURST   |  out|    2|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_ARLOCK    |  out|    2|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_ARCACHE   |  out|    4|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_ARPROT    |  out|    3|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_ARQOS     |  out|    4|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_ARREGION  |  out|    4|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_ARUSER    |  out|    1|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_RVALID    |   in|    1|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_RREADY    |  out|    1|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_RDATA     |   in|  512|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_RLAST     |   in|    1|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_RID       |   in|    1|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_RFIFONUM  |   in|    9|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_RUSER     |   in|    1|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_RRESP     |   in|    2|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_BVALID    |   in|    1|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_BREADY    |  out|    1|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_BRESP     |   in|    2|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_BID       |   in|    1|       m_axi|     kernel_x1|       pointer|
|m_axi_kernel_x1_BUSER     |   in|    1|       m_axi|     kernel_x1|       pointer|
|vx1                       |   in|   64|     ap_none|           vx1|        scalar|
+--------------------------+-----+-----+------------+--------------+--------------+

