Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/ltlib_v1_0_0_ver.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/ltlib_v1_0_0_lib_fn.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/ltlib_v1_0_vl_rfs.v
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbs_v1_0_2_i2x.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbs_v1_0_2_in.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/xsdbs_v1_0_vl_rfs.v
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/blk_mem_gen_v8_3_vhsyn_rfs.vhd
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_i2x.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_in.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_icn.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_bs.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_bs_ext.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_bs_core.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_bs_core_ext.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_bs_ports.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_bsid_ports.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_bsid_vec_ports.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_bs_vec.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_bs_core_vec.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_sl_prt_map.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_id_map.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/xsdbm_v3_0_0_id_vec_map.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/xsdbm_v3_0_vl_rfs.v
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/ila_v6_2_12_ila_ver.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/ila_v6_2_syn_rfs.v
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/ila_v6_2_12_ila_in.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/ila_v6_2_12_ila_param.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/ila_v6_2_12_ila_lparam.vh
Duplicated file found; will not be sent for synthesis: /home/vini/Documents/FPGA/GIF4202_Lab3/numero8/numero8.gen/sources_1/bd/numero8_block/ip/numero8_block_dvi2rgb_0_0/src/ila_pixclk/hdl/verilog/ila_v6_2_12_ila_lib_fn.vh
CRC performance measure: elapsed=00:00:00.2s;;memory_peak=2601.953MB;;memory_gain=0.000MB
