// Vector Loads and Store
// https://github.com/riscv/riscv-v-spec/blob/master/vmem-format.adoc
// Vector Unit-Stride Instructions (including segment part)
// https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#74-vector-unit-stride-instructions
// print_insts(Object.keys(opcodesAll.rvv).filter(e => e.match(/v[ls]e(8|16|32|64).v/)))
tabler32((labels, fields) => {
  [0, 1].map(t => {
    [0, 5, 6, 7].map((eew, ieew) => {
      labels.push('V' + (t ? 'S' : 'L') + 'E' + (2 ** (ieew + 3)) + '.V')
      fields.push(
        {bits: 7,  name: 0x7 + (t << 5)},
        {bits: 5,  name: '<b>v' + (t ? 's3' : 'd'), type: t ? 4 : 2},
        {bits: 3,  name: eew},
        {bits: 5,  name: 'rs1', type: 4},
        {bits: 5,  name: 0},
        {bits: 1,  name: 'vm'},
        {bits: 2,  name: 0},
        {bits: 1,  name: 0},
        {bits: 3,  name: 0},
      );
    });
  });
  labels.push('VLM.V', 'VSM.V');
  fields.push(
    {bits: 7,  name: 0x7},
    {bits: 5,  name: '<b>vd', type: 2},
    {bits: 3,  name: 0},
    {bits: 5,  name: 'rs1', type: 4},
    {bits: 5,  name: 11},
    {bits: 1,  name: 1},
    {bits: 2,  name: 0},
    {bits: 1,  name: 0},
    {bits: 3,  name: 0},
  
    {bits: 7,  name: 0x27},
    {bits: 5,  name: '<b>vs3', type: 4},
    {bits: 3,  name: 0},
    {bits: 5,  name: 'rs1', type: 4},
    {bits: 5,  name: 11},
    {bits: 1,  name: 1},
    {bits: 2,  name: 0},
    {bits: 1,  name: 0},
    {bits: 3,  name: 0},
  );
})