0.6
2018.3
Dec  7 2018
00:33:28
D:/HDL_PRAC/Lab/JK-FF-160_163/JK-FF-160_163.sim/sim_1/behav/xsim/glbl.v,1544106880,verilog,,,,glbl,,,,,,,,
D:/HDL_PRAC/Lab/JK-FF-160_163/JK-FF-160_163.srcs/sim_1/new/tb_jk_ff_160_163.v,1665471260,verilog,,,,tb_jk_ff_160_163,,,,,,,,
D:/HDL_PRAC/Lab/JK-FF-160_163/JK-FF-160_163.srcs/sources_1/new/jk_ff_160_163.v,1665471132,verilog,,D:/HDL_PRAC/Lab/JK-FF-160_163/JK-FF-160_163.srcs/sim_1/new/tb_jk_ff_160_163.v,,jk_ff_160_163,,,,,,,,
