# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0" --include "../../../../tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_1" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/ip/Data_Memory/sim/Data_Memory.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/ip/Instruction_memory/sim/Instruction_memory.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ALU_Control.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Adder.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Control_Unit.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa1_IF.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa3_EX.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Etapa4_MEM.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/MUX.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/ProgramCounter.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Registers.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Triple_MUX.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/Unidad_halt.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/imports/Tp3_BIP/contador_clk.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pc_jump.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sources_1/imports/tp_final_pipeline.srcs/sources_1/new/pipeline_monociclo_sintesis.v" \
"../../../../tp_final_pipeline_monociclo.srcs/sim_1/new/test_pipeline_monociclo.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
