{
  "Top": "Multirate_v2",
  "RtlTop": "Multirate_v2",
  "RtlPrefix": "",
  "RtlSubPrefix": "Multirate_v2_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name=Multirate_v2",
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Multirate_v2"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "8 ~ 17",
    "Latency": "7"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Multirate_v2",
    "Version": "1.0",
    "DisplayName": "Multirate_v2",
    "Revision": "2114350943",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Multirate_v2_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/FIR_HLS.cpp",
      "..\/..\/FIR_HLS.h",
      "..\/..\/..\/..\/Matlab\/FIR_multirate_HLS.h"
    ],
    "TestBench": [
      "..\/..\/FIR_HLS_TB.cpp",
      "..\/..\/..\/..\/Matlab\/TS_HLS_multirate.res",
      "..\/..\/..\/..\/Matlab\/TS_HLS_multirate.dat"
    ],
    "Vhdl": [
      "impl\/vhdl\/Multirate_v2_am_addmul_16s_16s_14ns_31_4_0.vhd",
      "impl\/vhdl\/Multirate_v2_ama_addmuladd_16s_16s_9ns_31s_31_4_0.vhd",
      "impl\/vhdl\/Multirate_v2_ama_addmuladd_16s_16s_13s_31s_31_4_0.vhd",
      "impl\/vhdl\/Multirate_v2_FIR_filter.vhd",
      "impl\/vhdl\/Multirate_v2_FIR_filter_1.vhd",
      "impl\/vhdl\/Multirate_v2_FIR_filter_transposed.vhd",
      "impl\/vhdl\/Multirate_v2_mac_muladd_16s_10s_28s_28_4_0.vhd",
      "impl\/vhdl\/Multirate_v2_mac_muladd_16s_14ns_28s_30_4_0.vhd",
      "impl\/vhdl\/Multirate_v2_mac_muladd_16s_16ns_32ns_32_4_1.vhd",
      "impl\/vhdl\/Multirate_v2_mul_16s_6ns_22_1_1.vhd",
      "impl\/vhdl\/Multirate_v2_mul_16s_7s_23_1_1.vhd",
      "impl\/vhdl\/Multirate_v2_mul_16s_8ns_24_1_1.vhd",
      "impl\/vhdl\/Multirate_v2_mul_16s_8s_24_1_1.vhd",
      "impl\/vhdl\/Multirate_v2_mul_16s_9ns_25_1_1.vhd",
      "impl\/vhdl\/Multirate_v2_mul_16s_9s_25_1_1.vhd",
      "impl\/vhdl\/Multirate_v2_mul_16s_10ns_26_1_1.vhd",
      "impl\/vhdl\/Multirate_v2_mul_16s_10s_26_1_1.vhd",
      "impl\/vhdl\/Multirate_v2_mul_16s_11ns_27_1_1.vhd",
      "impl\/vhdl\/Multirate_v2_mul_16s_11s_27_1_1.vhd",
      "impl\/vhdl\/Multirate_v2_mul_16s_12ns_28_1_1.vhd",
      "impl\/vhdl\/Multirate_v2_mul_16s_12s_28_1_1.vhd",
      "impl\/vhdl\/Multirate_v2_mul_16s_13ns_29_1_1.vhd",
      "impl\/vhdl\/Multirate_v2_mul_16s_13s_28_1_0.vhd",
      "impl\/vhdl\/Multirate_v2_mul_16s_13s_29_1_1.vhd",
      "impl\/vhdl\/Multirate_v2_mul_16s_14s_30_1_1.vhd",
      "impl\/vhdl\/Multirate_v2_mul_16s_16ns_32_1_1.vhd",
      "impl\/vhdl\/Multirate_v2_regslice_both.vhd",
      "impl\/vhdl\/Multirate_v2.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Multirate_v2_am_addmul_16s_16s_14ns_31_4_0.v",
      "impl\/verilog\/Multirate_v2_ama_addmuladd_16s_16s_9ns_31s_31_4_0.v",
      "impl\/verilog\/Multirate_v2_ama_addmuladd_16s_16s_13s_31s_31_4_0.v",
      "impl\/verilog\/Multirate_v2_FIR_filter.v",
      "impl\/verilog\/Multirate_v2_FIR_filter_1.v",
      "impl\/verilog\/Multirate_v2_FIR_filter_transposed.v",
      "impl\/verilog\/Multirate_v2_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/Multirate_v2_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/Multirate_v2_mac_muladd_16s_10s_28s_28_4_0.v",
      "impl\/verilog\/Multirate_v2_mac_muladd_16s_14ns_28s_30_4_0.v",
      "impl\/verilog\/Multirate_v2_mac_muladd_16s_16ns_32ns_32_4_1.v",
      "impl\/verilog\/Multirate_v2_mul_16s_6ns_22_1_1.v",
      "impl\/verilog\/Multirate_v2_mul_16s_7s_23_1_1.v",
      "impl\/verilog\/Multirate_v2_mul_16s_8ns_24_1_1.v",
      "impl\/verilog\/Multirate_v2_mul_16s_8s_24_1_1.v",
      "impl\/verilog\/Multirate_v2_mul_16s_9ns_25_1_1.v",
      "impl\/verilog\/Multirate_v2_mul_16s_9s_25_1_1.v",
      "impl\/verilog\/Multirate_v2_mul_16s_10ns_26_1_1.v",
      "impl\/verilog\/Multirate_v2_mul_16s_10s_26_1_1.v",
      "impl\/verilog\/Multirate_v2_mul_16s_11ns_27_1_1.v",
      "impl\/verilog\/Multirate_v2_mul_16s_11s_27_1_1.v",
      "impl\/verilog\/Multirate_v2_mul_16s_12ns_28_1_1.v",
      "impl\/verilog\/Multirate_v2_mul_16s_12s_28_1_1.v",
      "impl\/verilog\/Multirate_v2_mul_16s_13ns_29_1_1.v",
      "impl\/verilog\/Multirate_v2_mul_16s_13s_28_1_0.v",
      "impl\/verilog\/Multirate_v2_mul_16s_13s_29_1_1.v",
      "impl\/verilog\/Multirate_v2_mul_16s_14s_30_1_1.v",
      "impl\/verilog\/Multirate_v2_mul_16s_16ns_32_1_1.v",
      "impl\/verilog\/Multirate_v2_regslice_both.v",
      "impl\/verilog\/Multirate_v2.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/Multirate_v2.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "input_r:output_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "input_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "input_r_",
      "ports": [
        "input_r_TDATA",
        "input_r_TREADY",
        "input_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "output_r_",
      "ports": [
        "output_r_TDATA",
        "output_r_TREADY",
        "output_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "input_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "output_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Multirate_v2",
      "BindInstances": "add_ln32_1_fu_1105_p2",
      "Instances": [
        {
          "ModuleName": "FIR_filter",
          "InstanceName": "grp_FIR_filter_fu_405",
          "BindInstances": "mac_muladd_16s_10s_28s_28_4_0_U4 mac_muladd_16s_10s_28s_28_4_0_U4 mul_16s_13s_28_1_0_U2 mac_muladd_16s_14ns_28s_30_4_0_U5 mul_16s_13s_28_1_0_U1 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_10s_28s_28_4_0_U4 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_14ns_28s_30_4_0_U5 tmp3_fu_154_p2"
        },
        {
          "ModuleName": "FIR_filter",
          "InstanceName": "grp_FIR_filter_fu_425",
          "BindInstances": "mac_muladd_16s_10s_28s_28_4_0_U4 mac_muladd_16s_10s_28s_28_4_0_U4 mul_16s_13s_28_1_0_U2 mac_muladd_16s_14ns_28s_30_4_0_U5 mul_16s_13s_28_1_0_U1 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_10s_28s_28_4_0_U4 mac_muladd_16s_10s_28s_28_4_0_U3 mac_muladd_16s_14ns_28s_30_4_0_U5 tmp3_fu_154_p2"
        },
        {
          "ModuleName": "FIR_filter_1",
          "InstanceName": "grp_FIR_filter_1_fu_462",
          "BindInstances": "am_addmul_16s_16s_14ns_31_4_0_U19 am_addmul_16s_16s_14ns_31_4_0_U19 am_addmul_16s_16s_14ns_31_4_0_U19 ama_addmuladd_16s_16s_13s_31s_31_4_0_U21 ama_addmuladd_16s_16s_13s_31s_31_4_0_U21 ama_addmuladd_16s_16s_13s_31s_31_4_0_U21 ama_addmuladd_16s_16s_13s_31s_31_4_0_U21 ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20 ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20 ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20 ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20 ama_addmuladd_16s_16s_9ns_31s_31_4_0_U20 ama_addmuladd_16s_16s_13s_31s_31_4_0_U21"
        },
        {
          "ModuleName": "FIR_filter_transposed",
          "InstanceName": "grp_FIR_filter_transposed_fu_473",
          "BindInstances": "sub_ln84_fu_433_p2 add_ln84_fu_2014_p2 mul_16s_9s_25_1_1_U31 add_ln87_fu_2036_p2 sub_ln87_fu_452_p2 mul_16s_8ns_24_1_1_U32 sub_ln87_1_fu_491_p2 mul_16s_8s_24_1_1_U33 mul_16s_6ns_22_1_1_U34 mul_16s_8ns_24_1_1_U35 mul_16s_7s_23_1_1_U36 sub_ln87_2_fu_549_p2 sub_ln87_3_fu_566_p2 mul_16s_9ns_25_1_1_U37 mul_16s_8s_24_1_1_U38 mul_16s_9s_25_1_1_U39 mul_16s_9ns_25_1_1_U40 mul_16s_9s_25_1_1_U41 mul_16s_9s_25_1_1_U42 mul_16s_9ns_25_1_1_U43 mul_16s_9ns_25_1_1_U44 mul_16s_9s_25_1_1_U45 sub_ln87_4_fu_688_p2 mul_16s_10ns_26_1_1_U46 sub_ln87_5_fu_716_p2 mul_16s_10s_26_1_1_U47 mul_16s_8s_24_1_1_U48 mul_16s_10ns_26_1_1_U49 mul_16s_10s_26_1_1_U50 mul_16s_11ns_27_1_1_U51 mul_16s_11s_27_1_1_U52 sub_ln87_8_fu_821_p2 mul_16s_11ns_27_1_1_U53 mul_16s_9s_25_1_1_U54 mul_16s_11s_27_1_1_U55 mul_16s_10ns_26_1_1_U56 mul_16s_11ns_27_1_1_U57 mul_16s_10s_26_1_1_U58 mul_16s_11s_27_1_1_U59 mul_16s_11ns_27_1_1_U60 mul_16s_11ns_27_1_1_U61 mul_16s_11s_27_1_1_U62 mul_16s_11s_27_1_1_U63 mul_16s_12ns_28_1_1_U64 mul_16s_11ns_27_1_1_U65 mul_16s_12s_28_1_1_U66 mul_16s_12s_28_1_1_U67 mul_16s_12ns_28_1_1_U68 mul_16s_12ns_28_1_1_U69 mul_16s_13s_29_1_1_U70 mul_16s_12s_28_1_1_U71 mul_16s_13ns_29_1_1_U72 mul_16s_14s_30_1_1_U73 mul_16s_12s_28_1_1_U74 mul_16s_16ns_32_1_1_U75 mac_muladd_16s_16ns_32ns_32_4_1_U76 add_ln87_1_fu_2067_p2 add_ln87_2_fu_2077_p2 add_ln87_3_fu_2087_p2 add_ln87_4_fu_2097_p2 add_ln87_5_fu_2107_p2 add_ln87_6_fu_2117_p2 add_ln87_7_fu_2127_p2 add_ln87_8_fu_2136_p2 add_ln87_9_fu_2146_p2 add_ln87_10_fu_2155_p2 add_ln87_11_fu_2164_p2 add_ln87_12_fu_2173_p2 add_ln87_13_fu_2182_p2 add_ln87_14_fu_2191_p2 add_ln87_15_fu_2200_p2 add_ln87_16_fu_2209_p2 add_ln87_17_fu_2218_p2 add_ln87_18_fu_2227_p2 add_ln87_19_fu_2236_p2 add_ln87_20_fu_2245_p2 add_ln87_21_fu_2254_p2 add_ln87_22_fu_2263_p2 add_ln87_23_fu_2272_p2 add_ln87_24_fu_2281_p2 add_ln87_25_fu_2290_p2 add_ln87_26_fu_2299_p2 add_ln87_27_fu_2308_p2 add_ln87_28_fu_2317_p2 add_ln87_29_fu_2326_p2 add_ln87_30_fu_2335_p2 add_ln87_31_fu_2344_p2 add_ln87_32_fu_2353_p2 add_ln87_33_fu_2362_p2 add_ln87_34_fu_2371_p2 add_ln87_35_fu_2380_p2 add_ln87_36_fu_2389_p2 add_ln87_37_fu_2398_p2 add_ln87_38_fu_2407_p2 add_ln87_39_fu_2416_p2 add_ln87_40_fu_2425_p2 add_ln87_41_fu_2434_p2 add_ln87_42_fu_2443_p2 add_ln87_43_fu_2452_p2 add_ln87_44_fu_2461_p2 add_ln87_45_fu_2470_p2 add_ln87_46_fu_2479_p2 add_ln87_47_fu_2488_p2 add_ln87_48_fu_2497_p2 add_ln87_49_fu_2506_p2 add_ln87_50_fu_2515_p2 add_ln87_51_fu_2524_p2 add_ln87_52_fu_2533_p2 add_ln87_53_fu_2542_p2 add_ln87_54_fu_2551_p2 add_ln87_55_fu_2560_p2 add_ln87_56_fu_2569_p2 mac_muladd_16s_16ns_32ns_32_4_1_U76 add_ln87_58_fu_1064_p2 add_ln87_59_fu_1074_p2 add_ln87_60_fu_1084_p2 add_ln87_61_fu_1094_p2 add_ln87_62_fu_1104_p2 add_ln87_63_fu_1114_p2 add_ln87_64_fu_1124_p2 add_ln87_65_fu_1134_p2 add_ln87_66_fu_1144_p2 add_ln87_67_fu_1154_p2 add_ln87_68_fu_1164_p2 add_ln87_69_fu_1174_p2 add_ln87_70_fu_1184_p2 add_ln87_71_fu_1194_p2 add_ln87_72_fu_1204_p2 add_ln87_73_fu_1214_p2 add_ln87_74_fu_1224_p2 add_ln87_75_fu_1234_p2 add_ln87_76_fu_1244_p2 add_ln87_77_fu_1254_p2 add_ln87_78_fu_1264_p2 add_ln87_79_fu_1274_p2 add_ln87_80_fu_1284_p2 add_ln87_81_fu_1294_p2 add_ln87_82_fu_1304_p2 add_ln87_83_fu_1314_p2 add_ln87_84_fu_1324_p2 add_ln87_85_fu_1334_p2 add_ln87_86_fu_1344_p2 add_ln87_87_fu_1354_p2 add_ln87_88_fu_1364_p2 add_ln87_89_fu_1374_p2 add_ln87_90_fu_1384_p2 add_ln87_91_fu_1394_p2 add_ln87_92_fu_1404_p2 add_ln87_93_fu_1414_p2 add_ln87_94_fu_1424_p2 add_ln87_95_fu_1434_p2 add_ln87_96_fu_1444_p2 add_ln87_97_fu_1454_p2 add_ln87_98_fu_1464_p2 add_ln87_99_fu_1474_p2 add_ln87_100_fu_1484_p2 add_ln87_101_fu_1494_p2 add_ln87_102_fu_1504_p2 add_ln87_103_fu_1514_p2 add_ln87_104_fu_1524_p2 add_ln87_105_fu_1538_p2 add_ln87_106_fu_1552_p2 add_ln87_107_fu_1566_p2 add_ln87_108_fu_1580_p2 add_ln87_109_fu_1594_p2 add_ln87_110_fu_1608_p2 add_ln87_111_fu_1618_p2 add_ln87_112_fu_1632_p2 add_ln87_113_fu_1642_p2 add_ln87_114_fu_1656_p2"
        }
      ]
    },
    "Info": {
      "FIR_filter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FIR_filter_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FIR_filter_transposed": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Multirate_v2": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "FIR_filter": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "5",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.025"
        },
        "Area": {
          "DSP": "5",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "668",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "277",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "FIR_filter_1": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "1",
          "PipelineDepth": "6",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.392"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "609",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "244",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "FIR_filter_transposed": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "4",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.396"
        },
        "Area": {
          "DSP": "46",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "3",
          "FF": "5392",
          "AVAIL_FF": "234240",
          "UTIL_FF": "2",
          "LUT": "4956",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "Multirate_v2": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "9",
          "LatencyWorst": "16",
          "PipelineIIMin": "8",
          "PipelineIIMax": "17",
          "PipelineII": "8 ~ 17",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.408"
        },
        "Area": {
          "DSP": "59",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "4",
          "FF": "7981",
          "AVAIL_FF": "234240",
          "UTIL_FF": "3",
          "LUT": "6465",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-11-16 16:23:32 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
