Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Wed Oct 30 21:59:42 2024
| Host             : DESKTOP-VGVE9I8 running 64-bit major release  (build 9200)
| Command          : report_power -file Top_Module_power_routed.rpt -pb Top_Module_power_summary_routed.pb -rpx Top_Module_power_routed.rpx
| Design           : Top_Module
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.085        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.013        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.6         |
| Junction Temperature (C) | 25.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.005 |        3 |       --- |             --- |
| Slice Logic             |     0.004 |    24869 |       --- |             --- |
|   LUT as Logic          |     0.003 |    16667 |     20800 |           80.13 |
|   Register              |    <0.001 |     1370 |     41600 |            3.29 |
|   CARRY4                |    <0.001 |      735 |      8150 |            9.02 |
|   F7/F8 Muxes           |    <0.001 |     4317 |     32600 |           13.24 |
|   BUFG                  |    <0.001 |        7 |        32 |           21.88 |
|   Others                |     0.000 |      134 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        4 |      9600 |            0.04 |
| Signals                 |     0.003 |    13322 |       --- |             --- |
| I/O                     |     0.002 |       34 |       106 |           32.08 |
| Static Power            |     0.072 |          |           |                 |
| Total                   |     0.085 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.021 |       0.012 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| Top_Module                            |     0.013 |
|   clk6p25m_instantiate                |    <0.001 |
|   debounce_btnC                       |    <0.001 |
|   debounce_btnD                       |    <0.001 |
|   debounce_btnL                       |    <0.001 |
|   debounce_btnR                       |    <0.001 |
|   debounce_btnU                       |    <0.001 |
|   oled_display_instance_L             |    <0.001 |
|   oled_display_instance_R             |    <0.001 |
|   run_top_module_battle               |     0.008 |
|     animation_instantiate             |     0.005 |
|       battlescreen1                   |    <0.001 |
|       battlescreen2                   |    <0.001 |
|       clk6p25m                        |    <0.001 |
|       run_biche_arm                   |    <0.001 |
|       run_biche_arm_attack            |     0.000 |
|       run_biche_head_n_body           |     0.000 |
|       run_bob_arm                     |     0.000 |
|       run_bob_arm_attack              |    <0.001 |
|       run_bob_head_n_body             |     0.000 |
|       run_clk25fps                    |    <0.001 |
|       run_clk30fps                    |    <0.001 |
|       run_clk35fps                    |    <0.001 |
|       run_dmg_taken                   |    <0.001 |
|       run_fourfps                     |    <0.001 |
|       run_paper_airplane_attack       |    <0.001 |
|       run_paper_clip_attack           |    <0.001 |
|       run_paper_tack_attack           |    <0.001 |
|       run_rock_attack                 |    <0.001 |
|       run_scissor_close_attack        |     0.000 |
|       run_scissor_open_attack         |    <0.001 |
|     run_ability_select_main           |     0.003 |
|       ai_immediate_selection          |    <0.001 |
|         run_button_sync_1             |    <0.001 |
|       countdown                       |     0.001 |
|         clk_1hz                       |    <0.001 |
|         clk_200hz                     |    <0.001 |
|       nolabel_line75                  |    <0.001 |
|       select_screen_render            |     0.001 |
|         background_selection_render   |     0.000 |
|         clk6p25m_instantiate          |    <0.001 |
|         icon_paper_render             |     0.000 |
|         icon_rock_render              |     0.000 |
|         icon_scissors_render          |    <0.001 |
|         icon_selector_render          |    <0.001 |
|         player_select                 |    <0.001 |
|           background_selection_render |    <0.001 |
|           clk6p25m_instantiate        |    <0.001 |
|           icon_paper_render           |     0.000 |
|           icon_rock_render            |     0.000 |
|           icon_scissors_render        |     0.000 |
|   top_screen_render                   |    <0.001 |
|     clk6p25m_instantiate              |    <0.001 |
|     guidepage                         |    <0.001 |
|       guide_page_one_render           |    <0.001 |
|       guide_page_two_render           |     0.000 |
|       mainscreen                      |     0.000 |
|       run_button_sync_L               |     0.000 |
|       run_button_sync_R               |     0.000 |
|     mainscreen                        |     0.000 |
|       mainscreen                      |     0.000 |
|       run_button_sync_D               |     0.000 |
|       run_button_sync_U               |     0.000 |
|       selector_arrow_render           |     0.000 |
|       selector_render                 |     0.000 |
|       title                           |     0.000 |
+---------------------------------------+-----------+


