`timescale 1ns / 1ps

module seven_segment(
    input  wire [3:0] sw,
    output wire [6:0] a_to_g,
    output wire [7:0] an,
    output wire dp
);

    // Enable only digit 0 (active-low anodes on Nexys A7)
    assign an = 8'b11111110;

    // Decimal point OFF (active-low)
    assign dp = 1'b1;

    hex7seg D1 (
        .x(sw),
        .a_to_g(a_to_g)
    );

endmodule


module hex7seg(
    input  wire [3:0] x,
    output reg  [6:0] a_to_g
);

always @(*)
begin
    case (x)

        4'h0: a_to_g = 7'b0000001;
        4'h1: a_to_g = 7'b1001111;
        4'h2: a_to_g = 7'b0010010;
        4'h3: a_to_g = 7'b0000110;
        4'h4: a_to_g = 7'b1001100;
        4'h5: a_to_g = 7'b0100100;
        4'h6: a_to_g = 7'b0100000;
        4'h7: a_to_g = 7'b0001111;
        4'h8: a_to_g = 7'b0000000;
        4'h9: a_to_g = 7'b0000100;
        4'hA: a_to_g = 7'b0001000;
        4'hB: a_to_g = 7'b1100000;
        4'hC: a_to_g = 7'b0110001;
        4'hD: a_to_g = 7'b1000010;
        4'hE: a_to_g = 7'b0110000;
        4'hF: a_to_g = 7'b0111000;

        default: a_to_g = 7'b0000001;

    endcase
end

endmodule