<doctype html>
<html lang="ja">
<head>
<meta charset="utf-8">
<script src="https://cdn.rawgit.com/google/code-prettify/master/loader/run_prettify.js"></script>
<style>
    code{
        font-family:Monaco, Menlo, Consolas, 'Courier New', Courier, monospace, sans-serif;
        font-size: 14px;
        line-height: 18px;
        overflow: auto;
        resize: horizontal;
    }
    code_line{
        font-family: Monaco, Menlo, Consolas, 'Courier New', Courier, monospace, sans-serif;;
        font-size: 14px;
        line-height: 18px;
        overflow: auto;
        resize: horizontal;
        color:#303134;
    }
    blue{
        background-color:#BEEDE8;
    }
    yellow{
        background-color:#FFFF99;
    }
    red{
        background-color:#FF99AC;
    }
</style>

</head>
<body>
<table summary='blob content' class='blob' cellspacing="15">
<tr><td align="right"><pre><code_line>1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
12.
13.
14.
15.
16.
17.
18.
19.
20.
21.
22.
23.
24.
25.
26.
27.
28.
29.
30.
31.
32.
33.
34.
35.
36.
37.
38.
39.
40.
41.
42.
43.
44.
45.
46.
47.
48.
49.
50.
51.
52.
53.
54.
55.
56.
57.
58.
59.
60.
61.
62.
63.
64.
65.
66.
67.
68.
69.
70.
71.
72.
73.
74.
75.
76.
77.
78.
79.
80.
81.
82.
83.
84.
85.
86.
87.
88.
89.
90.
91.
92.
93.
94.
95.
96.
97.
98.
99.
100.
101.
102.
103.
104.
105.
106.
107.
108.
109.
110.
111.
112.
113.
114.
115.
116.
117.
118.
119.
120.
121.
122.
123.
124.
125.
126.
127.
128.
129.
130.
131.
132.
133.
134.
135.
136.
137.
138.
139.
140.
141.
142.
143.
144.
145.
146.
147.
148.
149.
150.
151.
152.
153.
154.
155.
156.
157.
158.
159.
160.
161.
162.
163.
164.
165.
166.
167.
168.
169.
170.
171.
172.
173.
174.
175.
176.
177.
178.
179.
180.
181.
182.
183.
184.
185.
186.
187.
188.
189.
190.
191.
192.
193.
194.
195.
196.
197.
198.
199.
200.
201.
202.
203.
204.
205.
206.
207.
208.
209.
210.
211.
212.
213.
214.
215.
216.
217.
218.
219.
220.
221.
222.
223.
224.
225.
226.
227.
228.
229.
230.
231.
232.
233.
234.
235.
236.
237.
238.
239.
240.
241.
242.
243.
244.
245.
246.
247.
248.
249.
250.
251.
252.
253.
254.
255.
256.
257.
258.
259.
260.
261.
262.
263.
264.
265.
266.
267.
268.
269.
270.
271.
272.
273.
274.
275.
276.
277.
278.
279.
280.
281.
282.
283.
284.
285.
286.
287.
288.
289.
290.
291.
292.
293.
294.
295.
296.
297.
298.
299.
300.
301.
302.
303.
304.
305.
306.
307.
308.
309.
310.
311.
312.
313.
314.
315.
316.
317.
318.
319.
320.
321.
322.
323.
324.
325.
326.
327.
328.
329.
330.
331.
332.
333.
334.
335.
336.
337.
338.
339.
340.
341.
342.
343.
344.
345.
346.
347.
348.
349.
350.
351.
352.
353.
354.
355.
356.
357.
358.
359.
360.
361.
362.
363.
364.
365.
366.
367.
368.
369.
370.
371.
372.
373.
374.
375.
376.
377.
378.
379.
380.
381.
382.
383.
384.
385.
386.
387.
388.
389.
390.
391.
392.
393.
394.
395.
396.
397.
398.
399.
400.
401.
402.
403.
404.
405.
406.
407.
408.
409.
410.
411.
412.
413.
414.
415.
416.
417.
418.
419.
420.
421.
422.
423.
424.
425.
426.
427.
428.
429.
430.
431.
432.
433.
434.
435.
436.
437.
438.
439.
440.
441.
442.
443.
444.
445.
446.
447.
448.
449.
450.
451.
452.
453.
454.
455.
456.
457.
458.
459.
460.
461.
462.
463.
464.
465.
466.
467.
468.
469.
470.
471.
472.
473.
474.
475.
476.
477.
478.
479.
480.
481.
482.
483.
484.
485.
486.
487.
488.
489.
490.
491.
492.
493.
494.
495.
496.
497.
498.
499.
500.
501.
502.
503.
504.
505.
506.
507.
508.
509.
510.
511.
512.
513.
514.
515.
516.
517.
518.
519.
520.
521.
522.
523.
524.
525.
526.
527.
528.
529.
530.
531.
532.
533.
534.
535.
536.
537.
538.
539.
540.
541.
542.
543.
544.
545.
546.
547.
548.
549.
550.
551.
552.
553.
554.
555.
556.
557.
558.
559.
560.
561.
562.
563.
564.
565.
566.
567.
568.
569.
570.
571.
572.
573.
574.
575.
576.
577.
578.
579.
580.
581.
582.
583.
584.
585.
586.
587.
588.
589.
590.
591.
592.
593.
594.
595.
596.
597.
598.
599.
600.
601.
602.
603.
604.
605.
606.
607.
608.
609.
610.
611.
612.
613.
614.
615.
616.
617.
618.
619.
620.
621.
622.
623.
624.
625.
626.
627.
628.
629.
630.
631.
632.
633.
634.
635.
636.
637.
638.
639.
640.
641.
642.
643.
644.
645.
646.
647.
648.
649.
650.
651.
652.
653.
654.
655.
656.
657.
658.
659.
660.
661.
662.
663.
664.
665.
666.
667.
668.
669.
670.
671.
672.
673.
674.
675.
676.
677.
678.
679.
680.
681.
682.
683.
684.
685.
686.
687.
688.
689.
690.
691.
692.
693.
694.
695.
696.
697.
698.
699.
700.
701.
702.
703.
704.
705.
706.
707.
708.
709.
710.
711.
712.
713.
714.
715.
716.
717.
718.
719.
720.
721.
722.
723.
724.
725.
726.
727.
728.
729.
730.
731.
732.
733.
734.
735.
736.
737.
738.
739.
740.
741.
742.
743.
744.
745.
746.
747.
748.
749.
750.
751.
752.
753.
754.
755.
756.
757.
758.
759.
760.
761.
762.
763.
764.
765.
766.
767.
768.
769.
770.
771.
772.
773.
774.
775.
776.
777.
778.
779.
780.
781.
782.
783.
784.
785.
786.
787.
788.
789.
790.
791.
792.
793.
794.
795.
796.
797.
798.
799.
800.
801.
802.
803.
804.
805.
806.
807.
808.
809.
810.
811.
812.
813.
814.
815.
816.
817.
818.
819.
820.
821.
822.
823.
824.
825.
826.
827.
828.
829.
830.
831.
832.
833.
834.
835.
836.
837.
838.
839.
840.
841.
842.
843.
844.
845.
846.
847.
848.
849.
850.
851.
852.
853.
854.
855.
856.
857.
858.
859.
860.
861.
862.
863.
864.
865.
866.
867.
868.
869.
870.
871.
872.
873.
874.
875.
876.
877.
878.
879.
880.
881.
882.
883.
884.
885.
886.
887.
888.
889.
890.
891.
892.
893.
894.
895.
896.
897.
898.
899.
900.
901.
902.
903.
904.
905.
906.
907.
908.
909.
910.
911.
912.
913.
914.
915.
916.
917.
918.
919.
920.
921.
922.
923.
924.
925.
926.
927.
928.
929.
930.
931.
932.
933.
934.
935.
936.
937.
938.
939.
940.
941.
942.
943.
944.
945.
946.
947.
948.
949.
950.
951.
952.
953.
954.
955.
956.
957.
958.
959.
960.
961.
962.
963.
964.
965.
966.
967.
968.
969.
970.
971.
972.
973.
974.
975.
976.
977.
978.
979.
980.
981.
982.
983.
984.
985.
986.
987.
988.
989.
990.
991.
992.
993.
994.
995.
996.
997.
998.
999.
1000.
1001.
1002.
1003.
1004.
1005.
1006.
1007.
1008.
1009.
1010.
1011.
1012.
1013.
1014.
1015.
1016.
1017.
1018.
1019.
1020.
1021.
1022.
1023.
1024.
1025.
1026.
1027.
1028.
1029.
1030.
1031.
1032.
1033.
1034.
1035.
1036.
1037.
1038.
1039.
1040.
1041.
1042.
1043.
1044.
1045.
1046.
1047.
1048.
1049.
1050.
1051.
1052.
1053.
1054.
1055.
1056.
1057.
1058.
1059.
1060.
1061.
1062.
1063.
1064.
1065.
1066.
1067.
1068.
1069.
1070.
1071.
1072.
1073.
1074.
1075.
1076.
1077.
1078.
1079.
1080.
1081.
1082.
1083.
1084.
1085.
1086.
1087.
1088.
1089.
1090.
1091.
1092.
1093.
1094.
1095.
1096.
1097.
1098.
1099.
1100.
1101.
1102.
1103.
1104.
1105.
1106.
1107.
1108.
1109.
1110.
1111.
1112.
1113.
1114.
1115.
1116.
1117.
</code_line></pre></td>
<td class='lines'><pre><code class="prettyprint">/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Kernel-based Virtual Machine driver for Linux
 *
 * This module enables machines with Intel VT-x extensions to run virtual
 * machines without emulation or binary translation.
 *
 * MMU support
 *
 * Copyright (C) 2006 Qumranet, Inc.
 * Copyright 2010 Red Hat, Inc. and/or its affiliates.
 *
 * Authors:
 *   Yaniv Kamay  &lt;yaniv@qumranet.com&gt;
 *   Avi Kivity   &lt;avi@qumranet.com&gt;
 */

/*
 * The MMU needs to be able to access/walk 32-bit and 64-bit guest page tables,
 * as well as guest EPT tables, so the code in this file is compiled thrice,
 * once per guest PTE type.  The per-type defines are #undef&#x27;d at the end.
 */

#if PTTYPE == 64
	#define pt_element_t u64
	#define guest_walker guest_walker64
	#define FNAME(name) paging##64_##name
	#define PT_LEVEL_BITS 9
	#define PT_GUEST_DIRTY_SHIFT PT_DIRTY_SHIFT
	#define PT_GUEST_ACCESSED_SHIFT PT_ACCESSED_SHIFT
	#define PT_HAVE_ACCESSED_DIRTY(mmu) true
	#ifdef CONFIG_X86_64
	#define PT_MAX_FULL_LEVELS PT64_ROOT_MAX_LEVEL
	#else
	#define PT_MAX_FULL_LEVELS 2
	#endif
#elif PTTYPE == 32
	#define pt_element_t u32
	#define guest_walker guest_walker32
	#define FNAME(name) paging##32_##name
	#define PT_LEVEL_BITS 10
	#define PT_MAX_FULL_LEVELS 2
	#define PT_GUEST_DIRTY_SHIFT PT_DIRTY_SHIFT
	#define PT_GUEST_ACCESSED_SHIFT PT_ACCESSED_SHIFT
	#define PT_HAVE_ACCESSED_DIRTY(mmu) true

	#define PT32_DIR_PSE36_SIZE 4
	#define PT32_DIR_PSE36_SHIFT 13
	#define PT32_DIR_PSE36_MASK \
		(((1ULL &lt;&lt; PT32_DIR_PSE36_SIZE) - 1) &lt;&lt; PT32_DIR_PSE36_SHIFT)
#elif PTTYPE == PTTYPE_EPT
	#define pt_element_t u64
	#define guest_walker guest_walkerEPT
	#define FNAME(name) ept_##name
	#define PT_LEVEL_BITS 9
	#define PT_GUEST_DIRTY_SHIFT 9
	#define PT_GUEST_ACCESSED_SHIFT 8
	#define PT_HAVE_ACCESSED_DIRTY(mmu) (!(mmu)-&gt;cpu_role.base.ad_disabled)
	#define PT_MAX_FULL_LEVELS PT64_ROOT_MAX_LEVEL
#else
	#error Invalid PTTYPE value
#endif

/* Common logic, but per-type values.  These also need to be undefined. */
#define PT_BASE_ADDR_MASK	((pt_element_t)(((1ULL &lt;&lt; 52) - 1) &amp; ~(u64)(PAGE_SIZE-1)))
#define PT_LVL_ADDR_MASK(lvl)	__PT_LVL_ADDR_MASK(PT_BASE_ADDR_MASK, lvl, PT_LEVEL_BITS)
#define PT_LVL_OFFSET_MASK(lvl)	__PT_LVL_OFFSET_MASK(PT_BASE_ADDR_MASK, lvl, PT_LEVEL_BITS)
#define PT_INDEX(addr, lvl)	__PT_INDEX(addr, lvl, PT_LEVEL_BITS)

#define PT_GUEST_DIRTY_MASK    (1 &lt;&lt; PT_GUEST_DIRTY_SHIFT)
#define PT_GUEST_ACCESSED_MASK (1 &lt;&lt; PT_GUEST_ACCESSED_SHIFT)

#define gpte_to_gfn_lvl FNAME(gpte_to_gfn_lvl)
#define gpte_to_gfn(pte) gpte_to_gfn_lvl((pte), PG_LEVEL_4K)

/*
 * The guest_walker structure emulates the behavior of the hardware page
 * table walker.
 */
struct guest_walker {
	int level;
	unsigned max_level;
	gfn_t table_gfn[PT_MAX_FULL_LEVELS];
	pt_element_t ptes[PT_MAX_FULL_LEVELS];
	pt_element_t prefetch_ptes[PTE_PREFETCH_NUM];
	gpa_t pte_gpa[PT_MAX_FULL_LEVELS];
	pt_element_t __user *ptep_user[PT_MAX_FULL_LEVELS];
	bool pte_writable[PT_MAX_FULL_LEVELS];
	unsigned int pt_access[PT_MAX_FULL_LEVELS];
	unsigned int pte_access;
	gfn_t gfn;
	struct x86_exception fault;
};

#if PTTYPE == 32
static inline gfn_t pse36_gfn_delta(u32 gpte)
{
	int shift = 32 - PT32_DIR_PSE36_SHIFT - PAGE_SHIFT;

<yellow>	return (gpte & PT32_DIR_PSE36_MASK) << shift;</yellow>
}
#endif

static gfn_t gpte_to_gfn_lvl(pt_element_t gpte, int lvl)
{
<blue>	return (gpte & PT_LVL_ADDR_MASK(lvl)) >> PAGE_SHIFT;</blue>
}

<blue>static inline void FNAME(protect_clean_gpte)(struct kvm_mmu *mmu, unsigned *access,</blue>
					     unsigned gpte)
{
	unsigned mask;

	/* dirty bit is not supported, so no need to track it */
<blue>	if (!PT_HAVE_ACCESSED_DIRTY(mmu))</blue>
		return;

	BUILD_BUG_ON(PT_WRITABLE_MASK != ACC_WRITE_MASK);

	mask = (unsigned)~ACC_WRITE_MASK;
	/* Allow write access to dirty gptes */
<yellow>	mask |= (gpte >> (PT_GUEST_DIRTY_SHIFT - PT_WRITABLE_SHIFT)) &</yellow>
		PT_WRITABLE_MASK;
<blue>	*access &= mask;</blue>
}

static inline int FNAME(is_present_gpte)(unsigned long pte)
{
#if PTTYPE != PTTYPE_EPT
<yellow>	return pte & PT_PRESENT_MASK;</yellow>
#else
<blue>	return pte & 7;</blue>
#endif
}

static bool FNAME(is_bad_mt_xwr)(struct rsvd_bits_validate *rsvd_check, u64 gpte)
{
#if PTTYPE != PTTYPE_EPT
	return false;
#else
<blue>	return __is_bad_mt_xwr(rsvd_check, gpte);</blue>
#endif
}

static bool FNAME(is_rsvd_bits_set)(struct kvm_mmu *mmu, u64 gpte, int level)
{
<yellow>	return __is_rsvd_bits_set(&mmu->guest_rsvd_check, gpte, level) ||</yellow>
<blue>	       FNAME(is_bad_mt_xwr)(&mmu->guest_rsvd_check, gpte);</blue>
}

static bool FNAME(prefetch_invalid_gpte)(struct kvm_vcpu *vcpu,
				  struct kvm_mmu_page *sp, u64 *spte,
				  u64 gpte)
{
<yellow>	if (!FNAME(is_present_gpte)(gpte))</yellow>
		goto no_present;

	/* Prefetch only accessed entries (unless A/D bits are disabled). */
<yellow>	if (PT_HAVE_ACCESSED_DIRTY(vcpu->arch.mmu) &&</yellow>
<yellow>	    !(gpte & PT_GUEST_ACCESSED_MASK))</yellow>
		goto no_present;

<yellow>	if (FNAME(is_rsvd_bits_set)(vcpu->arch.mmu, gpte, PG_LEVEL_4K))</yellow>
		goto no_present;

	return false;

no_present:
<yellow>	drop_spte(vcpu->kvm, spte);</yellow>
	return true;
<yellow>}</yellow>

/*
 * For PTTYPE_EPT, a page table can be executable but not readable
 * on supported processors. Therefore, set_spte does not automatically
 * set bit 0 if execute only is supported. Here, we repurpose ACC_USER_MASK
 * to signify readability since it isn&#x27;t used in the EPT case
 */
static inline unsigned FNAME(gpte_access)(u64 gpte)
{
	unsigned access;
#if PTTYPE == PTTYPE_EPT
	access = ((gpte &amp; VMX_EPT_WRITABLE_MASK) ? ACC_WRITE_MASK : 0) |
<blue>		((gpte & VMX_EPT_EXECUTABLE_MASK) ? ACC_EXEC_MASK : 0) |</blue>
		((gpte &amp; VMX_EPT_READABLE_MASK) ? ACC_USER_MASK : 0);
#else
	BUILD_BUG_ON(ACC_EXEC_MASK != PT_PRESENT_MASK);
	BUILD_BUG_ON(ACC_EXEC_MASK != 1);
	access = gpte &amp; (PT_WRITABLE_MASK | PT_USER_MASK | PT_PRESENT_MASK);
	/* Combine NX with P (which is set here) to get ACC_EXEC_MASK.  */
	access ^= (gpte &gt;&gt; PT64_NX_SHIFT);
#endif

	return access;
}

static int FNAME(update_accessed_dirty_bits)(struct kvm_vcpu *vcpu,
					     struct kvm_mmu *mmu,
					     struct guest_walker *walker,
					     gpa_t addr, int write_fault)
{
	unsigned level, index;
	pt_element_t pte, orig_pte;
	pt_element_t __user *ptep_user;
	gfn_t table_gfn;
	int ret;

	/* dirty/accessed bits are not supported, so no need to update them */
	if (!PT_HAVE_ACCESSED_DIRTY(mmu))
		return 0;

<blue>	for (level = walker->max_level; level >= walker->level; --level) {</blue>
<blue>		pte = orig_pte = walker->ptes[level - 1];</blue>
		table_gfn = walker-&gt;table_gfn[level - 1];
		ptep_user = walker-&gt;ptep_user[level - 1];
		index = offset_in_page(ptep_user) / sizeof(pt_element_t);
		if (!(pte &amp; PT_GUEST_ACCESSED_MASK)) {
<blue>			trace_kvm_mmu_set_accessed_bit(table_gfn, index, sizeof(pte));</blue>
<blue>			pte |= PT_GUEST_ACCESSED_MASK;</blue>
		}
<blue>		if (level == walker->level && write_fault &&</blue>
<blue>				!(pte & PT_GUEST_DIRTY_MASK)) {</blue>
<blue>			trace_kvm_mmu_set_dirty_bit(table_gfn, index, sizeof(pte));</blue>
#if PTTYPE == PTTYPE_EPT
<blue>			if (kvm_x86_ops.nested_ops->write_log_dirty(vcpu, addr))</blue>
				return -EINVAL;
#endif
<blue>			pte |= PT_GUEST_DIRTY_MASK;</blue>
		}
<blue>		if (pte == orig_pte)</blue>
			continue;

		/*
		 * If the slot is read-only, simply do not process the accessed
		 * and dirty bits.  This is the correct thing to do if the slot
		 * is ROM, and page tables in read-as-ROM/write-as-MMIO slots
		 * are only supported if the accessed and dirty bits are already
		 * set in the ROM (so that MMIO writes are never needed).
		 *
		 * Note that NPT does not allow this at all and faults, since
		 * it always wants nested page table entries for the guest
		 * page tables to be writable.  And EPT works but will simply
		 * overwrite the read-only memory to set the accessed and dirty
		 * bits.
		 */
<blue>		if (unlikely(!walker->pte_writable[level - 1]))</blue>
			continue;

<blue>		ret = __try_cmpxchg_user(ptep_user, &orig_pte, pte, fault);</blue>
		if (ret)
			return ret;

<blue>		kvm_vcpu_mark_page_dirty(vcpu, table_gfn);</blue>
		walker-&gt;ptes[level - 1] = pte;
	}
	return 0;
}

static inline unsigned FNAME(gpte_pkeys)(struct kvm_vcpu *vcpu, u64 gpte)
{
	unsigned pkeys = 0;
#if PTTYPE == 64
	pte_t pte = {.pte = gpte};

<blue>	pkeys = pte_flags_pkey(pte_flags(pte));</blue>
#endif
	return pkeys;
}

static inline bool FNAME(is_last_gpte)(struct kvm_mmu *mmu,
				       unsigned int level, unsigned int gpte)
{
	/*
	 * For EPT and PAE paging (both variants), bit 7 is either reserved at
	 * all level or indicates a huge page (ignoring CR3/EPTP).  In either
	 * case, bit 7 being set terminates the walk.
	 */
#if PTTYPE == 32
	/*
	 * 32-bit paging requires special handling because bit 7 is ignored if
	 * CR4.PSE=0, not reserved.  Clear bit 7 in the gpte if the level is
	 * greater than the last level for which bit 7 is the PAGE_SIZE bit.
	 *
	 * The RHS has bit 7 set iff level &lt; (2 + PSE).  If it is clear, bit 7
	 * is not reserved and does not indicate a large page at this level,
	 * so clear PT_PAGE_SIZE_MASK in gpte if that is the case.
	 */
	gpte &amp;= level - (PT32_ROOT_LEVEL + mmu-&gt;cpu_role.ext.cr4_pse);
#endif
	/*
	 * PG_LEVEL_4K always terminates.  The RHS has bit 7 set
	 * iff level &lt;= PG_LEVEL_4K, which for our purpose means
	 * level == PG_LEVEL_4K; set PT_PAGE_SIZE_MASK in gpte then.
	 */
	gpte |= level - PG_LEVEL_4K - 1;

	return gpte &amp; PT_PAGE_SIZE_MASK;
}
/*
 * Fetch a guest pte for a guest virtual address, or for an L2&#x27;s GPA.
 */
static int FNAME(walk_addr_generic)(struct guest_walker *walker,
				    struct kvm_vcpu *vcpu, struct kvm_mmu *mmu,
				    gpa_t addr, u64 access)
{
	int ret;
	pt_element_t pte;
	pt_element_t __user *ptep_user;
	gfn_t table_gfn;
	u64 pt_access, pte_access;
	unsigned index, accessed_dirty, pte_pkey;
	u64 nested_access;
	gpa_t pte_gpa;
	bool have_ad;
	int offset;
	u64 walk_nx_mask = 0;
<blue>	const int write_fault = access & PFERR_WRITE_MASK;</blue>
<blue>	const int user_fault  = access & PFERR_USER_MASK;</blue>
	const int fetch_fault = access &amp; PFERR_FETCH_MASK;
	u16 errcode = 0;
	gpa_t real_gpa;
	gfn_t gfn;

<yellow>	trace_kvm_mmu_pagetable_walk(addr, access);</yellow>
retry_walk:
<blue>	walker->level = mmu->cpu_role.base.level;</blue>
	pte           = mmu-&gt;get_guest_pgd(vcpu);
	have_ad       = PT_HAVE_ACCESSED_DIRTY(mmu);

#if PTTYPE == 64
	walk_nx_mask = 1ULL &lt;&lt; PT64_NX_SHIFT;
	if (walker-&gt;level == PT32E_ROOT_LEVEL) {
<blue>		pte = mmu->get_pdptr(vcpu, (addr >> 30) & 3);</blue>
<yellow>		trace_kvm_mmu_paging_element(pte, walker->level);</yellow>
<yellow>		if (!FNAME(is_present_gpte)(pte))</yellow>
			goto error;
<yellow>		--walker->level;</yellow>
	}
#endif
<blue>	walker->max_level = walker->level;</blue>
	ASSERT(!(is_long_mode(vcpu) &amp;&amp; !is_pae(vcpu)));

	/*
	 * FIXME: on Intel processors, loads of the PDPTE registers for PAE paging
	 * by the MOV to CR instruction are treated as reads and do not cause the
	 * processor to set the dirty flag in any EPT paging-structure entry.
	 */
	nested_access = (have_ad ? PFERR_WRITE_MASK : 0) | PFERR_USER_MASK;

	pte_access = ~0;
<blue>	++walker->level;</blue>

	do {
		unsigned long host_addr;

		pt_access = pte_access;
<blue>		--walker->level;</blue>

<blue>		index = PT_INDEX(addr, walker->level);</blue>
<blue>		table_gfn = gpte_to_gfn(pte);</blue>
		offset    = index * sizeof(pt_element_t);
		pte_gpa   = gfn_to_gpa(table_gfn) + offset;

<yellow>		BUG_ON(walker->level < 1);</yellow>
<blue>		walker->table_gfn[walker->level - 1] = table_gfn;</blue>
		walker-&gt;pte_gpa[walker-&gt;level - 1] = pte_gpa;

<blue>		real_gpa = kvm_translate_gpa(vcpu, mmu, gfn_to_gpa(table_gfn),</blue>
					     nested_access, &amp;walker-&gt;fault);

		/*
		 * FIXME: This can happen if emulation (for of an INS/OUTS
		 * instruction) triggers a nested page fault.  The exit
		 * qualification / exit info field will incorrectly have
		 * &quot;guest page access&quot; as the nested page fault&#x27;s cause,
		 * instead of &quot;guest page structure access&quot;.  To fix this,
		 * the x86_exception struct should be augmented with enough
		 * information to fix the exit_qualification or exit_info_1
		 * fields.
		 */
		if (unlikely(real_gpa == INVALID_GPA))
			return 0;

		host_addr = kvm_vcpu_gfn_to_hva_prot(vcpu, gpa_to_gfn(real_gpa),
<blue>					    &walker->pte_writable[walker->level - 1]);</blue>
<blue>		if (unlikely(kvm_is_error_hva(host_addr)))</blue>
			goto error;

<blue>		ptep_user = (pt_element_t __user *)((void *)host_addr + offset);</blue>
		if (unlikely(__get_user(pte, ptep_user)))
			goto error;
<blue>		walker->ptep_user[walker->level - 1] = ptep_user;</blue>

<yellow>		trace_kvm_mmu_paging_element(pte, walker->level);</yellow>

		/*
		 * Inverting the NX it lets us AND it like other
		 * permission bits.
		 */
<blue>		pte_access = pt_access & (pte ^ walk_nx_mask);</blue>

<blue>		if (unlikely(!FNAME(is_present_gpte)(pte)))</blue>
			goto error;

<blue>		if (unlikely(FNAME(is_rsvd_bits_set)(mmu, pte, walker->level))) {</blue>
			errcode = PFERR_RSVD_MASK | PFERR_PRESENT_MASK;
			goto error;
		}

<blue>		walker->ptes[walker->level - 1] = pte;</blue>

		/* Convert to ACC_*_MASK flags for struct guest_walker.  */
		walker-&gt;pt_access[walker-&gt;level - 1] = FNAME(gpte_access)(pt_access ^ walk_nx_mask);
	} while (!FNAME(is_last_gpte)(mmu, walker-&gt;level, pte));

<blue>	pte_pkey = FNAME(gpte_pkeys)(vcpu, pte);</blue>
<blue>	accessed_dirty = have_ad ? pte_access & PT_GUEST_ACCESSED_MASK : 0;</blue>

	/* Convert to ACC_*_MASK flags for struct guest_walker.  */
<blue>	walker->pte_access = FNAME(gpte_access)(pte_access ^ walk_nx_mask);</blue>
<blue>	errcode = permission_fault(vcpu, mmu, walker->pte_access, pte_pkey, access);</blue>
	if (unlikely(errcode))
		goto error;

<blue>	gfn = gpte_to_gfn_lvl(pte, walker->level);</blue>
<blue>	gfn += (addr & PT_LVL_OFFSET_MASK(walker->level)) >> PAGE_SHIFT;</blue>

#if PTTYPE == 32
	if (walker-&gt;level &gt; PG_LEVEL_4K &amp;&amp; is_cpuid_PSE36())
<yellow>		gfn += pse36_gfn_delta(pte);</yellow>
#endif

<blue>	real_gpa = kvm_translate_gpa(vcpu, mmu, gfn_to_gpa(gfn), access, &walker->fault);</blue>
	if (real_gpa == INVALID_GPA)
		return 0;

<blue>	walker->gfn = real_gpa >> PAGE_SHIFT;</blue>

	if (!write_fault)
<blue>		FNAME(protect_clean_gpte)(mmu, &walker->pte_access, pte);</blue>
	else
		/*
		 * On a write fault, fold the dirty bit into accessed_dirty.
		 * For modes without A/D bits support accessed_dirty will be
		 * always clear.
		 */
<blue>		accessed_dirty &= pte >></blue>
			(PT_GUEST_DIRTY_SHIFT - PT_GUEST_ACCESSED_SHIFT);

<blue>	if (unlikely(!accessed_dirty)) {</blue>
<blue>		ret = FNAME(update_accessed_dirty_bits)(vcpu, mmu, walker,</blue>
							addr, write_fault);
		if (unlikely(ret &lt; 0))
			goto error;
<yellow>		else if (ret)</yellow>
			goto retry_walk;
	}

	pgprintk(&quot;%s: pte %llx pte_access %x pt_access %x\n&quot;,
		 __func__, (u64)pte, walker-&gt;pte_access,
		 walker-&gt;pt_access[walker-&gt;level - 1]);
<blue>	return 1;</blue>

error:
<yellow>	errcode |= write_fault | user_fault;</yellow>
<blue>	if (fetch_fault && (is_efer_nx(mmu) || is_cr4_smep(mmu)))</blue>
<blue>		errcode |= PFERR_FETCH_MASK;</blue>

<blue>	walker->fault.vector = PF_VECTOR;</blue>
	walker-&gt;fault.error_code_valid = true;
	walker-&gt;fault.error_code = errcode;

#if PTTYPE == PTTYPE_EPT
	/*
	 * Use PFERR_RSVD_MASK in error_code to tell if EPT
	 * misconfiguration requires to be injected. The detection is
	 * done by is_rsvd_bits_set() above.
	 *
	 * We set up the value of exit_qualification to inject:
	 * [2:0] - Derive from the access bits. The exit_qualification might be
	 *         out of date if it is serving an EPT misconfiguration.
	 * [5:3] - Calculated by the page walk of the guest EPT page tables
	 * [7:8] - Derived from [7:8] of real exit_qualification
	 *
	 * The other bits are set to 0.
	 */
	if (!(errcode &amp; PFERR_RSVD_MASK)) {
<blue>		vcpu->arch.exit_qualification &= (EPT_VIOLATION_GVA_IS_VALID |</blue>
						  EPT_VIOLATION_GVA_TRANSLATED);
		if (write_fault)
<blue>			vcpu->arch.exit_qualification |= EPT_VIOLATION_ACC_WRITE;</blue>
<blue>		if (user_fault)</blue>
<blue>			vcpu->arch.exit_qualification |= EPT_VIOLATION_ACC_READ;</blue>
<blue>		if (fetch_fault)</blue>
<yellow>			vcpu->arch.exit_qualification |= EPT_VIOLATION_ACC_INSTR;</yellow>

		/*
		 * Note, pte_access holds the raw RWX bits from the EPTE, not
		 * ACC_*_MASK flags!
		 */
<blue>		vcpu->arch.exit_qualification |= (pte_access & VMX_EPT_RWX_MASK) <<</blue>
						 EPT_VIOLATION_RWX_SHIFT;
	}
#endif
<blue>	walker->fault.address = addr;</blue>
	walker-&gt;fault.nested_page_fault = mmu != vcpu-&gt;arch.walk_mmu;
	walker-&gt;fault.async_page_fault = false;

<yellow>	trace_kvm_mmu_walker_error(walker->fault.error_code);</yellow>
	return 0;
<blue>}</blue>

static int FNAME(walk_addr)(struct guest_walker *walker,
			    struct kvm_vcpu *vcpu, gpa_t addr, u64 access)
{
	return FNAME(walk_addr_generic)(walker, vcpu, vcpu-&gt;arch.mmu, addr,
					access);
}

static bool
FNAME(prefetch_gpte)(struct kvm_vcpu *vcpu, struct kvm_mmu_page *sp,
		     u64 *spte, pt_element_t gpte, bool no_dirty_log)
{
	struct kvm_memory_slot *slot;
	unsigned pte_access;
	gfn_t gfn;
	kvm_pfn_t pfn;

<yellow>	if (FNAME(prefetch_invalid_gpte)(vcpu, sp, spte, gpte))</yellow>
		return false;

	pgprintk(&quot;%s: gpte %llx spte %p\n&quot;, __func__, (u64)gpte, spte);

	gfn = gpte_to_gfn(gpte);
<yellow>	pte_access = sp->role.access & FNAME(gpte_access)(gpte);</yellow>
<yellow>	FNAME(protect_clean_gpte)(vcpu->arch.mmu, &pte_access, gpte);</yellow>

<yellow>	slot = gfn_to_memslot_dirty_bitmap(vcpu, gfn,</yellow>
<yellow>			no_dirty_log && (pte_access & ACC_WRITE_MASK));</yellow>
	if (!slot)
		return false;

<yellow>	pfn = gfn_to_pfn_memslot_atomic(slot, gfn);</yellow>
	if (is_error_pfn(pfn))
		return false;

<yellow>	mmu_set_spte(vcpu, slot, spte, pte_access, gfn, pfn, NULL);</yellow>
	kvm_release_pfn_clean(pfn);
	return true;
<yellow>}</yellow>

static bool FNAME(gpte_changed)(struct kvm_vcpu *vcpu,
				struct guest_walker *gw, int level)
<blue>{</blue>
	pt_element_t curr_pte;
<blue>	gpa_t base_gpa, pte_gpa = gw->pte_gpa[level - 1];</blue>
	u64 mask;
	int r, index;

	if (level == PG_LEVEL_4K) {
		mask = PTE_PREFETCH_NUM * sizeof(pt_element_t) - 1;
		base_gpa = pte_gpa &amp; ~mask;
		index = (pte_gpa - base_gpa) / sizeof(pt_element_t);

		r = kvm_vcpu_read_guest_atomic(vcpu, base_gpa,
<yellow>				gw->prefetch_ptes, sizeof(gw->prefetch_ptes));</yellow>
		curr_pte = gw-&gt;prefetch_ptes[index];
	} else
<blue>		r = kvm_vcpu_read_guest_atomic(vcpu, pte_gpa,</blue>
				  &amp;curr_pte, sizeof(curr_pte));

<blue>	return r || curr_pte != gw->ptes[level - 1];</blue>
}

static void FNAME(pte_prefetch)(struct kvm_vcpu *vcpu, struct guest_walker *gw,
				u64 *sptep)
{
	struct kvm_mmu_page *sp;
	pt_element_t *gptep = gw-&gt;prefetch_ptes;
	u64 *spte;
	int i;

<blue>	sp = sptep_to_sp(sptep);</blue>

	if (sp-&gt;role.level &gt; PG_LEVEL_4K)
		return;

	/*
	 * If addresses are being invalidated, skip prefetching to avoid
	 * accidentally prefetching those addresses.
	 */
<blue>	if (unlikely(vcpu->kvm->mmu_invalidate_in_progress))</blue>
		return;

<blue>	if (sp->role.direct)</blue>
<blue>		return __direct_pte_prefetch(vcpu, sp, sptep);</blue>

<yellow>	i = spte_index(sptep) & ~(PTE_PREFETCH_NUM - 1);</yellow>
<yellow>	spte = sp->spt + i;</yellow>

<yellow>	for (i = 0; i < PTE_PREFETCH_NUM; i++, spte++) {</yellow>
<yellow>		if (spte == sptep)</yellow>
			continue;

<yellow>		if (is_shadow_present_pte(*spte))</yellow>
			continue;

<yellow>		if (!FNAME(prefetch_gpte)(vcpu, sp, spte, gptep[i], true))</yellow>
			break;
	}
}

/*
 * Fetch a shadow pte for a specific level in the paging hierarchy.
 * If the guest tries to write a write-protected page, we need to
 * emulate this operation, return 1 to indicate this case.
 */
static int FNAME(fetch)(struct kvm_vcpu *vcpu, struct kvm_page_fault *fault,
			 struct guest_walker *gw)
{
	struct kvm_mmu_page *sp = NULL;
	struct kvm_shadow_walk_iterator it;
	unsigned int direct_access, access;
	int top_level, ret;
<blue>	gfn_t base_gfn = fault->gfn;</blue>

<yellow>	WARN_ON_ONCE(gw->gfn != base_gfn);</yellow>
<blue>	direct_access = gw->pte_access;</blue>

	top_level = vcpu-&gt;arch.mmu-&gt;cpu_role.base.level;
	if (top_level == PT32E_ROOT_LEVEL)
		top_level = PT32_ROOT_LEVEL;
	/*
	 * Verify that the top-level gpte is still there.  Since the page
	 * is a root page, it is either write protected (and cannot be
	 * changed from now on) or it is invalid (in which case, we don&#x27;t
	 * really care if it changes underneath us after this point).
	 */
<blue>	if (FNAME(gpte_changed)(vcpu, gw, top_level))</blue>
		goto out_gpte_changed;

<blue>	if (WARN_ON(!VALID_PAGE(vcpu->arch.mmu->root.hpa)))</blue>
		goto out_gpte_changed;

<blue>	for (shadow_walk_init(&it, vcpu, fault->addr);</blue>
<blue>	     shadow_walk_okay(&it) && it.level > gw->level;</blue>
<blue>	     shadow_walk_next(&it)) {</blue>
		gfn_t table_gfn;

<blue>		clear_sp_write_flooding_count(it.sptep);</blue>

		table_gfn = gw-&gt;table_gfn[it.level - 2];
		access = gw-&gt;pt_access[it.level - 2];
		sp = kvm_mmu_get_child_sp(vcpu, it.sptep, table_gfn,
					  false, access);

		if (sp != ERR_PTR(-EEXIST)) {
			/*
			 * We must synchronize the pagetable before linking it
			 * because the guest doesn&#x27;t need to flush tlb when
			 * the gpte is changed from non-present to present.
			 * Otherwise, the guest may use the wrong mapping.
			 *
			 * For PG_LEVEL_4K, kvm_mmu_get_page() has already
			 * synchronized it transiently via kvm_sync_page().
			 *
			 * For higher level pagetable, we synchronize it via
			 * the slower mmu_sync_children().  If it needs to
			 * break, some progress has been made; return
			 * RET_PF_RETRY and retry on the next #PF.
			 * KVM_REQ_MMU_SYNC is not necessary but it
			 * expedites the process.
			 */
<blue>			if (sp->unsync_children &&</blue>
<yellow>			    mmu_sync_children(vcpu, sp, false))</yellow>
				return RET_PF_RETRY;
		}

		/*
		 * Verify that the gpte in the page we&#x27;ve just write
		 * protected is still there.
		 */
<blue>		if (FNAME(gpte_changed)(vcpu, gw, it.level - 1))</blue>
			goto out_gpte_changed;

		if (sp != ERR_PTR(-EEXIST))
<blue>			link_shadow_page(vcpu, it.sptep, sp);</blue>
	}

<blue>	kvm_mmu_hugepage_adjust(vcpu, fault);</blue>

<yellow>	trace_kvm_mmu_spte_requested(fault);</yellow>

<blue>	for (; shadow_walk_okay(&it); shadow_walk_next(&it)) {</blue>
<blue>		clear_sp_write_flooding_count(it.sptep);</blue>

		/*
		 * We cannot overwrite existing page tables with an NX
		 * large page, as the leaf could be executable.
		 */
<blue>		if (fault->nx_huge_page_workaround_enabled)</blue>
<yellow>			disallowed_hugepage_adjust(fault, *it.sptep, it.level);</yellow>

<blue>		base_gfn = fault->gfn & ~(KVM_PAGES_PER_HPAGE(it.level) - 1);</blue>
		if (it.level == fault-&gt;goal_level)
			break;

<blue>		validate_direct_spte(vcpu, it.sptep, direct_access);</blue>

		sp = kvm_mmu_get_child_sp(vcpu, it.sptep, base_gfn,
					  true, direct_access);
		if (sp == ERR_PTR(-EEXIST))
			continue;

<blue>		link_shadow_page(vcpu, it.sptep, sp);</blue>
<blue>		if (fault->huge_page_disallowed &&</blue>
<yellow>		    fault->req_level >= it.level)</yellow>
<yellow>			account_huge_nx_page(vcpu->kvm, sp);</yellow>
	}

<blue>	if (WARN_ON_ONCE(it.level != fault->goal_level))</blue>
		return -EFAULT;

<blue>	ret = mmu_set_spte(vcpu, fault->slot, it.sptep, gw->pte_access,</blue>
			   base_gfn, fault-&gt;pfn, fault);
	if (ret == RET_PF_SPURIOUS)
		return ret;

<blue>	FNAME(pte_prefetch)(vcpu, gw, it.sptep);</blue>
	return ret;

out_gpte_changed:
	return RET_PF_RETRY;
}

 /*
 * To see whether the mapped gfn can write its page table in the current
 * mapping.
 *
 * It is the helper function of FNAME(page_fault). When guest uses large page
 * size to map the writable gfn which is used as current page table, we should
 * force kvm to use small page size to map it because new shadow page will be
 * created when kvm establishes shadow page table that stop kvm using large
 * page size. Do it early can avoid unnecessary #PF and emulation.
 *
 * @write_fault_to_shadow_pgtable will return true if the fault gfn is
 * currently used as its page table.
 *
 * Note: the PDPT page table is not checked for PAE-32 bit guest. It is ok
 * since the PDPT is always shadowed, that means, we can not use large page
 * size to map the gfn which is used as PDPT.
 */
static bool
FNAME(is_self_change_mapping)(struct kvm_vcpu *vcpu,
			      struct guest_walker *walker, bool user_fault,
			      bool *write_fault_to_shadow_pgtable)
{
	int level;
<blue>	gfn_t mask = ~(KVM_PAGES_PER_HPAGE(walker->level) - 1);</blue>
	bool self_changed = false;

<blue>	if (!(walker->pte_access & ACC_WRITE_MASK ||</blue>
<blue>	    (!is_cr0_wp(vcpu->arch.mmu) && !user_fault)))</blue>
		return false;

<blue>	for (level = walker->level; level <= walker->max_level; level++) {</blue>
<blue>		gfn_t gfn = walker->gfn ^ walker->table_gfn[level - 1];</blue>

		self_changed |= !(gfn &amp; mask);
<blue>		*write_fault_to_shadow_pgtable |= !gfn;</blue>
	}

	return self_changed;
}

/*
 * Page fault handler.  There are several causes for a page fault:
 *   - there is no shadow pte for the guest pte
 *   - write access through a shadow pte marked read only so that we can set
 *     the dirty bit
 *   - write access to a shadow pte marked read only so we can update the page
 *     dirty bitmap, when userspace requests it
 *   - mmio access; in this case we will never install a present shadow pte
 *   - normal guest page fault due to the guest pte marked not present, not
 *     writable, or not executable
 *
 *  Returns: 1 if we need to emulate the instruction, 0 otherwise, or
 *           a negative value on error.
 */
static int FNAME(page_fault)(struct kvm_vcpu *vcpu, struct kvm_page_fault *fault)
<blue>{</blue>
	struct guest_walker walker;
	int r;
	unsigned long mmu_seq;
	bool is_self_change_mapping;

	pgprintk(&quot;%s: addr %lx err %x\n&quot;, __func__, fault-&gt;addr, fault-&gt;error_code);
<blue>	WARN_ON_ONCE(fault->is_tdp);</blue>

	/*
	 * Look up the guest pte for the faulting address.
	 * If PFEC.RSVD is set, this is a shadow page fault.
	 * The bit needs to be cleared before walking guest page tables.
	 */
	r = FNAME(walk_addr)(&amp;walker, vcpu, fault-&gt;addr,
<blue>			     fault->error_code & ~PFERR_RSVD_MASK);</blue>

	/*
	 * The page is not mapped by the guest.  Let the guest handle it.
	 */
	if (!r) {
		pgprintk(&quot;%s: guest page fault\n&quot;, __func__);
<blue>		if (!fault->prefetch)</blue>
<blue>			kvm_inject_emulated_page_fault(vcpu, &walker.fault);</blue>

		return RET_PF_RETRY;
	}

<blue>	fault->gfn = walker.gfn;</blue>
	fault-&gt;slot = kvm_vcpu_gfn_to_memslot(vcpu, fault-&gt;gfn);

	if (page_fault_handle_page_track(vcpu, fault)) {
<yellow>		shadow_page_table_clear_flood(vcpu, fault->addr);</yellow>
		return RET_PF_EMULATE;
	}

<blue>	r = mmu_topup_memory_caches(vcpu, true);</blue>
	if (r)
		return r;

<blue>	vcpu->arch.write_fault_to_shadow_pgtable = false;</blue>

<blue>	is_self_change_mapping = FNAME(is_self_change_mapping)(vcpu,</blue>
	      &amp;walker, fault-&gt;user, &amp;vcpu-&gt;arch.write_fault_to_shadow_pgtable);

<blue>	if (is_self_change_mapping)</blue>
<blue>		fault->max_level = PG_LEVEL_4K;</blue>
	else
<blue>		fault->max_level = walker.level;</blue>

	mmu_seq = vcpu-&gt;kvm-&gt;mmu_invalidate_seq;
	smp_rmb();

	r = kvm_faultin_pfn(vcpu, fault);
	if (r != RET_PF_CONTINUE)
		return r;

<blue>	r = handle_abnormal_pfn(vcpu, fault, walker.pte_access);</blue>
	if (r != RET_PF_CONTINUE)
		return r;

	/*
	 * Do not change pte_access if the pfn is a mmio page, otherwise
	 * we will cache the incorrect access into mmio spte.
	 */
<blue>	if (fault->write && !(walker.pte_access & ACC_WRITE_MASK) &&</blue>
<yellow>	    !is_cr0_wp(vcpu->arch.mmu) && !fault->user && fault->slot) {</yellow>
<yellow>		walker.pte_access |= ACC_WRITE_MASK;</yellow>
		walker.pte_access &amp;= ~ACC_USER_MASK;

		/*
		 * If we converted a user page to a kernel page,
		 * so that the kernel can write to it when cr0.wp=0,
		 * then we should prevent the kernel from executing it
		 * if SMEP is enabled.
		 */
		if (is_cr4_smep(vcpu-&gt;arch.mmu))
<yellow>			walker.pte_access &= ~ACC_EXEC_MASK;</yellow>
	}

	r = RET_PF_RETRY;
<blue>	write_lock(&vcpu->kvm->mmu_lock);</blue>

	if (is_page_fault_stale(vcpu, fault, mmu_seq))
		goto out_unlock;

<blue>	r = make_mmu_pages_available(vcpu);</blue>
	if (r)
		goto out_unlock;
<blue>	r = FNAME(fetch)(vcpu, fault, &walker);</blue>

out_unlock:
<blue>	write_unlock(&vcpu->kvm->mmu_lock);</blue>
	kvm_release_pfn_clean(fault-&gt;pfn);
	return r;
}

static gpa_t FNAME(get_level1_sp_gpa)(struct kvm_mmu_page *sp)
{
	int offset = 0;

<yellow>	WARN_ON(sp->role.level != PG_LEVEL_4K);</yellow>

	if (PTTYPE == 32)
<yellow>		offset = sp->role.quadrant << SPTE_LEVEL_BITS;</yellow>

<yellow>	return gfn_to_gpa(sp->gfn) + offset * sizeof(pt_element_t);</yellow>
}

<yellow>static void FNAME(invlpg)(struct kvm_vcpu *vcpu, gva_t gva, hpa_t root_hpa)</yellow>
<yellow>{</yellow>
	struct kvm_shadow_walk_iterator iterator;
	struct kvm_mmu_page *sp;
	u64 old_spte;
	int level;
	u64 *sptep;

<yellow>	vcpu_clear_mmio_info(vcpu, gva);</yellow>

	/*
	 * No need to check return value here, rmap_can_add() can
	 * help us to skip pte prefetch later.
	 */
<yellow>	mmu_topup_memory_caches(vcpu, true);</yellow>

	if (!VALID_PAGE(root_hpa)) {
<yellow>		WARN_ON(1);</yellow>
		return;
	}

<yellow>	write_lock(&vcpu->kvm->mmu_lock);</yellow>
<yellow>	for_each_shadow_entry_using_root(vcpu, root_hpa, gva, iterator) {</yellow>
		level = iterator.level;
<yellow>		sptep = iterator.sptep;</yellow>

<yellow>		sp = sptep_to_sp(sptep);</yellow>
		old_spte = *sptep;
<yellow>		if (is_last_spte(old_spte, level)) {</yellow>
			pt_element_t gpte;
			gpa_t pte_gpa;

<yellow>			if (!sp->unsync)</yellow>
				break;

<yellow>			pte_gpa = FNAME(get_level1_sp_gpa)(sp);</yellow>
			pte_gpa += spte_index(sptep) * sizeof(pt_element_t);

			mmu_page_zap_pte(vcpu-&gt;kvm, sp, sptep, NULL);
			if (is_shadow_present_pte(old_spte))
<yellow>				kvm_flush_remote_tlbs_with_address(vcpu->kvm,</yellow>
<yellow>					sp->gfn, KVM_PAGES_PER_HPAGE(sp->role.level));</yellow>

<yellow>			if (!rmap_can_add(vcpu))</yellow>
				break;

<yellow>			if (kvm_vcpu_read_guest_atomic(vcpu, pte_gpa, &gpte,</yellow>
						       sizeof(pt_element_t)))
				break;

<yellow>			FNAME(prefetch_gpte)(vcpu, sp, sptep, gpte, false);</yellow>
		}

<yellow>		if (!sp->unsync_children)</yellow>
			break;
	}
<yellow>	write_unlock(&vcpu->kvm->mmu_lock);</yellow>
}

/* Note, @addr is a GPA when gva_to_gpa() translates an L2 GPA to an L1 GPA. */
static gpa_t FNAME(gva_to_gpa)(struct kvm_vcpu *vcpu, struct kvm_mmu *mmu,
			       gpa_t addr, u64 access,
			       struct x86_exception *exception)
<blue>{</blue>
	struct guest_walker walker;
<blue>	gpa_t gpa = INVALID_GPA;</blue>
	int r;

#ifndef CONFIG_X86_64
	/* A 64-bit GVA should be impossible on 32-bit KVM. */
	WARN_ON_ONCE((addr &gt;&gt; 32) &amp;&amp; mmu == vcpu-&gt;arch.walk_mmu);
#endif

<blue>	r = FNAME(walk_addr_generic)(&walker, vcpu, mmu, addr, access);</blue>

	if (r) {
<blue>		gpa = gfn_to_gpa(walker.gfn);</blue>
		gpa |= addr &amp; ~PAGE_MASK;
	} else if (exception)
<blue>		*exception = walker.fault;</blue>

	return gpa;
}

/*
 * Using the information in sp-&gt;shadowed_translation (kvm_mmu_page_get_gfn()) is
 * safe because:
 * - The spte has a reference to the struct page, so the pfn for a given gfn
 *   can&#x27;t change unless all sptes pointing to it are nuked first.
 *
 * Returns
 * &lt; 0: the sp should be zapped
 *   0: the sp is synced and no tlb flushing is required
 * &gt; 0: the sp is synced and tlb flushing is required
 */
static int FNAME(sync_page)(struct kvm_vcpu *vcpu, struct kvm_mmu_page *sp)
<yellow>{</yellow>
<yellow>	union kvm_mmu_page_role root_role = vcpu->arch.mmu->root_role;</yellow>
	int i;
	bool host_writable;
	gpa_t first_pte_gpa;
	bool flush = false;

	/*
	 * Ignore various flags when verifying that it&#x27;s safe to sync a shadow
	 * page using the current MMU context.
	 *
	 *  - level: not part of the overall MMU role and will never match as the MMU&#x27;s
	 *           level tracks the root level
	 *  - access: updated based on the new guest PTE
	 *  - quadrant: not part of the overall MMU role (similar to level)
	 */
	const union kvm_mmu_page_role sync_role_ign = {
		.level = 0xf,
		.access = 0x7,
		.quadrant = 0x3,
		.passthrough = 0x1,
	};

	/*
	 * Direct pages can never be unsync, and KVM should never attempt to
	 * sync a shadow page for a different MMU context, e.g. if the role
	 * differs then the memslot lookup (SMM vs. non-SMM) will be bogus, the
	 * reserved bits checks will be wrong, etc...
	 */
<yellow>	if (WARN_ON_ONCE(sp->role.direct ||</yellow>
			 (sp-&gt;role.word ^ root_role.word) &amp; ~sync_role_ign.word))
		return -1;

<yellow>	first_pte_gpa = FNAME(get_level1_sp_gpa)(sp);</yellow>

<yellow>	for (i = 0; i < SPTE_ENT_PER_PAGE; i++) {</yellow>
		u64 *sptep, spte;
		struct kvm_memory_slot *slot;
		unsigned pte_access;
		pt_element_t gpte;
		gpa_t pte_gpa;
		gfn_t gfn;

<yellow>		if (!sp->spt[i])</yellow>
			continue;

		pte_gpa = first_pte_gpa + i * sizeof(pt_element_t);

<yellow>		if (kvm_vcpu_read_guest_atomic(vcpu, pte_gpa, &gpte,</yellow>
					       sizeof(pt_element_t)))
<yellow>			return -1;</yellow>

<yellow>		if (FNAME(prefetch_invalid_gpte)(vcpu, sp, &sp->spt[i], gpte)) {</yellow>
			flush = true;
			continue;
		}

<yellow>		gfn = gpte_to_gfn(gpte);</yellow>
<yellow>		pte_access = sp->role.access;</yellow>
		pte_access &amp;= FNAME(gpte_access)(gpte);
<yellow>		FNAME(protect_clean_gpte)(vcpu->arch.mmu, &pte_access, gpte);</yellow>

<yellow>		if (sync_mmio_spte(vcpu, &sp->spt[i], gfn, pte_access))</yellow>
			continue;

		/*
		 * Drop the SPTE if the new protections would result in a RWX=0
		 * SPTE or if the gfn is changing.  The RWX=0 case only affects
		 * EPT with execute-only support, i.e. EPT without an effective
		 * &quot;present&quot; bit, as all other paging modes will create a
		 * read-only SPTE if pte_access is zero.
		 */
<yellow>		if ((!pte_access && !shadow_present_mask) ||</yellow>
<yellow>		    gfn != kvm_mmu_page_get_gfn(sp, i)) {</yellow>
<yellow>			drop_spte(vcpu->kvm, &sp->spt[i]);</yellow>
			flush = true;
			continue;
		}

		/* Update the shadowed access bits in case they changed. */
<yellow>		kvm_mmu_page_set_access(sp, i, pte_access);</yellow>

		sptep = &amp;sp-&gt;spt[i];
		spte = *sptep;
		host_writable = spte &amp; shadow_host_writable_mask;
		slot = kvm_vcpu_gfn_to_memslot(vcpu, gfn);
		make_spte(vcpu, sp, slot, pte_access, gfn,
			  spte_to_pfn(spte), spte, true, false,
			  host_writable, &amp;spte);

		flush |= mmu_spte_update(sptep, spte);
	}

	/*
	 * Note, any flush is purely for KVM&#x27;s correctness, e.g. when dropping
	 * an existing SPTE or clearing W/A/D bits to ensure an mmu_notifier
	 * unmap or dirty logging event doesn&#x27;t fail to flush.  The guest is
	 * responsible for flushing the TLB to ensure any changes in protection
	 * bits are recognized, i.e. until the guest flushes or page faults on
	 * a relevant address, KVM is architecturally allowed to let vCPUs use
	 * cached translations with the old protection bits.
	 */
<yellow>	return flush;</yellow>
}

#undef pt_element_t
#undef guest_walker
#undef FNAME
#undef PT_BASE_ADDR_MASK
#undef PT_INDEX
#undef PT_LVL_ADDR_MASK
#undef PT_LVL_OFFSET_MASK
#undef PT_LEVEL_BITS
#undef PT_MAX_FULL_LEVELS
#undef gpte_to_gfn
#undef gpte_to_gfn_lvl
#undef PT_GUEST_ACCESSED_MASK
#undef PT_GUEST_DIRTY_MASK
#undef PT_GUEST_DIRTY_SHIFT
#undef PT_GUEST_ACCESSED_SHIFT
#undef PT_HAVE_ACCESSED_DIRTY


</code></pre></td></tr></table>
</body>
</html>
