$date
	Sun May  1 17:27:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module regfile_tb $end
$var reg 1 ! clk $end
$upscope $end
$scope module regfile_tb $end
$var reg 1 " write_en $end
$upscope $end
$enddefinitions $end
#50000
$dumpvars
1"
0!
$end
