Information: Updating design information... (UID-85)
Warning: A non-unate path in clock network for clock 'spi_SlaveMode_u/sck_i'
 from pin 'spi_SlaveMode_u/U64/ZN' is detected. (TIM-052)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
rstn_i

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
spi_MasterMode_u/read_fifo/empty_reg/D
spi_MasterMode_u/read_fifo/full_reg/D
spi_MasterMode_u/write_fifo/empty_reg/D
spi_MasterMode_u/write_fifo/full_reg/D

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
