-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\parallel_8_cost_function\hdlsrc\parallel_8_cost_function\parallel_8_cost_function_src_HDL_DUT4.vhd
-- Created: 2022-10-17 15:20:17
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: 1e-08
-- Target subsystem base rate: 1e-08
-- 
-- 
-- Clock Enable  Sample Time
-- -------------------------------------------------------------
-- ce_out        1e-08
-- -------------------------------------------------------------
-- 
-- 
-- Output Signal                 Clock Enable  Sample Time
-- -------------------------------------------------------------
-- done                          ce_out        1e-08
-- J_0                           ce_out        1e-08
-- J_1                           ce_out        1e-08
-- J_2                           ce_out        1e-08
-- J_3                           ce_out        1e-08
-- J_4                           ce_out        1e-08
-- J_5                           ce_out        1e-08
-- J_6                           ce_out        1e-08
-- J_7                           ce_out        1e-08
-- -------------------------------------------------------------
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: parallel_8_cost_function_src_HDL_DUT4
-- Source Path: parallel_8_cost_function/HDL_DUT4
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.parallel_8_cost_function_src_HDL_DUT4_pkg.ALL;

ENTITY parallel_8_cost_function_src_HDL_DUT4 IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        clk_enable                        :   IN    std_logic;
        valid_in                          :   IN    std_logic;
        Prediction_0                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_1                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_2                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_3                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_4                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_5                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_6                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_7                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_8                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_9                      :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_10                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_11                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_12                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_13                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_14                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_15                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_16                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_17                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_18                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_19                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_20                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_21                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_22                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_23                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_24                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_25                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_26                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_27                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_28                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_29                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_30                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        Prediction_31                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        id_ref_AXI                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iq_ref_AXI                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        ix_ref_AXI                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iy_ref_AXI                        :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        ce_out                            :   OUT   std_logic;
        done                              :   OUT   std_logic;
        J_0                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_1                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_2                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_3                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_4                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_5                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_6                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J_7                               :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
        );
END parallel_8_cost_function_src_HDL_DUT4;


ARCHITECTURE rtl OF parallel_8_cost_function_src_HDL_DUT4 IS

  -- Component Declarations
  COMPONENT parallel_8_cost_function_src_Detect_Rise_Positive
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          U                               :   IN    std_logic;
          Y                               :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT parallel_8_cost_function_src_Subsystem_block
    PORT( Predicton                       :   IN    vector_of_std_logic_vector18(0 TO 31);  -- sfix18_En11 [32]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J1                              :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J2                              :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J3                              :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J4                              :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J5                              :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J6                              :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J7                              :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J8                              :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : parallel_8_cost_function_src_Detect_Rise_Positive
    USE ENTITY work.parallel_8_cost_function_src_Detect_Rise_Positive(rtl);

  FOR ALL : parallel_8_cost_function_src_Subsystem_block
    USE ENTITY work.parallel_8_cost_function_src_Subsystem_block(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL End_Cycle                        : std_logic;
  SIGNAL switch_compare_1                 : std_logic;
  SIGNAL Prediction                       : vector_of_signed18(0 TO 31);  -- sfix18_En11 [32]
  SIGNAL Switch_on4_out1                  : vector_of_signed18(0 TO 31);  -- sfix18_En11 [32]
  SIGNAL Delay10_out1                     : vector_of_signed18(0 TO 31);  -- sfix18_En11 [32]
  SIGNAL Switch_on4_out1_1                : vector_of_std_logic_vector18(0 TO 31);  -- ufix18 [32]
  SIGNAL switch_compare_1_1               : std_logic;
  SIGNAL id_ref_AXI_signed                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Switch_on3_out1                  : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Delay9_out1                      : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL switch_compare_1_2               : std_logic;
  SIGNAL iq_ref_AXI_signed                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Switch_on2_out1                  : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Delay8_out1                      : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL switch_compare_1_3               : std_logic;
  SIGNAL ix_ref_AXI_signed                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Switch_on1_out1                  : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Delay7_out1                      : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL switch_compare_1_4               : std_logic;
  SIGNAL iy_ref_AXI_signed                : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Switch_on14_out1                 : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL Delay33_out1                     : signed(17 DOWNTO 0);  -- sfix18_En11
  SIGNAL J                                : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_8                              : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_9                              : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_10                             : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_11                             : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_12                             : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_13                             : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL J_14                             : std_logic_vector(19 DOWNTO 0);  -- ufix20

BEGIN
  u_Detect_Rise_Positive : parallel_8_cost_function_src_Detect_Rise_Positive
    PORT MAP( clk => clk,
              reset => reset,
              enb => clk_enable,
              U => valid_in,
              Y => End_Cycle
              );

  u_Subsystem : parallel_8_cost_function_src_Subsystem_block
    PORT MAP( Predicton => Switch_on4_out1_1,  -- sfix18_En11 [32]
              id_ref => std_logic_vector(Switch_on3_out1),  -- sfix18_En11
              iq_ref => std_logic_vector(Switch_on2_out1),  -- sfix18_En11
              ix_ref => std_logic_vector(Switch_on1_out1),  -- sfix18_En11
              iy_ref => std_logic_vector(Switch_on14_out1),  -- sfix18_En11
              J1 => J,  -- sfix20_En11
              J2 => J_8,  -- sfix20_En11
              J3 => J_9,  -- sfix20_En11
              J4 => J_10,  -- sfix20_En11
              J5 => J_11,  -- sfix20_En11
              J6 => J_12,  -- sfix20_En11
              J7 => J_13,  -- sfix20_En11
              J8 => J_14  -- sfix20_En11
              );

  
  switch_compare_1 <= '1' WHEN End_Cycle = '1' ELSE
      '0';

  enb <= clk_enable;

  Prediction(0) <= signed(Prediction_0);
  Prediction(1) <= signed(Prediction_1);
  Prediction(2) <= signed(Prediction_2);
  Prediction(3) <= signed(Prediction_3);
  Prediction(4) <= signed(Prediction_4);
  Prediction(5) <= signed(Prediction_5);
  Prediction(6) <= signed(Prediction_6);
  Prediction(7) <= signed(Prediction_7);
  Prediction(8) <= signed(Prediction_8);
  Prediction(9) <= signed(Prediction_9);
  Prediction(10) <= signed(Prediction_10);
  Prediction(11) <= signed(Prediction_11);
  Prediction(12) <= signed(Prediction_12);
  Prediction(13) <= signed(Prediction_13);
  Prediction(14) <= signed(Prediction_14);
  Prediction(15) <= signed(Prediction_15);
  Prediction(16) <= signed(Prediction_16);
  Prediction(17) <= signed(Prediction_17);
  Prediction(18) <= signed(Prediction_18);
  Prediction(19) <= signed(Prediction_19);
  Prediction(20) <= signed(Prediction_20);
  Prediction(21) <= signed(Prediction_21);
  Prediction(22) <= signed(Prediction_22);
  Prediction(23) <= signed(Prediction_23);
  Prediction(24) <= signed(Prediction_24);
  Prediction(25) <= signed(Prediction_25);
  Prediction(26) <= signed(Prediction_26);
  Prediction(27) <= signed(Prediction_27);
  Prediction(28) <= signed(Prediction_28);
  Prediction(29) <= signed(Prediction_29);
  Prediction(30) <= signed(Prediction_30);
  Prediction(31) <= signed(Prediction_31);

  Delay10_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay10_out1 <= (OTHERS => to_signed(16#00000#, 18));
      ELSIF enb = '1' THEN
        Delay10_out1 <= Switch_on4_out1;
      END IF;
    END IF;
  END PROCESS Delay10_process;


  
  Switch_on4_out1 <= Delay10_out1 WHEN switch_compare_1 = '0' ELSE
      Prediction;

  outputgen: FOR k IN 0 TO 31 GENERATE
    Switch_on4_out1_1(k) <= std_logic_vector(Switch_on4_out1(k));
  END GENERATE;

  
  switch_compare_1_1 <= '1' WHEN End_Cycle = '1' ELSE
      '0';

  id_ref_AXI_signed <= signed(id_ref_AXI);

  Delay9_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay9_out1 <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        Delay9_out1 <= Switch_on3_out1;
      END IF;
    END IF;
  END PROCESS Delay9_process;


  
  Switch_on3_out1 <= Delay9_out1 WHEN switch_compare_1_1 = '0' ELSE
      id_ref_AXI_signed;

  
  switch_compare_1_2 <= '1' WHEN End_Cycle = '1' ELSE
      '0';

  iq_ref_AXI_signed <= signed(iq_ref_AXI);

  Delay8_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay8_out1 <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        Delay8_out1 <= Switch_on2_out1;
      END IF;
    END IF;
  END PROCESS Delay8_process;


  
  Switch_on2_out1 <= Delay8_out1 WHEN switch_compare_1_2 = '0' ELSE
      iq_ref_AXI_signed;

  
  switch_compare_1_3 <= '1' WHEN End_Cycle = '1' ELSE
      '0';

  ix_ref_AXI_signed <= signed(ix_ref_AXI);

  Delay7_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay7_out1 <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        Delay7_out1 <= Switch_on1_out1;
      END IF;
    END IF;
  END PROCESS Delay7_process;


  
  Switch_on1_out1 <= Delay7_out1 WHEN switch_compare_1_3 = '0' ELSE
      ix_ref_AXI_signed;

  
  switch_compare_1_4 <= '1' WHEN End_Cycle = '1' ELSE
      '0';

  iy_ref_AXI_signed <= signed(iy_ref_AXI);

  Delay33_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay33_out1 <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        Delay33_out1 <= Switch_on14_out1;
      END IF;
    END IF;
  END PROCESS Delay33_process;


  
  Switch_on14_out1 <= Delay33_out1 WHEN switch_compare_1_4 = '0' ELSE
      iy_ref_AXI_signed;

  ce_out <= clk_enable;

  done <= End_Cycle;

  J_0 <= J;

  J_1 <= J_8;

  J_2 <= J_9;

  J_3 <= J_10;

  J_4 <= J_11;

  J_5 <= J_12;

  J_6 <= J_13;

  J_7 <= J_14;

END rtl;

