module
module and_gate( 
  input a, 
  input b, 
  output out );

  assign out = a & b; // Using bitwise AND to implement AND gate

endmodule

