Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec  8 15:02:37 2019
| Host         : DESKTOP-RQQ2FB3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 29 register/latch pins with no clock driven by root clock pin: minesweeper/state_reg[0]_rep/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: minesweeper/state_reg[1]_rep/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: minesweeper/state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.961     -216.461                    460                 5249        0.068        0.000                      0                 5249        3.000        0.000                       0                  2282  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -0.961     -216.461                    460                 5249        0.068        0.000                      0                 5249        6.712        0.000                       0                  2278  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          460  Failing Endpoints,  Worst Slack       -0.961ns,  Total Violation     -216.461ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.961ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[1][3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.339ns  (logic 4.565ns (27.939%)  route 11.774ns (72.061%))
  Logic Levels:           19  (CARRY4=5 LUT1=1 LUT3=3 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.954 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        1.622    -0.918    MouseCtl/clk_65mhz
    SLICE_X60Y66         FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.400 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.908     0.508    MouseCtl/ypos_reg[9]_0[7]
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.124     0.632 r  MouseCtl/tile_status[1][1][1]_i_82/O
                         net (fo=2, routed)           0.173     0.805    MouseCtl/tile_status[1][1][1]_i_82_n_0
    SLICE_X62Y67         LUT5 (Prop_lut5_I1_O)        0.124     0.929 r  MouseCtl/tile_status[1][1][1]_i_21/O
                         net (fo=2, routed)           0.584     1.513    MouseCtl/tile_status[1][1][1]_i_21_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.020 r  MouseCtl/tile_status_reg[1][1][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.020    MouseCtl/tile_status_reg[1][1][1]_i_7_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.242 f  MouseCtl/tile_status_reg[7][3][1]_i_4/O[0]
                         net (fo=39, routed)          0.683     2.925    MouseCtl_n_353
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.299     3.224 r  tile_status[1][1][1]_i_87/O
                         net (fo=1, routed)           0.000     3.224    tile_status[1][1][1]_i_87_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.757 r  tile_status_reg[1][1][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.757    tile_status_reg[1][1][1]_i_27_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.072 r  tile_status_reg[1][1][1]_i_8/O[3]
                         net (fo=30, routed)          0.955     5.027    MouseCtl/tile_status_reg[12][3][1]_1[3]
    SLICE_X60Y70         LUT4 (Prop_lut4_I2_O)        0.307     5.334 r  MouseCtl/tile_status[1][1][1]_i_37/O
                         net (fo=1, routed)           0.000     5.334    MouseCtl/tile_status[1][1][1]_i_37_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.710 r  MouseCtl/tile_status_reg[1][1][1]_i_9/CO[3]
                         net (fo=29, routed)          0.939     6.649    MouseCtl/tile_status_reg[1][1][1]_i_9_n_0
    SLICE_X62Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.773 r  MouseCtl/tile_status[1][1][1]_i_10/O
                         net (fo=106, routed)         0.913     7.686    MouseCtl/ypos_reg[11]_32
    SLICE_X65Y68         LUT3 (Prop_lut3_I1_O)        0.124     7.810 r  MouseCtl/tile_status[0][0][0]_i_17/O
                         net (fo=129, routed)         1.177     8.987    MouseCtl/ypos_reg[11]_52
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.111 r  MouseCtl/flag_counter[6]_i_153/O
                         net (fo=1, routed)           0.453     9.565    MouseCtl/flag_counter[6]_i_153_n_0
    SLICE_X69Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.689 r  MouseCtl/flag_counter[6]_i_82/O
                         net (fo=1, routed)           0.404    10.093    MouseCtl/flag_counter[6]_i_82_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.217 r  MouseCtl/flag_counter[6]_i_31/O
                         net (fo=2, routed)           0.799    11.015    MouseCtl/flag_counter[6]_i_31_n_0
    SLICE_X68Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.139 r  MouseCtl/flag_counter[6]_i_9/O
                         net (fo=5, routed)           0.754    11.894    MouseCtl/flag_counter[6]_i_9_n_0
    SLICE_X68Y71         LUT6 (Prop_lut6_I0_O)        0.124    12.018 f  MouseCtl/tile_status[1][0][0]_i_2/O
                         net (fo=102, routed)         1.010    13.028    MouseCtl/flag_counter[6]_i_7_1
    SLICE_X65Y75         LUT3 (Prop_lut3_I0_O)        0.124    13.152 r  MouseCtl/tile_status[0][0][1]_i_13/O
                         net (fo=157, routed)         1.369    14.521    MouseCtl/mouse_left_edge_reg_0
    SLICE_X76Y66         LUT5 (Prop_lut5_I2_O)        0.124    14.645 r  MouseCtl/tile_status[1][3][1]_i_4/O
                         net (fo=2, routed)           0.653    15.298    MouseCtl/tile_status[1][3][1]_i_4_n_0
    SLICE_X76Y66         LUT6 (Prop_lut6_I3_O)        0.124    15.422 r  MouseCtl/tile_status[1][3][0]_i_1/O
                         net (fo=1, routed)           0.000    15.422    minesweeper/tile_status_reg[1][3][0]_1
    SLICE_X76Y66         FDRE                                         r  minesweeper/tile_status_reg[1][3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        1.590    13.954    minesweeper/clk_65mhz
    SLICE_X76Y66         FDRE                                         r  minesweeper/tile_status_reg[1][3][0]/C
                         clock pessimism              0.559    14.514    
                         clock uncertainty           -0.130    14.384    
    SLICE_X76Y66         FDRE (Setup_fdre_C_D)        0.077    14.461    minesweeper/tile_status_reg[1][3][0]
  -------------------------------------------------------------------
                         required time                         14.461    
                         arrival time                         -15.422    
  -------------------------------------------------------------------
                         slack                                 -0.961    

Slack (VIOLATED) :        -0.954ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[1][3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.336ns  (logic 4.565ns (27.944%)  route 11.771ns (72.056%))
  Logic Levels:           19  (CARRY4=5 LUT1=1 LUT3=3 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.954 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        1.622    -0.918    MouseCtl/clk_65mhz
    SLICE_X60Y66         FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.400 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.908     0.508    MouseCtl/ypos_reg[9]_0[7]
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.124     0.632 r  MouseCtl/tile_status[1][1][1]_i_82/O
                         net (fo=2, routed)           0.173     0.805    MouseCtl/tile_status[1][1][1]_i_82_n_0
    SLICE_X62Y67         LUT5 (Prop_lut5_I1_O)        0.124     0.929 r  MouseCtl/tile_status[1][1][1]_i_21/O
                         net (fo=2, routed)           0.584     1.513    MouseCtl/tile_status[1][1][1]_i_21_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.020 r  MouseCtl/tile_status_reg[1][1][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.020    MouseCtl/tile_status_reg[1][1][1]_i_7_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.242 f  MouseCtl/tile_status_reg[7][3][1]_i_4/O[0]
                         net (fo=39, routed)          0.683     2.925    MouseCtl_n_353
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.299     3.224 r  tile_status[1][1][1]_i_87/O
                         net (fo=1, routed)           0.000     3.224    tile_status[1][1][1]_i_87_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.757 r  tile_status_reg[1][1][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.757    tile_status_reg[1][1][1]_i_27_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.072 r  tile_status_reg[1][1][1]_i_8/O[3]
                         net (fo=30, routed)          0.955     5.027    MouseCtl/tile_status_reg[12][3][1]_1[3]
    SLICE_X60Y70         LUT4 (Prop_lut4_I2_O)        0.307     5.334 r  MouseCtl/tile_status[1][1][1]_i_37/O
                         net (fo=1, routed)           0.000     5.334    MouseCtl/tile_status[1][1][1]_i_37_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.710 r  MouseCtl/tile_status_reg[1][1][1]_i_9/CO[3]
                         net (fo=29, routed)          0.939     6.649    MouseCtl/tile_status_reg[1][1][1]_i_9_n_0
    SLICE_X62Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.773 r  MouseCtl/tile_status[1][1][1]_i_10/O
                         net (fo=106, routed)         0.913     7.686    MouseCtl/ypos_reg[11]_32
    SLICE_X65Y68         LUT3 (Prop_lut3_I1_O)        0.124     7.810 r  MouseCtl/tile_status[0][0][0]_i_17/O
                         net (fo=129, routed)         1.177     8.987    MouseCtl/ypos_reg[11]_52
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.111 r  MouseCtl/flag_counter[6]_i_153/O
                         net (fo=1, routed)           0.453     9.565    MouseCtl/flag_counter[6]_i_153_n_0
    SLICE_X69Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.689 r  MouseCtl/flag_counter[6]_i_82/O
                         net (fo=1, routed)           0.404    10.093    MouseCtl/flag_counter[6]_i_82_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.217 r  MouseCtl/flag_counter[6]_i_31/O
                         net (fo=2, routed)           0.799    11.015    MouseCtl/flag_counter[6]_i_31_n_0
    SLICE_X68Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.139 r  MouseCtl/flag_counter[6]_i_9/O
                         net (fo=5, routed)           0.754    11.894    MouseCtl/flag_counter[6]_i_9_n_0
    SLICE_X68Y71         LUT6 (Prop_lut6_I0_O)        0.124    12.018 f  MouseCtl/tile_status[1][0][0]_i_2/O
                         net (fo=102, routed)         1.010    13.028    MouseCtl/flag_counter[6]_i_7_1
    SLICE_X65Y75         LUT3 (Prop_lut3_I0_O)        0.124    13.152 r  MouseCtl/tile_status[0][0][1]_i_13/O
                         net (fo=157, routed)         1.369    14.521    MouseCtl/mouse_left_edge_reg_0
    SLICE_X76Y66         LUT5 (Prop_lut5_I2_O)        0.124    14.645 r  MouseCtl/tile_status[1][3][1]_i_4/O
                         net (fo=2, routed)           0.650    15.295    MouseCtl/tile_status[1][3][1]_i_4_n_0
    SLICE_X76Y66         LUT6 (Prop_lut6_I3_O)        0.124    15.419 r  MouseCtl/tile_status[1][3][1]_i_1/O
                         net (fo=1, routed)           0.000    15.419    minesweeper/tile_status_reg[1][3][1]_1
    SLICE_X76Y66         FDRE                                         r  minesweeper/tile_status_reg[1][3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        1.590    13.954    minesweeper/clk_65mhz
    SLICE_X76Y66         FDRE                                         r  minesweeper/tile_status_reg[1][3][1]/C
                         clock pessimism              0.559    14.514    
                         clock uncertainty           -0.130    14.384    
    SLICE_X76Y66         FDRE (Setup_fdre_C_D)        0.081    14.465    minesweeper/tile_status_reg[1][3][1]
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -15.419    
  -------------------------------------------------------------------
                         slack                                 -0.954    

Slack (VIOLATED) :        -0.894ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[3][8][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.141ns  (logic 4.565ns (28.282%)  route 11.576ns (71.718%))
  Logic Levels:           19  (CARRY4=5 LUT1=1 LUT3=3 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 13.871 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        1.622    -0.918    MouseCtl/clk_65mhz
    SLICE_X60Y66         FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.400 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.908     0.508    MouseCtl/ypos_reg[9]_0[7]
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.124     0.632 r  MouseCtl/tile_status[1][1][1]_i_82/O
                         net (fo=2, routed)           0.173     0.805    MouseCtl/tile_status[1][1][1]_i_82_n_0
    SLICE_X62Y67         LUT5 (Prop_lut5_I1_O)        0.124     0.929 r  MouseCtl/tile_status[1][1][1]_i_21/O
                         net (fo=2, routed)           0.584     1.513    MouseCtl/tile_status[1][1][1]_i_21_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.020 r  MouseCtl/tile_status_reg[1][1][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.020    MouseCtl/tile_status_reg[1][1][1]_i_7_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.242 f  MouseCtl/tile_status_reg[7][3][1]_i_4/O[0]
                         net (fo=39, routed)          0.683     2.925    MouseCtl_n_353
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.299     3.224 r  tile_status[1][1][1]_i_87/O
                         net (fo=1, routed)           0.000     3.224    tile_status[1][1][1]_i_87_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.757 r  tile_status_reg[1][1][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.757    tile_status_reg[1][1][1]_i_27_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.072 r  tile_status_reg[1][1][1]_i_8/O[3]
                         net (fo=30, routed)          0.955     5.027    MouseCtl/tile_status_reg[12][3][1]_1[3]
    SLICE_X60Y70         LUT4 (Prop_lut4_I2_O)        0.307     5.334 r  MouseCtl/tile_status[1][1][1]_i_37/O
                         net (fo=1, routed)           0.000     5.334    MouseCtl/tile_status[1][1][1]_i_37_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.710 r  MouseCtl/tile_status_reg[1][1][1]_i_9/CO[3]
                         net (fo=29, routed)          0.939     6.649    MouseCtl/tile_status_reg[1][1][1]_i_9_n_0
    SLICE_X62Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.773 f  MouseCtl/tile_status[1][1][1]_i_10/O
                         net (fo=106, routed)         0.913     7.686    MouseCtl/ypos_reg[11]_32
    SLICE_X65Y68         LUT3 (Prop_lut3_I1_O)        0.124     7.810 f  MouseCtl/tile_status[0][0][0]_i_17/O
                         net (fo=129, routed)         1.177     8.987    MouseCtl/ypos_reg[11]_52
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.111 f  MouseCtl/flag_counter[6]_i_153/O
                         net (fo=1, routed)           0.453     9.565    MouseCtl/flag_counter[6]_i_153_n_0
    SLICE_X69Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.689 f  MouseCtl/flag_counter[6]_i_82/O
                         net (fo=1, routed)           0.404    10.093    MouseCtl/flag_counter[6]_i_82_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.217 f  MouseCtl/flag_counter[6]_i_31/O
                         net (fo=2, routed)           0.799    11.015    MouseCtl/flag_counter[6]_i_31_n_0
    SLICE_X68Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.139 f  MouseCtl/flag_counter[6]_i_9/O
                         net (fo=5, routed)           0.754    11.894    MouseCtl/flag_counter[6]_i_9_n_0
    SLICE_X68Y71         LUT6 (Prop_lut6_I0_O)        0.124    12.018 r  MouseCtl/tile_status[1][0][0]_i_2/O
                         net (fo=102, routed)         1.010    13.028    MouseCtl/flag_counter[6]_i_7_1
    SLICE_X65Y75         LUT3 (Prop_lut3_I0_O)        0.124    13.152 f  MouseCtl/tile_status[0][0][1]_i_13/O
                         net (fo=157, routed)         1.329    14.480    MouseCtl/mouse_left_edge_reg_0
    SLICE_X68Y85         LUT6 (Prop_lut6_I4_O)        0.124    14.604 r  MouseCtl/tile_status[3][8][1]_i_3/O
                         net (fo=2, routed)           0.495    15.099    MouseCtl/tile_status[3][8][1]_i_3_n_0
    SLICE_X69Y85         LUT6 (Prop_lut6_I3_O)        0.124    15.223 r  MouseCtl/tile_status[3][8][1]_i_1/O
                         net (fo=1, routed)           0.000    15.223    minesweeper/tile_status_reg[3][8][1]_1
    SLICE_X69Y85         FDRE                                         r  minesweeper/tile_status_reg[3][8][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        1.507    13.871    minesweeper/clk_65mhz
    SLICE_X69Y85         FDRE                                         r  minesweeper/tile_status_reg[3][8][1]/C
                         clock pessimism              0.559    14.431    
                         clock uncertainty           -0.130    14.301    
    SLICE_X69Y85         FDRE (Setup_fdre_C_D)        0.029    14.330    minesweeper/tile_status_reg[3][8][1]
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                         -15.223    
  -------------------------------------------------------------------
                         slack                                 -0.894    

Slack (VIOLATED) :        -0.863ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[3][12][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.233ns  (logic 4.565ns (28.121%)  route 11.668ns (71.879%))
  Logic Levels:           19  (CARRY4=5 LUT1=1 LUT3=3 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 13.946 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        1.622    -0.918    MouseCtl/clk_65mhz
    SLICE_X60Y66         FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.400 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.908     0.508    MouseCtl/ypos_reg[9]_0[7]
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.124     0.632 r  MouseCtl/tile_status[1][1][1]_i_82/O
                         net (fo=2, routed)           0.173     0.805    MouseCtl/tile_status[1][1][1]_i_82_n_0
    SLICE_X62Y67         LUT5 (Prop_lut5_I1_O)        0.124     0.929 r  MouseCtl/tile_status[1][1][1]_i_21/O
                         net (fo=2, routed)           0.584     1.513    MouseCtl/tile_status[1][1][1]_i_21_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.020 r  MouseCtl/tile_status_reg[1][1][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.020    MouseCtl/tile_status_reg[1][1][1]_i_7_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.242 f  MouseCtl/tile_status_reg[7][3][1]_i_4/O[0]
                         net (fo=39, routed)          0.683     2.925    MouseCtl_n_353
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.299     3.224 r  tile_status[1][1][1]_i_87/O
                         net (fo=1, routed)           0.000     3.224    tile_status[1][1][1]_i_87_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.757 r  tile_status_reg[1][1][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.757    tile_status_reg[1][1][1]_i_27_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.072 r  tile_status_reg[1][1][1]_i_8/O[3]
                         net (fo=30, routed)          0.955     5.027    MouseCtl/tile_status_reg[12][3][1]_1[3]
    SLICE_X60Y70         LUT4 (Prop_lut4_I2_O)        0.307     5.334 r  MouseCtl/tile_status[1][1][1]_i_37/O
                         net (fo=1, routed)           0.000     5.334    MouseCtl/tile_status[1][1][1]_i_37_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.710 r  MouseCtl/tile_status_reg[1][1][1]_i_9/CO[3]
                         net (fo=29, routed)          0.939     6.649    MouseCtl/tile_status_reg[1][1][1]_i_9_n_0
    SLICE_X62Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.773 f  MouseCtl/tile_status[1][1][1]_i_10/O
                         net (fo=106, routed)         0.913     7.686    MouseCtl/ypos_reg[11]_32
    SLICE_X65Y68         LUT3 (Prop_lut3_I1_O)        0.124     7.810 f  MouseCtl/tile_status[0][0][0]_i_17/O
                         net (fo=129, routed)         1.177     8.987    MouseCtl/ypos_reg[11]_52
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.111 f  MouseCtl/flag_counter[6]_i_153/O
                         net (fo=1, routed)           0.453     9.565    MouseCtl/flag_counter[6]_i_153_n_0
    SLICE_X69Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.689 f  MouseCtl/flag_counter[6]_i_82/O
                         net (fo=1, routed)           0.404    10.093    MouseCtl/flag_counter[6]_i_82_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.217 f  MouseCtl/flag_counter[6]_i_31/O
                         net (fo=2, routed)           0.799    11.015    MouseCtl/flag_counter[6]_i_31_n_0
    SLICE_X68Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.139 f  MouseCtl/flag_counter[6]_i_9/O
                         net (fo=5, routed)           0.754    11.894    MouseCtl/flag_counter[6]_i_9_n_0
    SLICE_X68Y71         LUT6 (Prop_lut6_I0_O)        0.124    12.018 r  MouseCtl/tile_status[1][0][0]_i_2/O
                         net (fo=102, routed)         1.010    13.028    MouseCtl/flag_counter[6]_i_7_1
    SLICE_X65Y75         LUT3 (Prop_lut3_I0_O)        0.124    13.152 f  MouseCtl/tile_status[0][0][1]_i_13/O
                         net (fo=157, routed)         1.332    14.484    MouseCtl/mouse_left_edge_reg_0
    SLICE_X76Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.608 r  MouseCtl/tile_status[3][12][1]_i_3/O
                         net (fo=2, routed)           0.584    15.192    MouseCtl/tile_status[3][12][1]_i_3_n_0
    SLICE_X76Y73         LUT6 (Prop_lut6_I3_O)        0.124    15.316 r  MouseCtl/tile_status[3][12][0]_i_1/O
                         net (fo=1, routed)           0.000    15.316    minesweeper/tile_status_reg[3][12][0]_1
    SLICE_X76Y73         FDRE                                         r  minesweeper/tile_status_reg[3][12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        1.582    13.946    minesweeper/clk_65mhz
    SLICE_X76Y73         FDRE                                         r  minesweeper/tile_status_reg[3][12][0]/C
                         clock pessimism              0.559    14.506    
                         clock uncertainty           -0.130    14.376    
    SLICE_X76Y73         FDRE (Setup_fdre_C_D)        0.077    14.453    minesweeper/tile_status_reg[3][12][0]
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                         -15.316    
  -------------------------------------------------------------------
                         slack                                 -0.863    

Slack (VIOLATED) :        -0.856ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[3][12][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.230ns  (logic 4.565ns (28.126%)  route 11.665ns (71.874%))
  Logic Levels:           19  (CARRY4=5 LUT1=1 LUT3=3 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 13.946 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        1.622    -0.918    MouseCtl/clk_65mhz
    SLICE_X60Y66         FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.400 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.908     0.508    MouseCtl/ypos_reg[9]_0[7]
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.124     0.632 r  MouseCtl/tile_status[1][1][1]_i_82/O
                         net (fo=2, routed)           0.173     0.805    MouseCtl/tile_status[1][1][1]_i_82_n_0
    SLICE_X62Y67         LUT5 (Prop_lut5_I1_O)        0.124     0.929 r  MouseCtl/tile_status[1][1][1]_i_21/O
                         net (fo=2, routed)           0.584     1.513    MouseCtl/tile_status[1][1][1]_i_21_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.020 r  MouseCtl/tile_status_reg[1][1][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.020    MouseCtl/tile_status_reg[1][1][1]_i_7_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.242 f  MouseCtl/tile_status_reg[7][3][1]_i_4/O[0]
                         net (fo=39, routed)          0.683     2.925    MouseCtl_n_353
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.299     3.224 r  tile_status[1][1][1]_i_87/O
                         net (fo=1, routed)           0.000     3.224    tile_status[1][1][1]_i_87_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.757 r  tile_status_reg[1][1][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.757    tile_status_reg[1][1][1]_i_27_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.072 r  tile_status_reg[1][1][1]_i_8/O[3]
                         net (fo=30, routed)          0.955     5.027    MouseCtl/tile_status_reg[12][3][1]_1[3]
    SLICE_X60Y70         LUT4 (Prop_lut4_I2_O)        0.307     5.334 r  MouseCtl/tile_status[1][1][1]_i_37/O
                         net (fo=1, routed)           0.000     5.334    MouseCtl/tile_status[1][1][1]_i_37_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.710 r  MouseCtl/tile_status_reg[1][1][1]_i_9/CO[3]
                         net (fo=29, routed)          0.939     6.649    MouseCtl/tile_status_reg[1][1][1]_i_9_n_0
    SLICE_X62Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.773 f  MouseCtl/tile_status[1][1][1]_i_10/O
                         net (fo=106, routed)         0.913     7.686    MouseCtl/ypos_reg[11]_32
    SLICE_X65Y68         LUT3 (Prop_lut3_I1_O)        0.124     7.810 f  MouseCtl/tile_status[0][0][0]_i_17/O
                         net (fo=129, routed)         1.177     8.987    MouseCtl/ypos_reg[11]_52
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.111 f  MouseCtl/flag_counter[6]_i_153/O
                         net (fo=1, routed)           0.453     9.565    MouseCtl/flag_counter[6]_i_153_n_0
    SLICE_X69Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.689 f  MouseCtl/flag_counter[6]_i_82/O
                         net (fo=1, routed)           0.404    10.093    MouseCtl/flag_counter[6]_i_82_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.217 f  MouseCtl/flag_counter[6]_i_31/O
                         net (fo=2, routed)           0.799    11.015    MouseCtl/flag_counter[6]_i_31_n_0
    SLICE_X68Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.139 f  MouseCtl/flag_counter[6]_i_9/O
                         net (fo=5, routed)           0.754    11.894    MouseCtl/flag_counter[6]_i_9_n_0
    SLICE_X68Y71         LUT6 (Prop_lut6_I0_O)        0.124    12.018 r  MouseCtl/tile_status[1][0][0]_i_2/O
                         net (fo=102, routed)         1.010    13.028    MouseCtl/flag_counter[6]_i_7_1
    SLICE_X65Y75         LUT3 (Prop_lut3_I0_O)        0.124    13.152 f  MouseCtl/tile_status[0][0][1]_i_13/O
                         net (fo=157, routed)         1.332    14.484    MouseCtl/mouse_left_edge_reg_0
    SLICE_X76Y73         LUT6 (Prop_lut6_I4_O)        0.124    14.608 r  MouseCtl/tile_status[3][12][1]_i_3/O
                         net (fo=2, routed)           0.581    15.189    MouseCtl/tile_status[3][12][1]_i_3_n_0
    SLICE_X76Y73         LUT6 (Prop_lut6_I3_O)        0.124    15.313 r  MouseCtl/tile_status[3][12][1]_i_1/O
                         net (fo=1, routed)           0.000    15.313    minesweeper/tile_status_reg[3][12][1]_1
    SLICE_X76Y73         FDRE                                         r  minesweeper/tile_status_reg[3][12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        1.582    13.946    minesweeper/clk_65mhz
    SLICE_X76Y73         FDRE                                         r  minesweeper/tile_status_reg[3][12][1]/C
                         clock pessimism              0.559    14.506    
                         clock uncertainty           -0.130    14.376    
    SLICE_X76Y73         FDRE (Setup_fdre_C_D)        0.081    14.457    minesweeper/tile_status_reg[3][12][1]
  -------------------------------------------------------------------
                         required time                         14.457    
                         arrival time                         -15.313    
  -------------------------------------------------------------------
                         slack                                 -0.856    

Slack (VIOLATED) :        -0.852ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[9][9][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.102ns  (logic 4.565ns (28.350%)  route 11.537ns (71.649%))
  Logic Levels:           19  (CARRY4=5 LUT1=1 LUT3=3 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 13.874 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        1.622    -0.918    MouseCtl/clk_65mhz
    SLICE_X60Y66         FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.400 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.908     0.508    MouseCtl/ypos_reg[9]_0[7]
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.124     0.632 r  MouseCtl/tile_status[1][1][1]_i_82/O
                         net (fo=2, routed)           0.173     0.805    MouseCtl/tile_status[1][1][1]_i_82_n_0
    SLICE_X62Y67         LUT5 (Prop_lut5_I1_O)        0.124     0.929 r  MouseCtl/tile_status[1][1][1]_i_21/O
                         net (fo=2, routed)           0.584     1.513    MouseCtl/tile_status[1][1][1]_i_21_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.020 r  MouseCtl/tile_status_reg[1][1][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.020    MouseCtl/tile_status_reg[1][1][1]_i_7_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.242 f  MouseCtl/tile_status_reg[7][3][1]_i_4/O[0]
                         net (fo=39, routed)          0.683     2.925    MouseCtl_n_353
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.299     3.224 r  tile_status[1][1][1]_i_87/O
                         net (fo=1, routed)           0.000     3.224    tile_status[1][1][1]_i_87_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.757 r  tile_status_reg[1][1][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.757    tile_status_reg[1][1][1]_i_27_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.072 r  tile_status_reg[1][1][1]_i_8/O[3]
                         net (fo=30, routed)          0.955     5.027    MouseCtl/tile_status_reg[12][3][1]_1[3]
    SLICE_X60Y70         LUT4 (Prop_lut4_I2_O)        0.307     5.334 r  MouseCtl/tile_status[1][1][1]_i_37/O
                         net (fo=1, routed)           0.000     5.334    MouseCtl/tile_status[1][1][1]_i_37_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.710 r  MouseCtl/tile_status_reg[1][1][1]_i_9/CO[3]
                         net (fo=29, routed)          0.939     6.649    MouseCtl/tile_status_reg[1][1][1]_i_9_n_0
    SLICE_X62Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.773 f  MouseCtl/tile_status[1][1][1]_i_10/O
                         net (fo=106, routed)         0.913     7.686    MouseCtl/ypos_reg[11]_32
    SLICE_X65Y68         LUT3 (Prop_lut3_I1_O)        0.124     7.810 f  MouseCtl/tile_status[0][0][0]_i_17/O
                         net (fo=129, routed)         1.177     8.987    MouseCtl/ypos_reg[11]_52
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.111 f  MouseCtl/flag_counter[6]_i_153/O
                         net (fo=1, routed)           0.453     9.565    MouseCtl/flag_counter[6]_i_153_n_0
    SLICE_X69Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.689 f  MouseCtl/flag_counter[6]_i_82/O
                         net (fo=1, routed)           0.404    10.093    MouseCtl/flag_counter[6]_i_82_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.217 f  MouseCtl/flag_counter[6]_i_31/O
                         net (fo=2, routed)           0.799    11.015    MouseCtl/flag_counter[6]_i_31_n_0
    SLICE_X68Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.139 f  MouseCtl/flag_counter[6]_i_9/O
                         net (fo=5, routed)           0.754    11.894    MouseCtl/flag_counter[6]_i_9_n_0
    SLICE_X68Y71         LUT6 (Prop_lut6_I0_O)        0.124    12.018 r  MouseCtl/tile_status[1][0][0]_i_2/O
                         net (fo=102, routed)         1.010    13.028    MouseCtl/flag_counter[6]_i_7_1
    SLICE_X65Y75         LUT3 (Prop_lut3_I0_O)        0.124    13.152 f  MouseCtl/tile_status[0][0][1]_i_13/O
                         net (fo=157, routed)         1.478    14.629    MouseCtl/mouse_left_edge_reg_0
    SLICE_X69Y61         LUT6 (Prop_lut6_I4_O)        0.124    14.753 r  MouseCtl/tile_status[9][9][1]_i_3/O
                         net (fo=2, routed)           0.307    15.060    MouseCtl/tile_status[9][9][1]_i_3_n_0
    SLICE_X69Y59         LUT6 (Prop_lut6_I3_O)        0.124    15.184 r  MouseCtl/tile_status[9][9][0]_i_1/O
                         net (fo=1, routed)           0.000    15.184    minesweeper/tile_status_reg[9][9][0]_1
    SLICE_X69Y59         FDRE                                         r  minesweeper/tile_status_reg[9][9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        1.510    13.874    minesweeper/clk_65mhz
    SLICE_X69Y59         FDRE                                         r  minesweeper/tile_status_reg[9][9][0]/C
                         clock pessimism              0.559    14.434    
                         clock uncertainty           -0.130    14.304    
    SLICE_X69Y59         FDRE (Setup_fdre_C_D)        0.029    14.333    minesweeper/tile_status_reg[9][9][0]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                         -15.184    
  -------------------------------------------------------------------
                         slack                                 -0.852    

Slack (VIOLATED) :        -0.838ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[10][7][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.080ns  (logic 4.565ns (28.389%)  route 11.515ns (71.611%))
  Logic Levels:           19  (CARRY4=5 LUT1=1 LUT3=3 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 13.864 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        1.622    -0.918    MouseCtl/clk_65mhz
    SLICE_X60Y66         FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.400 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.908     0.508    MouseCtl/ypos_reg[9]_0[7]
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.124     0.632 r  MouseCtl/tile_status[1][1][1]_i_82/O
                         net (fo=2, routed)           0.173     0.805    MouseCtl/tile_status[1][1][1]_i_82_n_0
    SLICE_X62Y67         LUT5 (Prop_lut5_I1_O)        0.124     0.929 r  MouseCtl/tile_status[1][1][1]_i_21/O
                         net (fo=2, routed)           0.584     1.513    MouseCtl/tile_status[1][1][1]_i_21_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.020 r  MouseCtl/tile_status_reg[1][1][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.020    MouseCtl/tile_status_reg[1][1][1]_i_7_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.242 f  MouseCtl/tile_status_reg[7][3][1]_i_4/O[0]
                         net (fo=39, routed)          0.683     2.925    MouseCtl_n_353
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.299     3.224 r  tile_status[1][1][1]_i_87/O
                         net (fo=1, routed)           0.000     3.224    tile_status[1][1][1]_i_87_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.757 r  tile_status_reg[1][1][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.757    tile_status_reg[1][1][1]_i_27_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.072 r  tile_status_reg[1][1][1]_i_8/O[3]
                         net (fo=30, routed)          0.955     5.027    MouseCtl/tile_status_reg[12][3][1]_1[3]
    SLICE_X60Y70         LUT4 (Prop_lut4_I2_O)        0.307     5.334 r  MouseCtl/tile_status[1][1][1]_i_37/O
                         net (fo=1, routed)           0.000     5.334    MouseCtl/tile_status[1][1][1]_i_37_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.710 r  MouseCtl/tile_status_reg[1][1][1]_i_9/CO[3]
                         net (fo=29, routed)          0.939     6.649    MouseCtl/tile_status_reg[1][1][1]_i_9_n_0
    SLICE_X62Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.773 f  MouseCtl/tile_status[1][1][1]_i_10/O
                         net (fo=106, routed)         0.913     7.686    MouseCtl/ypos_reg[11]_32
    SLICE_X65Y68         LUT3 (Prop_lut3_I1_O)        0.124     7.810 f  MouseCtl/tile_status[0][0][0]_i_17/O
                         net (fo=129, routed)         1.177     8.987    MouseCtl/ypos_reg[11]_52
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.111 f  MouseCtl/flag_counter[6]_i_153/O
                         net (fo=1, routed)           0.453     9.565    MouseCtl/flag_counter[6]_i_153_n_0
    SLICE_X69Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.689 f  MouseCtl/flag_counter[6]_i_82/O
                         net (fo=1, routed)           0.404    10.093    MouseCtl/flag_counter[6]_i_82_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.217 f  MouseCtl/flag_counter[6]_i_31/O
                         net (fo=2, routed)           0.799    11.015    MouseCtl/flag_counter[6]_i_31_n_0
    SLICE_X68Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.139 f  MouseCtl/flag_counter[6]_i_9/O
                         net (fo=5, routed)           0.754    11.894    MouseCtl/flag_counter[6]_i_9_n_0
    SLICE_X68Y71         LUT6 (Prop_lut6_I0_O)        0.124    12.018 r  MouseCtl/tile_status[1][0][0]_i_2/O
                         net (fo=102, routed)         1.010    13.028    MouseCtl/flag_counter[6]_i_7_1
    SLICE_X65Y75         LUT3 (Prop_lut3_I0_O)        0.124    13.152 f  MouseCtl/tile_status[0][0][1]_i_13/O
                         net (fo=157, routed)         1.055    14.207    minesweeper/tile_status_reg[6][0][0]_2
    SLICE_X67Y75         LUT6 (Prop_lut6_I4_O)        0.124    14.331 r  minesweeper/tile_status[10][7][1]_i_3/O
                         net (fo=2, routed)           0.708    15.038    minesweeper/tile_status[10][7][1]_i_3_n_0
    SLICE_X69Y71         LUT6 (Prop_lut6_I3_O)        0.124    15.162 r  minesweeper/tile_status[10][7][1]_i_1/O
                         net (fo=1, routed)           0.000    15.162    minesweeper/tile_status[10][7][1]_i_1_n_0
    SLICE_X69Y71         FDRE                                         r  minesweeper/tile_status_reg[10][7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        1.500    13.864    minesweeper/clk_65mhz
    SLICE_X69Y71         FDRE                                         r  minesweeper/tile_status_reg[10][7][1]/C
                         clock pessimism              0.559    14.424    
                         clock uncertainty           -0.130    14.294    
    SLICE_X69Y71         FDRE (Setup_fdre_C_D)        0.031    14.325    minesweeper/tile_status_reg[10][7][1]
  -------------------------------------------------------------------
                         required time                         14.325    
                         arrival time                         -15.162    
  -------------------------------------------------------------------
                         slack                                 -0.838    

Slack (VIOLATED) :        -0.837ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[5][8][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.169ns  (logic 4.565ns (28.232%)  route 11.604ns (71.768%))
  Logic Levels:           19  (CARRY4=5 LUT1=1 LUT3=3 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 13.954 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        1.622    -0.918    MouseCtl/clk_65mhz
    SLICE_X60Y66         FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.400 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.908     0.508    MouseCtl/ypos_reg[9]_0[7]
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.124     0.632 r  MouseCtl/tile_status[1][1][1]_i_82/O
                         net (fo=2, routed)           0.173     0.805    MouseCtl/tile_status[1][1][1]_i_82_n_0
    SLICE_X62Y67         LUT5 (Prop_lut5_I1_O)        0.124     0.929 r  MouseCtl/tile_status[1][1][1]_i_21/O
                         net (fo=2, routed)           0.584     1.513    MouseCtl/tile_status[1][1][1]_i_21_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.020 r  MouseCtl/tile_status_reg[1][1][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.020    MouseCtl/tile_status_reg[1][1][1]_i_7_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.242 f  MouseCtl/tile_status_reg[7][3][1]_i_4/O[0]
                         net (fo=39, routed)          0.683     2.925    MouseCtl_n_353
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.299     3.224 r  tile_status[1][1][1]_i_87/O
                         net (fo=1, routed)           0.000     3.224    tile_status[1][1][1]_i_87_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.757 r  tile_status_reg[1][1][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.757    tile_status_reg[1][1][1]_i_27_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.072 r  tile_status_reg[1][1][1]_i_8/O[3]
                         net (fo=30, routed)          0.955     5.027    MouseCtl/tile_status_reg[12][3][1]_1[3]
    SLICE_X60Y70         LUT4 (Prop_lut4_I2_O)        0.307     5.334 r  MouseCtl/tile_status[1][1][1]_i_37/O
                         net (fo=1, routed)           0.000     5.334    MouseCtl/tile_status[1][1][1]_i_37_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.710 r  MouseCtl/tile_status_reg[1][1][1]_i_9/CO[3]
                         net (fo=29, routed)          0.939     6.649    MouseCtl/tile_status_reg[1][1][1]_i_9_n_0
    SLICE_X62Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.773 f  MouseCtl/tile_status[1][1][1]_i_10/O
                         net (fo=106, routed)         0.913     7.686    MouseCtl/ypos_reg[11]_32
    SLICE_X65Y68         LUT3 (Prop_lut3_I1_O)        0.124     7.810 f  MouseCtl/tile_status[0][0][0]_i_17/O
                         net (fo=129, routed)         1.177     8.987    MouseCtl/ypos_reg[11]_52
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.111 f  MouseCtl/flag_counter[6]_i_153/O
                         net (fo=1, routed)           0.453     9.565    MouseCtl/flag_counter[6]_i_153_n_0
    SLICE_X69Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.689 f  MouseCtl/flag_counter[6]_i_82/O
                         net (fo=1, routed)           0.404    10.093    MouseCtl/flag_counter[6]_i_82_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.217 f  MouseCtl/flag_counter[6]_i_31/O
                         net (fo=2, routed)           0.799    11.015    MouseCtl/flag_counter[6]_i_31_n_0
    SLICE_X68Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.139 f  MouseCtl/flag_counter[6]_i_9/O
                         net (fo=5, routed)           0.754    11.894    MouseCtl/flag_counter[6]_i_9_n_0
    SLICE_X68Y71         LUT6 (Prop_lut6_I0_O)        0.124    12.018 r  MouseCtl/tile_status[1][0][0]_i_2/O
                         net (fo=102, routed)         1.010    13.028    MouseCtl/flag_counter[6]_i_7_1
    SLICE_X65Y75         LUT3 (Prop_lut3_I0_O)        0.124    13.152 f  MouseCtl/tile_status[0][0][1]_i_13/O
                         net (fo=157, routed)         1.324    14.476    MouseCtl/mouse_left_edge_reg_0
    SLICE_X68Y85         LUT6 (Prop_lut6_I2_O)        0.124    14.600 r  MouseCtl/tile_status[5][8][1]_i_3/O
                         net (fo=2, routed)           0.528    15.128    MouseCtl/tile_status[5][8][1]_i_3_n_0
    SLICE_X72Y85         LUT6 (Prop_lut6_I3_O)        0.124    15.252 r  MouseCtl/tile_status[5][8][0]_i_1/O
                         net (fo=1, routed)           0.000    15.252    minesweeper/tile_status_reg[5][8][0]_1
    SLICE_X72Y85         FDRE                                         r  minesweeper/tile_status_reg[5][8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        1.590    13.954    minesweeper/clk_65mhz
    SLICE_X72Y85         FDRE                                         r  minesweeper/tile_status_reg[5][8][0]/C
                         clock pessimism              0.559    14.514    
                         clock uncertainty           -0.130    14.384    
    SLICE_X72Y85         FDRE (Setup_fdre_C_D)        0.031    14.415    minesweeper/tile_status_reg[5][8][0]
  -------------------------------------------------------------------
                         required time                         14.415    
                         arrival time                         -15.252    
  -------------------------------------------------------------------
                         slack                                 -0.837    

Slack (VIOLATED) :        -0.837ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/tile_status_reg[7][6][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.074ns  (logic 4.565ns (28.400%)  route 11.509ns (71.600%))
  Logic Levels:           19  (CARRY4=5 LUT1=1 LUT3=3 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 13.859 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        1.622    -0.918    MouseCtl/clk_65mhz
    SLICE_X60Y66         FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.400 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.908     0.508    MouseCtl/ypos_reg[9]_0[7]
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.124     0.632 r  MouseCtl/tile_status[1][1][1]_i_82/O
                         net (fo=2, routed)           0.173     0.805    MouseCtl/tile_status[1][1][1]_i_82_n_0
    SLICE_X62Y67         LUT5 (Prop_lut5_I1_O)        0.124     0.929 r  MouseCtl/tile_status[1][1][1]_i_21/O
                         net (fo=2, routed)           0.584     1.513    MouseCtl/tile_status[1][1][1]_i_21_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.020 r  MouseCtl/tile_status_reg[1][1][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.020    MouseCtl/tile_status_reg[1][1][1]_i_7_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.242 f  MouseCtl/tile_status_reg[7][3][1]_i_4/O[0]
                         net (fo=39, routed)          0.683     2.925    MouseCtl_n_353
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.299     3.224 r  tile_status[1][1][1]_i_87/O
                         net (fo=1, routed)           0.000     3.224    tile_status[1][1][1]_i_87_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.757 r  tile_status_reg[1][1][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.757    tile_status_reg[1][1][1]_i_27_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.072 r  tile_status_reg[1][1][1]_i_8/O[3]
                         net (fo=30, routed)          0.955     5.027    MouseCtl/tile_status_reg[12][3][1]_1[3]
    SLICE_X60Y70         LUT4 (Prop_lut4_I2_O)        0.307     5.334 r  MouseCtl/tile_status[1][1][1]_i_37/O
                         net (fo=1, routed)           0.000     5.334    MouseCtl/tile_status[1][1][1]_i_37_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.710 r  MouseCtl/tile_status_reg[1][1][1]_i_9/CO[3]
                         net (fo=29, routed)          0.939     6.649    MouseCtl/tile_status_reg[1][1][1]_i_9_n_0
    SLICE_X62Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.773 r  MouseCtl/tile_status[1][1][1]_i_10/O
                         net (fo=106, routed)         0.913     7.686    MouseCtl/ypos_reg[11]_32
    SLICE_X65Y68         LUT3 (Prop_lut3_I1_O)        0.124     7.810 r  MouseCtl/tile_status[0][0][0]_i_17/O
                         net (fo=129, routed)         1.177     8.987    MouseCtl/ypos_reg[11]_52
    SLICE_X63Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.111 r  MouseCtl/flag_counter[6]_i_153/O
                         net (fo=1, routed)           0.453     9.565    MouseCtl/flag_counter[6]_i_153_n_0
    SLICE_X69Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.689 r  MouseCtl/flag_counter[6]_i_82/O
                         net (fo=1, routed)           0.404    10.093    MouseCtl/flag_counter[6]_i_82_n_0
    SLICE_X69Y70         LUT6 (Prop_lut6_I0_O)        0.124    10.217 r  MouseCtl/flag_counter[6]_i_31/O
                         net (fo=2, routed)           0.799    11.015    MouseCtl/flag_counter[6]_i_31_n_0
    SLICE_X68Y68         LUT6 (Prop_lut6_I4_O)        0.124    11.139 r  MouseCtl/flag_counter[6]_i_9/O
                         net (fo=5, routed)           0.754    11.894    MouseCtl/flag_counter[6]_i_9_n_0
    SLICE_X68Y71         LUT6 (Prop_lut6_I0_O)        0.124    12.018 f  MouseCtl/tile_status[1][0][0]_i_2/O
                         net (fo=102, routed)         1.010    13.028    MouseCtl/flag_counter[6]_i_7_1
    SLICE_X65Y75         LUT3 (Prop_lut3_I0_O)        0.124    13.152 r  MouseCtl/tile_status[0][0][1]_i_13/O
                         net (fo=157, routed)         1.079    14.230    minesweeper/tile_status_reg[6][0][0]_2
    SLICE_X67Y83         LUT6 (Prop_lut6_I2_O)        0.124    14.354 r  minesweeper/tile_status[7][6][1]_i_3/O
                         net (fo=2, routed)           0.678    15.032    MouseCtl/tile_status_reg[7][6][1]_0
    SLICE_X67Y74         LUT6 (Prop_lut6_I4_O)        0.124    15.156 r  MouseCtl/tile_status[7][6][1]_i_1/O
                         net (fo=1, routed)           0.000    15.156    minesweeper/tile_status_reg[7][6][1]_1
    SLICE_X67Y74         FDRE                                         r  minesweeper/tile_status_reg[7][6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        1.495    13.859    minesweeper/clk_65mhz
    SLICE_X67Y74         FDRE                                         r  minesweeper/tile_status_reg[7][6][1]/C
                         clock pessimism              0.559    14.419    
                         clock uncertainty           -0.130    14.289    
    SLICE_X67Y74         FDRE (Setup_fdre_C_D)        0.031    14.320    minesweeper/tile_status_reg[7][6][1]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                         -15.156    
  -------------------------------------------------------------------
                         slack                                 -0.837    

Slack (VIOLATED) :        -0.834ns  (required time - arrival time)
  Source:                 MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            minesweeper/flag_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.120ns  (logic 5.608ns (34.790%)  route 10.512ns (65.210%))
  Logic Levels:           21  (CARRY4=7 LUT1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 13.864 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        1.622    -0.918    MouseCtl/clk_65mhz
    SLICE_X60Y66         FDRE                                         r  MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.518    -0.400 r  MouseCtl/ypos_reg[7]/Q
                         net (fo=17, routed)          0.908     0.508    MouseCtl/ypos_reg[9]_0[7]
    SLICE_X62Y67         LUT3 (Prop_lut3_I2_O)        0.124     0.632 r  MouseCtl/tile_status[1][1][1]_i_82/O
                         net (fo=2, routed)           0.173     0.805    MouseCtl/tile_status[1][1][1]_i_82_n_0
    SLICE_X62Y67         LUT5 (Prop_lut5_I1_O)        0.124     0.929 r  MouseCtl/tile_status[1][1][1]_i_21/O
                         net (fo=2, routed)           0.584     1.513    MouseCtl/tile_status[1][1][1]_i_21_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     2.020 r  MouseCtl/tile_status_reg[1][1][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.020    MouseCtl/tile_status_reg[1][1][1]_i_7_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.242 f  MouseCtl/tile_status_reg[7][3][1]_i_4/O[0]
                         net (fo=39, routed)          0.683     2.925    MouseCtl_n_353
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.299     3.224 r  tile_status[1][1][1]_i_87/O
                         net (fo=1, routed)           0.000     3.224    tile_status[1][1][1]_i_87_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.757 r  tile_status_reg[1][1][1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     3.757    tile_status_reg[1][1][1]_i_27_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.072 r  tile_status_reg[1][1][1]_i_8/O[3]
                         net (fo=30, routed)          0.955     5.027    MouseCtl/tile_status_reg[12][3][1]_1[3]
    SLICE_X60Y70         LUT4 (Prop_lut4_I2_O)        0.307     5.334 r  MouseCtl/tile_status[1][1][1]_i_37/O
                         net (fo=1, routed)           0.000     5.334    MouseCtl/tile_status[1][1][1]_i_37_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.710 r  MouseCtl/tile_status_reg[1][1][1]_i_9/CO[3]
                         net (fo=29, routed)          0.939     6.649    MouseCtl/tile_status_reg[1][1][1]_i_9_n_0
    SLICE_X62Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.773 r  MouseCtl/tile_status[1][1][1]_i_10/O
                         net (fo=106, routed)         0.913     7.686    MouseCtl/ypos_reg[11]_32
    SLICE_X65Y68         LUT3 (Prop_lut3_I1_O)        0.124     7.810 r  MouseCtl/tile_status[0][0][0]_i_17/O
                         net (fo=129, routed)         1.247     9.057    MouseCtl/ypos_reg[11]_52
    SLICE_X65Y62         LUT6 (Prop_lut6_I3_O)        0.124     9.181 r  MouseCtl/flag_counter[6]_i_114/O
                         net (fo=1, routed)           0.409     9.590    MouseCtl/flag_counter[6]_i_114_n_0
    SLICE_X66Y62         LUT6 (Prop_lut6_I5_O)        0.124     9.714 r  MouseCtl/flag_counter[6]_i_55/O
                         net (fo=1, routed)           0.663    10.378    MouseCtl/flag_counter[6]_i_55_n_0
    SLICE_X66Y63         LUT6 (Prop_lut6_I3_O)        0.124    10.502 f  MouseCtl/flag_counter[6]_i_19/O
                         net (fo=2, routed)           0.648    11.150    MouseCtl/flag_counter[6]_i_19_n_0
    SLICE_X67Y64         LUT6 (Prop_lut6_I0_O)        0.124    11.274 f  MouseCtl/tile_status[0][0][1]_i_20/O
                         net (fo=1, routed)           0.598    11.871    MouseCtl/tile_status[0][0][1]_i_20_n_0
    SLICE_X67Y70         LUT6 (Prop_lut6_I3_O)        0.124    11.995 f  MouseCtl/tile_status[0][0][1]_i_8/O
                         net (fo=2, routed)           0.424    12.420    MouseCtl/tile_status[0][0][1]_i_8_n_0
    SLICE_X65Y71         LUT2 (Prop_lut2_I1_O)        0.124    12.544 r  MouseCtl/tile_status[0][14][1]_i_2/O
                         net (fo=16, routed)          0.704    13.248    minesweeper/tile_status_reg[6][14][1]_0
    SLICE_X62Y78         LUT2 (Prop_lut2_I1_O)        0.124    13.372 r  minesweeper/flag_counter[3]_i_7/O
                         net (fo=1, routed)           0.000    13.372    minesweeper/flag_counter[3]_i_7_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.885 r  minesweeper/flag_counter_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.885    minesweeper/flag_counter_reg[3]_i_2_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.208 r  minesweeper/flag_counter_reg[6]_i_4/O[1]
                         net (fo=1, routed)           0.663    14.871    minesweeper/flag_counter[6]
    SLICE_X65Y78         LUT3 (Prop_lut3_I0_O)        0.331    15.202 r  minesweeper/flag_counter[6]_i_2/O
                         net (fo=1, routed)           0.000    15.202    minesweeper/flag_counter[6]_i_2_n_0
    SLICE_X65Y78         FDRE                                         r  minesweeper/flag_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        1.500    13.864    minesweeper/clk_65mhz
    SLICE_X65Y78         FDRE                                         r  minesweeper/flag_counter_reg[6]/C
                         clock pessimism              0.559    14.424    
                         clock uncertainty           -0.130    14.294    
    SLICE_X65Y78         FDRE (Setup_fdre_C_D)        0.075    14.369    minesweeper/flag_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.369    
                         arrival time                         -15.202    
  -------------------------------------------------------------------
                         slack                                 -0.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MouseCtl/reset_timeout_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/timeout_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.358%)  route 0.247ns (63.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        0.568    -0.596    MouseCtl/clk_65mhz
    SLICE_X71Y53         FDPE                                         r  MouseCtl/reset_timeout_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  MouseCtl/reset_timeout_cnt_reg/Q
                         net (fo=24, routed)          0.247    -0.208    MouseCtl/reset_timeout_cnt_reg_n_0
    SLICE_X67Y47         FDRE                                         r  MouseCtl/timeout_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        0.911    -0.762    MouseCtl/clk_65mhz
    SLICE_X67Y47         FDRE                                         r  MouseCtl/timeout_cnt_reg[10]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X67Y47         FDRE (Hold_fdre_C_R)        -0.018    -0.276    MouseCtl/timeout_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MouseCtl/reset_timeout_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/timeout_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.358%)  route 0.247ns (63.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        0.568    -0.596    MouseCtl/clk_65mhz
    SLICE_X71Y53         FDPE                                         r  MouseCtl/reset_timeout_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  MouseCtl/reset_timeout_cnt_reg/Q
                         net (fo=24, routed)          0.247    -0.208    MouseCtl/reset_timeout_cnt_reg_n_0
    SLICE_X67Y47         FDRE                                         r  MouseCtl/timeout_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        0.911    -0.762    MouseCtl/clk_65mhz
    SLICE_X67Y47         FDRE                                         r  MouseCtl/timeout_cnt_reg[11]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X67Y47         FDRE (Hold_fdre_C_R)        -0.018    -0.276    MouseCtl/timeout_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MouseCtl/reset_timeout_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/timeout_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.358%)  route 0.247ns (63.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        0.568    -0.596    MouseCtl/clk_65mhz
    SLICE_X71Y53         FDPE                                         r  MouseCtl/reset_timeout_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  MouseCtl/reset_timeout_cnt_reg/Q
                         net (fo=24, routed)          0.247    -0.208    MouseCtl/reset_timeout_cnt_reg_n_0
    SLICE_X67Y47         FDRE                                         r  MouseCtl/timeout_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        0.911    -0.762    MouseCtl/clk_65mhz
    SLICE_X67Y47         FDRE                                         r  MouseCtl/timeout_cnt_reg[12]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X67Y47         FDRE (Hold_fdre_C_R)        -0.018    -0.276    MouseCtl/timeout_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MouseCtl/reset_timeout_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/timeout_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.358%)  route 0.247ns (63.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        0.568    -0.596    MouseCtl/clk_65mhz
    SLICE_X71Y53         FDPE                                         r  MouseCtl/reset_timeout_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y53         FDPE (Prop_fdpe_C_Q)         0.141    -0.455 r  MouseCtl/reset_timeout_cnt_reg/Q
                         net (fo=24, routed)          0.247    -0.208    MouseCtl/reset_timeout_cnt_reg_n_0
    SLICE_X67Y47         FDRE                                         r  MouseCtl/timeout_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        0.911    -0.762    MouseCtl/clk_65mhz
    SLICE_X67Y47         FDRE                                         r  MouseCtl/timeout_cnt_reg[9]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X67Y47         FDRE (Hold_fdre_C_R)        -0.018    -0.276    MouseCtl/timeout_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MouseCtl/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/periodic_check_cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.237%)  route 0.265ns (61.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        0.569    -0.595    MouseCtl/clk_65mhz
    SLICE_X70Y52         FDPE                                         r  MouseCtl/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y52         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 r  MouseCtl/reset_periodic_check_cnt_reg/Q
                         net (fo=26, routed)          0.265    -0.166    MouseCtl/reset_periodic_check_cnt__0
    SLICE_X70Y48         FDRE                                         r  MouseCtl/periodic_check_cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        0.911    -0.762    MouseCtl/clk_65mhz
    SLICE_X70Y48         FDRE                                         r  MouseCtl/periodic_check_cnt_reg[17]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X70Y48         FDRE (Hold_fdre_C_R)         0.009    -0.249    MouseCtl/periodic_check_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MouseCtl/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/periodic_check_cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.237%)  route 0.265ns (61.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        0.569    -0.595    MouseCtl/clk_65mhz
    SLICE_X70Y52         FDPE                                         r  MouseCtl/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y52         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 r  MouseCtl/reset_periodic_check_cnt_reg/Q
                         net (fo=26, routed)          0.265    -0.166    MouseCtl/reset_periodic_check_cnt__0
    SLICE_X70Y48         FDRE                                         r  MouseCtl/periodic_check_cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        0.911    -0.762    MouseCtl/clk_65mhz
    SLICE_X70Y48         FDRE                                         r  MouseCtl/periodic_check_cnt_reg[18]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X70Y48         FDRE (Hold_fdre_C_R)         0.009    -0.249    MouseCtl/periodic_check_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MouseCtl/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/periodic_check_cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.237%)  route 0.265ns (61.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        0.569    -0.595    MouseCtl/clk_65mhz
    SLICE_X70Y52         FDPE                                         r  MouseCtl/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y52         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 r  MouseCtl/reset_periodic_check_cnt_reg/Q
                         net (fo=26, routed)          0.265    -0.166    MouseCtl/reset_periodic_check_cnt__0
    SLICE_X70Y48         FDRE                                         r  MouseCtl/periodic_check_cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        0.911    -0.762    MouseCtl/clk_65mhz
    SLICE_X70Y48         FDRE                                         r  MouseCtl/periodic_check_cnt_reg[19]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X70Y48         FDRE (Hold_fdre_C_R)         0.009    -0.249    MouseCtl/periodic_check_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MouseCtl/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/periodic_check_cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.237%)  route 0.265ns (61.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        0.569    -0.595    MouseCtl/clk_65mhz
    SLICE_X70Y52         FDPE                                         r  MouseCtl/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y52         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 r  MouseCtl/reset_periodic_check_cnt_reg/Q
                         net (fo=26, routed)          0.265    -0.166    MouseCtl/reset_periodic_check_cnt__0
    SLICE_X70Y48         FDRE                                         r  MouseCtl/periodic_check_cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        0.911    -0.762    MouseCtl/clk_65mhz
    SLICE_X70Y48         FDRE                                         r  MouseCtl/periodic_check_cnt_reg[20]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X70Y48         FDRE (Hold_fdre_C_R)         0.009    -0.249    MouseCtl/periodic_check_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MouseCtl/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/periodic_check_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.237%)  route 0.265ns (61.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        0.569    -0.595    MouseCtl/clk_65mhz
    SLICE_X70Y52         FDPE                                         r  MouseCtl/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y52         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 r  MouseCtl/reset_periodic_check_cnt_reg/Q
                         net (fo=26, routed)          0.265    -0.166    MouseCtl/reset_periodic_check_cnt__0
    SLICE_X70Y48         FDRE                                         r  MouseCtl/periodic_check_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        0.911    -0.762    MouseCtl/clk_65mhz
    SLICE_X70Y48         FDRE                                         r  MouseCtl/periodic_check_cnt_reg[21]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X70Y48         FDRE (Hold_fdre_C_R)         0.009    -0.249    MouseCtl/periodic_check_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 MouseCtl/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            MouseCtl/periodic_check_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.237%)  route 0.265ns (61.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        0.569    -0.595    MouseCtl/clk_65mhz
    SLICE_X70Y52         FDPE                                         r  MouseCtl/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y52         FDPE (Prop_fdpe_C_Q)         0.164    -0.431 r  MouseCtl/reset_periodic_check_cnt_reg/Q
                         net (fo=26, routed)          0.265    -0.166    MouseCtl/reset_periodic_check_cnt__0
    SLICE_X70Y48         FDRE                                         r  MouseCtl/periodic_check_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/clkout1_buf/O
                         net (fo=2277, routed)        0.911    -0.762    MouseCtl/clk_65mhz
    SLICE_X70Y48         FDRE                                         r  MouseCtl/periodic_check_cnt_reg[24]/C
                         clock pessimism              0.504    -0.258    
    SLICE_X70Y48         FDRE (Hold_fdre_C_R)         0.009    -0.249    MouseCtl/periodic_check_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y8      minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y8      minesweeper/td/fd_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y20     minesweeper/td/four_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y20     minesweeper/td/four_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y35     minesweeper/td/one_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y35     minesweeper/td/one_bcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y14     minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y14     minesweeper/td/six_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y13     minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y13     minesweeper/td/fd_gcm/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y46     mouse_renderer/blank_reg[0]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X70Y46     mouse_renderer/blank_reg[0]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y45     mouse_renderer/hsync_reg[0]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y45     mouse_renderer/vsync_reg[0]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y48     minesweeper/vcount_reg[1][0]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y48     minesweeper/vcount_reg[1][0]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y48     minesweeper/vcount_reg[1][1]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y48     minesweeper/vcount_reg[1][1]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y48     minesweeper/vcount_reg[1][2]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y48     minesweeper/vcount_reg[1][2]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y48     minesweeper/vcount_reg[1][0]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y48     minesweeper/vcount_reg[1][0]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y48     minesweeper/vcount_reg[1][1]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y48     minesweeper/vcount_reg[1][1]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y48     minesweeper/vcount_reg[1][2]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y48     minesweeper/vcount_reg[1][2]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y48     minesweeper/vcount_reg[1][3]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y48     minesweeper/vcount_reg[1][3]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y48     minesweeper/vcount_reg[1][4]_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X56Y48     minesweeper/vcount_reg[1][4]_srl7/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/mmcm_adv_inst/CLKFBOUT



