ARCHITECTURES list {
 {top_axi_dma_bridge struct} list {
  TASK_SETTINGS list {
   PLUGIN_SETTINGS list {
    XilinxVivado atom {TaskSetting compileImportCores 1 TaskSetting importPath {$HDS_PROJECT_DIR} TaskSetting importUnisim 0 TaskSetting mappingsOnly 0 TaskSetting userInvokeScriptHistory %(SideDataDesignDir)/Scripts/invokeScript.tcl TaskSetting deleteHDL 0 TaskSetting advancedHdlText {$HDS_PROJECT_DIR/xil_defaultlib/hdl} TaskSetting unisimPointPath {$HDS_PROJECT_DIR} TaskSetting cacheLocation {$HDS_TEAM_HOME/vivado} TaskSetting setActiveAltSynView 1 TaskSetting debug 0 TaskSetting showAdvanced 0 TaskSetting addToSearchPath 0 TaskSetting addSubLibToShLibSearchPath 0 TaskSetting vivadoPrjPath {$%(library)/top_axi_dma_bridge/top_axi_dma_bridge.xpr} TaskSetting advancedHdsReposText {} TaskSetting advancedHdlReposText {} TaskSetting vivadoPrjDir {$%(library)/top_axi_dma_bridge} TaskSetting customUnisimPath {} TaskSetting prjSetup 1 TaskSetting exeArgs {} TaskSetting exePath C:/Xilinx/Vivado/2017.2/bin TaskSetting userWorkingDir C:/Users/net/AppData/Local/Temp/vivado_net TaskSetting importMode copy TaskSetting runImport 0 TaskSetting targetLang VHDL TaskSetting pointToUnisim 1 TaskSetting cuUnbound 1 TaskSetting runHardware 0 TaskSetting cuCopyIP 0 TaskSetting xilinxIPCoresLibrary xil_defaultlib TaskSetting vivadoPrjName top_axi_dma_bridge TaskSetting removeIP 0 TaskSetting postScriptPath %(SideDataDesignDir)/Scripts/postScript.tcl TaskSetting invokeScript 1 TaskSetting targetLangValues {{} VHDL Verilog} TaskSetting importDcp 0 TaskSetting copySideData 1 TaskSetting recommendedMappings 1 TaskSetting forceRecreate 0 TaskSetting overwriteExistingCores 1 TaskSetting removeHDL 0 TaskSetting genSimTarget 0 TaskSetting advancedWorkspaceText {} TaskSetting cuPoint 1 TaskSetting prjDevice xc7z010clg400-1 TaskSetting impTestBench 0 TaskSetting copySideDataMode file TaskSetting createVM 0 TaskSetting userInvokeScript %(SideDataDesignDir)/Scripts/invokeScript.tcl TaskSetting cuAdd 1 TaskSetting cuCopyIPDestPath {} TaskSetting advancedHdsText {$HDS_PROJECT_DIR/xil_defaultlib/hds} TaskSetting deleteLib 0 TaskSetting vivadoPrjExtension .xpr TaskSetting impFuncSim 0 TaskSetting prjPathHistory {{$%(library)/vivado/top_axi_mst_sbus_bridge/top_axi_mst_sbus_bridge.xpr} {$%(library)/top_axi_dma_bridge/top_axi_dma_bridge.xpr}} TaskSetting projectMode 1 TaskSetting cuCopyIPDest 0 TaskSetting overwriteMappings 0 TaskSetting preScriptHistory %(SideDataDesignDir)/Scripts/preScript.tcl TaskSetting unisimLocationOption 0 TaskSetting setImportedHDLDontTouch 1 TaskSetting launchGUI 1 TaskSetting preScriptPath %(SideDataDesignDir)/Scripts/preScript.tcl TaskSetting softenerList {$%(library) %(SideDataDesignDir) $HDS_PROJECT_DIR $HDS_TEAM_HOME $HDS_HOME $XILINX_VIVADO} TaskSetting compilerExePath C:/MentorGraphics/modeltech64_10.2c/win64 TaskSetting preScript 0 TaskSetting launchVivado 1 TaskSetting cuUseIP 1 TaskSetting runCompile 0 TaskSetting sharedProject 0 TaskSetting compExtraArgs {} TaskSetting advancedWorkspaceHdsText {} TaskSetting postScript 0 TaskSetting addSubLibToShPrj 0 TaskSetting postScriptHistory %(SideDataDesignDir)/Scripts/postScript.tcl TaskSetting generateBatchScripts 0 TaskSetting cuFileMapOption 0}
    ModelSimSimulator atom {TaskSetting Arguments {} TaskSetting Communication 1 TaskSetting DelaySelection typ TaskSetting GlitchGeneration 1 TaskSetting InitCmd {} TaskSetting LogFile {} TaskSetting RemoteHost {} TaskSetting Resolution ns TaskSetting SdfDelay typ TaskSetting SdfMultiSrcDelay latest TaskSetting SdfReduce 0 TaskSetting SdfWarnings 1 TaskSetting TimingChecks 1 TaskSetting UseBatch 0 TaskSetting UseGUI 1 TaskSetting VitalVersion 95 TaskSetting autoNames 1 TaskSetting coverage 0 TaskSetting excludePSL 0 TaskSetting exepath %task_ModelSimPath TaskSetting minimumSimSetting 0 TaskSetting saveReplayScript 0 TaskSetting useCustomSimDir 0}
   }
  }
 }
}
