--------------------------------------------------------------------------------
Release 11.1 Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

/mnt/cad/Xilinx/11.1/ISE/bin/lin64/unwrapped/trce -ise
/home/jikken17/FPGA_TOP/ISE/ISE.ise -intstyle ise -v 3 -s 1 -fastpaths -xml
fpga_top.twx fpga_top.ncd -o fpga_top.twr fpga_top.pcf

Design file:              fpga_top.ncd
Physical constraint file: fpga_top.pcf
Device,package,speed:     xc5vlx50,ff676,-1 (PRODUCTION 1.66 2009-08-24, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: A_CRG/DCM_ADV_INST/CLKIN
  Logical resource: A_CRG/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: A_CRG/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: A_CRG/DCM_ADV_INST/CLK0
  Logical resource: A_CRG/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: A_CRG/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: A_CRG/DCM_ADV_INST/CLKIN
  Logical resource: A_CRG/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: A_CRG/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_A_CRG_CLKFX_BUF = PERIOD TIMEGRP "A_CRG_CLKFX_BUF" 
TS_sys_clk_pin * 0.75         HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_A_CRG_CLKFX_BUF = PERIOD TIMEGRP "A_CRG_CLKFX_BUF" TS_sys_clk_pin * 0.75
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_10_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[10].ODDR/SR
  Location pin: OLOGIC_X0Y198.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_11_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[11].ODDR/SR
  Location pin: OLOGIC_X0Y199.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_0_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[0].ODDR/SR
  Location pin: OLOGIC_X0Y188.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_A_CRG_CLKFX_BUF_1 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_1" 
TS_sys_clk_pin *         0.75 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_A_CRG_CLKFX_BUF_1 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_1" TS_sys_clk_pin *
        0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_10_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[10].ODDR/SR
  Location pin: OLOGIC_X0Y198.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_11_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[11].ODDR/SR
  Location pin: OLOGIC_X0Y199.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_0_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[0].ODDR/SR
  Location pin: OLOGIC_X0Y188.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_A_CRG_CLKDV_BUF = PERIOD TIMEGRP "A_CRG_CLKDV_BUF" 
TS_sys_clk_pin / 2 HIGH         50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.054ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_A_CRG_CLKDV_BUF = PERIOD TIMEGRP "A_CRG_CLKDV_BUF" TS_sys_clk_pin / 2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: A_LCD/valid_i_lvl/SR
  Logical resource: A_LCD/valid_i_lvl/SR
  Location pin: SLICE_X37Y89.SR
  Clock network: A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: A_LCD/valid_i_lvl/SR
  Logical resource: A_LCD/valid_i_lvl/SR
  Location pin: SLICE_X37Y89.SR
  Clock network: A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: A_LCD/valid_i_d/SR
  Logical resource: A_LCD/valid_i_d/SR
  Location pin: SLICE_X41Y83.SR
  Clock network: A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_A_CRG_CLKFX_BUF_0 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_0" 
TS_sys_clk_pin *         0.75 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.400ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_A_CRG_CLKFX_BUF_0 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_0" TS_sys_clk_pin *
        0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_10_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[10].ODDR/SR
  Location pin: OLOGIC_X0Y198.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_11_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[11].ODDR/SR
  Location pin: OLOGIC_X0Y199.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_0_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[0].ODDR/SR
  Location pin: OLOGIC_X0Y188.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_A_CRG_CLKDV_BUF_0 = PERIOD TIMEGRP "A_CRG_CLKDV_BUF_0" 
TS_sys_clk_pin / 2         HIGH 50%;

 5583 paths analyzed, 1004 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.497ns.
--------------------------------------------------------------------------------
Slack (setup path):     15.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_3 (FF)
  Destination:          A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.374ns (Levels of Logic = 5)
  Clock Path Skew:      0.002ns (0.169 - 0.167)
  Source Clock:         Clock50 rising at 0.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.125ns

  Clock Uncertainty:          0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_3 to A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y41.DQ      Tcko                  0.450   A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count<3>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_3
    SLICE_X50Y44.D2      net (fanout=7)        0.832   A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count<3>
    SLICE_X50Y44.DMUX    Tilo                  0.243   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count<14>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>11311
    SLICE_X51Y45.C3      net (fanout=5)        0.603   N149
    SLICE_X51Y45.C       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state<1>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state_and00051
    SLICE_X51Y46.B1      net (fanout=4)        0.870   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state_and0005
    SLICE_X51Y46.B       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<11>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1170
    SLICE_X50Y45.A2      net (fanout=1)        0.913   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1170
    SLICE_X50Y45.A       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state<0>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1269
    SLICE_X50Y45.B6      net (fanout=1)        0.154   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1269
    SLICE_X50Y45.CLK     Tas                   0.027   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state<0>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1291
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_0
    -------------------------------------------------  ---------------------------
    Total                                      4.374ns (1.002ns logic, 3.372ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_3 (FF)
  Destination:          A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.259ns (Levels of Logic = 4)
  Clock Path Skew:      -0.075ns (0.477 - 0.552)
  Source Clock:         Clock50 rising at 0.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.125ns

  Clock Uncertainty:          0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_3 to A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y41.DQ      Tcko                  0.450   A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count<3>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_3
    SLICE_X50Y44.D2      net (fanout=7)        0.832   A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count<3>
    SLICE_X50Y44.DMUX    Tilo                  0.243   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count<14>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>11311
    SLICE_X51Y45.C3      net (fanout=5)        0.603   N149
    SLICE_X51Y45.C       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state<1>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state_and00051
    SLICE_X51Y46.A1      net (fanout=4)        0.872   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state_and0005
    SLICE_X51Y46.A       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<11>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<2>133
    SLICE_X48Y44.A1      net (fanout=1)        1.064   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<2>133
    SLICE_X48Y44.CLK     Tas                   0.007   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state<2>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<2>11111
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_2
    -------------------------------------------------  ---------------------------
    Total                                      4.259ns (0.888ns logic, 3.371ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_4 (FF)
  Destination:          A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.324ns (Levels of Logic = 5)
  Clock Path Skew:      0.011ns (0.527 - 0.516)
  Source Clock:         Clock50 rising at 0.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.125ns

  Clock Uncertainty:          0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.180ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_4 to A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y43.AQ      Tcko                  0.450   A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count<5>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_4
    SLICE_X50Y44.D3      net (fanout=6)        0.798   A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count<4>
    SLICE_X50Y44.DMUX    Tilo                  0.227   A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count<14>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>11311
    SLICE_X51Y45.C3      net (fanout=5)        0.603   N149
    SLICE_X51Y45.C       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state<1>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state_and00051
    SLICE_X51Y46.B1      net (fanout=4)        0.870   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state_and0005
    SLICE_X51Y46.B       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<11>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1170
    SLICE_X50Y45.A2      net (fanout=1)        0.913   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1170
    SLICE_X50Y45.A       Tilo                  0.094   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state<0>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1269
    SLICE_X50Y45.B6      net (fanout=1)        0.154   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1269
    SLICE_X50Y45.CLK     Tas                   0.027   A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state<0>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_next_state<0>1291
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_0
    -------------------------------------------------  ---------------------------
    Total                                      4.324ns (0.986ns logic, 3.338ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_A_CRG_CLKDV_BUF_0 = PERIOD TIMEGRP "A_CRG_CLKDV_BUF_0" TS_sys_clk_pin / 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_29 (FF)
  Destination:          A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock50 rising at 20.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_29 to A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y50.BQ      Tcko                  0.414   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<31>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_29
    SLICE_X51Y50.AX      net (fanout=2)        0.285   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<29>
    SLICE_X51Y50.CLK     Tckdi       (-Th)     0.229   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<31>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_28
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.185ns logic, 0.285ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_9 (FF)
  Destination:          A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock50 rising at 20.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_9 to A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y46.BQ      Tcko                  0.414   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<11>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_9
    SLICE_X51Y46.AX      net (fanout=2)        0.285   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<9>
    SLICE_X51Y46.CLK     Tckdi       (-Th)     0.229   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<11>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_8
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.185ns logic, 0.285ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_1 (FF)
  Destination:          A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clock50 rising at 20.000ns
  Destination Clock:    Clock50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_1 to A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y47.BQ      Tcko                  0.414   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<3>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_1
    SLICE_X51Y47.AX      net (fanout=2)        0.288   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<1>
    SLICE_X51Y47.CLK     Tckdi       (-Th)     0.229   A_PS2_KEY_MOUSE/A0_MOUSE/m1/q<3>
                                                       A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.185ns logic, 0.288ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_A_CRG_CLKDV_BUF_0 = PERIOD TIMEGRP "A_CRG_CLKDV_BUF_0" TS_sys_clk_pin / 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: A_LCD/valid_i_lvl/SR
  Logical resource: A_LCD/valid_i_lvl/SR
  Location pin: SLICE_X37Y89.SR
  Clock network: A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: A_LCD/valid_i_lvl/SR
  Logical resource: A_LCD/valid_i_lvl/SR
  Location pin: SLICE_X37Y89.SR
  Clock network: A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv
--------------------------------------------------------------------------------
Slack: 18.946ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: A_LCD/valid_i_d/SR
  Logical resource: A_LCD/valid_i_d/SR
  Location pin: SLICE_X41Y83.SR
  Clock network: A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_A_CRG_CLKFX_BUF_2 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_2" 
TS_sys_clk_pin *         0.75 HIGH 50%;

 129894 paths analyzed, 4881 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.763ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_DVI_TELE_TXRX/DISP_MODE_1 (FF)
  Destination:          A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_0 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.360ns (Levels of Logic = 4)
  Clock Path Skew:      -0.272ns (1.112 - 1.384)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_DVI_TELE_TXRX/DISP_MODE_1 to A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y85.BQ       Tcko                  0.450   A_DVI_TELE_TXRX/DISP_MODE<1>
                                                       A_DVI_TELE_TXRX/DISP_MODE_1
    SLICE_X18Y54.B4      net (fanout=37)       3.651   A_DVI_TELE_TXRX/DISP_MODE<1>
    SLICE_X18Y54.B       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_3
                                                       A_DVI_TELE_TXRX/i_disp_adr<6>21
    SLICE_X17Y51.B1      net (fanout=10)       1.222   N39
    SLICE_X17Y51.B       Tilo                  0.094   A_DVI_TELE_TXRX/i_disp_adr<5>
                                                       A_DVI_TELE_TXRX/i_disp_adr<5>1
    SLICE_X26Y69.D2      net (fanout=8)        1.805   A_DVI_TELE_TXRX/i_disp_adr<5>
    SLICE_X26Y69.D       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_and000021
    SLICE_X38Y78.D3      net (fanout=16)       2.019   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24
    SLICE_X38Y78.D       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_and00001
    SLICE_X41Y77.CE      net (fanout=1)        0.608   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_and0000
    SLICE_X41Y77.CLK     Tceck                 0.229   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_0
    -------------------------------------------------  ---------------------------
    Total                                     10.360ns (1.055ns logic, 9.305ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_DVI_TELE_TXRX/DISP_MODE_1 (FF)
  Destination:          A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_2 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.360ns (Levels of Logic = 4)
  Clock Path Skew:      -0.272ns (1.112 - 1.384)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_DVI_TELE_TXRX/DISP_MODE_1 to A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y85.BQ       Tcko                  0.450   A_DVI_TELE_TXRX/DISP_MODE<1>
                                                       A_DVI_TELE_TXRX/DISP_MODE_1
    SLICE_X18Y54.B4      net (fanout=37)       3.651   A_DVI_TELE_TXRX/DISP_MODE<1>
    SLICE_X18Y54.B       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_3
                                                       A_DVI_TELE_TXRX/i_disp_adr<6>21
    SLICE_X17Y51.B1      net (fanout=10)       1.222   N39
    SLICE_X17Y51.B       Tilo                  0.094   A_DVI_TELE_TXRX/i_disp_adr<5>
                                                       A_DVI_TELE_TXRX/i_disp_adr<5>1
    SLICE_X26Y69.D2      net (fanout=8)        1.805   A_DVI_TELE_TXRX/i_disp_adr<5>
    SLICE_X26Y69.D       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_and000021
    SLICE_X38Y78.D3      net (fanout=16)       2.019   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24
    SLICE_X38Y78.D       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_and00001
    SLICE_X41Y77.CE      net (fanout=1)        0.608   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_and0000
    SLICE_X41Y77.CLK     Tceck                 0.229   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_2
    -------------------------------------------------  ---------------------------
    Total                                     10.360ns (1.055ns logic, 9.305ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               A_DVI_TELE_TXRX/DISP_MODE_1 (FF)
  Destination:          A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_1 (FF)
  Requirement:          13.333ns
  Data Path Delay:      10.360ns (Levels of Logic = 4)
  Clock Path Skew:      -0.272ns (1.112 - 1.384)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.131ns

  Clock Uncertainty:          0.131ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: A_DVI_TELE_TXRX/DISP_MODE_1 to A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y85.BQ       Tcko                  0.450   A_DVI_TELE_TXRX/DISP_MODE<1>
                                                       A_DVI_TELE_TXRX/DISP_MODE_1
    SLICE_X18Y54.B4      net (fanout=37)       3.651   A_DVI_TELE_TXRX/DISP_MODE<1>
    SLICE_X18Y54.B       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_3
                                                       A_DVI_TELE_TXRX/i_disp_adr<6>21
    SLICE_X17Y51.B1      net (fanout=10)       1.222   N39
    SLICE_X17Y51.B       Tilo                  0.094   A_DVI_TELE_TXRX/i_disp_adr<5>
                                                       A_DVI_TELE_TXRX/i_disp_adr<5>1
    SLICE_X26Y69.D2      net (fanout=8)        1.805   A_DVI_TELE_TXRX/i_disp_adr<5>
    SLICE_X26Y69.D       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_and000021
    SLICE_X38Y78.D3      net (fanout=16)       2.019   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/N24
    SLICE_X38Y78.D       Tilo                  0.094   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_and00001
    SLICE_X41Y77.CE      net (fanout=1)        0.608   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_and0000
    SLICE_X41Y77.CLK     Tceck                 0.229   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_1
    -------------------------------------------------  ---------------------------
    Total                                     10.360ns (1.055ns logic, 9.305ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_A_CRG_CLKFX_BUF_2 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_2" TS_sys_clk_pin *
        0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_37 (FF)
  Destination:          A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (0.573 - 0.521)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_37 to A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y85.BQ      Tcko                  0.414   A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand<7>
                                                       A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_37
    SLICE_X8Y85.BX       net (fanout=2)        0.284   A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand<5>
    SLICE_X8Y85.CLK      Tckdi       (-Th)     0.242   A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out<15>
                                                       A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_13
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.172ns logic, 0.284ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_1 (FF)
  Destination:          A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.506 - 0.471)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_1 to A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y46.BQ      Tcko                  0.414   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_1
    SLICE_X24Y46.BX      net (fanout=1)        0.282   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_1
    SLICE_X24Y46.CLK     Tckdi       (-Th)     0.242   A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_3
                                                       A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_1
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.172ns logic, 0.282ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_39 (FF)
  Destination:          A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 0)
  Clock Path Skew:      0.052ns (0.573 - 0.521)
  Source Clock:         Clock75 rising at 0.000ns
  Destination Clock:    Clock75 rising at 13.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_39 to A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y85.DQ      Tcko                  0.414   A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand<7>
                                                       A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_39
    SLICE_X8Y85.DX       net (fanout=2)        0.288   A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCommand<7>
    SLICE_X8Y85.CLK      Tckdi       (-Th)     0.230   A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out<15>
                                                       A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_15
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.184ns logic, 0.288ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_A_CRG_CLKFX_BUF_2 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_2" TS_sys_clk_pin *
        0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_10_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[10].ODDR/SR
  Location pin: OLOGIC_X0Y198.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_11_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[11].ODDR/SR
  Location pin: OLOGIC_X0Y199.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------
Slack: 10.933ns (period - (min high pulse limit / (high pulse / period)))
  Period: 13.333ns
  High pulse: 6.666ns
  High pulse limit: 1.200ns (Tospwh)
  Physical resource: DVI_D_0_OBUF/SR
  Logical resource: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[0].ODDR/SR
  Location pin: OLOGIC_X0Y188.SR
  Clock network: A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf_not0000
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      8.332ns|      8.072ns|            0|            0|            0|       135477|
| TS_A_CRG_CLKFX_BUF            |     13.333ns|      2.400ns|          N/A|            0|            0|            0|            0|
| TS_A_CRG_CLKFX_BUF_1          |     13.333ns|      2.400ns|          N/A|            0|            0|            0|            0|
| TS_A_CRG_CLKDV_BUF            |     20.000ns|      1.054ns|          N/A|            0|            0|            0|            0|
| TS_A_CRG_CLKFX_BUF_0          |     13.333ns|      2.400ns|          N/A|            0|            0|            0|            0|
| TS_A_CRG_CLKDV_BUF_0          |     20.000ns|      4.497ns|          N/A|            0|            0|         5583|            0|
| TS_A_CRG_CLKFX_BUF_2          |     13.333ns|     10.763ns|          N/A|            0|            0|       129894|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.763|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 135477 paths, 0 nets, and 7874 connections

Design statistics:
   Minimum period:  10.763ns{1}   (Maximum frequency:  92.911MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 30 16:43:27 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 448 MB



