============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Tue Aug 13 15:32:35 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1001 : Import ChipWatcher
RUN-1003 : finish command "import_db Quick_Start_pr.db" in  3.496111s wall, 3.291621s user + 0.093601s system = 3.385222s CPU (96.8%)

RUN-1004 : used memory is 249 MB, reserved memory is 229 MB, peak memory is 249 MB
GUI-8501 ERROR: Bit file code (1110001001110111) does not match with the chipwatcher's (0110110100011101).
GUI-1001 : User opens chip watcher ...
GUI-1001 : Disable net trigger clk25m success
GUI-1001 : Enable net trigger pwm_start_stop[0] success
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  3.442291s wall, 3.104420s user + 0.124801s system = 3.229221s CPU (93.8%)

RUN-1004 : used memory is 307 MB, reserved memory is 275 MB, peak memory is 307 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 1 trigger nets, 44 data nets.
KIT-1004 : Chipwatcher code = 0011101010011001
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6121/24 useful/useless nets, 2450/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 6012/109 useful/useless nets, 2341/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6012/0 useful/useless nets, 2341/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  2.900930s wall, 2.823618s user + 0.015600s system = 2.839218s CPU (97.9%)

RUN-1004 : used memory is 321 MB, reserved memory is 286 MB, peak memory is 321 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6045/0 useful/useless nets, 2376/0 useful/useless insts
SYN-1016 : Merged 5 instances.
SYN-2571 : Optimize after map_dsp, round 1, 5 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6040/0 useful/useless nets, 2371/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6096/1 useful/useless nets, 2428/0 useful/useless insts
SYN-2501 : Optimize round 1, 6 better
SYN-2501 : Optimize round 2
SYN-1032 : 6096/0 useful/useless nets, 2428/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 6236/6 useful/useless nets, 2568/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 26600, tnet num: 6237, tinst num: 2563, tnode num: 33832, tedge num: 45322.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6237 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6131/0 useful/useless nets, 2463/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1673 nodes)...
SYN-4005 : Packed 29 SEQ with LUT/SLICE
SYN-4006 : 18 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 157/2297 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.423914s wall, 2.340015s user + 0.109201s system = 2.449216s CPU (101.0%)

RUN-1004 : used memory is 415 MB, reserved memory is 379 MB, peak memory is 416 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.573995s wall, 5.397635s user + 0.187201s system = 5.584836s CPU (100.2%)

RUN-1004 : used memory is 415 MB, reserved memory is 379 MB, peak memory is 416 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (42 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clk_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2222 instances
RUN-1001 : 1058 mslices, 1057 lslices, 98 pads, 3 brams, 0 dsps
RUN-1001 : There are total 5994 nets
RUN-1001 : 3062 nets have 2 pins
RUN-1001 : 2189 nets have [3 - 5] pins
RUN-1001 : 528 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2220 instances, 2115 slices, 40 macros(374 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25789, tnet num: 5992, tinst num: 2220, tnode num: 31488, tedge num: 43341.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.187462s wall, 1.201208s user + 0.031200s system = 1.232408s CPU (103.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 954564
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.433482
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 575508, overlap = 198
PHY-3002 : Step(2): len = 402534, overlap = 268.25
PHY-3002 : Step(3): len = 313694, overlap = 296.75
PHY-3002 : Step(4): len = 253974, overlap = 316
PHY-3002 : Step(5): len = 207802, overlap = 331.75
PHY-3002 : Step(6): len = 169834, overlap = 349.75
PHY-3002 : Step(7): len = 140456, overlap = 364.5
PHY-3002 : Step(8): len = 120709, overlap = 380.25
PHY-3002 : Step(9): len = 97378.6, overlap = 392
PHY-3002 : Step(10): len = 91847.1, overlap = 393.5
PHY-3002 : Step(11): len = 81794.2, overlap = 400.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.85157e-07
PHY-3002 : Step(12): len = 80012.2, overlap = 399
PHY-3002 : Step(13): len = 81258.1, overlap = 397.25
PHY-3002 : Step(14): len = 91881.9, overlap = 381.25
PHY-3002 : Step(15): len = 99038.5, overlap = 357.5
PHY-3002 : Step(16): len = 100152, overlap = 349.25
PHY-3002 : Step(17): len = 99802, overlap = 346.75
PHY-3002 : Step(18): len = 102097, overlap = 341
PHY-3002 : Step(19): len = 104105, overlap = 330.5
PHY-3002 : Step(20): len = 104126, overlap = 327.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.77031e-06
PHY-3002 : Step(21): len = 103645, overlap = 327.5
PHY-3002 : Step(22): len = 104844, overlap = 327.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.95697e-06
PHY-3002 : Step(23): len = 104845, overlap = 326.5
PHY-3002 : Step(24): len = 110144, overlap = 320
PHY-3002 : Step(25): len = 122731, overlap = 293.75
PHY-3002 : Step(26): len = 120121, overlap = 289.75
PHY-3002 : Step(27): len = 119765, overlap = 282.5
PHY-3002 : Step(28): len = 120515, overlap = 280
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.91394e-06
PHY-3002 : Step(29): len = 121713, overlap = 279.5
PHY-3002 : Step(30): len = 127358, overlap = 269.25
PHY-3002 : Step(31): len = 129112, overlap = 260.25
PHY-3002 : Step(32): len = 131868, overlap = 245.75
PHY-3002 : Step(33): len = 132639, overlap = 235
PHY-3002 : Step(34): len = 134516, overlap = 224.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.18279e-05
PHY-3002 : Step(35): len = 135864, overlap = 222.5
PHY-3002 : Step(36): len = 141867, overlap = 210.5
PHY-3002 : Step(37): len = 146952, overlap = 198.75
PHY-3002 : Step(38): len = 147169, overlap = 195.25
PHY-3002 : Step(39): len = 147990, overlap = 199
PHY-3002 : Step(40): len = 148385, overlap = 196
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.36558e-05
PHY-3002 : Step(41): len = 149330, overlap = 197
PHY-3002 : Step(42): len = 150970, overlap = 199.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004631s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.168372s wall, 1.138807s user + 0.000000s system = 1.138807s CPU (97.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.713904s wall, 0.702005s user + 0.015600s system = 0.717605s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.0266e-06
PHY-3002 : Step(43): len = 152345, overlap = 182.25
PHY-3002 : Step(44): len = 153305, overlap = 180
PHY-3002 : Step(45): len = 152335, overlap = 177.25
PHY-3002 : Step(46): len = 150360, overlap = 181.5
PHY-3002 : Step(47): len = 147562, overlap = 188
PHY-3002 : Step(48): len = 144606, overlap = 201
PHY-3002 : Step(49): len = 140086, overlap = 212.75
PHY-3002 : Step(50): len = 136936, overlap = 221.75
PHY-3002 : Step(51): len = 134457, overlap = 230.5
PHY-3002 : Step(52): len = 132112, overlap = 234.25
PHY-3002 : Step(53): len = 130119, overlap = 238.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.05319e-06
PHY-3002 : Step(54): len = 132403, overlap = 233
PHY-3002 : Step(55): len = 135707, overlap = 224.75
PHY-3002 : Step(56): len = 135226, overlap = 223.25
PHY-3002 : Step(57): len = 135905, overlap = 220.75
PHY-3002 : Step(58): len = 136937, overlap = 218
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.52464e-05
PHY-3002 : Step(59): len = 139328, overlap = 215.5
PHY-3002 : Step(60): len = 149391, overlap = 190.5
PHY-3002 : Step(61): len = 149974, overlap = 182
PHY-3002 : Step(62): len = 150115, overlap = 179.25
PHY-3002 : Step(63): len = 151162, overlap = 174
PHY-3002 : Step(64): len = 152969, overlap = 171.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.04929e-05
PHY-3002 : Step(65): len = 156340, overlap = 169
PHY-3002 : Step(66): len = 164844, overlap = 155.75
PHY-3002 : Step(67): len = 165033, overlap = 150.75
PHY-3002 : Step(68): len = 165033, overlap = 145
PHY-3002 : Step(69): len = 165888, overlap = 146
PHY-3002 : Step(70): len = 167770, overlap = 142.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.09857e-05
PHY-3002 : Step(71): len = 171437, overlap = 136.25
PHY-3002 : Step(72): len = 176554, overlap = 132.75
PHY-3002 : Step(73): len = 177674, overlap = 125.75
PHY-3002 : Step(74): len = 178955, overlap = 126.75
PHY-3002 : Step(75): len = 179130, overlap = 123.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000121971
PHY-3002 : Step(76): len = 183379, overlap = 118.75
PHY-3002 : Step(77): len = 187215, overlap = 117.5
PHY-3002 : Step(78): len = 188215, overlap = 117.5
PHY-3002 : Step(79): len = 188074, overlap = 119.5
PHY-3002 : Step(80): len = 187913, overlap = 125
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.116381s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (96.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.723978s wall, 0.655204s user + 0.015600s system = 0.670804s CPU (92.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.88024e-05
PHY-3002 : Step(81): len = 193870, overlap = 209.25
PHY-3002 : Step(82): len = 195050, overlap = 192.75
PHY-3002 : Step(83): len = 192391, overlap = 189
PHY-3002 : Step(84): len = 187124, overlap = 194.25
PHY-3002 : Step(85): len = 181865, overlap = 200
PHY-3002 : Step(86): len = 177131, overlap = 205.25
PHY-3002 : Step(87): len = 173538, overlap = 211.5
PHY-3002 : Step(88): len = 169923, overlap = 218.25
PHY-3002 : Step(89): len = 167024, overlap = 223.75
PHY-3002 : Step(90): len = 164827, overlap = 227.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000117605
PHY-3002 : Step(91): len = 172151, overlap = 213.25
PHY-3002 : Step(92): len = 177071, overlap = 199.5
PHY-3002 : Step(93): len = 179508, overlap = 185.5
PHY-3002 : Step(94): len = 178203, overlap = 187
PHY-3002 : Step(95): len = 177515, overlap = 191
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00022679
PHY-3002 : Step(96): len = 185140, overlap = 183.25
PHY-3002 : Step(97): len = 187972, overlap = 172.75
PHY-3002 : Step(98): len = 192459, overlap = 164
PHY-3002 : Step(99): len = 193853, overlap = 163.5
PHY-3002 : Step(100): len = 193194, overlap = 166.75
PHY-3002 : Step(101): len = 192903, overlap = 167
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000410922
PHY-3002 : Step(102): len = 198069, overlap = 161.75
PHY-3002 : Step(103): len = 199822, overlap = 161.25
PHY-3002 : Step(104): len = 202612, overlap = 155.25
PHY-3002 : Step(105): len = 205448, overlap = 153.75
PHY-3002 : Step(106): len = 205317, overlap = 154.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000818966
PHY-3002 : Step(107): len = 208369, overlap = 151
PHY-3002 : Step(108): len = 209632, overlap = 150.5
PHY-3002 : Step(109): len = 212098, overlap = 149
PHY-3002 : Step(110): len = 212424, overlap = 146.5
PHY-3002 : Step(111): len = 212772, overlap = 146.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00145522
PHY-3002 : Step(112): len = 214736, overlap = 145
PHY-3002 : Step(113): len = 215710, overlap = 147.25
PHY-3002 : Step(114): len = 216405, overlap = 148.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00211005
PHY-3002 : Step(115): len = 217205, overlap = 147.75
PHY-3002 : Step(116): len = 218329, overlap = 144.5
PHY-3002 : Step(117): len = 219300, overlap = 145.75
PHY-3002 : Step(118): len = 219591, overlap = 146
PHY-3002 : Step(119): len = 220523, overlap = 143.25
PHY-3002 : Step(120): len = 220870, overlap = 142.25
PHY-3002 : Step(121): len = 221327, overlap = 141.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.277867s wall, 0.218401s user + 0.078001s system = 0.296402s CPU (106.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 95%, beta_incr = 0.433482
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.093797s wall, 1.014007s user + 0.000000s system = 1.014007s CPU (92.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.751560s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (93.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000379942
PHY-3002 : Step(122): len = 228375, overlap = 132.25
PHY-3002 : Step(123): len = 225908, overlap = 126
PHY-3002 : Step(124): len = 218904, overlap = 135.25
PHY-3002 : Step(125): len = 217134, overlap = 130.75
PHY-3002 : Step(126): len = 214443, overlap = 133.25
PHY-3002 : Step(127): len = 212067, overlap = 140.5
PHY-3002 : Step(128): len = 211600, overlap = 141.25
PHY-3002 : Step(129): len = 210918, overlap = 140.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000750538
PHY-3002 : Step(130): len = 214248, overlap = 134.75
PHY-3002 : Step(131): len = 214948, overlap = 136.25
PHY-3002 : Step(132): len = 216082, overlap = 132.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00131689
PHY-3002 : Step(133): len = 218052, overlap = 133.75
PHY-3002 : Step(134): len = 218905, overlap = 130
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00181451
PHY-3002 : Step(135): len = 219804, overlap = 127.5
PHY-3002 : Step(136): len = 221003, overlap = 124.75
PHY-3002 : Step(137): len = 221526, overlap = 128
PHY-3002 : Step(138): len = 222170, overlap = 127.25
PHY-3002 : Step(139): len = 222624, overlap = 130
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00243739
PHY-3002 : Step(140): len = 223258, overlap = 130.5
PHY-3002 : Step(141): len = 224210, overlap = 129.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00284838
PHY-3002 : Step(142): len = 224496, overlap = 130.25
PHY-3002 : Step(143): len = 225758, overlap = 130.75
PHY-3002 : Step(144): len = 226058, overlap = 131.5
PHY-3002 : Step(145): len = 226368, overlap = 129.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00340979
PHY-3002 : Step(146): len = 226695, overlap = 130.75
PHY-3002 : Step(147): len = 227174, overlap = 127.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00369161
PHY-3002 : Step(148): len = 227324, overlap = 127.75
PHY-3002 : Step(149): len = 228313, overlap = 125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00371827
PHY-3002 : Step(150): len = 228355, overlap = 127.25
PHY-3002 : Step(151): len = 229040, overlap = 128
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00393354
PHY-3002 : Step(152): len = 229128, overlap = 127.25
PHY-3002 : Step(153): len = 229569, overlap = 129
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00438328
PHY-3002 : Step(154): len = 229669, overlap = 128.75
PHY-3002 : Step(155): len = 229991, overlap = 131.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00464059
PHY-3002 : Step(156): len = 230051, overlap = 130.5
PHY-3002 : Step(157): len = 231011, overlap = 130.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038540s wall, 0.046800s user + 0.000000s system = 0.046800s CPU (121.4%)

PHY-3001 : Legalized: Len = 240951, Over = 0
PHY-3001 : Spreading special nets. 18 overflows in 750 tiles.
PHY-3001 : 34 instances has been re-located, deltaX = 25, deltaY = 22.
PHY-3001 : Final: Len = 241608, Over = 0
RUN-1003 : finish command "place" in  23.364390s wall, 32.136206s user + 1.544410s system = 33.680616s CPU (144.2%)

RUN-1004 : used memory is 429 MB, reserved memory is 391 MB, peak memory is 430 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3017 to 2303
PHY-1001 : Pin misalignment score is improved from 2303 to 2259
PHY-1001 : Pin misalignment score is improved from 2259 to 2258
PHY-1001 : Pin misalignment score is improved from 2258 to 2258
PHY-1001 : Pin local connectivity score is improved from 267 to 0
PHY-1001 : Pin misalignment score is improved from 2371 to 2313
PHY-1001 : Pin misalignment score is improved from 2313 to 2299
PHY-1001 : Pin misalignment score is improved from 2299 to 2299
PHY-1001 : Pin local connectivity score is improved from 40 to 0
PHY-1001 : End pin swap;  2.895171s wall, 2.808018s user + 0.000000s system = 2.808018s CPU (97.0%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2222 instances
RUN-1001 : 1058 mslices, 1057 lslices, 98 pads, 3 brams, 0 dsps
RUN-1001 : There are total 5994 nets
RUN-1001 : 3062 nets have 2 pins
RUN-1001 : 2189 nets have [3 - 5] pins
RUN-1001 : 528 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 305616, over cnt = 1701(21%), over = 3320, worst = 8
PHY-1002 : len = 313336, over cnt = 1458(18%), over = 2288, worst = 5
PHY-1002 : len = 320784, over cnt = 1351(16%), over = 1835, worst = 3
PHY-1002 : len = 344088, over cnt = 964(12%), over = 1024, worst = 2
PHY-1002 : len = 361352, over cnt = 725(9%), over = 733, worst = 2
PHY-1002 : len = 377424, over cnt = 599(7%), over = 601, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25789, tnet num: 5992, tinst num: 2220, tnode num: 31488, tedge num: 43341.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 86 out of 5994 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.281915s wall, 4.992032s user + 0.015600s system = 5.007632s CPU (94.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 37840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.224222s wall, 0.234002s user + 0.000000s system = 0.234002s CPU (104.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 53808, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End Routed; 0.506649s wall, 0.483603s user + 0.000000s system = 0.483603s CPU (95.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 53640, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.017061s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (182.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 53608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.006821s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 667040, over cnt = 2034(1%), over = 2120, worst = 3
PHY-1001 : End Routed; 22.708344s wall, 27.222175s user + 0.124801s system = 27.346975s CPU (120.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 609296, over cnt = 1146(0%), over = 1152, worst = 2
PHY-1001 : End DR Iter 1; 17.886250s wall, 17.472112s user + 0.000000s system = 17.472112s CPU (97.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 597000, over cnt = 459(0%), over = 460, worst = 2
PHY-1001 : End DR Iter 2; 7.180945s wall, 7.004445s user + 0.015600s system = 7.020045s CPU (97.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 600048, over cnt = 163(0%), over = 163, worst = 1
PHY-1001 : End DR Iter 3; 1.742314s wall, 1.731611s user + 0.000000s system = 1.731611s CPU (99.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 603832, over cnt = 54(0%), over = 54, worst = 1
PHY-1001 : End DR Iter 4; 1.163321s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (96.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 606336, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End DR Iter 5; 0.644629s wall, 0.624004s user + 0.000000s system = 0.624004s CPU (96.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 607368, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 6; 1.291656s wall, 1.310408s user + 0.015600s system = 1.326008s CPU (102.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 608040, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 7; 1.276257s wall, 1.497610s user + 0.000000s system = 1.497610s CPU (117.3%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 608240, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 8; 0.618639s wall, 0.733205s user + 0.046800s system = 0.780005s CPU (126.1%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 608240, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 9; 0.335828s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (102.2%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 608240, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 10; 0.352661s wall, 0.561604s user + 0.046800s system = 0.608404s CPU (172.5%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 608240, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 9; 0.342703s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (95.6%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 608240, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 10; 0.330054s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (104.0%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 608240, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 11; 0.329148s wall, 0.343202s user + 0.000000s system = 0.343202s CPU (104.3%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 608240, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 12; 0.337551s wall, 0.358802s user + 0.000000s system = 0.358802s CPU (106.3%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 608240, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 13; 0.334728s wall, 0.327602s user + 0.000000s system = 0.327602s CPU (97.9%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 608192, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 608192
PHY-1001 : End DC Iter 1; 0.163178s wall, 0.171601s user + 0.015600s system = 0.187201s CPU (114.7%)

PHY-1001 : 3 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  67.847351s wall, 72.462464s user + 0.546003s system = 73.008468s CPU (107.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  76.159124s wall, 80.418515s user + 0.561604s system = 80.980119s CPU (106.3%)

RUN-1004 : used memory is 521 MB, reserved memory is 518 MB, peak memory is 580 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    98
  #input               33
  #output              65
  #inout                0

Utilization Statistics
#lut                 4148   out of   4480   92.59%
#reg                 2800   out of   4480   62.50%
#le                  4208
  #lut only          1408   out of   4208   33.46%
  #reg only            60   out of   4208    1.43%
  #lut&reg           2740   out of   4208   65.11%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                3   out of      6   50.00%
#mcu                    1   out of      1  100.00%
#pad                   98   out of    202   48.51%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.561388s wall, 2.636417s user + 0.187201s system = 2.823618s CPU (110.2%)

RUN-1004 : used memory is 553 MB, reserved memory is 518 MB, peak memory is 580 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 25789, tnet num: 5992, tinst num: 2223, tnode num: 31488, tedge num: 43341.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5992 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  4.054471s wall, 3.915625s user + 0.093601s system = 4.009226s CPU (98.9%)

RUN-1004 : used memory is 582 MB, reserved memory is 580 MB, peak memory is 586 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001010010011101010011001 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2225
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5994, pip num: 57063
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 941 valid insts, and 161042 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001010010011101010011001 -f Quick_Start.btc" in  11.971005s wall, 21.933741s user + 0.078001s system = 22.011741s CPU (183.9%)

RUN-1004 : used memory is 609 MB, reserved memory is 606 MB, peak memory is 617 MB
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.348687s wall, 1.279208s user + 0.046800s system = 1.326008s CPU (98.3%)

RUN-1004 : used memory is 719 MB, reserved memory is 707 MB, peak memory is 722 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.183257s wall, 3.026419s user + 0.280802s system = 3.307221s CPU (12.2%)

RUN-1004 : used memory is 709 MB, reserved memory is 709 MB, peak memory is 723 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.706486s wall, 0.390002s user + 0.031200s system = 0.421203s CPU (6.3%)

RUN-1004 : used memory is 687 MB, reserved memory is 686 MB, peak memory is 723 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.022051s wall, 5.194833s user + 0.390002s system = 5.584836s CPU (15.5%)

RUN-1004 : used memory is 676 MB, reserved memory is 675 MB, peak memory is 723 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit"
RUN-1003 : finish command "bit_to_vec -chip EF2L45B -m program_spi -bit Quick_Start.bit" in  1.290952s wall, 1.294808s user + 0.015600s system = 1.310408s CPU (101.5%)

RUN-1004 : used memory is 705 MB, reserved memory is 707 MB, peak memory is 723 MB
RUN-1002 : start command "program_spief -cable 0 -spd 6"
RUN-1003 : finish command "program_spief -cable 0 -spd 6" in  27.310980s wall, 2.589617s user + 0.499203s system = 3.088820s CPU (11.3%)

RUN-1004 : used memory is 707 MB, reserved memory is 709 MB, peak memory is 723 MB
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m verify_spi -bit Quick_Start.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  6.752082s wall, 0.296402s user + 0.109201s system = 0.405603s CPU (6.0%)

RUN-1004 : used memory is 686 MB, reserved memory is 688 MB, peak memory is 723 MB
RUN-1002 : start command "program -cable 0 -spd 1"
RUN-1003 : finish command "download -bit Quick_Start.bit -mode program_spi -v -spd 6 -sec 64 -cable 0" in  36.157446s wall, 4.664430s user + 0.655204s system = 5.319634s CPU (14.7%)

RUN-1004 : used memory is 676 MB, reserved memory is 678 MB, peak memory is 723 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0"
PRG-2014 : Chip validation success: EF2L45B
RUN-1002 : start command "bit_to_vec -chip EF2L45B -m jtag -bit Quick_Start.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 810, frame_num = 765
RUN-1002 : start command "program -cable 0 -spd 4 -p"
RUN-1003 : finish command "program -cable 0 -spd 4 -p" in  6.665441s wall, 0.421203s user + 0.140401s system = 0.561604s CPU (8.4%)

RUN-1004 : used memory is 676 MB, reserved memory is 678 MB, peak memory is 723 MB
RUN-1003 : finish command "download -bit Quick_Start.bit -mode jtag -spd 4 -cable 0" in  8.228071s wall, 1.466409s user + 0.218401s system = 1.684811s CPU (20.5%)

RUN-1004 : used memory is 665 MB, reserved memory is 667 MB, peak memory is 723 MB
GUI-1001 : Download success!
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 010000000101111110
KIT-1004 : ChipWatcher: the value of status register = 010000000010000001
KIT-1004 : ChipWatcher: the value of status register = 010000001000001011
KIT-1004 : ChipWatcher: the value of status register = 010000001101010000
KIT-1004 : ChipWatcher: the value of status register = 010000001001101100
KIT-1004 : ChipWatcher: the value of status register = 010000001100010100
KIT-1004 : ChipWatcher: the value of status register = 010000001101001010
KIT-1004 : ChipWatcher: the value of status register = 010000000000100100
KIT-1004 : ChipWatcher: the value of status register = 010000001100101110
KIT-1004 : ChipWatcher: the value of status register = 010000001111010100
KIT-1004 : ChipWatcher: the value of status register = 010000001011000000
KIT-1004 : ChipWatcher: the value of status register = 010000001101000111
KIT-1004 : ChipWatcher: the value of status register = 010000000010111010
KIT-1004 : ChipWatcher: the value of status register = 010000000011011011
KIT-1004 : ChipWatcher: the value of status register = 010000001010001000
KIT-1004 : ChipWatcher: the value of status register = 010000000011100100
KIT-1004 : ChipWatcher: the value of status register = 010000000001001010
KIT-1004 : ChipWatcher: the value of status register = 010000000000001111
KIT-1004 : ChipWatcher: the value of status register = 010000000111110100
KIT-1004 : ChipWatcher: the value of status register = 010000001010110000
KIT-1004 : ChipWatcher: the value of status register = 010000001110001011
KIT-1004 : ChipWatcher: the value of status register = 010000000100010001
KIT-1004 : ChipWatcher: the value of status register = 010000000000111010
KIT-1004 : ChipWatcher: the value of status register = 010000000101101101
KIT-1004 : ChipWatcher: the value of status register = 010000000110100010
KIT-1004 : ChipWatcher: the value of status register = 010000001101010000
KIT-1004 : ChipWatcher: the value of status register = 010000001011101010
KIT-1004 : ChipWatcher: the value of status register = 010000001010011110
KIT-1004 : ChipWatcher: the value of status register = 010000001111110111
KIT-1004 : ChipWatcher: the value of status register = 010000000100110110
KIT-1004 : ChipWatcher: the value of status register = 010000001111001100
KIT-1004 : ChipWatcher: the value of status register = 010000001111110110
KIT-1004 : ChipWatcher: the value of status register = 010000000100001101
KIT-1004 : ChipWatcher: the value of status register = 010000001010000110
KIT-1004 : ChipWatcher: the value of status register = 010000000111000001
KIT-1004 : ChipWatcher: the value of status register = 010000001001110001
KIT-1004 : ChipWatcher: the value of status register = 010000001110100100
KIT-1004 : ChipWatcher: the value of status register = 010000000001001010
KIT-1004 : ChipWatcher: the value of status register = 010000000000010111
KIT-1004 : ChipWatcher: the value of status register = 010000000011101011
KIT-1004 : ChipWatcher: the value of status register = 010000000000100010
KIT-1004 : ChipWatcher: the value of status register = 010000000110001010
KIT-1004 : ChipWatcher: the value of status register = 010000001110100111
KIT-1004 : ChipWatcher: the value of status register = 010000001010000111
KIT-1004 : ChipWatcher: the value of status register = 010000000101001101
KIT-1004 : ChipWatcher: the value of status register = 010000000011010001
KIT-1004 : ChipWatcher: the value of status register = 010000000110000011
KIT-1004 : ChipWatcher: the value of status register = 010000000011001110
KIT-1004 : ChipWatcher: the value of status register = 010000000011011001
KIT-1004 : ChipWatcher: the value of status register = 010000001011010100
KIT-1004 : ChipWatcher: the value of status register = 010000000111100110
KIT-1004 : ChipWatcher: the value of status register = 010000000001000110
KIT-1004 : ChipWatcher: the value of status register = 010000001011101101
KIT-1004 : ChipWatcher: the value of status register = 010000001001011111
KIT-1004 : ChipWatcher: the value of status register = 010000000000101111
KIT-1004 : ChipWatcher: the value of status register = 010000000100000011
KIT-1004 : ChipWatcher: the value of status register = 010000001100110100
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000011000000
KIT-1004 : ChipWatcher: the value of status register = 010000000000101100
GUI-1001 : User closes chip watcher ...
KIT-1004 : ChipWatcher: write ctrl reg value: 00000000010000000000000000000000
