

================================================================
== Vivado HLS Report for 'lut_div7_chunk'
================================================================
* Date:           Thu Aug  2 15:26:56 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_int_div
* Solution:       div7
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  25.00|     1.958|        3.12|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|    1638|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|    1638|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT |
    +-------------------------+----------------------+---------+-------+---+-----+
    |operator_int_div7bkb_U1  |operator_int_div7bkb  |        0|      0|  0|  273|
    |operator_int_div7bkb_U2  |operator_int_div7bkb  |        0|      0|  0|  273|
    |operator_int_div7bkb_U3  |operator_int_div7bkb  |        0|      0|  0|  273|
    |operator_int_div7bkb_U4  |operator_int_div7bkb  |        0|      0|  0|  273|
    |operator_int_div7bkb_U5  |operator_int_div7bkb  |        0|      0|  0|  273|
    |operator_int_div7bkb_U6  |operator_int_div7bkb  |        0|      0|  0|  273|
    +-------------------------+----------------------+---------+-------+---+-----+
    |Total                    |                      |        0|      0|  0| 1638|
    +-------------------------+----------------------+---------+-------+---+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------+-----+-----+------------+----------------+--------------+
|ap_ready     | out |    1| ap_ctrl_hs | lut_div7_chunk | return value |
|ap_return_0  | out |    3| ap_ctrl_hs | lut_div7_chunk | return value |
|ap_return_1  | out |    3| ap_ctrl_hs | lut_div7_chunk | return value |
|d_V          |  in |    3|   ap_none  |       d_V      |    scalar    |
|r_in_V       |  in |    3|   ap_none  |     r_in_V     |    scalar    |
+-------------+-----+-----+------------+----------------+--------------+

