
*** Running vivado
    with args -log hdmi_text_controller_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_text_controller_v1_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source hdmi_text_controller_v1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.953 ; gain = 117.832
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/realk/Downloads/RD_hdmi_ip2020/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/realk/Desktop/lab7part1/ip_repo/edit_hdmi_text_controller_v1_0.srcs/utils_1/imports/synth_1/hdmi_text_controller_v1_0.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/realk/Desktop/lab7part1/ip_repo/edit_hdmi_text_controller_v1_0.srcs/utils_1/imports/synth_1/hdmi_text_controller_v1_0.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top hdmi_text_controller_v1_0 -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27500
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'clk_25MHz', assumed default net type 'wire' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:90]
INFO: [Synth 8-11241] undeclared symbol 'clk_125MHz', assumed default net type 'wire' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:91]
INFO: [Synth 8-11241] undeclared symbol 'reset_ah', assumed default net type 'wire' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:92]
INFO: [Synth 8-11241] undeclared symbol 'locked', assumed default net type 'wire' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:93]
INFO: [Synth 8-11241] undeclared symbol 'Clk', assumed default net type 'wire' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:94]
INFO: [Synth 8-11241] undeclared symbol 'hsync', assumed default net type 'wire' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:101]
INFO: [Synth 8-11241] undeclared symbol 'vsync', assumed default net type 'wire' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:102]
INFO: [Synth 8-11241] undeclared symbol 'vde', assumed default net type 'wire' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:103]
INFO: [Synth 8-11241] undeclared symbol 'drawX', assumed default net type 'wire' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:104]
INFO: [Synth 8-11241] undeclared symbol 'drawY', assumed default net type 'wire' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:105]
INFO: [Synth 8-11241] undeclared symbol 'red', assumed default net type 'wire' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:117]
INFO: [Synth 8-11241] undeclared symbol 'green', assumed default net type 'wire' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:118]
INFO: [Synth 8-11241] undeclared symbol 'blue', assumed default net type 'wire' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:119]
INFO: [Synth 8-11241] undeclared symbol 'hdmi_tmds_clk_p', assumed default net type 'wire' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:131]
INFO: [Synth 8-11241] undeclared symbol 'hdmi_tmds_clk_n', assumed default net type 'wire' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:132]
INFO: [Synth 8-11241] undeclared symbol 'hdmi_tmds_data_p', assumed default net type 'wire' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:133]
INFO: [Synth 8-11241] undeclared symbol 'hdmi_tmds_data_n', assumed default net type 'wire' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:134]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1819.023 ; gain = 407.820
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_text_controller_v1_0' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:10]
INFO: [Synth 8-6157] synthesizing module 'hdmi_text_controller_v1_0_AXI' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:28]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-324] index 4 out of range [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:252]
WARNING: [Synth 8-324] index 5 out of range [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:252]
WARNING: [Synth 8-324] index 6 out of range [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:252]
WARNING: [Synth 8-324] index 7 out of range [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:252]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:252]
WARNING: [Synth 8-324] index 9 out of range [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:252]
WARNING: [Synth 8-324] index 10 out of range [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:252]
WARNING: [Synth 8-324] index 11 out of range [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:252]
WARNING: [Synth 8-324] index 12 out of range [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:252]
WARNING: [Synth 8-324] index 13 out of range [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:252]
WARNING: [Synth 8-324] index 14 out of range [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:252]
WARNING: [Synth 8-324] index 15 out of range [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:252]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_text_controller_v1_0_AXI' (0#1) [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:28]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/realk/Desktop/lab7part1/ip_repo/edit_hdmi_text_controller_v1_0.runs/synth_1/.Xil/Vivado-20068-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/realk/Desktop/lab7part1/ip_repo/edit_hdmi_text_controller_v1_0.runs/synth_1/.Xil/Vivado-20068-MSI/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/realk/Desktop/lab7part1/ip_repo/edit_hdmi_text_controller_v1_0.srcs/sources_1/imports/lab7_1_provided_fa24/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/realk/Desktop/lab7part1/ip_repo/edit_hdmi_text_controller_v1_0.srcs/sources_1/imports/lab7_1_provided_fa24/VGA_controller.sv:26]
WARNING: [Synth 8-689] width (1) of port connection 'drawX' does not match port width (10) of module 'vga_controller' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:104]
WARNING: [Synth 8-689] width (1) of port connection 'drawY' does not match port width (10) of module 'vga_controller' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:105]
WARNING: [Synth 8-7071] port 'sync' of module 'vga_controller' is unconnected for instance 'vga' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:98]
WARNING: [Synth 8-7023] instance 'vga' of module 'vga_controller' has 8 connections declared, but only 7 given [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:98]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [C:/Users/realk/Desktop/lab7part1/ip_repo/edit_hdmi_text_controller_v1_0.runs/synth_1/.Xil/Vivado-20068-MSI/realtime/hdmi_tx_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [C:/Users/realk/Desktop/lab7part1/ip_repo/edit_hdmi_text_controller_v1_0.runs/synth_1/.Xil/Vivado-20068-MSI/realtime/hdmi_tx_0_stub.v:5]
WARNING: [Synth 8-689] width (1) of port connection 'TMDS_DATA_P' does not match port width (3) of module 'hdmi_tx_0' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:133]
WARNING: [Synth 8-689] width (1) of port connection 'TMDS_DATA_N' does not match port width (3) of module 'hdmi_tx_0' [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_text_controller_v1_0' (0#1) [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:10]
WARNING: [Synth 8-3848] Net hdmi_clk_n in module/entity hdmi_text_controller_v1_0 does not have driver. [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:21]
WARNING: [Synth 8-3848] Net hdmi_clk_p in module/entity hdmi_text_controller_v1_0 does not have driver. [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:22]
WARNING: [Synth 8-3848] Net hdmi_tx_n in module/entity hdmi_text_controller_v1_0 does not have driver. [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:23]
WARNING: [Synth 8-3848] Net hdmi_tx_p in module/entity hdmi_text_controller_v1_0 does not have driver. [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:24]
WARNING: [Synth 8-3848] Net reset_ah in module/entity hdmi_text_controller_v1_0 does not have driver. [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:92]
WARNING: [Synth 8-3848] Net Clk in module/entity hdmi_text_controller_v1_0 does not have driver. [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:94]
WARNING: [Synth 8-3848] Net red in module/entity hdmi_text_controller_v1_0 does not have driver. [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:117]
WARNING: [Synth 8-3848] Net green in module/entity hdmi_text_controller_v1_0 does not have driver. [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:118]
WARNING: [Synth 8-3848] Net blue in module/entity hdmi_text_controller_v1_0 does not have driver. [C:/Users/realk/Desktop/lab7part1/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:119]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_clk_n in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_clk_p in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_n[2] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_n[1] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_n[0] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_p[2] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_p[1] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_p[0] in module hdmi_text_controller_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1914.078 ; gain = 502.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1914.078 ; gain = 502.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1914.078 ; gain = 502.875
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1914.078 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/realk/Desktop/lab7part1/ip_repo/edit_hdmi_text_controller_v1_0.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Finished Parsing XDC File [c:/Users/realk/Desktop/lab7part1/ip_repo/edit_hdmi_text_controller_v1_0.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz'
Parsing XDC File [c:/Users/realk/Desktop/lab7part1/ip_repo/edit_hdmi_text_controller_v1_0.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Finished Parsing XDC File [c:/Users/realk/Desktop/lab7part1/ip_repo/edit_hdmi_text_controller_v1_0.gen/sources_1/ip/hdmi_tx_0_1/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'vga_to_hdmi'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1983.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1983.824 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1983.824 ; gain = 572.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1983.824 ; gain = 572.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_to_hdmi. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1983.824 ; gain = 572.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1983.824 ; gain = 572.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 20    
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port hdmi_clk_n in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_clk_p in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_n[2] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_n[1] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_n[0] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_p[2] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_p[1] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port hdmi_tx_p[0] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awprot[2] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awprot[1] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awprot[0] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arprot[2] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arprot[1] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_arprot[0] in module hdmi_text_controller_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1983.824 ; gain = 572.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1983.824 ; gain = 572.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1983.824 ; gain = 572.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1983.824 ; gain = 572.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module clk_wiz has unconnected pin clk_in1
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_to_hdmi has unconnected pin red[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_to_hdmi has unconnected pin green[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module vga_to_hdmi has unconnected pin blue[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1983.824 ; gain = 572.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1983.824 ; gain = 572.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1983.824 ; gain = 572.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1983.824 ; gain = 572.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1983.824 ; gain = 572.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1983.824 ; gain = 572.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |hdmi_tx_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |hdmi_tx |     1|
|3     |BUFG    |     1|
|4     |LUT1    |     1|
|5     |LUT2    |     4|
|6     |LUT3    |     6|
|7     |LUT4    |    28|
|8     |LUT5    |    17|
|9     |LUT6    |    47|
|10    |FDRE    |   191|
|11    |FDSE    |     1|
|12    |IBUF    |    47|
|13    |OBUF    |    41|
|14    |OBUFT   |     8|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1983.824 ; gain = 572.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 4 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1983.824 ; gain = 502.875
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1983.824 ; gain = 572.621
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1983.824 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1983.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 28a2f06d
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 56 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1983.824 ; gain = 947.531
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/realk/Desktop/lab7part1/ip_repo/edit_hdmi_text_controller_v1_0.runs/synth_1/hdmi_text_controller_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_text_controller_v1_0_utilization_synth.rpt -pb hdmi_text_controller_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 31 00:12:38 2024...
