#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5c9ebdd75800 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5c9ebdd46a60 .scope module, "tb" "tb" 3 58;
 .timescale -12 -12;
L_0x5c9ebdd4acd0 .functor NOT 1, L_0x5c9ebdd99810, C4<0>, C4<0>, C4<0>;
L_0x5c9ebdd995f0 .functor XOR 9, L_0x5c9ebdd99420, L_0x5c9ebdd99550, C4<000000000>, C4<000000000>;
L_0x5c9ebdd99700 .functor XOR 9, L_0x5c9ebdd995f0, L_0x5c9ebdd99660, C4<000000000>, C4<000000000>;
v0x5c9ebdd963b0_0 .net *"_ivl_10", 8 0, L_0x5c9ebdd99660;  1 drivers
v0x5c9ebdd964b0_0 .net *"_ivl_12", 8 0, L_0x5c9ebdd99700;  1 drivers
v0x5c9ebdd96590_0 .net *"_ivl_2", 8 0, L_0x5c9ebdd99380;  1 drivers
v0x5c9ebdd96650_0 .net *"_ivl_4", 8 0, L_0x5c9ebdd99420;  1 drivers
v0x5c9ebdd96730_0 .net *"_ivl_6", 8 0, L_0x5c9ebdd99550;  1 drivers
v0x5c9ebdd96860_0 .net *"_ivl_8", 8 0, L_0x5c9ebdd995f0;  1 drivers
v0x5c9ebdd96940_0 .net "a", 7 0, v0x5c9ebdd946f0_0;  1 drivers
v0x5c9ebdd96a00_0 .net "b", 7 0, v0x5c9ebdd947b0_0;  1 drivers
v0x5c9ebdd96ac0_0 .var "clk", 0 0;
v0x5c9ebdd96b60_0 .net "overflow_dut", 0 0, L_0x5c9ebdd62f90;  1 drivers
v0x5c9ebdd96c00_0 .net "overflow_ref", 0 0, L_0x5c9ebdd4b720;  1 drivers
v0x5c9ebdd96ca0_0 .net "s_dut", 7 0, L_0x5c9ebdd98240;  1 drivers
v0x5c9ebdd96d70_0 .net "s_ref", 7 0, L_0x5c9ebdd97780;  1 drivers
v0x5c9ebdd96e40_0 .var/2u "stats1", 223 0;
v0x5c9ebdd96ee0_0 .var/2u "strobe", 0 0;
v0x5c9ebdd96f80_0 .net "tb_match", 0 0, L_0x5c9ebdd99810;  1 drivers
v0x5c9ebdd97040_0 .net "tb_mismatch", 0 0, L_0x5c9ebdd4acd0;  1 drivers
v0x5c9ebdd97210_0 .net "wavedrom_enable", 0 0, v0x5c9ebdd948f0_0;  1 drivers
v0x5c9ebdd972e0_0 .net "wavedrom_title", 511 0, v0x5c9ebdd94990_0;  1 drivers
L_0x5c9ebdd99380 .concat [ 1 8 0 0], L_0x5c9ebdd4b720, L_0x5c9ebdd97780;
L_0x5c9ebdd99420 .concat [ 1 8 0 0], L_0x5c9ebdd4b720, L_0x5c9ebdd97780;
L_0x5c9ebdd99550 .concat [ 1 8 0 0], L_0x5c9ebdd62f90, L_0x5c9ebdd98240;
L_0x5c9ebdd99660 .concat [ 1 8 0 0], L_0x5c9ebdd4b720, L_0x5c9ebdd97780;
L_0x5c9ebdd99810 .cmp/eeq 9, L_0x5c9ebdd99380, L_0x5c9ebdd99700;
S_0x5c9ebdd5cb70 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x5c9ebdd46a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x5c9ebdd4b040 .functor XOR 1, L_0x5c9ebdd978f0, L_0x5c9ebdd97990, C4<0>, C4<0>;
L_0x5c9ebdd4b3b0 .functor XOR 1, L_0x5c9ebdd97c00, L_0x5c9ebdd97cf0, C4<0>, C4<0>;
L_0x5c9ebdd4b720 .functor AND 1, L_0x5c9ebdd97b10, L_0x5c9ebdd4b3b0, C4<1>, C4<1>;
v0x5c9ebdd4a3c0_0 .net *"_ivl_0", 8 0, L_0x5c9ebdd97410;  1 drivers
v0x5c9ebdd4a700_0 .net *"_ivl_13", 0 0, L_0x5c9ebdd978f0;  1 drivers
v0x5c9ebdd4aa70_0 .net *"_ivl_15", 0 0, L_0x5c9ebdd97990;  1 drivers
v0x5c9ebdd4ade0_0 .net *"_ivl_16", 0 0, L_0x5c9ebdd4b040;  1 drivers
v0x5c9ebdd4b150_0 .net *"_ivl_19", 0 0, L_0x5c9ebdd97b10;  1 drivers
v0x5c9ebdd4b4c0_0 .net *"_ivl_21", 0 0, L_0x5c9ebdd97c00;  1 drivers
v0x5c9ebdd4b830_0 .net *"_ivl_23", 0 0, L_0x5c9ebdd97cf0;  1 drivers
v0x5c9ebdd93740_0 .net *"_ivl_24", 0 0, L_0x5c9ebdd4b3b0;  1 drivers
L_0x7c82edcca018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c9ebdd93800_0 .net *"_ivl_3", 0 0, L_0x7c82edcca018;  1 drivers
v0x5c9ebdd938e0_0 .net *"_ivl_4", 8 0, L_0x5c9ebdd97510;  1 drivers
L_0x7c82edcca060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c9ebdd939c0_0 .net *"_ivl_7", 0 0, L_0x7c82edcca060;  1 drivers
v0x5c9ebdd93aa0_0 .net "a", 7 0, v0x5c9ebdd946f0_0;  alias, 1 drivers
v0x5c9ebdd93b80_0 .net "b", 7 0, v0x5c9ebdd947b0_0;  alias, 1 drivers
v0x5c9ebdd93c60_0 .net "overflow", 0 0, L_0x5c9ebdd4b720;  alias, 1 drivers
v0x5c9ebdd93d20_0 .net "s", 7 0, L_0x5c9ebdd97780;  alias, 1 drivers
v0x5c9ebdd93e00_0 .net "sum", 8 0, L_0x5c9ebdd97690;  1 drivers
L_0x5c9ebdd97410 .concat [ 8 1 0 0], v0x5c9ebdd946f0_0, L_0x7c82edcca018;
L_0x5c9ebdd97510 .concat [ 8 1 0 0], v0x5c9ebdd947b0_0, L_0x7c82edcca060;
L_0x5c9ebdd97690 .arith/sum 9, L_0x5c9ebdd97410, L_0x5c9ebdd97510;
L_0x5c9ebdd97780 .part L_0x5c9ebdd97690, 0, 8;
L_0x5c9ebdd978f0 .part v0x5c9ebdd946f0_0, 7, 1;
L_0x5c9ebdd97990 .part v0x5c9ebdd947b0_0, 7, 1;
L_0x5c9ebdd97b10 .reduce/nor L_0x5c9ebdd4b040;
L_0x5c9ebdd97c00 .part v0x5c9ebdd946f0_0, 7, 1;
L_0x5c9ebdd97cf0 .part L_0x5c9ebdd97780, 7, 1;
S_0x5c9ebdd93f60 .scope module, "stim1" "stimulus_gen" 3 98, 3 18 0, S_0x5c9ebdd46a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "a";
    .port_info 2 /OUTPUT 8 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x5c9ebdd946f0_0 .var "a", 7 0;
v0x5c9ebdd947b0_0 .var "b", 7 0;
v0x5c9ebdd94850_0 .net "clk", 0 0, v0x5c9ebdd96ac0_0;  1 drivers
v0x5c9ebdd948f0_0 .var "wavedrom_enable", 0 0;
v0x5c9ebdd94990_0 .var "wavedrom_title", 511 0;
E_0x5c9ebdd5b8c0/0 .event negedge, v0x5c9ebdd94850_0;
E_0x5c9ebdd5b8c0/1 .event posedge, v0x5c9ebdd94850_0;
E_0x5c9ebdd5b8c0 .event/or E_0x5c9ebdd5b8c0/0, E_0x5c9ebdd5b8c0/1;
E_0x5c9ebdd5b600 .event negedge, v0x5c9ebdd94850_0;
E_0x5c9ebdd5bdb0 .event posedge, v0x5c9ebdd94850_0;
S_0x5c9ebdd941f0 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x5c9ebdd93f60;
 .timescale -12 -12;
v0x5c9ebdd943f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5c9ebdd944f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x5c9ebdd93f60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5c9ebdd94b60 .scope module, "top_module1" "top_module" 3 109, 4 1 0, S_0x5c9ebdd46a60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "s";
    .port_info 3 /OUTPUT 1 "overflow";
L_0x5c9ebdd62f90 .functor BUFZ 1, L_0x5c9ebdd991e0, C4<0>, C4<0>, C4<0>;
L_0x5c9ebdd98690 .functor AND 1, L_0x5c9ebdd98400, L_0x5c9ebdd985b0, C4<1>, C4<1>;
L_0x5c9ebdd98980 .functor AND 1, L_0x5c9ebdd98690, L_0x5c9ebdd98840, C4<1>, C4<1>;
L_0x5c9ebdd98f40 .functor AND 1, L_0x5c9ebdd98b30, L_0x5c9ebdd98e30, C4<1>, C4<1>;
L_0x5c9ebdd99120 .functor AND 1, L_0x5c9ebdd98f40, L_0x5c9ebdd99080, C4<1>, C4<1>;
L_0x5c9ebdd991e0 .functor OR 1, L_0x5c9ebdd98980, L_0x5c9ebdd99120, C4<0>, C4<0>;
v0x5c9ebdd94d40_0 .net *"_ivl_0", 8 0, L_0x5c9ebdd97f20;  1 drivers
v0x5c9ebdd94e20_0 .net *"_ivl_15", 0 0, L_0x5c9ebdd98400;  1 drivers
v0x5c9ebdd94f00_0 .net *"_ivl_17", 0 0, L_0x5c9ebdd985b0;  1 drivers
v0x5c9ebdd94fc0_0 .net *"_ivl_19", 0 0, L_0x5c9ebdd98690;  1 drivers
v0x5c9ebdd95080_0 .net *"_ivl_21", 0 0, L_0x5c9ebdd987a0;  1 drivers
v0x5c9ebdd951b0_0 .net *"_ivl_23", 0 0, L_0x5c9ebdd98840;  1 drivers
v0x5c9ebdd95270_0 .net *"_ivl_25", 0 0, L_0x5c9ebdd98980;  1 drivers
v0x5c9ebdd95330_0 .net *"_ivl_27", 0 0, L_0x5c9ebdd98a90;  1 drivers
v0x5c9ebdd95410_0 .net *"_ivl_29", 0 0, L_0x5c9ebdd98b30;  1 drivers
L_0x7c82edcca0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c9ebdd95560_0 .net *"_ivl_3", 0 0, L_0x7c82edcca0a8;  1 drivers
v0x5c9ebdd95640_0 .net *"_ivl_31", 0 0, L_0x5c9ebdd98c80;  1 drivers
v0x5c9ebdd95720_0 .net *"_ivl_33", 0 0, L_0x5c9ebdd98e30;  1 drivers
v0x5c9ebdd957e0_0 .net *"_ivl_35", 0 0, L_0x5c9ebdd98f40;  1 drivers
v0x5c9ebdd958a0_0 .net *"_ivl_37", 0 0, L_0x5c9ebdd99080;  1 drivers
v0x5c9ebdd95980_0 .net *"_ivl_39", 0 0, L_0x5c9ebdd99120;  1 drivers
v0x5c9ebdd95a40_0 .net *"_ivl_4", 8 0, L_0x5c9ebdd98010;  1 drivers
L_0x7c82edcca0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5c9ebdd95b20_0 .net *"_ivl_7", 0 0, L_0x7c82edcca0f0;  1 drivers
v0x5c9ebdd95c00_0 .net "a", 7 0, v0x5c9ebdd946f0_0;  alias, 1 drivers
v0x5c9ebdd95cc0_0 .net "b", 7 0, v0x5c9ebdd947b0_0;  alias, 1 drivers
v0x5c9ebdd95dd0_0 .net "overflow", 0 0, L_0x5c9ebdd62f90;  alias, 1 drivers
v0x5c9ebdd95e90_0 .net "s", 7 0, L_0x5c9ebdd98240;  alias, 1 drivers
v0x5c9ebdd95f70_0 .net "signed_overflow", 0 0, L_0x5c9ebdd991e0;  1 drivers
v0x5c9ebdd96030_0 .net "sum", 8 0, L_0x5c9ebdd98100;  1 drivers
L_0x5c9ebdd97f20 .concat [ 8 1 0 0], v0x5c9ebdd946f0_0, L_0x7c82edcca0a8;
L_0x5c9ebdd98010 .concat [ 8 1 0 0], v0x5c9ebdd947b0_0, L_0x7c82edcca0f0;
L_0x5c9ebdd98100 .arith/sum 9, L_0x5c9ebdd97f20, L_0x5c9ebdd98010;
L_0x5c9ebdd98240 .part L_0x5c9ebdd98100, 0, 8;
L_0x5c9ebdd98400 .part v0x5c9ebdd946f0_0, 7, 1;
L_0x5c9ebdd985b0 .part v0x5c9ebdd947b0_0, 7, 1;
L_0x5c9ebdd987a0 .part L_0x5c9ebdd98100, 7, 1;
L_0x5c9ebdd98840 .reduce/nor L_0x5c9ebdd987a0;
L_0x5c9ebdd98a90 .part v0x5c9ebdd946f0_0, 7, 1;
L_0x5c9ebdd98b30 .reduce/nor L_0x5c9ebdd98a90;
L_0x5c9ebdd98c80 .part v0x5c9ebdd947b0_0, 7, 1;
L_0x5c9ebdd98e30 .reduce/nor L_0x5c9ebdd98c80;
L_0x5c9ebdd99080 .part L_0x5c9ebdd98100, 7, 1;
S_0x5c9ebdd96190 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 117, 3 117 0, S_0x5c9ebdd46a60;
 .timescale -12 -12;
E_0x5c9ebdd43760 .event anyedge, v0x5c9ebdd96ee0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5c9ebdd96ee0_0;
    %nor/r;
    %assign/vec4 v0x5c9ebdd96ee0_0, 0;
    %wait E_0x5c9ebdd43760;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5c9ebdd93f60;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5c9ebdd947b0_0, 0;
    %assign/vec4 v0x5c9ebdd946f0_0, 0;
    %wait E_0x5c9ebdd5b600;
    %wait E_0x5c9ebdd5bdb0;
    %pushi/vec4 0, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5c9ebdd947b0_0, 0;
    %assign/vec4 v0x5c9ebdd946f0_0, 0;
    %wait E_0x5c9ebdd5bdb0;
    %pushi/vec4 112, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5c9ebdd947b0_0, 0;
    %assign/vec4 v0x5c9ebdd946f0_0, 0;
    %wait E_0x5c9ebdd5bdb0;
    %pushi/vec4 28784, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5c9ebdd947b0_0, 0;
    %assign/vec4 v0x5c9ebdd946f0_0, 0;
    %wait E_0x5c9ebdd5bdb0;
    %pushi/vec4 28816, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5c9ebdd947b0_0, 0;
    %assign/vec4 v0x5c9ebdd946f0_0, 0;
    %wait E_0x5c9ebdd5bdb0;
    %pushi/vec4 36976, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5c9ebdd947b0_0, 0;
    %assign/vec4 v0x5c9ebdd946f0_0, 0;
    %wait E_0x5c9ebdd5bdb0;
    %pushi/vec4 37008, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5c9ebdd947b0_0, 0;
    %assign/vec4 v0x5c9ebdd946f0_0, 0;
    %wait E_0x5c9ebdd5bdb0;
    %pushi/vec4 37119, 0, 16;
    %split/vec4 8;
    %assign/vec4 v0x5c9ebdd947b0_0, 0;
    %assign/vec4 v0x5c9ebdd946f0_0, 0;
    %wait E_0x5c9ebdd5b600;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5c9ebdd944f0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5c9ebdd5b8c0;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 16;
    %split/vec4 8;
    %assign/vec4 v0x5c9ebdd947b0_0, 0;
    %assign/vec4 v0x5c9ebdd946f0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 53 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5c9ebdd46a60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c9ebdd96ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5c9ebdd96ee0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5c9ebdd46a60;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5c9ebdd96ac0_0;
    %inv;
    %store/vec4 v0x5c9ebdd96ac0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5c9ebdd46a60;
T_6 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5c9ebdd94850_0, v0x5c9ebdd97040_0, v0x5c9ebdd96940_0, v0x5c9ebdd96a00_0, v0x5c9ebdd96d70_0, v0x5c9ebdd96ca0_0, v0x5c9ebdd96c00_0, v0x5c9ebdd96b60_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5c9ebdd46a60;
T_7 ;
    %load/vec4 v0x5c9ebdd96e40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5c9ebdd96e40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5c9ebdd96e40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "s", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "s" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5c9ebdd96e40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5c9ebdd96e40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5c9ebdd96e40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "overflow", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "overflow" {0 0 0};
T_7.3 ;
    %load/vec4 v0x5c9ebdd96e40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5c9ebdd96e40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 132 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5c9ebdd96e40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x5c9ebdd96e40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5c9ebdd46a60;
T_8 ;
    %wait E_0x5c9ebdd5b8c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c9ebdd96e40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c9ebdd96e40_0, 4, 32;
    %load/vec4 v0x5c9ebdd96f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5c9ebdd96e40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c9ebdd96e40_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5c9ebdd96e40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c9ebdd96e40_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5c9ebdd96d70_0;
    %load/vec4 v0x5c9ebdd96d70_0;
    %load/vec4 v0x5c9ebdd96ca0_0;
    %xor;
    %load/vec4 v0x5c9ebdd96d70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5c9ebdd96e40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 148 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c9ebdd96e40_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5c9ebdd96e40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c9ebdd96e40_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x5c9ebdd96c00_0;
    %load/vec4 v0x5c9ebdd96c00_0;
    %load/vec4 v0x5c9ebdd96b60_0;
    %xor;
    %load/vec4 v0x5c9ebdd96c00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x5c9ebdd96e40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c9ebdd96e40_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x5c9ebdd96e40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5c9ebdd96e40_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/ece241_2014_q1c/ece241_2014_q1c_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates10_depth5/ece241_2014_q1c/iter0/response2/top_module.sv";
