#Build: Fabric Compiler 2022.2-SP4.2, Build 132111, Aug 13 06:22 2023
#Install: E:\SoftWare\PDS\PDS_2022.2-SP4.2-ads\bin
#Application name: pds.exe
#OS: Windows 10 10.0.23620
#Hostname: 1917Redbanner
Generated by Fabric Compiler (version 2022.2-SP4.2 build 132111) at Thu Jul 25 13:23:24 2024
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\SoftWare\PDS\PDS_2022.2-SP4.2-ads\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj} E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj} E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj} E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj} E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.848s wall, 0.000s user + 0.016s system = 0.016s CPU (0.8%)

Start rtl-elaborate.
I: Verilog-0003: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/rtl/hs_dual_ad.v(line number: 51)] Elaborating instance u_pll_clk
I: Verilog-0003: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Thu Jul 25 13:23:26 2024
Action compile: Peak memory pool usage is 137 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\SoftWare\PDS\PDS_2022.2-SP4.2-ads\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000}
Executing : create_clock -name sys_clk [get_ports sys_clk] -period 20.000 -waveform {0.000 10.000} successfully.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.010s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 22560 (0.00%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 33840 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 27 of 226 (11.95%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Thu Jul 25 13:23:29 2024
Action synthesize: Peak memory pool usage is 220 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:0s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:0s
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 77795

License checkout: fabric_inserter from E:\SoftWare\PDS\PDS_2022.2-SP4.2-ads\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:clk_50m_deg180' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {10.000000 10.000000 10.000000} -add
Executing : create_generated_clock -name sys_clk|u_pll_clk/u_pll_e3/CLKOUT1_Inferred -source [get_ports sys_clk] [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -master_clock sys_clk -edges {1 2 3} -edge_shift {10.000000 10.000000 10.000000} -add successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clk_50m_deg180 in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N250_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N269_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N302_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N311_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 40            | 0                  
| IOCKDLY               | 0        | 32            | 0                  
| FF                    | 519      | 33840         | 2                  
| LUT                   | 503      | 22560         | 3                  
| Distributed RAM       | 0        | 7568          | 0                  
| DLL                   | 0        | 8             | 0                  
| DQSL                  | 0        | 12            | 0                  
| DRM                   | 0.5      | 60            | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 226           | 12                 
| IOCKDIV               | 0        | 16            | 0                  
| IOCKGATE              | 0        | 16            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 4             | 25                 
| RCKB                  | 0        | 16            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 4             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.00 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:0s
Action dev_map: Process CPU time elapsed is 0h:0m:0s
Current time: Thu Jul 25 13:23:43 2024
Action dev_map: Peak memory pool usage is 218 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:21s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:0s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:0s
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE
C: ConstraintEditor-2001: [E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_122_55.
Phase 1.1 1st GP placement started.
Design Utilization : 3%.
First map gop timing takes 0.05 sec
Worst slack after clock region global placement is 17270
Wirelength after clock region global placement is 4415 and checksum is 6BCDD6025340EEE3.
1st GP placement takes 0.80 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_56_112.
Mapping instance clkbufg_4/gopclkbufg to USCM_56_113.
Clock placement takes 0.05 sec.

Wirelength after Pre Global Placement is 4415 and checksum is 6BCDD6025340EEE3.
Pre global placement takes 0.84 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_141.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_7_109.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_113.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_114.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_201.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_202.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_145.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_146.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_169.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_170.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_105.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_106.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_137.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_138.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_7_161.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_7_162.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_7_93.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_7_94.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_7_133.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_7_134.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_7_177.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_7_178.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_118.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_150.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_117.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_7_149.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_131_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_56_112.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_56_113.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_122_55.
Placed fixed instance BKCL_auto_0 on BKCL_138_1.
Placed fixed instance BKCL_auto_1 on BKCL_1_144.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 13825.
	3 iterations finished.
	Final slack 15914.
Super clustering done.
Design Utilization : 3%.
Worst slack after global placement is 17686
2nd GP placement takes 0.06 sec.

Wirelength after global placement is 3090 and checksum is F2F28A2F2E2C0C57.
Global placement takes 0.08 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 3142 and checksum is B0FF7132E0A813C2.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 13825.
	3 iterations finished.
	Final slack 15914.
Super clustering done.
Design Utilization : 3%.
Worst slack after post global placement is 17566
3rd GP placement takes 0.02 sec.

Wirelength after post global placement is 2823 and checksum is 23C6F561ED97F659.
Post global placement takes 0.02 sec.

Phase 4 Legalization started.
The average distance in LP is 0.670509.
Wirelength after legalization is 4198 and checksum is 58672677D17B7808.
Legalization takes 0.00 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 17165.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 4198 and checksum is 58672677D17B7808.
Phase 5.2 DP placement started.
Legalized cost 17165.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 4198 and checksum is 58672677D17B7808.
Timing-driven detailed placement takes 0.00 sec.

Worst slack is 17165, TNS after placement is 0.
Placement done.
Total placement takes 1.09 sec.
Finished placement.

Routing started.
Building routing graph takes 0.11 sec.
Worst slack is 17165, TNS before global route is 0.
Processing design graph takes 0.02 sec.
Total memory for routing:
	63.733483 M.
Total nets for routing : 921.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 1 processed 112 nets, it takes 0.00 sec.
Unrouted nets 166 at the end of iteration 0.
Unrouted nets 106 at the end of iteration 1.
Unrouted nets 43 at the end of iteration 2.
Unrouted nets 27 at the end of iteration 3.
Unrouted nets 19 at the end of iteration 4.
Unrouted nets 8 at the end of iteration 5.
Unrouted nets 6 at the end of iteration 6.
Unrouted nets 6 at the end of iteration 7.
Unrouted nets 6 at the end of iteration 8.
Unrouted nets 4 at the end of iteration 9.
Unrouted nets 3 at the end of iteration 10.
Unrouted nets 3 at the end of iteration 11.
Unrouted nets 3 at the end of iteration 12.
Unrouted nets 4 at the end of iteration 13.
Unrouted nets 4 at the end of iteration 14.
Unrouted nets 3 at the end of iteration 15.
Unrouted nets 5 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 1 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 1 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 1 at the end of iteration 30.
Unrouted nets 1 at the end of iteration 31.
Unrouted nets 1 at the end of iteration 32.
Unrouted nets 1 at the end of iteration 33.
Unrouted nets 1 at the end of iteration 34.
Unrouted nets 1 at the end of iteration 35.
Unrouted nets 1 at the end of iteration 36.
Unrouted nets 1 at the end of iteration 37.
Unrouted nets 1 at the end of iteration 38.
Unrouted nets 1 at the end of iteration 39.
Unrouted nets 1 at the end of iteration 40.
Unrouted nets 1 at the end of iteration 41.
Unrouted nets 1 at the end of iteration 42.
Unrouted nets 1 at the end of iteration 43.
Unrouted nets 1 at the end of iteration 44.
Unrouted nets 1 at the end of iteration 45.
Unrouted nets 0 at the end of iteration 46.
Global Routing step 2 processed 345 nets, it takes 0.64 sec.
Global Routing step 3 processed 0 nets, it takes 0.00 sec.
Global routing takes 0.64 sec.
Total 921 subnets.
    forward max bucket size 29838 , backward 4764.
        Unrouted nets 375 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.375000 sec.
    forward max bucket size 5009 , backward 4776.
        Unrouted nets 260 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.015625 sec.
    forward max bucket size 116 , backward 896.
        Unrouted nets 179 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.000000 sec.
    forward max bucket size 211 , backward 291.
        Unrouted nets 173 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 486 , backward 450.
        Unrouted nets 114 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 25 , backward 42.
        Unrouted nets 80 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 61.
        Unrouted nets 50 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 44.
        Unrouted nets 39 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 24.
        Unrouted nets 19 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 23.
        Unrouted nets 14 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 12.
        Unrouted nets 4 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 17 , backward 13.
        Unrouted nets 2 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.015625 sec.
    forward max bucket size 18 , backward 12.
        Unrouted nets 0 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
Detailed routing takes 12 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 0.44 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 86.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.02 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 5978.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 1.34 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 114      | 3748          | 4                  
|   FF                     | 346      | 22488         | 2                  
|   LUT                    | 345      | 14992         | 3                  
|   LUT-FF pairs           | 231      | 14992         | 2                  
| Use of CLMS              | 58       | 1892          | 4                  
|   FF                     | 173      | 11352         | 2                  
|   LUT                    | 158      | 7568          | 3                  
|   LUT-FF pairs           | 83       | 7568          | 2                  
|   Distributed RAM        | 0        | 7568          | 0                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 0        | 8             | 0                  
| Use of DQSL              | 0        | 12            | 0                  
| Use of DRM               | 0.5      | 60            | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 38       | 3480          | 2                  
| Use of IO                | 27       | 226           | 12                 
|   IOBD                   | 0        | 57            | 0                  
|   IOBR                   | 0        | 12            | 0                  
|   IOBS                   | 27       | 157           | 18                 
| Use of IOCKDIV           | 0        | 16            | 0                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 0        | 16            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 27       | 308           | 9                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 1        | 4             | 25                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:12s
Action pnr: CPU time elapsed is 0h:0m:3s
Action pnr: Process CPU time elapsed is 0h:0m:3s
Current time: Thu Jul 25 13:23:55 2024
Action pnr: Peak memory pool usage is 814 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:33s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:3s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:3s
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:5s
Action report_timing: CPU time elapsed is 0h:0m:1s
Action report_timing: Process CPU time elapsed is 0h:0m:1s
Current time: Thu Jul 25 13:24:00 2024
Action report_timing: Peak memory pool usage is 832 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:38s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:4s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:4s
Compiling architecture definition.
Analyzing project file 'E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.078125 sec.
Generating architecture configuration.
The bitstream file is "E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 0.671875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:5s
Action gen_bit_stream: CPU time elapsed is 0h:0m:1s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:1s
Current time: Thu Jul 25 13:24:05 2024
Action gen_bit_stream: Peak memory pool usage is 402 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:43s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:5s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:5s
