#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Sat Sep 26 12:22:18 2015
# Process ID: 23155
# Log file: /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/vivado.log
# Journal file: /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '../../../configs'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for em.avnet.com:picozed_7030:part0:1.0. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/dls_sw/apps/FPGA/Xilinx/Vivado/2015.1/data/ip'.
update_compile_order -fileset sim_1
open_bd_design {/home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd}
Adding component instance block -- xilinx.com:ip:cdn_axi_bfm:5.0 - hp1
Adding component instance block -- xilinx.com:ip:processing_system7_bfm:2.0 - ps
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <zynq_ps> from BD file </home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd>
startgroup
create_bd_port -dir O -type rst FCLK_RESET0_N_1
connect_bd_net [get_bd_pins /ps/FCLK_RESET0_N] [get_bd_ports FCLK_RESET0_N_1]
endgroup
delete_bd_objs [get_bd_nets FCLK_RESET0_N_1]
delete_bd_objs [get_bd_ports FCLK_RESET0_N]
delete_bd_objs [get_bd_nets ps_FCLK_RESET0_N] [get_bd_ports FCLK_RESET0_N_1]
startgroup
create_bd_port -dir O -type rst FCLK_RESET0_N
connect_bd_net [get_bd_pins /ps/FCLK_RESET0_N] [get_bd_ports FCLK_RESET0_N]
endgroup
connect_bd_net -net [get_bd_nets ps_FCLK_RESET0_N] [get_bd_pins axi/ARESETN] [get_bd_pins ps/FCLK_RESET0_N]
connect_bd_net -net [get_bd_nets ps_FCLK_RESET0_N] [get_bd_pins axi/S00_ARESETN] [get_bd_pins ps/FCLK_RESET0_N]
connect_bd_net [get_bd_pins axi/M00_ARESETN] [get_bd_pins ps/FCLK_RESET1_N]
delete_bd_objs [get_bd_nets M00_ARESETN_1]
connect_bd_net -net [get_bd_nets ps_FCLK_RESET0_N] [get_bd_pins axi/M00_ARESETN] [get_bd_pins ps/FCLK_RESET0_N]
connect_bd_net -net [get_bd_nets ps_FCLK_RESET0_N] [get_bd_pins hp1/m_axi_aresetn] [get_bd_pins ps/FCLK_RESET0_N]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
Wrote  : </home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd> 
write_bd_tcl /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_ps.tcl
INFO: [BD 5-148] Tcl file written out </home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_ps.tcl>.

WARNING: [BD 5-339] The block design <zynq_ps> has not been validated, therefore, a block design created using this Tcl file
</home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_ps.tcl> may result in errors during validation.
validate_bd_design
CRITICAL WARNING: [BD 41-1348] Reset pin /axi/S00_ARESETN (associated clock /axi/S00_ACLK) is connected to asynchronous reset source /ps/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ps/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /axi/M00_ARESETN (associated clock /axi/M00_ACLK) is connected to asynchronous reset source /ps/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ps/FCLK_CLK0.
CRITICAL WARNING: [BD 41-1348] Reset pin /hp1/m_axi_aresetn (associated clock /hp1/m_axi_aclk) is connected to asynchronous reset source /ps/FCLK_RESET0_N.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /ps/FCLK_CLK0.
remove_files /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/imports/hdl/zynq_ps_wrapper.vhd
file delete -force /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/imports/hdl/zynq_ps_wrapper.vhd
update_compile_order -fileset sim_1
make_wrapper -files [get_files /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd] -top
INFO: [BD 41-1662] The design 'zynq_ps.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps/S_AXI_HP1_AWID'(6) to net 'cdn_axi_bfm_0_M_AXI3_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps/S_AXI_HP1_ARID'(6) to net 'cdn_axi_bfm_0_M_AXI3_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hp1/m_axi_rid'(4) to net 'cdn_axi_bfm_0_M_AXI3_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps/S_AXI_HP1_WID'(6) to net 'cdn_axi_bfm_0_M_AXI3_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hp1/m_axi_bid'(4) to net 'cdn_axi_bfm_0_M_AXI3_BID'(6) - Only lower order bits will be connected.
VHDL Output written to : /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/hdl/zynq_ps.vhd
VHDL Output written to : /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/hdl/zynq_ps_wrapper.vhd
Wrote  : </home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd> 
add_files -norecurse /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/hdl/zynq_ps_wrapper.vhd
update_compile_order -fileset sim_1
reset_target all [get_files  /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd]
generate_target all [get_files  /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd]
INFO: [BD 41-1662] The design 'zynq_ps.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps/S_AXI_HP1_AWID'(6) to net 'cdn_axi_bfm_0_M_AXI3_AWID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps/S_AXI_HP1_ARID'(6) to net 'cdn_axi_bfm_0_M_AXI3_ARID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hp1/m_axi_rid'(4) to net 'cdn_axi_bfm_0_M_AXI3_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/ps/S_AXI_HP1_WID'(6) to net 'cdn_axi_bfm_0_M_AXI3_WID'(4) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/hp1/m_axi_bid'(4) to net 'cdn_axi_bfm_0_M_AXI3_BID'(6) - Only lower order bits will be connected.
VHDL Output written to : /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/hdl/zynq_ps.vhd
VHDL Output written to : /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/hdl/zynq_ps_wrapper.vhd
Wrote  : </home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/zynq_ps.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zynq_ps_hp1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zynq_ps_hp1_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'zynq_ps_hp1_0' does not support 'VHDL Simulation Wrapper' output products, delivering 'Verilog Simulation Wrapper' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zynq_ps_hp1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block hp1 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zynq_ps_ps_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zynq_ps_ps_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'zynq_ps_ps_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
WARNING: [xilinx.com:ip:processing_system7_bfm:2.0-1] zynq_ps_ps_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zynq_ps_ps_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'zynq_ps_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'zynq_ps_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'zynq_ps_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'zynq_ps_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'zynq_ps_auto_pc_0' does not support 'VHDL Simulation' output products, delivering 'Verilog Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'zynq_ps_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/hw_handoff/zynq_ps.hwh
Generated Block Design Tcl file /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/hw_handoff/zynq_ps_bd.tcl
Generated Hardware Definition File /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_model/zynq_ps.srcs/sources_1/bd/zynq_ps/hdl/zynq_ps.hwdef
write_bd_tcl /home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_ps.tcl
INFO: [BD 5-148] Tcl file written out </home/iu42/hardware/trunk/FPGA/PandA-Motion-Project/PandaFPGA/sim/panda_top/bench/zynq_ps.tcl>.

exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 26 12:25:52 2015...
