#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-600-g9369d6db)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56517497e220 .scope module, "bancopruebas" "bancopruebas" 2 6;
 .timescale -9 -10;
v0x5651749c1b90_0 .net "clk_8f", 0 0, v0x5651749c1250_0;  1 drivers
v0x5651749c1c50_0 .net "enable", 0 0, v0x5651749c12f0_0;  1 drivers
v0x5651749c1d10_0 .net "entrada_0", 7 0, v0x5651749c1390_0;  1 drivers
v0x5651749c1db0_0 .net "entrada_1", 7 0, v0x5651749c14d0_0;  1 drivers
v0x5651749c1e50_0 .net "reset", 0 0, v0x5651749c15e0_0;  1 drivers
v0x5651749c1ef0_0 .net "salida_ser_lane_0", 0 0, v0x5651749c0730_0;  1 drivers
o0x7f4fee99bee8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5651749c1f90_0 .net "salida_ser_lane_0_cond", 0 0, o0x7f4fee99bee8;  0 drivers
v0x5651749c2030_0 .net "salida_ser_lane_1", 0 0, v0x5651749c07d0_0;  1 drivers
o0x7f4fee99bf18 .functor BUFZ 1, C4<z>; HiZ drive
v0x5651749c20d0_0 .net "salida_ser_lane_1_cond", 0 0, o0x7f4fee99bf18;  0 drivers
v0x5651749c2200_0 .net "validin0", 0 0, v0x5651749c1890_0;  1 drivers
v0x5651749c22a0_0 .net "validin1", 0 0, v0x5651749c1930_0;  1 drivers
S_0x56517497e3b0 .scope module, "phy_cond" "phy_tx" 2 20, 3 5 0, S_0x56517497e220;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_8f";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "validin0";
    .port_info 4 /INPUT 1 "validin1";
    .port_info 5 /INPUT 8 "entrada_0";
    .port_info 6 /INPUT 8 "entrada_1";
    .port_info 7 /OUTPUT 1 "salida_ser_lane_0";
    .port_info 8 /OUTPUT 1 "salida_ser_lane_1";
v0x5651749bfe00_0 .net "clk_2f", 0 0, v0x5651749bd700_0;  1 drivers
v0x5651749bfec0_0 .net "clk_8f", 0 0, v0x5651749c1250_0;  alias, 1 drivers
v0x5651749bff80_0 .net "clk_f", 0 0, v0x5651749bd860_0;  1 drivers
v0x5651749c0050_0 .net "enable", 0 0, v0x5651749c12f0_0;  alias, 1 drivers
v0x5651749c0120_0 .net "entrada_0", 7 0, v0x5651749c1390_0;  alias, 1 drivers
v0x5651749c01c0_0 .net "entrada_1", 7 0, v0x5651749c14d0_0;  alias, 1 drivers
v0x5651749c0290_0 .net "lane_0", 7 0, v0x565174997500_0;  1 drivers
v0x5651749c0330_0 .net "lane_1", 7 0, v0x5651749959b0_0;  1 drivers
v0x5651749c0420_0 .net "reset", 0 0, v0x5651749c15e0_0;  alias, 1 drivers
v0x5651749c0550_0 .net "sal0parse", 0 0, v0x5651749be260_0;  1 drivers
v0x5651749c05f0_0 .net "sal1parse", 0 0, v0x5651749beba0_0;  1 drivers
v0x5651749c0690_0 .net "salida_mux", 7 0, v0x5651749bf5e0_0;  1 drivers
v0x5651749c0730_0 .var "salida_ser_lane_0", 0 0;
v0x5651749c07d0_0 .var "salida_ser_lane_1", 0 0;
v0x5651749c0870_0 .net "valid_0", 0 0, v0x5651749bd130_0;  1 drivers
v0x5651749c0960_0 .net "valid_1", 0 0, v0x5651749bd1f0_0;  1 drivers
v0x5651749c0a50_0 .net "valid_mux", 0 0, v0x5651749bfbc0_0;  1 drivers
v0x5651749c0b40_0 .net "validin0", 0 0, v0x5651749c1890_0;  alias, 1 drivers
v0x5651749c0be0_0 .net "validin1", 0 0, v0x5651749c1930_0;  alias, 1 drivers
S_0x565174970bc0 .scope module, "bystripping" "bs" 3 29, 4 1 0, S_0x56517497e3b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "valid_in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk_2f";
    .port_info 4 /OUTPUT 8 "lane_0_cond";
    .port_info 5 /OUTPUT 1 "valid_0_cond";
    .port_info 6 /OUTPUT 8 "lane_1_cond";
    .port_info 7 /OUTPUT 1 "valid_1_cond";
v0x56517499d420_0 .net "clk_2f", 0 0, v0x5651749bd700_0;  alias, 1 drivers
v0x56517499d960_0 .net "data_in", 7 0, v0x5651749bf5e0_0;  alias, 1 drivers
v0x56517499f0e0_0 .var "flag", 0 0;
v0x565174997ef0_0 .var "l0", 7 0;
v0x565174965fc0_0 .var "l1", 7 0;
v0x565174997500_0 .var "lane_0_cond", 7 0;
v0x5651749959b0_0 .var "lane_1_cond", 7 0;
v0x5651749bcfb0_0 .net "reset", 0 0, v0x5651749c15e0_0;  alias, 1 drivers
v0x5651749bd070_0 .var "selector", 0 0;
v0x5651749bd130_0 .var "valid_0_cond", 0 0;
v0x5651749bd1f0_0 .var "valid_1_cond", 0 0;
v0x5651749bd2b0_0 .net "valid_in", 0 0, v0x5651749bfbc0_0;  alias, 1 drivers
v0x5651749bd370_0 .var "validflop", 0 0;
E_0x5651749931b0 .event posedge, v0x56517499d420_0;
E_0x5651749916b0/0 .event edge, v0x5651749bcfb0_0, v0x5651749bd2b0_0, v0x5651749bd070_0, v0x56517499d960_0;
E_0x5651749916b0/1 .event edge, v0x565174965fc0_0, v0x5651749bd370_0, v0x565174997ef0_0;
E_0x5651749916b0 .event/or E_0x5651749916b0/0, E_0x5651749916b0/1;
S_0x5651749bd530 .scope module, "clks" "gen_clk" 3 27, 5 1 0, S_0x56517497e3b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk_8f";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "clk_2f";
    .port_info 4 /OUTPUT 1 "clk_f";
v0x5651749bd700_0 .var "clk_2f", 0 0;
v0x5651749bd7c0_0 .net "clk_8f", 0 0, v0x5651749c1250_0;  alias, 1 drivers
v0x5651749bd860_0 .var "clk_f", 0 0;
v0x5651749bd900_0 .var "counter", 1 0;
v0x5651749bd9e0_0 .net "enable", 0 0, v0x5651749c12f0_0;  alias, 1 drivers
v0x5651749bdaf0_0 .var "f2", 0 0;
v0x5651749bdbb0_0 .net "reset", 0 0, v0x5651749c15e0_0;  alias, 1 drivers
E_0x565174968dd0 .event posedge, v0x5651749bd7c0_0;
S_0x5651749bdcd0 .scope module, "linea0" "partoserial" 3 30, 6 1 0, S_0x56517497e3b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "valid_in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk_8f";
    .port_info 4 /OUTPUT 1 "data_out";
v0x5651749bded0_0 .net "clk_8f", 0 0, v0x5651749c1250_0;  alias, 1 drivers
v0x5651749bdfc0_0 .var "contador", 3 0;
v0x5651749be080_0 .var "data2send", 7 0;
v0x5651749be170_0 .net "data_in", 7 0, v0x565174997500_0;  alias, 1 drivers
v0x5651749be260_0 .var "data_out", 0 0;
v0x5651749be350_0 .net "reset", 0 0, v0x5651749c15e0_0;  alias, 1 drivers
v0x5651749be440_0 .net "valid_in", 0 0, v0x5651749bd130_0;  alias, 1 drivers
E_0x565174968b70 .event edge, v0x5651749bcfb0_0, v0x5651749bd130_0, v0x565174997500_0;
S_0x5651749be560 .scope module, "linea1" "partoserial" 3 31, 6 1 0, S_0x56517497e3b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "data_in";
    .port_info 1 /INPUT 1 "valid_in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk_8f";
    .port_info 4 /OUTPUT 1 "data_out";
v0x5651749be800_0 .net "clk_8f", 0 0, v0x5651749c1250_0;  alias, 1 drivers
v0x5651749be910_0 .var "contador", 3 0;
v0x5651749be9f0_0 .var "data2send", 7 0;
v0x5651749beab0_0 .net "data_in", 7 0, v0x5651749959b0_0;  alias, 1 drivers
v0x5651749beba0_0 .var "data_out", 0 0;
v0x5651749bec90_0 .net "reset", 0 0, v0x5651749c15e0_0;  alias, 1 drivers
v0x5651749bed30_0 .net "valid_in", 0 0, v0x5651749bd1f0_0;  alias, 1 drivers
E_0x565174969dd0 .event edge, v0x5651749bcfb0_0, v0x5651749bd1f0_0, v0x5651749959b0_0;
S_0x5651749bee80 .scope module, "muxes" "mux" 3 28, 7 9 0, S_0x56517497e3b0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 8 "data_out";
    .port_info 1 /OUTPUT 1 "valid_out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset_L";
    .port_info 4 /INPUT 1 "valid_in_0";
    .port_info 5 /INPUT 8 "data_in_0";
    .port_info 6 /INPUT 1 "valid_in_1";
    .port_info 7 /INPUT 8 "data_in_1";
v0x5651749bf160_0 .var "channel", 0 0;
v0x5651749bf240_0 .var "channel_i", 0 0;
v0x5651749bf300_0 .net "clk", 0 0, v0x5651749bd700_0;  alias, 1 drivers
v0x5651749bf3f0_0 .net "data_in_0", 7 0, v0x5651749c1390_0;  alias, 1 drivers
v0x5651749bf4b0_0 .net "data_in_1", 7 0, v0x5651749c14d0_0;  alias, 1 drivers
v0x5651749bf5e0_0 .var "data_out", 7 0;
v0x5651749bf6a0_0 .var "data_reg", 7 0;
v0x5651749bf760_0 .var "ignore", 0 0;
v0x5651749bf820_0 .var "ignore_i", 0 0;
v0x5651749bf8e0_0 .net "reset_L", 0 0, v0x5651749c15e0_0;  alias, 1 drivers
v0x5651749bf980_0 .var "selector", 0 0;
v0x5651749bfa40_0 .net "valid_in_0", 0 0, v0x5651749c1890_0;  alias, 1 drivers
v0x5651749bfb00_0 .net "valid_in_1", 0 0, v0x5651749c1930_0;  alias, 1 drivers
v0x5651749bfbc0_0 .var "valid_out", 0 0;
v0x5651749bfc60_0 .var "write", 0 0;
E_0x565174991820/0 .event edge, v0x5651749bfa40_0, v0x5651749bfb00_0, v0x5651749bf3f0_0, v0x5651749bf4b0_0;
E_0x565174991820/1 .event edge, v0x5651749bf760_0, v0x5651749bf980_0, v0x5651749bf160_0;
E_0x565174991820 .event/or E_0x565174991820/0, E_0x565174991820/1;
S_0x5651749c0d90 .scope module, "probador" "probador" 2 32, 8 1 0, S_0x56517497e220;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "salida_ser_lane_0_cond";
    .port_info 1 /INPUT 1 "salida_ser_lane_1_cond";
    .port_info 2 /OUTPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "clk_8f";
    .port_info 4 /OUTPUT 1 "enable";
    .port_info 5 /OUTPUT 1 "validin0";
    .port_info 6 /OUTPUT 8 "entrada_0";
    .port_info 7 /OUTPUT 1 "validin1";
    .port_info 8 /OUTPUT 8 "entrada_1";
v0x5651749c10b0_0 .var "clk_2f", 0 0;
v0x5651749c1190_0 .var "clk_4f", 0 0;
v0x5651749c1250_0 .var "clk_8f", 0 0;
v0x5651749c12f0_0 .var "enable", 0 0;
v0x5651749c1390_0 .var "entrada_0", 7 0;
v0x5651749c14d0_0 .var "entrada_1", 7 0;
v0x5651749c15e0_0 .var "reset", 0 0;
v0x5651749c1680_0 .net "salida_ser_lane_0_cond", 0 0, o0x7f4fee99bee8;  alias, 0 drivers
v0x5651749c1740_0 .net "salida_ser_lane_1_cond", 0 0, o0x7f4fee99bf18;  alias, 0 drivers
v0x5651749c1890_0 .var "validin0", 0 0;
v0x5651749c1930_0 .var "validin1", 0 0;
E_0x565174954800 .event posedge, v0x5651749c1190_0;
E_0x56517499f050 .event posedge, v0x5651749c10b0_0;
    .scope S_0x5651749bd530;
T_0 ;
    %wait E_0x565174968dd0;
    %load/vec4 v0x5651749bdbb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5651749bd900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651749bd700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651749bd860_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5651749bd9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5651749bd900_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %jmp/0xz  T_0.4, 5;
    %load/vec4 v0x5651749bd900_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5651749bd900_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5651749bd900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5651749bdaf0_0, 0;
    %load/vec4 v0x5651749bd700_0;
    %inv;
    %assign/vec4 v0x5651749bd700_0, 0;
    %load/vec4 v0x5651749bd700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x5651749bd860_0;
    %inv;
    %assign/vec4 v0x5651749bd860_0, 0;
T_0.6 ;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5651749bee80;
T_1 ;
    %wait E_0x565174991820;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5651749bf6a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651749bfc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651749bf820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651749bf240_0, 0, 1;
    %load/vec4 v0x5651749bfa40_0;
    %load/vec4 v0x5651749bfb00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5651749bf3f0_0;
    %store/vec4 v0x5651749bf6a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651749bfc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651749bf820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651749bf240_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5651749bfa40_0;
    %nor/r;
    %load/vec4 v0x5651749bfb00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5651749bf4b0_0;
    %store/vec4 v0x5651749bf6a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651749bfc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651749bf820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651749bf240_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5651749bfa40_0;
    %load/vec4 v0x5651749bfb00_0;
    %and;
    %load/vec4 v0x5651749bf760_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651749bfc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651749bf820_0, 0, 1;
    %load/vec4 v0x5651749bf980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x5651749bf3f0_0;
    %store/vec4 v0x5651749bf6a0_0, 0, 8;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x5651749bf4b0_0;
    %store/vec4 v0x5651749bf6a0_0, 0, 8;
T_1.7 ;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5651749bfa40_0;
    %load/vec4 v0x5651749bfb00_0;
    %and;
    %load/vec4 v0x5651749bf760_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651749bfc60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5651749bf820_0, 0, 1;
    %load/vec4 v0x5651749bf160_0;
    %store/vec4 v0x5651749bf240_0, 0, 1;
    %load/vec4 v0x5651749bf160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x5651749bf3f0_0;
    %store/vec4 v0x5651749bf6a0_0, 0, 8;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x5651749bf4b0_0;
    %store/vec4 v0x5651749bf6a0_0, 0, 8;
T_1.11 ;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651749bfc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651749bf820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651749bf240_0, 0, 1;
T_1.9 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5651749bee80;
T_2 ;
    %wait E_0x5651749931b0;
    %load/vec4 v0x5651749bf8e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651749bf980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651749bfbc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5651749bf5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651749bf760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651749bf160_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5651749bf6a0_0;
    %assign/vec4 v0x5651749bf5e0_0, 0;
    %load/vec4 v0x5651749bfc60_0;
    %assign/vec4 v0x5651749bfbc0_0, 0;
    %load/vec4 v0x5651749bf820_0;
    %assign/vec4 v0x5651749bf760_0, 0;
    %load/vec4 v0x5651749bfa40_0;
    %load/vec4 v0x5651749bfb00_0;
    %and;
    %load/vec4 v0x5651749bf760_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5651749bf980_0;
    %inv;
    %assign/vec4 v0x5651749bf980_0, 0;
    %load/vec4 v0x5651749bf980_0;
    %assign/vec4 v0x5651749bf160_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5651749bf240_0;
    %assign/vec4 v0x5651749bf160_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x565174970bc0;
T_3 ;
    %wait E_0x5651749916b0;
    %load/vec4 v0x5651749bcfb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x565174997500_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651749bd130_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5651749959b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5651749bd1f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56517499f0e0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5651749bd2b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x5651749bd070_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x56517499d960_0;
    %store/vec4 v0x565174997500_0, 0, 8;
    %load/vec4 v0x565174965fc0_0;
    %store/vec4 v0x5651749959b0_0, 0, 8;
    %load/vec4 v0x5651749bd2b0_0;
    %store/vec4 v0x5651749bd130_0, 0, 1;
    %load/vec4 v0x5651749bd370_0;
    %store/vec4 v0x5651749bd1f0_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x56517499d960_0;
    %store/vec4 v0x5651749959b0_0, 0, 8;
    %load/vec4 v0x565174997ef0_0;
    %store/vec4 v0x565174997500_0, 0, 8;
    %load/vec4 v0x5651749bd2b0_0;
    %store/vec4 v0x5651749bd1f0_0, 0, 1;
    %load/vec4 v0x5651749bd370_0;
    %store/vec4 v0x5651749bd130_0, 0, 1;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56517499f0e0_0, 0, 1;
    %load/vec4 v0x5651749bd070_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x56517499d960_0;
    %store/vec4 v0x565174997500_0, 0, 8;
    %load/vec4 v0x565174965fc0_0;
    %store/vec4 v0x5651749959b0_0, 0, 8;
    %load/vec4 v0x5651749bd2b0_0;
    %store/vec4 v0x5651749bd130_0, 0, 1;
    %load/vec4 v0x5651749bd370_0;
    %store/vec4 v0x5651749bd1f0_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x56517499d960_0;
    %store/vec4 v0x5651749959b0_0, 0, 8;
    %load/vec4 v0x565174997ef0_0;
    %store/vec4 v0x565174997500_0, 0, 8;
    %load/vec4 v0x5651749bd2b0_0;
    %store/vec4 v0x5651749bd1f0_0, 0, 1;
    %load/vec4 v0x5651749bd370_0;
    %store/vec4 v0x5651749bd130_0, 0, 1;
T_3.7 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x565174970bc0;
T_4 ;
    %wait E_0x5651749931b0;
    %load/vec4 v0x5651749bcfb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651749bd070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651749bd370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x565174997ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x565174965fc0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5651749bd2b0_0;
    %assign/vec4 v0x5651749bd370_0, 0;
    %load/vec4 v0x565174997500_0;
    %assign/vec4 v0x565174997ef0_0, 0;
    %load/vec4 v0x5651749959b0_0;
    %assign/vec4 v0x565174965fc0_0, 0;
    %load/vec4 v0x5651749bd070_0;
    %inv;
    %assign/vec4 v0x5651749bd070_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5651749bdcd0;
T_5 ;
    %wait E_0x565174968b70;
    %load/vec4 v0x5651749be350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v0x5651749be080_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5651749be440_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x5651749be170_0;
    %store/vec4 v0x5651749be080_0, 0, 8;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v0x5651749be080_0, 0, 8;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5651749bdcd0;
T_6 ;
    %wait E_0x565174968dd0;
    %load/vec4 v0x5651749be350_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651749be260_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5651749bdfc0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5651749be080_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x5651749bdfc0_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x5651749be260_0, 0;
    %load/vec4 v0x5651749bdfc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5651749bdfc0_0, 0;
    %load/vec4 v0x5651749bdfc0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5651749bdfc0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5651749be560;
T_7 ;
    %wait E_0x565174969dd0;
    %load/vec4 v0x5651749bec90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v0x5651749be9f0_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5651749bed30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5651749beab0_0;
    %store/vec4 v0x5651749be9f0_0, 0, 8;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 188, 0, 8;
    %store/vec4 v0x5651749be9f0_0, 0, 8;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5651749be560;
T_8 ;
    %wait E_0x565174968dd0;
    %load/vec4 v0x5651749bec90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651749beba0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5651749be910_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5651749be9f0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x5651749be910_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x5651749beba0_0, 0;
    %load/vec4 v0x5651749be910_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5651749be910_0, 0;
    %load/vec4 v0x5651749be910_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5651749be910_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56517497e3b0;
T_9 ;
    %wait E_0x565174968dd0;
    %load/vec4 v0x5651749c0420_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651749c0730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651749c07d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5651749c0550_0;
    %assign/vec4 v0x5651749c0730_0, 0;
    %load/vec4 v0x5651749c05f0_0;
    %assign/vec4 v0x5651749c07d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5651749c0d90;
T_10 ;
    %vpi_call 8 17 "$dumpfile", "bancopruebas.vcd" {0 0 0};
    %vpi_call 8 18 "$dumpvars" {0 0 0};
    %vpi_call 8 19 "$display", "\011\011time,\011 clk_8f, reset, enable, validin0, entrada_0, validin1, entrada_1, salida_ser_lane_0_cond,salida_ser_lane_1_cond" {0 0 0};
    %vpi_call 8 21 "$monitor", $time, "\011%b,\011%b,\011%b,\011%b,\011%h,\011%b,\011%h,\011%b,\011%b", v0x5651749c1250_0, v0x5651749c15e0_0, v0x5651749c12f0_0, v0x5651749c1890_0, v0x5651749c1390_0, v0x5651749c1930_0, v0x5651749c14d0_0, v0x5651749c1680_0, v0x5651749c1740_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651749c15e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651749c12f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651749c1890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651749c1930_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5651749c1390_0, 0;
    %pushi/vec4 239, 0, 8;
    %assign/vec4 v0x5651749c14d0_0, 0;
    %wait E_0x56517499f050;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5651749c15e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5651749c12f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5651749c1890_0, 0;
    %load/vec4 v0x5651749c1390_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5651749c1390_0, 0;
    %wait E_0x56517499f050;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5651749c1930_0, 0;
    %load/vec4 v0x5651749c14d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5651749c14d0_0, 0;
    %load/vec4 v0x5651749c1390_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5651749c1390_0, 0;
    %pushi/vec4 2, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56517499f050;
    %load/vec4 v0x5651749c1390_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5651749c1390_0, 0;
    %load/vec4 v0x5651749c14d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5651749c14d0_0, 0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651749c1930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651749c1890_0, 0;
    %wait E_0x56517499f050;
    %wait E_0x56517499f050;
    %wait E_0x56517499f050;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5651749c1930_0, 0;
    %load/vec4 v0x5651749c14d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5651749c14d0_0, 0;
    %wait E_0x56517499f050;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5651749c1890_0, 0;
    %load/vec4 v0x5651749c1390_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5651749c1390_0, 0;
    %load/vec4 v0x5651749c14d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5651749c14d0_0, 0;
    %pushi/vec4 2, 0, 32;
T_10.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.3, 5;
    %jmp/1 T_10.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56517499f050;
    %load/vec4 v0x5651749c1390_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5651749c1390_0, 0;
    %load/vec4 v0x5651749c14d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5651749c14d0_0, 0;
    %jmp T_10.2;
T_10.3 ;
    %pop/vec4 1;
    %vpi_call 8 66 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5651749c0d90;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651749c1250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651749c1190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5651749c10b0_0, 0;
    %end;
    .thread T_11;
    .scope S_0x5651749c0d90;
T_12 ;
    %delay 20, 0;
    %load/vec4 v0x5651749c1250_0;
    %inv;
    %assign/vec4 v0x5651749c1250_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5651749c0d90;
T_13 ;
    %wait E_0x565174968dd0;
    %load/vec4 v0x5651749c1190_0;
    %inv;
    %assign/vec4 v0x5651749c1190_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5651749c0d90;
T_14 ;
    %wait E_0x565174954800;
    %load/vec4 v0x5651749c10b0_0;
    %inv;
    %assign/vec4 v0x5651749c10b0_0, 0;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "bancopruebas.v";
    "./phy_tx.v";
    "./bs.v";
    "./gen_clk.v";
    "./partoserial.v";
    "./mux.v";
    "./probador.v";
