
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000437                       # Number of seconds simulated
sim_ticks                                   436676896                       # Number of ticks simulated
final_tick                                  436676896                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 416625                       # Simulator instruction rate (inst/s)
host_op_rate                                   480016                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              293334833                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652424                       # Number of bytes of host memory used
host_seconds                                     1.49                       # Real time elapsed on the host
sim_insts                                      620211                       # Number of instructions simulated
sim_ops                                        714581                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           667                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    436676896                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           22656                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           35648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               58304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          22656                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              354                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              557                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  911                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           51882754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           81634729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              133517483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      51882754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          51882754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          51882754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          81634729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             133517483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       354.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       557.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1866                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          911                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        911                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   58304                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    58304                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 56                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 33                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                  9                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 62                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 61                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 84                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 85                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 18                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                208                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                173                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                23                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                17                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                12                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                46                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                16                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                 8                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      436525487                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    911                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      608                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      210                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       74                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          158                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     357.670886                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    257.112685                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    286.683906                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            29     18.35%     18.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           23     14.56%     32.91% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           56     35.44%     68.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           19     12.03%     80.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            5      3.16%     83.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            7      4.43%     87.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            1      0.63%     88.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           18     11.39%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           158                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        22656                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        35648                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 51882754.062628492713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 81634728.849955007434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          354                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          557                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     12637913                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     18743459                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     35700.32                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     33650.73                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      14300122                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 31381372                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     4555000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      15697.17                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 34447.17                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        133.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     133.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.04                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.04                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.07                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       745                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  81.78                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      479171.77                       # Average gap between requests
system.mem_ctrl.pageHitRate                     81.78                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    556920                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    280830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2913120                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               5570040                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                443040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         21571650                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          8669280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          86479020                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               132630300                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             303.726396                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             423203899                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        890010                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        2600000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     353426649                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     22576157                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        9876338                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     47307742                       # Time in different power states
system.mem_ctrl_1.actEnergy                    628320                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    318780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3591420                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          32575920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              11735730                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                951360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        162366210                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         12778080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy           5141340                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               230087160                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             526.904817                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             408166350                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        986196                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       13780000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF      19120541                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     33262048                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       13448016                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    356080095                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    436676896                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  168941                       # Number of BP lookups
system.cpu.branchPred.condPredicted             91087                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              9611                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               111228                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  106773                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.994714                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   25525                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1987                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2371                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               2181                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              190                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    436676896                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    436676896                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    436676896                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    436676896                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    15                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       436676896                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           654689                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             176320                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         981846                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      168941                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             134479                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        443512                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   19356                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           270                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    161164                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2415                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             629821                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.782173                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.320303                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   197136     31.30%     31.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    41081      6.52%     37.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    93443     14.84%     52.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   298161     47.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               629821                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.258048                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.499714                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   125886                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 89205                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    395045                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 10222                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   9463                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               104574                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   220                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                1095774                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   477                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   9463                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   133872                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   77476                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1735                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    394982                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 12293                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1076094                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                    518                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    525                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   8642                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             1026617                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               4902944                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1159158                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                696098                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   330518                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 43                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             46                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      9167                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               313664                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              166308                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            121865                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            48798                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1038504                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  64                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    858821                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               743                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          323986                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       917417                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              5                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        629821                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.363595                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.166526                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              207388     32.93%     32.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              134313     21.33%     54.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              139852     22.21%     76.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              148268     23.54%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          629821                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                25      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                484684     56.44%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    9      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     56.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               227345     26.47%     82.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              146742     17.09%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 858821                       # Type of FU issued
system.cpu.iq.rate                           1.311800                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            2348174                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1362575                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       840021                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 858780                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            77032                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       117711                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        57340                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1042                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            30                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   9463                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   76580                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   514                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1038568                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               128                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                313664                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               166308                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 42                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     30                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   480                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             38                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           5876                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         3569                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 9445                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                847071                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                225191                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             11750                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       365574                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   130370                       # Number of branches executed
system.cpu.iew.exec_stores                     140383                       # Number of stores executed
system.cpu.iew.exec_rate                     1.293853                       # Inst execution rate
system.cpu.iew.wb_sent                         842439                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        840037                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    495517                       # num instructions producing a value
system.cpu.iew.wb_consumers                    747001                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.283108                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.663342                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          323988                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              59                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              9418                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       545012                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.311129                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.259847                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       216479     39.72%     39.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       100125     18.37%     58.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        70768     12.98%     71.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       157640     28.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       545012                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               620211                       # Number of instructions committed
system.cpu.commit.committedOps                 714581                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         304921                       # Number of memory references committed
system.cpu.commit.loads                        195953                       # Number of loads committed
system.cpu.commit.membars                          22                       # Number of memory barriers committed
system.cpu.commit.branches                     113824                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    642703                       # Number of committed integer instructions.
system.cpu.commit.function_calls                19926                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           409654     57.33%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               6      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     57.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          195953     27.42%     84.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         108952     15.25%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            714581                       # Class of committed instruction
system.cpu.commit.bw_lim_events                157640                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1425759                       # The number of ROB reads
system.cpu.rob.rob_writes                     2161959                       # The number of ROB writes
system.cpu.timesIdled                             273                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           24868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      620211                       # Number of Instructions Simulated
system.cpu.committedOps                        714581                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.055591                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.055591                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.947337                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.947337                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   894943                       # number of integer regfile reads
system.cpu.int_regfile_writes                  558581                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   3198035                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   212092                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  378347                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     89                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    436676896                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           394.966768                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              252979                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               584                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            433.183219                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            185426                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   394.966768                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.771419                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.771419                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          490                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          426                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1019984                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1019984                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    436676896                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       145290                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          145290                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       107061                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         107061                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           22                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           22                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           22                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data       252351                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           252351                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       252351                       # number of overall hits
system.cpu.dcache.overall_hits::total          252351                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          635                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           635                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1819                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1819                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         2454                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2454                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2454                       # number of overall misses
system.cpu.dcache.overall_misses::total          2454                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     47671824                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     47671824                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    151593092                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    151593092                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        84709                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        84709                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    199264916                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    199264916                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    199264916                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    199264916                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       145925                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       145925                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       108880                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       108880                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       254805                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       254805                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       254805                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       254805                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004352                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004352                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016706                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016706                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.043478                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.043478                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009631                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009631                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009631                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009631                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75073.738583                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75073.738583                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83338.698186                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83338.698186                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        84709                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        84709                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81200.047270                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81200.047270                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81200.047270                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81200.047270                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          535                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    53.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           40                       # number of writebacks
system.cpu.dcache.writebacks::total                40                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          424                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          424                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1446                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         1870                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1870                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1870                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1870                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          211                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          211                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          373                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          373                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          584                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          584                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     18599295                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     18599295                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     35393021                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     35393021                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     53992316                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     53992316                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     53992316                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     53992316                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001446                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001446                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002292                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002292                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002292                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002292                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 88148.317536                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88148.317536                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 94887.455764                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94887.455764                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 92452.595890                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92452.595890                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 92452.595890                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92452.595890                       # average overall mshr miss latency
system.cpu.dcache.replacements                     94                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    436676896                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           297.379566                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              161066                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               387                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            416.191214                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   297.379566                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.580819                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.580819                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          288                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            645043                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           645043                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    436676896                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       160679                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          160679                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       160679                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           160679                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       160679                       # number of overall hits
system.cpu.icache.overall_hits::total          160679                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          485                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           485                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          485                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            485                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          485                       # number of overall misses
system.cpu.icache.overall_misses::total           485                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     42547263                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42547263                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     42547263                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42547263                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     42547263                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42547263                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       161164                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161164                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       161164                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161164                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       161164                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161164                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003009                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003009                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87726.315464                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87726.315464                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87726.315464                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87726.315464                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87726.315464                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87726.315464                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           98                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           97                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           97                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           97                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           97                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           97                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           97                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          388                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          388                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          388                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          388                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          388                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          388                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35514415                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35514415                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35514415                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35514415                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35514415                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35514415                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002407                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002407                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002407                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002407                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002407                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002407                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91531.997423                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91531.997423                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91531.997423                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91531.997423                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91531.997423                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91531.997423                       # average overall mshr miss latency
system.cpu.icache.replacements                     39                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    436676896                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse          707.484838                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs               1004                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs              911                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.102086                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            79373                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   291.280853                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data   416.203985                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.017778                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.025403                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.043181                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024          911                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2          807                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.055603                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses             9007                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses            9007                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED    436676896                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks           40                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total           40                       # number of WritebackDirty hits
system.cpu.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           29                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data           23                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total           52                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           29                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data           24                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total              53                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           29                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data           24                       # number of overall hits
system.cpu.l2cache.overall_hits::total             53                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data          372                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total          372                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          359                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          188                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          547                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          359                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data          560                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total           919                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          359                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data          560                       # number of overall misses
system.cpu.l2cache.overall_misses::total          919                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data     34374512                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total     34374512                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     33894939                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data     17568780                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     51463719                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     33894939                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data     51943292                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total     85838231                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     33894939                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data     51943292                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total     85838231                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks           40                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total           40                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data          373                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total          373                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          388                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data          211                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total          599                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          388                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data          584                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total          972                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          388                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data          584                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total          972                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data     0.997319                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.997319                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.925258                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.890995                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.913189                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.925258                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.958904                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.945473                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.925258                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.958904                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.945473                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 92404.602151                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 92404.602151                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 94414.871866                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 93450.957447                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 94083.581353                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 94414.871866                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 92755.878571                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 93403.951034                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 94414.871866                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 92755.878571                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 93403.951034                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.inst            4                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            3                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.inst            4                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            3                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data          372                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total          372                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          355                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          185                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          540                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          355                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data          557                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total          912                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          355                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data          557                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total          912                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     29412032                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     29412032                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     28864425                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     14857425                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     43721850                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     28864425                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data     44269457                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total     73133882                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     28864425                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data     44269457                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total     73133882                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.997319                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.997319                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.914948                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.876777                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.901503                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.914948                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.953767                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.938272                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.914948                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.953767                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.938272                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 79064.602151                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 79064.602151                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 81308.239437                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80310.405405                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 80966.388889                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 81308.239437                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 79478.378815                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 80190.660088                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 81308.239437                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 79478.378815                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 80190.660088                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests           1105                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          158                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    436676896                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 598                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            40                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                93                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                373                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               373                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            599                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          814                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         1262                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2076                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        24768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        39936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    64704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                972                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.047325                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.212443                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      926     95.27%     95.27% # Request fanout histogram
system.l2bus.snoop_fanout::1                       46      4.73%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  972                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               843755                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1293309                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1950304                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests           911                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    436676896                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                539                       # Transaction distribution
system.membus.trans_dist::ReadExReq               372                       # Transaction distribution
system.membus.trans_dist::ReadExResp              372                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           539                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         1822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1822                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port        58304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   58304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               911                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     911    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 911                       # Request fanout histogram
system.membus.reqLayer0.occupancy              607637                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            3480489                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------