;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT 20, @12
	SUB 13, @10
	CMP <215, @10
	DAT <270, #1
	JMZ <-127, 100
	ADD -1, <-20
	SUB @121, 106
	SLT 20, @12
	SUB <9, @2
	SUB <9, @2
	SUB <9, @2
	MOV <-7, <-120
	SUB @121, 103
	CMP @121, 103
	ADD -1, -20
	JMZ <-127, 100
	SLT 20, @12
	JMN @13, #200
	MOV <-7, <-120
	MOV <-7, <-120
	ADD <215, @10
	ADD <215, @10
	MOV <-7, <-120
	SUB @121, 103
	SUB @121, 106
	SUB 1, -1
	SUB @121, 106
	ADD <215, @10
	SUB -207, <-126
	JMZ -7, @-120
	SUB <9, @2
	SUB @10, 210
	SUB @10, 210
	SUB @10, 210
	SUB @10, 210
	SUB @10, 210
	SUB @-127, 136
	SUB -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	CMP @-798, <-526
	CMP @-798, <-526
	SPL 0, <753
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN -60, -2
