[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/HierPathSelect/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 71
LIB: work
FILE: ${SURELOG_DIR}/tests/HierPathSelect/dut.sv
n<> u<70> t<Top_level_rule> c<1> l<1:1> el<12:1>
  n<> u<1> t<Null_rule> p<70> s<69> l<1:1>
  n<> u<69> t<Source_text> p<70> c<68> l<1:1> el<10:10>
    n<> u<68> t<Description> p<69> c<67> l<1:1> el<10:10>
      n<> u<67> t<Module_declaration> p<68> c<6> l<1:1> el<10:10>
        n<> u<6> t<Module_nonansi_header> p<67> c<2> s<36> l<1:1> el<1:20>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<dut2> u<3> t<StringConst> p<6> s<4> l<1:8> el<1:12>
          n<> u<4> t<Parameter_port_list> p<6> s<5> l<1:13> el<1:16>
          n<> u<5> t<List_of_ports> p<6> l<1:17> el<1:19>
        n<> u<36> t<Module_item> p<67> c<35> s<44> l<3:1> el<5:18>
          n<> u<35> t<Non_port_module_item> p<36> c<34> l<3:1> el<5:18>
            n<> u<34> t<Module_or_generate_item> p<35> c<33> l<3:1> el<5:18>
              n<> u<33> t<Module_common_item> p<34> c<32> l<3:1> el<5:18>
                n<> u<32> t<Module_or_generate_item_declaration> p<33> c<31> l<3:1> el<5:18>
                  n<> u<31> t<Package_or_generate_item_declaration> p<32> c<30> l<3:1> el<5:18>
                    n<> u<30> t<Data_declaration> p<31> c<29> l<3:1> el<5:18>
                      n<> u<29> t<Type_declaration> p<30> c<27> l<3:1> el<5:18>
                        n<> u<27> t<Data_type> p<29> c<8> s<28> l<3:9> el<5:2>
                          n<> u<8> t<Struct_union> p<27> c<7> s<9> l<3:9> el<3:15>
                            n<> u<7> t<Struct_keyword> p<8> l<3:9> el<3:15>
                          n<> u<9> t<Packed_keyword> p<27> s<26> l<3:16> el<3:22>
                          n<> u<26> t<Struct_union_member> p<27> c<22> l<4:3> el<4:17>
                            n<> u<22> t<Data_type_or_void> p<26> c<21> s<25> l<4:3> el<4:14>
                              n<> u<21> t<Data_type> p<22> c<10> l<4:3> el<4:14>
                                n<> u<10> t<IntVec_TypeLogic> p<21> s<20> l<4:3> el<4:8>
                                n<> u<20> t<Packed_dimension> p<21> c<19> l<4:9> el<4:14>
                                  n<> u<19> t<Constant_range> p<20> c<14> l<4:10> el<4:13>
                                    n<> u<14> t<Constant_expression> p<19> c<13> s<18> l<4:10> el<4:11>
                                      n<> u<13> t<Constant_primary> p<14> c<12> l<4:10> el<4:11>
                                        n<> u<12> t<Primary_literal> p<13> c<11> l<4:10> el<4:11>
                                          n<5> u<11> t<IntConst> p<12> l<4:10> el<4:11>
                                    n<> u<18> t<Constant_expression> p<19> c<17> l<4:12> el<4:13>
                                      n<> u<17> t<Constant_primary> p<18> c<16> l<4:12> el<4:13>
                                        n<> u<16> t<Primary_literal> p<17> c<15> l<4:12> el<4:13>
                                          n<0> u<15> t<IntConst> p<16> l<4:12> el<4:13>
                            n<> u<25> t<List_of_variable_decl_assignments> p<26> c<24> l<4:15> el<4:16>
                              n<> u<24> t<Variable_decl_assignment> p<25> c<23> l<4:15> el<4:16>
                                n<q> u<23> t<StringConst> p<24> l<4:15> el<4:16>
                        n<struct_typedef> u<28> t<StringConst> p<29> l<5:3> el<5:17>
        n<> u<44> t<Module_item> p<67> c<43> s<65> l<6:1> el<6:25>
          n<> u<43> t<Port_declaration> p<44> c<42> l<6:1> el<6:24>
            n<> u<42> t<Interface_port_declaration> p<43> c<38> l<6:1> el<6:24>
              n<struct_typedef> u<38> t<Interface_identifier> p<42> c<37> s<41> l<6:1> el<6:15>
                n<struct_typedef> u<37> t<StringConst> p<38> l<6:1> el<6:15>
              n<> u<41> t<List_of_interface_identifiers> p<42> c<40> l<6:16> el<6:24>
                n<read_buf> u<40> t<Interface_identifier> p<41> c<39> l<6:16> el<6:24>
                  n<read_buf> u<39> t<StringConst> p<40> l<6:16> el<6:24>
        n<> u<65> t<Module_item> p<67> c<64> s<66> l<8:1> el<8:29>
          n<> u<64> t<Non_port_module_item> p<65> c<63> l<8:1> el<8:29>
            n<> u<63> t<Module_or_generate_item> p<64> c<62> l<8:1> el<8:29>
              n<> u<62> t<Module_common_item> p<63> c<61> l<8:1> el<8:29>
                n<> u<61> t<Continuous_assign> p<62> c<60> l<8:1> el<8:29>
                  n<> u<60> t<List_of_net_assignments> p<61> c<59> l<8:8> el<8:28>
                    n<> u<59> t<Net_assignment> p<60> c<54> l<8:8> el<8:28>
                      n<> u<54> t<Net_lvalue> p<59> c<46> s<58> l<8:8> el<8:21>
                        n<> u<46> t<Ps_or_hierarchical_identifier> p<54> c<45> s<53> l<8:8> el<8:16>
                          n<read_buf> u<45> t<StringConst> p<46> l<8:8> el<8:16>
                        n<> u<53> t<Constant_select> p<54> c<47> l<8:16> el<8:21>
                          n<q> u<47> t<StringConst> p<53> s<52> l<8:17> el<8:18>
                          n<> u<52> t<Constant_bit_select> p<53> c<51> l<8:18> el<8:21>
                            n<> u<51> t<Constant_expression> p<52> c<50> l<8:19> el<8:20>
                              n<> u<50> t<Constant_primary> p<51> c<49> l<8:19> el<8:20>
                                n<> u<49> t<Primary_literal> p<50> c<48> l<8:19> el<8:20>
                                  n<1> u<48> t<IntConst> p<49> l<8:19> el<8:20>
                      n<> u<58> t<Expression> p<59> c<57> l<8:24> el<8:28>
                        n<> u<57> t<Primary> p<58> c<56> l<8:24> el<8:28>
                          n<> u<56> t<Primary_literal> p<57> c<55> l<8:24> el<8:28>
                            n<> u<55> t<Number_1Tickb1> p<56> l<8:24> el<8:28>
        n<> u<66> t<ENDMODULE> p<67> l<10:1> el<10:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathSelect/dut.sv:1:1: No timescale set for "dut2".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/HierPathSelect/dut.sv:1:1: Compile module "work@dut2".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitSelect                                              1
Constant                                               4
ContAssign                                             1
Design                                                 1
HierPath                                               1
LogicTypespec                                          1
Module                                                 1
Range                                                  1
RefObj                                                 1
RefTypespec                                            2
StructNet                                              1
StructTypespec                                         1
TypespecMember                                         1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/HierPathSelect/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/HierPathSelect/dut.sv, line:1:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut2
  |vpiTypedef:
  \_StructTypespec: (struct_typedef), line:3:9, endln:5:2
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/HierPathSelect/dut.sv, line:1:1, endln:10:10
    |vpiName:struct_typedef
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (q), line:4:15, endln:4:16
      |vpiParent:
      \_StructTypespec: (struct_typedef), line:3:9, endln:5:2
      |vpiName:q
      |vpiTypespec:
      \_RefTypespec: (work@dut2.struct_typedef.q), line:4:3, endln:4:14
        |vpiParent:
        \_TypespecMember: (q), line:4:15, endln:4:16
        |vpiFullName:work@dut2.struct_typedef.q
        |vpiActual:
        \_LogicTypespec: , line:4:3, endln:4:14
  |vpiTypedef:
  \_LogicTypespec: , line:4:3, endln:4:14
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/HierPathSelect/dut.sv, line:1:1, endln:10:10
    |vpiRange:
    \_Range: , line:4:9, endln:4:14
      |vpiParent:
      \_LogicTypespec: , line:4:3, endln:4:14
      |vpiLeftRange:
      \_Constant: , line:4:10, endln:4:11
        |vpiParent:
        \_Range: , line:4:9, endln:4:14
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:12, endln:4:13
        |vpiParent:
        \_Range: , line:4:9, endln:4:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_StructTypespec: (struct_typedef), line:3:9, endln:5:2
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:3, endln:4:14
  |vpiImportTypespec:
  \_StructNet: (work@dut2.read_buf), line:6:16, endln:6:24
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/HierPathSelect/dut.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_RefTypespec: (work@dut2.read_buf.read_buf), line:6:1, endln:6:15
      |vpiParent:
      \_StructNet: (work@dut2.read_buf), line:6:16, endln:6:24
      |vpiName:read_buf
      |vpiFullName:work@dut2.read_buf.read_buf
      |vpiActual:
      \_StructTypespec: (struct_typedef), line:3:9, endln:5:2
    |vpiName:read_buf
    |vpiFullName:work@dut2.read_buf
  |vpiImportTypespec:
  \_LogicNet: (work@dut2.q), line:8:18, endln:8:21
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/HierPathSelect/dut.sv, line:1:1, endln:10:10
    |vpiName:q
    |vpiFullName:work@dut2.q
    |vpiNetType:1
  |vpiDefName:work@dut2
  |vpiNet:
  \_StructNet: (work@dut2.read_buf), line:6:16, endln:6:24
  |vpiNet:
  \_LogicNet: (work@dut2.q), line:8:18, endln:8:21
  |vpiContAssign:
  \_ContAssign: , line:8:8, endln:8:28
    |vpiParent:
    \_Module: work@dut2 (work@dut2), file:${SURELOG_DIR}/tests/HierPathSelect/dut.sv, line:1:1, endln:10:10
    |vpiRhs:
    \_Constant: , line:8:24, endln:8:28
      |vpiParent:
      \_ContAssign: , line:8:8, endln:8:28
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiConstType:3
    |vpiLhs:
    \_HierPath: (read_buf.q[1]), line:8:16, endln:8:21
      |vpiParent:
      \_ContAssign: , line:8:8, endln:8:28
      |vpiActual:
      \_RefObj: (read_buf), line:8:16, endln:8:18
        |vpiParent:
        \_HierPath: (read_buf.q[1]), line:8:16, endln:8:21
        |vpiName:read_buf
        |vpiActual:
        \_StructNet: (work@dut2.read_buf), line:6:16, endln:6:24
      |vpiActual:
      \_BitSelect: (work@dut2.read_buf.q[1].q), line:8:18, endln:8:21
        |vpiParent:
        \_HierPath: (read_buf.q[1]), line:8:16, endln:8:21
        |vpiName:q
        |vpiFullName:work@dut2.read_buf.q[1].q
        |vpiActual:
        \_LogicNet: (work@dut2.q), line:8:18, endln:8:21
        |vpiIndex:
        \_Constant: , line:8:19, endln:8:20
          |vpiParent:
          \_BitSelect: (work@dut2.read_buf.q[1].q), line:8:18, endln:8:21
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiName:read_buf.q[1]
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
