{"index": 629, "svad": "This property verifies that when the active-high reset signal TxReset is asserted to 1, the signal WillSendControlFrame must be deasserted to 0 on the next rising edge of the clock MTxClk. The property is only checked when TxReset is not 0, meaning it is disabled during the active reset condition.", "reference_sva": "property p_WillSendControlFrame_TxReset;\n    @(posedge MTxClk) disable iff (TxReset == 0)\n        TxReset == 1 |-> ##1 WillSendControlFrame == 0;\nendproperty\nassert_p_WillSendControlFrame_TxReset: assert property (p_WillSendControlFrame_TxReset) else $error(\"Assertion failed: WillSendControlFrame should be 0 one cycle after TxReset is asserted\");", "generated_sva": "property p_reset_deasserts_willsendcontrolframe;\n  @(posedge MTxClk) disable iff (TxReset == 0)\n  TxReset |=> !WillSendControlFrame;\nendproperty\n\nassert property (p_reset_deasserts_willsendcontrolframe);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_WillSendControlFrame_TxReset\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `WillSendControlFrame`\n\n* **Clocks & Resets:**\n    * Primary Clock: `MTxClk` (posedge)\n    * Reset Signal: `TxReset` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `TxReset == 1`\n    * Response condition: `##1 WillSendControlFrame == 0`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `TxReset == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 WillSendControlFrame == 0`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (TxReset == 0)`\n    * Property is disabled when reset `TxReset` is active high\n\n* **Assertion Structure:**\n    * `@(posedge MTxClk) TxReset == 1 |-> ##1 WillSendControlFrame == 0`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_WillSendControlFrame_TxReset;\n    @(posedge MTxClk) disable iff (TxReset == 0)\n        TxReset == 1 |-> ##1 WillSendControlFrame == 0;\nendproperty\nassert_p_WillSendControlFrame_TxReset: assert property (p_WillSendControlFrame_TxReset) else $error(\"Assertion failed: WillSendControlFrame should be 0 one cycle after TxReset is asserted\");\n```\n\n**Summary:**\nProperty `p_WillSendControlFrame_TxReset` uses overlapping implication synchronized to `MTxClk`.", "error_message": null, "generation_time": 30.945191144943237, "verification_time": 0.0172116756439209, "from_cache": false}