Analysis & Synthesis report for VHDL3
Fri May 27 18:44:28 2016
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Registers Removed During Synthesis
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Source assignments for dutysensor:inst1|lpm_counter:Count2_rtl_0
 11. Source assignments for dutysensor:inst1|lpm_counter:Count3_rtl_1
 12. Source assignments for sensor:inst|lpm_counter:ln_rtl_2
 13. Source assignments for dutysensor:inst1|lpm_add_sub:Add0|addcore:adder
 14. Source assignments for dutysensor:inst1|lpm_add_sub:Add1|addcore:adder
 15. Source assignments for dutysensor:inst1|lpm_add_sub:Add2|addcore:adder
 16. Source assignments for dutysensor:inst1|lpm_add_sub:Add3|addcore:adder
 17. Source assignments for dutysensor:inst1|lpm_add_sub:Add4|addcore:adder
 18. Source assignments for dutysensor:inst1|lpm_add_sub:Add5|addcore:adder
 19. Source assignments for sensor:inst|lpm_add_sub:Add0|addcore:adder
 20. Source assignments for Devide:inst10|lpm_add_sub:Add0|addcore:adder
 21. Source assignments for Devide:inst5|lpm_add_sub:Add0|addcore:adder
 22. Parameter Settings for User Entity Instance: Devide:inst5
 23. Parameter Settings for User Entity Instance: Devide:inst10
 24. Parameter Settings for User Entity Instance: VHDL4:inst9
 25. Parameter Settings for Inferred Entity Instance: dutysensor:inst1|lpm_counter:Count2_rtl_0
 26. Parameter Settings for Inferred Entity Instance: dutysensor:inst1|lpm_counter:Count3_rtl_1
 27. Parameter Settings for Inferred Entity Instance: sensor:inst|lpm_counter:ln_rtl_2
 28. Parameter Settings for Inferred Entity Instance: dutysensor:inst1|lpm_add_sub:Add0
 29. Parameter Settings for Inferred Entity Instance: dutysensor:inst1|lpm_add_sub:Add1
 30. Parameter Settings for Inferred Entity Instance: dutysensor:inst1|lpm_add_sub:Add2
 31. Parameter Settings for Inferred Entity Instance: dutysensor:inst1|lpm_add_sub:Add3
 32. Parameter Settings for Inferred Entity Instance: dutysensor:inst1|lpm_add_sub:Add4
 33. Parameter Settings for Inferred Entity Instance: Seg_in:inst6|lpm_divide:Mod0
 34. Parameter Settings for Inferred Entity Instance: Seg_in:inst6|lpm_divide:Div0
 35. Parameter Settings for Inferred Entity Instance: dutysensor:inst1|lpm_add_sub:Add5
 36. Parameter Settings for Inferred Entity Instance: sensor:inst|lpm_add_sub:Add0
 37. Parameter Settings for Inferred Entity Instance: Devide:inst10|lpm_add_sub:Add0
 38. Parameter Settings for Inferred Entity Instance: Devide:inst5|lpm_add_sub:Add0
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri May 27 18:44:28 2016        ;
; Quartus II Version          ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name               ; VHDL3                                        ;
; Top-level Entity Name       ; VHDL3                                        ;
; Family                      ; FLEX10K                                      ;
; Total logic elements        ; 350                                          ;
; Total pins                  ; 25                                           ;
; Total memory bits           ; 0                                            ;
+-----------------------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                 ;
+--------------------------------------------------------------+----------------+---------------+
; Option                                                       ; Setting        ; Default Value ;
+--------------------------------------------------------------+----------------+---------------+
; Device                                                       ; EPF10K10LC84-4 ;               ;
; Top-level entity name                                        ; VHDL3          ; VHDL3         ;
; Family name                                                  ; FLEX10K        ; Stratix II    ;
; Use Generated Physical Constraints File                      ; Off            ;               ;
; Use smart compilation                                        ; Off            ; Off           ;
; Create Debugging Nodes for IP Cores                          ; Off            ; Off           ;
; Preserve fewer node names                                    ; On             ; On            ;
; Disable OpenCore Plus hardware evaluation                    ; Off            ; Off           ;
; Verilog Version                                              ; Verilog_2001   ; Verilog_2001  ;
; VHDL Version                                                 ; VHDL93         ; VHDL93        ;
; State Machine Processing                                     ; Auto           ; Auto          ;
; Safe State Machine                                           ; Off            ; Off           ;
; Extract Verilog State Machines                               ; On             ; On            ;
; Extract VHDL State Machines                                  ; On             ; On            ;
; Ignore Verilog initial constructs                            ; Off            ; Off           ;
; Iteration limit for constant Verilog loops                   ; 5000           ; 5000          ;
; Iteration limit for non-constant Verilog loops               ; 250            ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                      ; On             ; On            ;
; Parallel Synthesis                                           ; Off            ; Off           ;
; NOT Gate Push-Back                                           ; On             ; On            ;
; Power-Up Don't Care                                          ; On             ; On            ;
; Remove Redundant Logic Cells                                 ; Off            ; Off           ;
; Remove Duplicate Registers                                   ; On             ; On            ;
; Ignore CARRY Buffers                                         ; Off            ; Off           ;
; Ignore CASCADE Buffers                                       ; Off            ; Off           ;
; Ignore GLOBAL Buffers                                        ; Off            ; Off           ;
; Ignore ROW GLOBAL Buffers                                    ; Off            ; Off           ;
; Ignore LCELL Buffers                                         ; Off            ; Off           ;
; Ignore SOFT Buffers                                          ; On             ; On            ;
; Limit AHDL Integers to 32 Bits                               ; Off            ; Off           ;
; Auto Implement in ROM                                        ; Off            ; Off           ;
; Optimization Technique                                       ; Area           ; Area          ;
; Carry Chain Length                                           ; 32             ; 32            ;
; Cascade Chain Length                                         ; 2              ; 2             ;
; Auto Carry Chains                                            ; On             ; On            ;
; Auto Open-Drain Pins                                         ; On             ; On            ;
; Auto ROM Replacement                                         ; On             ; On            ;
; Auto RAM Replacement                                         ; On             ; On            ;
; Auto Clock Enable Replacement                                ; On             ; On            ;
; Strict RAM Replacement                                       ; Off            ; Off           ;
; Auto Resource Sharing                                        ; Off            ; Off           ;
; Allow Any RAM Size For Recognition                           ; Off            ; Off           ;
; Allow Any ROM Size For Recognition                           ; Off            ; Off           ;
; Use LogicLock Constraints during Resource Balancing          ; On             ; On            ;
; Ignore translate_off and synthesis_off directives            ; Off            ; Off           ;
; Show Parameter Settings Tables in Synthesis Report           ; On             ; On            ;
; HDL message level                                            ; Level2         ; Level2        ;
; Suppress Register Optimization Related Messages              ; Off            ; Off           ;
; Number of Removed Registers Reported in Synthesis Report     ; 100            ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100            ; 100           ;
; Block Design Naming                                          ; Auto           ; Auto          ;
; Synthesis Effort                                             ; Auto           ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On             ; On            ;
; Analysis & Synthesis Message Level                           ; Medium         ; Medium        ;
+--------------------------------------------------------------+----------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                            ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+
; VHDL3.bdf                        ; yes             ; User Block Diagram/Schematic File  ; D:/Digital System Design/VHDL3/VHDL3.bdf                                ;
; Seg_out.vhd                      ; yes             ; Auto-Found VHDL File               ; D:/Digital System Design/VHDL3/Seg_out.vhd                              ;
; common.vhd                       ; yes             ; Auto-Found VHDL File               ; D:/Digital System Design/VHDL3/common.vhd                               ;
; Devide.vhd                       ; yes             ; Auto-Found VHDL File               ; D:/Digital System Design/VHDL3/Devide.vhd                               ;
; Seg_in.vhd                       ; yes             ; Auto-Found VHDL File               ; D:/Digital System Design/VHDL3/Seg_in.vhd                               ;
; sensor.vhd                       ; yes             ; Auto-Found VHDL File               ; D:/Digital System Design/VHDL3/sensor.vhd                               ;
; Motor.vhd                        ; yes             ; Auto-Found VHDL File               ; D:/Digital System Design/VHDL3/Motor.vhd                                ;
; dutysensor.vhd                   ; yes             ; Auto-Found VHDL File               ; D:/Digital System Design/VHDL3/dutysensor.vhd                           ;
; VHDL4.vhd                        ; yes             ; Auto-Found VHDL File               ; D:/Digital System Design/VHDL3/VHDL4.vhd                                ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_constant.inc        ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc          ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/cmpconst.inc            ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_compare.inc         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.inc         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/dffeea.inc              ;
; alt_synch_counter.inc            ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_synch_counter.inc   ;
; alt_synch_counter_f.inc          ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_synch_counter_f.inc ;
; alt_counter_f10ke.inc            ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.inc   ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc           ;
; alt_counter_f10ke.tdf            ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf   ;
; flex10ke_lcell.inc               ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/flex10ke_lcell.inc      ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/look_add.inc            ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; alt_mercury_add_sub.inc          ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/alt_mercury_add_sub.inc ;
; addcore.tdf                      ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf             ;
; a_csnbuffer.inc                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.inc         ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf         ;
; altshift.tdf                     ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/altshift.tdf            ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/lpm_divide.tdf          ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/abs_divider.inc         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/altera/90sp2/quartus/libraries/megafunctions/sign_div_unsign.inc     ;
; db/lpm_divide_npl.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/Digital System Design/VHDL3/db/lpm_divide_npl.tdf                    ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/Digital System Design/VHDL3/db/sign_div_unsign_9kh.tdf               ;
; db/alt_u_div_kke.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/Digital System Design/VHDL3/db/alt_u_div_kke.tdf                     ;
; db/add_sub_a9c.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/Digital System Design/VHDL3/db/add_sub_a9c.tdf                       ;
; db/add_sub_b9c.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/Digital System Design/VHDL3/db/add_sub_b9c.tdf                       ;
; db/add_sub_c9c.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/Digital System Design/VHDL3/db/add_sub_c9c.tdf                       ;
; db/add_sub_d9c.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/Digital System Design/VHDL3/db/add_sub_d9c.tdf                       ;
; db/add_sub_e9c.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/Digital System Design/VHDL3/db/add_sub_e9c.tdf                       ;
; db/add_sub_f9c.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/Digital System Design/VHDL3/db/add_sub_f9c.tdf                       ;
; db/add_sub_g9c.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/Digital System Design/VHDL3/db/add_sub_g9c.tdf                       ;
; db/lpm_divide_h1m.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/Digital System Design/VHDL3/db/lpm_divide_h1m.tdf                    ;
; db/sign_div_unsign_6kh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/Digital System Design/VHDL3/db/sign_div_unsign_6kh.tdf               ;
; db/alt_u_div_eke.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/Digital System Design/VHDL3/db/alt_u_div_eke.tdf                     ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+-----------------------------------+---------+
; Resource                          ; Usage   ;
+-----------------------------------+---------+
; Total logic elements              ; 350     ;
; Total combinational functions     ; 329     ;
;     -- Total 4-input functions    ; 74      ;
;     -- Total 3-input functions    ; 17      ;
;     -- Total 2-input functions    ; 128     ;
;     -- Total 1-input functions    ; 95      ;
;     -- Total 0-input functions    ; 15      ;
; Total registers                   ; 92      ;
; Total logic cells in carry chains ; 107     ;
; I/O pins                          ; 25      ;
; Maximum fan-out node              ; clk_in  ;
; Maximum fan-out                   ; 33      ;
; Total fan-out                     ; 950     ;
; Average fan-out                   ; 2.53    ;
+-----------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                       ; Library Name ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |VHDL3                                    ; 350 (1)     ; 92           ; 0           ; 25   ; 258 (1)      ; 21 (0)            ; 71 (0)           ; 107 (0)         ; 0 (0)      ; |VHDL3                                                                                                                                    ; work         ;
;    |Devide:inst10|                        ; 37 (22)     ; 17           ; 0           ; 0    ; 20 (5)       ; 9 (9)             ; 8 (8)            ; 16 (1)          ; 0 (0)      ; |VHDL3|Devide:inst10                                                                                                                      ; work         ;
;       |lpm_add_sub:Add0|                  ; 15 (0)      ; 0            ; 0           ; 0    ; 15 (0)       ; 0 (0)             ; 0 (0)            ; 15 (0)          ; 0 (0)      ; |VHDL3|Devide:inst10|lpm_add_sub:Add0                                                                                                     ; work         ;
;          |addcore:adder|                  ; 15 (1)      ; 0            ; 0           ; 0    ; 15 (1)       ; 0 (0)             ; 0 (0)            ; 15 (1)          ; 0 (0)      ; |VHDL3|Devide:inst10|lpm_add_sub:Add0|addcore:adder                                                                                       ; work         ;
;             |a_csnbuffer:result_node|     ; 14 (14)     ; 0            ; 0           ; 0    ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 14 (14)         ; 0 (0)      ; |VHDL3|Devide:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node                                                               ; work         ;
;    |Devide:inst5|                         ; 27 (16)     ; 13           ; 0           ; 0    ; 14 (3)       ; 3 (3)             ; 10 (10)          ; 12 (1)          ; 0 (0)      ; |VHDL3|Devide:inst5                                                                                                                       ; work         ;
;       |lpm_add_sub:Add0|                  ; 11 (0)      ; 0            ; 0           ; 0    ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 11 (0)          ; 0 (0)      ; |VHDL3|Devide:inst5|lpm_add_sub:Add0                                                                                                      ; work         ;
;          |addcore:adder|                  ; 11 (1)      ; 0            ; 0           ; 0    ; 11 (1)       ; 0 (0)             ; 0 (0)            ; 11 (1)          ; 0 (0)      ; |VHDL3|Devide:inst5|lpm_add_sub:Add0|addcore:adder                                                                                        ; work         ;
;             |a_csnbuffer:result_node|     ; 10 (10)     ; 0            ; 0           ; 0    ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |VHDL3|Devide:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node                                                                ; work         ;
;    |Motor:inst4|                          ; 8 (8)       ; 0            ; 0           ; 0    ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |VHDL3|Motor:inst4                                                                                                                        ; work         ;
;    |Seg_in:inst6|                         ; 95 (11)     ; 11           ; 0           ; 0    ; 84 (0)       ; 4 (4)             ; 7 (7)            ; 32 (1)          ; 0 (0)      ; |VHDL3|Seg_in:inst6                                                                                                                       ; work         ;
;       |lpm_divide:Div0|                   ; 36 (0)      ; 0            ; 0           ; 0    ; 36 (0)       ; 0 (0)             ; 0 (0)            ; 18 (0)          ; 0 (0)      ; |VHDL3|Seg_in:inst6|lpm_divide:Div0                                                                                                       ; work         ;
;          |lpm_divide_h1m:auto_generated|  ; 36 (0)      ; 0            ; 0           ; 0    ; 36 (0)       ; 0 (0)             ; 0 (0)            ; 18 (0)          ; 0 (0)      ; |VHDL3|Seg_in:inst6|lpm_divide:Div0|lpm_divide_h1m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_6kh:divider| ; 36 (0)      ; 0            ; 0           ; 0    ; 36 (0)       ; 0 (0)             ; 0 (0)            ; 18 (0)          ; 0 (0)      ; |VHDL3|Seg_in:inst6|lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider                                             ; work         ;
;                |alt_u_div_eke:divider|    ; 36 (18)     ; 0            ; 0           ; 0    ; 36 (18)      ; 0 (0)             ; 0 (0)            ; 18 (0)          ; 0 (0)      ; |VHDL3|Seg_in:inst6|lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider                       ; work         ;
;                   |add_sub_d9c:add_sub_3| ; 4 (4)       ; 0            ; 0           ; 0    ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |VHDL3|Seg_in:inst6|lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_d9c:add_sub_3 ; work         ;
;                   |add_sub_e9c:add_sub_4| ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |VHDL3|Seg_in:inst6|lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_4 ; work         ;
;                   |add_sub_e9c:add_sub_5| ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |VHDL3|Seg_in:inst6|lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_5 ; work         ;
;                   |add_sub_e9c:add_sub_6| ; 4 (4)       ; 0            ; 0           ; 0    ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 4 (4)           ; 0 (0)      ; |VHDL3|Seg_in:inst6|lpm_divide:Div0|lpm_divide_h1m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_eke:divider|add_sub_e9c:add_sub_6 ; work         ;
;       |lpm_divide:Mod0|                   ; 48 (0)      ; 0            ; 0           ; 0    ; 48 (0)       ; 0 (0)             ; 0 (0)            ; 13 (0)          ; 0 (0)      ; |VHDL3|Seg_in:inst6|lpm_divide:Mod0                                                                                                       ; work         ;
;          |lpm_divide_npl:auto_generated|  ; 48 (0)      ; 0            ; 0           ; 0    ; 48 (0)       ; 0 (0)             ; 0 (0)            ; 13 (0)          ; 0 (0)      ; |VHDL3|Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_9kh:divider| ; 48 (0)      ; 0            ; 0           ; 0    ; 48 (0)       ; 0 (0)             ; 0 (0)            ; 13 (0)          ; 0 (0)      ; |VHDL3|Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider                                             ; work         ;
;                |alt_u_div_kke:divider|    ; 48 (22)     ; 0            ; 0           ; 0    ; 48 (22)      ; 0 (0)             ; 0 (0)            ; 13 (0)          ; 0 (0)      ; |VHDL3|Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider                       ; work         ;
;                   |add_sub_d9c:add_sub_3| ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |VHDL3|Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_d9c:add_sub_3 ; work         ;
;                   |add_sub_e9c:add_sub_4| ; 8 (8)       ; 0            ; 0           ; 0    ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |VHDL3|Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_e9c:add_sub_4 ; work         ;
;                   |add_sub_f9c:add_sub_5| ; 6 (6)       ; 0            ; 0           ; 0    ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |VHDL3|Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_f9c:add_sub_5 ; work         ;
;                   |add_sub_g9c:add_sub_6| ; 7 (7)       ; 0            ; 0           ; 0    ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |VHDL3|Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6 ; work         ;
;    |Seg_out:inst7|                        ; 23 (23)     ; 0            ; 0           ; 0    ; 23 (23)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |VHDL3|Seg_out:inst7                                                                                                                      ; work         ;
;    |VHDL4:inst9|                          ; 4 (4)       ; 3            ; 0           ; 0    ; 1 (1)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |VHDL3|VHDL4:inst9                                                                                                                        ; work         ;
;    |common:inst8|                         ; 2 (2)       ; 2            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |VHDL3|common:inst8                                                                                                                       ; work         ;
;    |dutysensor:inst1|                     ; 114 (27)    ; 24           ; 0           ; 0    ; 90 (17)      ; 3 (3)             ; 21 (7)           ; 32 (2)          ; 0 (0)      ; |VHDL3|dutysensor:inst1                                                                                                                   ; work         ;
;       |lpm_add_sub:Add0|                  ; 6 (0)       ; 0            ; 0           ; 0    ; 6 (0)        ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |VHDL3|dutysensor:inst1|lpm_add_sub:Add0                                                                                                  ; work         ;
;          |addcore:adder|                  ; 6 (0)       ; 0            ; 0           ; 0    ; 6 (0)        ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |VHDL3|dutysensor:inst1|lpm_add_sub:Add0|addcore:adder                                                                                    ; work         ;
;             |a_csnbuffer:result_node|     ; 6 (6)       ; 0            ; 0           ; 0    ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |VHDL3|dutysensor:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node                                                            ; work         ;
;       |lpm_add_sub:Add1|                  ; 14 (0)      ; 0            ; 0           ; 0    ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |VHDL3|dutysensor:inst1|lpm_add_sub:Add1                                                                                                  ; work         ;
;          |addcore:adder|                  ; 14 (0)      ; 0            ; 0           ; 0    ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |VHDL3|dutysensor:inst1|lpm_add_sub:Add1|addcore:adder                                                                                    ; work         ;
;             |a_csnbuffer:result_node|     ; 14 (14)     ; 0            ; 0           ; 0    ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |VHDL3|dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node                                                            ; work         ;
;       |lpm_add_sub:Add2|                  ; 18 (0)      ; 0            ; 0           ; 0    ; 18 (0)       ; 0 (0)             ; 0 (0)            ; 2 (0)           ; 0 (0)      ; |VHDL3|dutysensor:inst1|lpm_add_sub:Add2                                                                                                  ; work         ;
;          |addcore:adder|                  ; 18 (1)      ; 0            ; 0           ; 0    ; 18 (1)       ; 0 (0)             ; 0 (0)            ; 2 (1)           ; 0 (0)      ; |VHDL3|dutysensor:inst1|lpm_add_sub:Add2|addcore:adder                                                                                    ; work         ;
;             |a_csnbuffer:result_node|     ; 17 (17)     ; 0            ; 0           ; 0    ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 1 (1)           ; 0 (0)      ; |VHDL3|dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node                                                            ; work         ;
;       |lpm_add_sub:Add3|                  ; 11 (0)      ; 0            ; 0           ; 0    ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |VHDL3|dutysensor:inst1|lpm_add_sub:Add3                                                                                                  ; work         ;
;          |addcore:adder|                  ; 11 (0)      ; 0            ; 0           ; 0    ; 11 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |VHDL3|dutysensor:inst1|lpm_add_sub:Add3|addcore:adder                                                                                    ; work         ;
;             |a_csnbuffer:result_node|     ; 11 (11)     ; 0            ; 0           ; 0    ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |VHDL3|dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node                                                            ; work         ;
;       |lpm_add_sub:Add4|                  ; 18 (0)      ; 0            ; 0           ; 0    ; 18 (0)       ; 0 (0)             ; 0 (0)            ; 2 (0)           ; 0 (0)      ; |VHDL3|dutysensor:inst1|lpm_add_sub:Add4                                                                                                  ; work         ;
;          |addcore:adder|                  ; 18 (1)      ; 0            ; 0           ; 0    ; 18 (1)       ; 0 (0)             ; 0 (0)            ; 2 (1)           ; 0 (0)      ; |VHDL3|dutysensor:inst1|lpm_add_sub:Add4|addcore:adder                                                                                    ; work         ;
;             |a_csnbuffer:result_node|     ; 17 (17)     ; 0            ; 0           ; 0    ; 17 (17)      ; 0 (0)             ; 0 (0)            ; 1 (1)           ; 0 (0)      ; |VHDL3|dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node                                                            ; work         ;
;       |lpm_add_sub:Add5|                  ; 6 (0)       ; 0            ; 0           ; 0    ; 6 (0)        ; 0 (0)             ; 0 (0)            ; 6 (0)           ; 0 (0)      ; |VHDL3|dutysensor:inst1|lpm_add_sub:Add5                                                                                                  ; work         ;
;          |addcore:adder|                  ; 6 (1)       ; 0            ; 0           ; 0    ; 6 (1)        ; 0 (0)             ; 0 (0)            ; 6 (1)           ; 0 (0)      ; |VHDL3|dutysensor:inst1|lpm_add_sub:Add5|addcore:adder                                                                                    ; work         ;
;             |a_csnbuffer:result_node|     ; 5 (5)       ; 0            ; 0           ; 0    ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |VHDL3|dutysensor:inst1|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node                                                            ; work         ;
;       |lpm_counter:Count2_rtl_0|          ; 7 (0)       ; 7            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 7 (0)            ; 7 (0)           ; 0 (0)      ; |VHDL3|dutysensor:inst1|lpm_counter:Count2_rtl_0                                                                                          ; work         ;
;          |alt_counter_f10ke:wysi_counter| ; 7 (7)       ; 7            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |VHDL3|dutysensor:inst1|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter                                                           ; work         ;
;       |lpm_counter:Count3_rtl_1|          ; 7 (0)       ; 7            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 7 (0)            ; 7 (0)           ; 0 (0)      ; |VHDL3|dutysensor:inst1|lpm_counter:Count3_rtl_1                                                                                          ; work         ;
;          |alt_counter_f10ke:wysi_counter| ; 7 (7)       ; 7            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |VHDL3|dutysensor:inst1|lpm_counter:Count3_rtl_1|alt_counter_f10ke:wysi_counter                                                           ; work         ;
;    |sensor:inst|                          ; 39 (25)     ; 22           ; 0           ; 0    ; 17 (10)      ; 2 (2)             ; 20 (13)          ; 15 (1)          ; 0 (0)      ; |VHDL3|sensor:inst                                                                                                                        ; work         ;
;       |lpm_add_sub:Add0|                  ; 7 (0)       ; 0            ; 0           ; 0    ; 7 (0)        ; 0 (0)             ; 0 (0)            ; 7 (0)           ; 0 (0)      ; |VHDL3|sensor:inst|lpm_add_sub:Add0                                                                                                       ; work         ;
;          |addcore:adder|                  ; 7 (1)       ; 0            ; 0           ; 0    ; 7 (1)        ; 0 (0)             ; 0 (0)            ; 7 (1)           ; 0 (0)      ; |VHDL3|sensor:inst|lpm_add_sub:Add0|addcore:adder                                                                                         ; work         ;
;             |a_csnbuffer:result_node|     ; 6 (6)       ; 0            ; 0           ; 0    ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |VHDL3|sensor:inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node                                                                 ; work         ;
;       |lpm_counter:ln_rtl_2|              ; 7 (0)       ; 7            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 7 (0)            ; 7 (0)           ; 0 (0)      ; |VHDL3|sensor:inst|lpm_counter:ln_rtl_2                                                                                                   ; work         ;
;          |alt_counter_f10ke:wysi_counter| ; 7 (7)       ; 7            ; 0           ; 0    ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |VHDL3|sensor:inst|lpm_counter:ln_rtl_2|alt_counter_f10ke:wysi_counter                                                                    ; work         ;
+-------------------------------------------+-------------+--------------+-------------+------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; common:inst8|Con[0..2]                 ; Stuck at GND due to stuck port data_in ;
; common:inst8|count1[2]                 ; Stuck at GND due to stuck port data_in ;
; sensor:inst|con[2]                     ; Stuck at GND due to stuck port data_in ;
; Seg_in:inst6|seg_ten[4..6]             ; Stuck at GND due to stuck port data_in ;
; common:inst8|count1[1]                 ; Merged with common:inst8|Con[3]        ;
; sensor:inst|con[6]                     ; Merged with sensor:inst|con[0]         ;
; sensor:inst|con[5]                     ; Merged with sensor:inst|con[4]         ;
; Total Number of Removed Registers = 11 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 92    ;
; Number of registers using Synchronous Clear  ; 14    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 25    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; dutysensor:inst1|clk1                  ; 3       ;
; dutysensor:inst1|clk3                  ; 4       ;
; dutysensor:inst1|clk2                  ; 2       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------+
; Source assignments for dutysensor:inst1|lpm_counter:Count2_rtl_0 ;
+---------------------------+-------+------+-----------------------+
; Assignment                ; Value ; From ; To                    ;
+---------------------------+-------+------+-----------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                     ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                     ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                     ;
+---------------------------+-------+------+-----------------------+


+------------------------------------------------------------------+
; Source assignments for dutysensor:inst1|lpm_counter:Count3_rtl_1 ;
+---------------------------+-------+------+-----------------------+
; Assignment                ; Value ; From ; To                    ;
+---------------------------+-------+------+-----------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                     ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                     ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                     ;
+---------------------------+-------+------+-----------------------+


+---------------------------------------------------------+
; Source assignments for sensor:inst|lpm_counter:ln_rtl_2 ;
+---------------------------+-------+------+--------------+
; Assignment                ; Value ; From ; To           ;
+---------------------------+-------+------+--------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -            ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -            ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -            ;
+---------------------------+-------+------+--------------+


+------------------------------------------------------------------------+
; Source assignments for dutysensor:inst1|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+-----------------------------+
; Assignment                ; Value ; From ; To                          ;
+---------------------------+-------+------+-----------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                           ;
+---------------------------+-------+------+-----------------------------+


+------------------------------------------------------------------------+
; Source assignments for dutysensor:inst1|lpm_add_sub:Add1|addcore:adder ;
+---------------------------+-------+------+-----------------------------+
; Assignment                ; Value ; From ; To                          ;
+---------------------------+-------+------+-----------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                           ;
+---------------------------+-------+------+-----------------------------+


+------------------------------------------------------------------------+
; Source assignments for dutysensor:inst1|lpm_add_sub:Add2|addcore:adder ;
+---------------------------+-------+------+-----------------------------+
; Assignment                ; Value ; From ; To                          ;
+---------------------------+-------+------+-----------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                           ;
+---------------------------+-------+------+-----------------------------+


+------------------------------------------------------------------------+
; Source assignments for dutysensor:inst1|lpm_add_sub:Add3|addcore:adder ;
+---------------------------+-------+------+-----------------------------+
; Assignment                ; Value ; From ; To                          ;
+---------------------------+-------+------+-----------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                           ;
+---------------------------+-------+------+-----------------------------+


+------------------------------------------------------------------------+
; Source assignments for dutysensor:inst1|lpm_add_sub:Add4|addcore:adder ;
+---------------------------+-------+------+-----------------------------+
; Assignment                ; Value ; From ; To                          ;
+---------------------------+-------+------+-----------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                           ;
+---------------------------+-------+------+-----------------------------+


+------------------------------------------------------------------------+
; Source assignments for dutysensor:inst1|lpm_add_sub:Add5|addcore:adder ;
+---------------------------+-------+------+-----------------------------+
; Assignment                ; Value ; From ; To                          ;
+---------------------------+-------+------+-----------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                           ;
+---------------------------+-------+------+-----------------------------+


+-------------------------------------------------------------------+
; Source assignments for sensor:inst|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+------------------------+
; Assignment                ; Value ; From ; To                     ;
+---------------------------+-------+------+------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                      ;
+---------------------------+-------+------+------------------------+


+---------------------------------------------------------------------+
; Source assignments for Devide:inst10|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+--------------------------+
; Assignment                ; Value ; From ; To                       ;
+---------------------------+-------+------+--------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                        ;
+---------------------------+-------+------+--------------------------+


+--------------------------------------------------------------------+
; Source assignments for Devide:inst5|lpm_add_sub:Add0|addcore:adder ;
+---------------------------+-------+------+-------------------------+
; Assignment                ; Value ; From ; To                      ;
+---------------------------+-------+------+-------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                       ;
+---------------------------+-------+------+-------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Devide:inst5 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; max_count      ; 2550  ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Devide:inst10 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; max_count      ; 41500 ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: VHDL4:inst9 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; max_count      ; 3     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dutysensor:inst1|lpm_counter:Count2_rtl_0 ;
+------------------------+-------------------+-----------------------------------------------+
; Parameter Name         ; Value             ; Type                                          ;
+------------------------+-------------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                ;
; LPM_WIDTH              ; 7                 ; Untyped                                       ;
; LPM_DIRECTION          ; UP                ; Untyped                                       ;
; LPM_MODULUS            ; 0                 ; Untyped                                       ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                       ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                       ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                       ;
; DEVICE_FAMILY          ; FLEX10K           ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                       ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                            ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                            ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                       ;
; LABWIDE_SCLR           ; ON                ; Untyped                                       ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                       ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                       ;
+------------------------+-------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dutysensor:inst1|lpm_counter:Count3_rtl_1 ;
+------------------------+-------------------+-----------------------------------------------+
; Parameter Name         ; Value             ; Type                                          ;
+------------------------+-------------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                ;
; LPM_WIDTH              ; 7                 ; Untyped                                       ;
; LPM_DIRECTION          ; UP                ; Untyped                                       ;
; LPM_MODULUS            ; 0                 ; Untyped                                       ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                       ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                       ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                       ;
; DEVICE_FAMILY          ; FLEX10K           ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                       ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                            ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                            ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                       ;
; LABWIDE_SCLR           ; ON                ; Untyped                                       ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                       ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                                       ;
+------------------------+-------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sensor:inst|lpm_counter:ln_rtl_2 ;
+------------------------+-------------------+--------------------------------------+
; Parameter Name         ; Value             ; Type                                 ;
+------------------------+-------------------+--------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                       ;
; LPM_WIDTH              ; 7                 ; Untyped                              ;
; LPM_DIRECTION          ; UP                ; Untyped                              ;
; LPM_MODULUS            ; 0                 ; Untyped                              ;
; LPM_AVALUE             ; UNUSED            ; Untyped                              ;
; LPM_SVALUE             ; UNUSED            ; Untyped                              ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                              ;
; DEVICE_FAMILY          ; FLEX10K           ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                              ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                   ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                   ;
; CARRY_CNT_EN           ; SMART             ; Untyped                              ;
; LABWIDE_SCLR           ; ON                ; Untyped                              ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                              ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                              ;
+------------------------+-------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dutysensor:inst1|lpm_add_sub:Add0 ;
+------------------------+-------------+---------------------------------------------+
; Parameter Name         ; Value       ; Type                                        ;
+------------------------+-------------+---------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                                     ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                     ;
; LPM_PIPELINE           ; 0           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                          ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                     ;
; USE_WYS                ; OFF         ; Untyped                                     ;
; STYLE                  ; FAST        ; Untyped                                     ;
; CBXI_PARAMETER         ; add_sub_lch ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                              ;
+------------------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dutysensor:inst1|lpm_add_sub:Add1 ;
+------------------------+-------------+---------------------------------------------+
; Parameter Name         ; Value       ; Type                                        ;
+------------------------+-------------+---------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                                     ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                     ;
; LPM_PIPELINE           ; 0           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                          ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                     ;
; USE_WYS                ; OFF         ; Untyped                                     ;
; STYLE                  ; FAST        ; Untyped                                     ;
; CBXI_PARAMETER         ; add_sub_lch ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                              ;
+------------------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dutysensor:inst1|lpm_add_sub:Add2 ;
+------------------------+-------------+---------------------------------------------+
; Parameter Name         ; Value       ; Type                                        ;
+------------------------+-------------+---------------------------------------------+
; LPM_WIDTH              ; 10          ; Untyped                                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                                     ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                     ;
; LPM_PIPELINE           ; 0           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                          ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                     ;
; USE_WYS                ; OFF         ; Untyped                                     ;
; STYLE                  ; FAST        ; Untyped                                     ;
; CBXI_PARAMETER         ; add_sub_udh ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                              ;
+------------------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dutysensor:inst1|lpm_add_sub:Add3 ;
+------------------------+-------------+---------------------------------------------+
; Parameter Name         ; Value       ; Type                                        ;
+------------------------+-------------+---------------------------------------------+
; LPM_WIDTH              ; 8           ; Untyped                                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                                     ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                     ;
; LPM_PIPELINE           ; 0           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                          ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                     ;
; USE_WYS                ; OFF         ; Untyped                                     ;
; STYLE                  ; FAST        ; Untyped                                     ;
; CBXI_PARAMETER         ; add_sub_lch ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                              ;
+------------------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dutysensor:inst1|lpm_add_sub:Add4 ;
+------------------------+-------------+---------------------------------------------+
; Parameter Name         ; Value       ; Type                                        ;
+------------------------+-------------+---------------------------------------------+
; LPM_WIDTH              ; 10          ; Untyped                                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                                     ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                     ;
; LPM_PIPELINE           ; 0           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                          ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                     ;
; USE_WYS                ; OFF         ; Untyped                                     ;
; STYLE                  ; FAST        ; Untyped                                     ;
; CBXI_PARAMETER         ; add_sub_udh ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                              ;
+------------------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Seg_in:inst6|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                             ;
; LPM_WIDTHD             ; 7              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_npl ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Seg_in:inst6|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_h1m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 1              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dutysensor:inst1|lpm_add_sub:Add5 ;
+------------------------+-------------+---------------------------------------------+
; Parameter Name         ; Value       ; Type                                        ;
+------------------------+-------------+---------------------------------------------+
; LPM_WIDTH              ; 7           ; Untyped                                     ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                     ;
; LPM_DIRECTION          ; ADD         ; Untyped                                     ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                     ;
; LPM_PIPELINE           ; 0           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                     ;
; REGISTERED_AT_END      ; 0           ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                     ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                     ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                          ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                     ;
; USE_WYS                ; OFF         ; Untyped                                     ;
; STYLE                  ; FAST        ; Untyped                                     ;
; CBXI_PARAMETER         ; add_sub_enh ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                              ;
+------------------------+-------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sensor:inst|lpm_add_sub:Add0 ;
+------------------------+-------------+----------------------------------------+
; Parameter Name         ; Value       ; Type                                   ;
+------------------------+-------------+----------------------------------------+
; LPM_WIDTH              ; 7           ; Untyped                                ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                ;
; LPM_DIRECTION          ; ADD         ; Untyped                                ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                ;
; LPM_PIPELINE           ; 0           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                ;
; REGISTERED_AT_END      ; 0           ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                     ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                ;
; USE_WYS                ; OFF         ; Untyped                                ;
; STYLE                  ; FAST        ; Untyped                                ;
; CBXI_PARAMETER         ; add_sub_enh ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                         ;
+------------------------+-------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Devide:inst10|lpm_add_sub:Add0 ;
+------------------------+-------------+------------------------------------------+
; Parameter Name         ; Value       ; Type                                     ;
+------------------------+-------------+------------------------------------------+
; LPM_WIDTH              ; 16          ; Untyped                                  ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                  ;
; LPM_DIRECTION          ; ADD         ; Untyped                                  ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                  ;
; LPM_PIPELINE           ; 0           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                  ;
; REGISTERED_AT_END      ; 0           ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                  ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                       ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                  ;
; USE_WYS                ; OFF         ; Untyped                                  ;
; STYLE                  ; FAST        ; Untyped                                  ;
; CBXI_PARAMETER         ; add_sub_uoh ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                           ;
+------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Devide:inst5|lpm_add_sub:Add0 ;
+------------------------+-------------+-----------------------------------------+
; Parameter Name         ; Value       ; Type                                    ;
+------------------------+-------------+-----------------------------------------+
; LPM_WIDTH              ; 12          ; Untyped                                 ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                 ;
; LPM_DIRECTION          ; ADD         ; Untyped                                 ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                 ;
; LPM_PIPELINE           ; 0           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                 ;
; REGISTERED_AT_END      ; 0           ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 1           ; Untyped                                 ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                 ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                      ;
; DEVICE_FAMILY          ; FLEX10K     ; Untyped                                 ;
; USE_WYS                ; OFF         ; Untyped                                 ;
; STYLE                  ; FAST        ; Untyped                                 ;
; CBXI_PARAMETER         ; add_sub_qoh ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                          ;
+------------------------+-------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 27 18:44:22 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VHDL3 -c VHDL3
Info: Found 1 design units, including 1 entities, in source file VHDL3.bdf
    Info: Found entity 1: VHDL3
Info: Found 2 design units, including 1 entities, in source file VHDL_3.vhd
    Info: Found design unit 1: VHDL_3-rtl
    Info: Found entity 1: VHDL_3
Info: Found 2 design units, including 1 entities, in source file VHDL_4.vhd
    Info: Found design unit 1: VHDL_4-rtl
    Info: Found entity 1: VHDL_4
Info: Found 2 design units, including 1 entities, in source file VHDL5.vhd
    Info: Found design unit 1: VHDL5-rtl
    Info: Found entity 1: VHDL5
Info: Found 2 design units, including 1 entities, in source file VHDL6.vhd
    Info: Found design unit 1: VHDL6-rtl
    Info: Found entity 1: VHDL6
Warning: Can't analyze file -- file D:/Digital System Design/VHDL3/VHDL7.vhd is missing
Info: Found 2 design units, including 1 entities, in source file VHDL5_3.vhd
    Info: Found design unit 1: VHDL5_3-rtl
    Info: Found entity 1: VHDL5_3
Info: Found 1 design units, including 1 entities, in source file VHDL3_2.bdf
    Info: Found entity 1: VHDL3_2
Info: Found 1 design units, including 1 entities, in source file Block1.bdf
    Info: Found entity 1: Block1
Info: Found 1 design units, including 1 entities, in source file Block2.bdf
    Info: Found entity 1: Block2
Info: Elaborating entity "VHDL3" for the top level hierarchy
Warning: Using design file Seg_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: Seg_out-rtl
    Info: Found entity 1: Seg_out
Info: Elaborating entity "Seg_out" for hierarchy "Seg_out:inst7"
Warning (10492): VHDL Process Statement warning at Seg_out.vhd(25): signal "comn" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Seg_out.vhd(41): signal "control2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at Seg_out.vhd(22): inferring latch(es) for signal or variable "led", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "led[7]" at Seg_out.vhd(22)
Info (10041): Inferred latch for "led[6]" at Seg_out.vhd(22)
Info (10041): Inferred latch for "led[5]" at Seg_out.vhd(22)
Info (10041): Inferred latch for "led[4]" at Seg_out.vhd(22)
Info (10041): Inferred latch for "led[3]" at Seg_out.vhd(22)
Info (10041): Inferred latch for "led[2]" at Seg_out.vhd(22)
Info (10041): Inferred latch for "led[1]" at Seg_out.vhd(22)
Info (10041): Inferred latch for "led[0]" at Seg_out.vhd(22)
Warning: Using design file common.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: common-rtl
    Info: Found entity 1: common
Info: Elaborating entity "common" for hierarchy "common:inst8"
Warning: Using design file Devide.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: Devide-rtl
    Info: Found entity 1: Devide
Info: Elaborating entity "Devide" for hierarchy "Devide:inst5"
Warning: Using design file Seg_in.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: Seg_in-rtl
    Info: Found entity 1: Seg_in
Info: Elaborating entity "Seg_in" for hierarchy "Seg_in:inst6"
Warning: Using design file sensor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: sensor-rtl
    Info: Found entity 1: sensor
Info: Elaborating entity "sensor" for hierarchy "sensor:inst"
Warning (10492): VHDL Process Statement warning at sensor.vhd(30): signal "clk_divide" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "Devide" for hierarchy "Devide:inst10"
Warning: Using design file Motor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: Motor-rtl
    Info: Found entity 1: Motor
Info: Elaborating entity "Motor" for hierarchy "Motor:inst4"
Warning (10492): VHDL Process Statement warning at Motor.vhd(21): signal "clk3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Motor.vhd(23): signal "clk3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Motor.vhd(24): signal "clk3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Motor.vhd(25): signal "clk3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Motor.vhd(29): signal "clk3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Motor.vhd(31): signal "clk3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Motor.vhd(32): signal "clk3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Motor.vhd(33): signal "clk3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file dutysensor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: dutysensor-rtl
    Info: Found entity 1: dutysensor
Info: Elaborating entity "dutysensor" for hierarchy "dutysensor:inst1"
Warning: Using design file VHDL4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: VHDL4-rtl
    Info: Found entity 1: VHDL4
Info: Elaborating entity "VHDL4" for hierarchy "VHDL4:inst9"
Warning: LATCH primitive "Seg_out:inst7|led[0]" is permanently enabled
Warning: LATCH primitive "Seg_out:inst7|led[1]" is permanently enabled
Warning: LATCH primitive "Seg_out:inst7|led[2]" is permanently enabled
Warning: LATCH primitive "Seg_out:inst7|led[3]" is permanently enabled
Warning: LATCH primitive "Seg_out:inst7|led[4]" is permanently enabled
Warning: LATCH primitive "Seg_out:inst7|led[5]" is permanently enabled
Warning: LATCH primitive "Seg_out:inst7|led[6]" is permanently enabled
Info: Inferred 3 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=7) from the following logic: "dutysensor:inst1|Count2[0]~7"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=7) from the following logic: "dutysensor:inst1|Count3[0]~7"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=7) from the following logic: "sensor:inst|ln[0]~28"
Info: Inferred 11 megafunctions from design logic
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "dutysensor:inst1|Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "dutysensor:inst1|Add1"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "dutysensor:inst1|Add2"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "dutysensor:inst1|Add3"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "dutysensor:inst1|Add4"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Seg_in:inst6|Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Seg_in:inst6|Div0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "dutysensor:inst1|Add5"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "sensor:inst|Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Devide:inst10|Add0"
    Info: Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "Devide:inst5|Add0"
Info: Elaborated megafunction instantiation "dutysensor:inst1|lpm_counter:Count2_rtl_0"
Info: Instantiated megafunction "dutysensor:inst1|lpm_counter:Count2_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "7"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "dutysensor:inst1|lpm_counter:Count2_rtl_0|alt_counter_f10ke:wysi_counter", which is child of megafunction instantiation "dutysensor:inst1|lpm_counter:Count2_rtl_0"
Info: Elaborated megafunction instantiation "sensor:inst|lpm_counter:ln_rtl_2"
Info: Instantiated megafunction "sensor:inst|lpm_counter:ln_rtl_2" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "7"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "sensor:inst|lpm_counter:ln_rtl_2|alt_counter_f10ke:wysi_counter", which is child of megafunction instantiation "sensor:inst|lpm_counter:ln_rtl_2"
Info: Elaborated megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add0"
Info: Instantiated megafunction "dutysensor:inst1|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add0|addcore:adder", which is child of megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add0|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add1"
Info: Instantiated megafunction "dutysensor:inst1|lpm_add_sub:Add1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add2"
Info: Instantiated megafunction "dutysensor:inst1|lpm_add_sub:Add2" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "10"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder", which is child of megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add2|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add2"
Info: Elaborated megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add3"
Info: Instantiated megafunction "dutysensor:inst1|lpm_add_sub:Add3" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "Seg_in:inst6|lpm_divide:Mod0"
Info: Instantiated megafunction "Seg_in:inst6|lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "7"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_npl.tdf
    Info: Found entity 1: lpm_divide_npl
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info: Found entity 1: sign_div_unsign_9kh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf
    Info: Found entity 1: alt_u_div_kke
Info: Found 1 design units, including 1 entities, in source file db/add_sub_a9c.tdf
    Info: Found entity 1: add_sub_a9c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_b9c.tdf
    Info: Found entity 1: add_sub_b9c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_c9c.tdf
    Info: Found entity 1: add_sub_c9c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_d9c.tdf
    Info: Found entity 1: add_sub_d9c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_e9c.tdf
    Info: Found entity 1: add_sub_e9c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_f9c.tdf
    Info: Found entity 1: add_sub_f9c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_g9c.tdf
    Info: Found entity 1: add_sub_g9c
Info: Elaborated megafunction instantiation "Seg_in:inst6|lpm_divide:Div0"
Info: Instantiated megafunction "Seg_in:inst6|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "7"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_h1m.tdf
    Info: Found entity 1: lpm_divide_h1m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf
    Info: Found entity 1: sign_div_unsign_6kh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_eke.tdf
    Info: Found entity 1: alt_u_div_eke
Info: Elaborated megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add5"
Info: Instantiated megafunction "dutysensor:inst1|lpm_add_sub:Add5" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "7"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add5|addcore:adder", which is child of megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add5"
Info: Elaborated megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add5"
Info: Elaborated megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add5"
Info: Elaborated megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add5|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "dutysensor:inst1|lpm_add_sub:Add5"
Info: Elaborated megafunction instantiation "Devide:inst10|lpm_add_sub:Add0"
Info: Instantiated megafunction "Devide:inst10|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "Devide:inst10|lpm_add_sub:Add0|addcore:adder", which is child of megafunction instantiation "Devide:inst10|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "Devide:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "Devide:inst10|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "Devide:inst10|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "Devide:inst10|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "Devide:inst10|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "Devide:inst10|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "Devide:inst5|lpm_add_sub:Add0"
Info: Instantiated megafunction "Devide:inst5|lpm_add_sub:Add0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "12"
    Info: Parameter "LPM_DIRECTION" = "ADD"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Elaborated megafunction instantiation "Devide:inst5|lpm_add_sub:Add0|addcore:adder", which is child of megafunction instantiation "Devide:inst5|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "Devide:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "Devide:inst5|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "Devide:inst5|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "Devide:inst5|lpm_add_sub:Add0"
Info: Elaborated megafunction instantiation "Devide:inst5|lpm_add_sub:Add0|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "Devide:inst5|lpm_add_sub:Add0"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "common_out[2]" is stuck at VCC
    Warning (13410): Pin "common_out[3]" is stuck at VCC
    Warning (13410): Pin "common_out[4]" is stuck at VCC
    Warning (13410): Pin "common_out[5]" is stuck at VCC
    Warning (13410): Pin "Seg[7]" is stuck at VCC
Warning: Ignored 37 CARRY_SUM primitives
    Warning: Ignored 4 CARRY_SUM primitives -- cannot place fan-in logic in single logic cell
        Warning: Can't place logic feeding CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]" in single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~33" of type CARRY_SUM
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]" of type CARRY_SUM
        Warning: Can't place logic feeding CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]" in single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~40" of type CARRY_SUM
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]" of type CARRY_SUM
        Warning: Can't place logic feeding CARRY_SUM primitive "Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_e9c:add_sub_4|add_sub_cella[2]" in single logic cell
            Warning: Node "Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~24" of type CARRY_SUM
            Warning: Node "Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_e9c:add_sub_4|add_sub_cella[1]" of type CARRY_SUM
        Warning: Can't place logic feeding CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]" in single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]" of type CARRY_SUM
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]" of type CARRY_SUM
    Warning: Ignored 33 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~26" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~29" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~2" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~5" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_e9c:add_sub_4|add_sub_cella[1]" into a single logic cell
            Warning: Node "Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_e9c:add_sub_4|add_sub_cella[2]~34" of type LUT
            Warning: Node "Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_e9c:add_sub_4|add_sub_cella[2]~38" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~2" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~5" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~26" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~29" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~14" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~17" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~8" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~11" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~42" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~45" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~20" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~23" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~8" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~11" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~32" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~35" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~48" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~51" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~20" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~23" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~14" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~17" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~26" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~29" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~10" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~13" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~24" into a single logic cell
            Warning: Node "Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_e9c:add_sub_4|add_sub_cella[2]~38" of type LUT
            Warning: Node "Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_e9c:add_sub_4|add_sub_cella[2]~34" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]" into a single logic cell
            Warning: Node "Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~25" of type LUT
            Warning: Node "Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~26" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_d9c:add_sub_3|add_sub_cella[2]" into a single logic cell
            Warning: Node "Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~11" of type LUT
            Warning: Node "Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~14" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_d9c:add_sub_3|add_sub_cella[1]" into a single logic cell
            Warning: Node "Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_d9c:add_sub_3|add_sub_cella[2]~17" of type LUT
            Warning: Node "Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_d9c:add_sub_3|add_sub_cella[2]~20" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~40" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~29" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]" of type CARRY_SUM
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~41" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~42" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~2" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~5" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~8" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~11" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~24" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~27" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~34" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~37" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~19" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~21" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~14" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~17" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~33" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~5" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[8]" of type CARRY_SUM
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~34" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~35" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~4" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~7" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~26" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~29" of type LUT
        Warning: Can't place logic fed by CARRY_SUM primitive "dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]" into a single logic cell
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~16" of type LUT
            Warning: Node "dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~19" of type LUT
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_e9c:add_sub_4|add_sub_cella[1]~20"
    Info (17048): Logic cell "Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_e9c:add_sub_4|add_sub_cella[1]~22"
    Info (17048): Logic cell "Seg_in:inst6|lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_d9c:add_sub_3|add_sub_cella[1]~22"
    Info (17048): Logic cell "sensor:inst|count[4]~36"
    Info (17048): Logic cell "dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~1"
    Info (17048): Logic cell "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~31"
    Info (17048): Logic cell "dutysensor:inst1|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~33"
    Info (17048): Logic cell "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~37"
    Info (17048): Logic cell "dutysensor:inst1|lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~39"
    Info (17048): Logic cell "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~19"
    Info (17048): Logic cell "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~21"
    Info (17048): Logic cell "sensor:inst|con[3]~19"
    Info (17048): Logic cell "dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~21"
    Info (17048): Logic cell "dutysensor:inst1|lpm_add_sub:Add3|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~23"
    Info (17048): Logic cell "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~29"
    Info (17048): Logic cell "dutysensor:inst1|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~31"
Info: Implemented 375 device resources after synthesis - the final resource count might be different
    Info: Implemented 7 input pins
    Info: Implemented 18 output pins
    Info: Implemented 350 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 148 warnings
    Info: Peak virtual memory: 234 megabytes
    Info: Processing ended: Fri May 27 18:44:28 2016
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


