// Seed: 2157054019
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    input wor id_2,
    input supply0 id_3,
    input wor id_4,
    output wire id_5,
    input wand id_6
);
  wand id_8;
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9
  );
  assign id_8 = id_3 == -1;
endmodule
module module_2 (
    output supply1 id_0,
    output tri0 id_1,
    output wand id_2,
    input wire id_3,
    input tri id_4,
    output tri0 id_5,
    input tri id_6,
    input wor id_7,
    output uwire id_8,
    output supply0 id_9,
    input uwire id_10,
    id_23,
    input wire id_11,
    input tri id_12,
    output uwire id_13,
    output wire id_14,
    input wor id_15,
    output uwire id_16,
    input wor id_17,
    input supply1 id_18,
    output tri id_19,
    input wand id_20,
    input wor id_21
);
  assign module_3.id_5 = 0;
  wire id_24;
endmodule
module module_3 (
    input tri1 id_0,
    input wire id_1,
    output tri id_2,
    output tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    output logic id_6
);
  logic id_8;
  assign id_6 = id_8;
  always begin : LABEL_0
    if (-1 | id_5) $display(-1);
    else id_6 <= -1;
    id_6 <= 1;
  end
  module_2 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_0,
      id_0,
      id_3,
      id_5,
      id_5,
      id_3,
      id_3,
      id_0,
      id_5,
      id_5,
      id_3,
      id_2,
      id_5,
      id_3,
      id_1,
      id_5,
      id_3,
      id_4,
      id_0
  );
endmodule
