// Seed: 1892780148
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wire id_4,
    output wire id_5
);
  wire id_7;
  module_2 modCall_1 (
      id_5,
      id_1,
      id_4,
      id_2,
      id_5
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_1 (
    input  wand id_0,
    output tri  id_1
);
  logic id_3;
  id_4 :
  assert property (@(posedge -1) 1)
  else $clog2(88);
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_2 = 0;
  parameter id_5 = 1;
  assign id_3 = id_4;
endmodule
module module_2 (
    output tri   id_0,
    input  uwire id_1,
    input  tri1  id_2,
    output tri   id_3,
    output wor   id_4
);
  assign id_4 = 1;
endmodule
