
HW5_RealQ2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ae0  080001c8  080001c8  000011c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000be30  08006cc0  08006cc0  00007cc0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012af0  08012af0  00014798  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08012af0  08012af0  00013af0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012af8  08012af8  00014798  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012af8  08012af8  00013af8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08012afc  08012afc  00013afc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000798  20000000  08012b00  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005a4  20000798  08013298  00014798  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  20000d3c  08013298  00014d3c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00014798  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000afa0  00000000  00000000  000147c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ee6  00000000  00000000  0001f768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000820  00000000  00000000  00021650  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000600  00000000  00000000  00021e70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022f48  00000000  00000000  00022470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bd17  00000000  00000000  000453b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d516e  00000000  00000000  000510cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  0012623d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002604  00000000  00000000  001262c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  001288c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000798 	.word	0x20000798
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08006c90 	.word	0x08006c90

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	2000079c 	.word	0x2000079c
 8000204:	08006c90 	.word	0x08006c90

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	@ 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpun>:
 8000ab4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000abc:	d102      	bne.n	8000ac4 <__aeabi_dcmpun+0x10>
 8000abe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac2:	d10a      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ac4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x20>
 8000ace:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad2:	d102      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ad4:	f04f 0000 	mov.w	r0, #0
 8000ad8:	4770      	bx	lr
 8000ada:	f04f 0001 	mov.w	r0, #1
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_d2f>:
 8000ae0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ae8:	bf24      	itt	cs
 8000aea:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aee:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000af2:	d90d      	bls.n	8000b10 <__aeabi_d2f+0x30>
 8000af4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000af8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000afc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b00:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b04:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b08:	bf08      	it	eq
 8000b0a:	f020 0001 	biceq.w	r0, r0, #1
 8000b0e:	4770      	bx	lr
 8000b10:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b14:	d121      	bne.n	8000b5a <__aeabi_d2f+0x7a>
 8000b16:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b1a:	bfbc      	itt	lt
 8000b1c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b20:	4770      	bxlt	lr
 8000b22:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b26:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b2a:	f1c2 0218 	rsb	r2, r2, #24
 8000b2e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b32:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b36:	fa20 f002 	lsr.w	r0, r0, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	f040 0001 	orrne.w	r0, r0, #1
 8000b40:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b44:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b48:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b4c:	ea40 000c 	orr.w	r0, r0, ip
 8000b50:	fa23 f302 	lsr.w	r3, r3, r2
 8000b54:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b58:	e7cc      	b.n	8000af4 <__aeabi_d2f+0x14>
 8000b5a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5e:	d107      	bne.n	8000b70 <__aeabi_d2f+0x90>
 8000b60:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b64:	bf1e      	ittt	ne
 8000b66:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b6a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b6e:	4770      	bxne	lr
 8000b70:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b74:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b78:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop

08000b80 <__aeabi_uldivmod>:
 8000b80:	b953      	cbnz	r3, 8000b98 <__aeabi_uldivmod+0x18>
 8000b82:	b94a      	cbnz	r2, 8000b98 <__aeabi_uldivmod+0x18>
 8000b84:	2900      	cmp	r1, #0
 8000b86:	bf08      	it	eq
 8000b88:	2800      	cmpeq	r0, #0
 8000b8a:	bf1c      	itt	ne
 8000b8c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b90:	f04f 30ff 	movne.w	r0, #4294967295
 8000b94:	f000 b988 	b.w	8000ea8 <__aeabi_idiv0>
 8000b98:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ba0:	f000 f806 	bl	8000bb0 <__udivmoddi4>
 8000ba4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ba8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bac:	b004      	add	sp, #16
 8000bae:	4770      	bx	lr

08000bb0 <__udivmoddi4>:
 8000bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bb4:	9d08      	ldr	r5, [sp, #32]
 8000bb6:	468e      	mov	lr, r1
 8000bb8:	4604      	mov	r4, r0
 8000bba:	4688      	mov	r8, r1
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d14a      	bne.n	8000c56 <__udivmoddi4+0xa6>
 8000bc0:	428a      	cmp	r2, r1
 8000bc2:	4617      	mov	r7, r2
 8000bc4:	d962      	bls.n	8000c8c <__udivmoddi4+0xdc>
 8000bc6:	fab2 f682 	clz	r6, r2
 8000bca:	b14e      	cbz	r6, 8000be0 <__udivmoddi4+0x30>
 8000bcc:	f1c6 0320 	rsb	r3, r6, #32
 8000bd0:	fa01 f806 	lsl.w	r8, r1, r6
 8000bd4:	fa20 f303 	lsr.w	r3, r0, r3
 8000bd8:	40b7      	lsls	r7, r6
 8000bda:	ea43 0808 	orr.w	r8, r3, r8
 8000bde:	40b4      	lsls	r4, r6
 8000be0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000be4:	fa1f fc87 	uxth.w	ip, r7
 8000be8:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bec:	0c23      	lsrs	r3, r4, #16
 8000bee:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bf2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bf6:	fb01 f20c 	mul.w	r2, r1, ip
 8000bfa:	429a      	cmp	r2, r3
 8000bfc:	d909      	bls.n	8000c12 <__udivmoddi4+0x62>
 8000bfe:	18fb      	adds	r3, r7, r3
 8000c00:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c04:	f080 80ea 	bcs.w	8000ddc <__udivmoddi4+0x22c>
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	f240 80e7 	bls.w	8000ddc <__udivmoddi4+0x22c>
 8000c0e:	3902      	subs	r1, #2
 8000c10:	443b      	add	r3, r7
 8000c12:	1a9a      	subs	r2, r3, r2
 8000c14:	b2a3      	uxth	r3, r4
 8000c16:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c1a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c22:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c26:	459c      	cmp	ip, r3
 8000c28:	d909      	bls.n	8000c3e <__udivmoddi4+0x8e>
 8000c2a:	18fb      	adds	r3, r7, r3
 8000c2c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c30:	f080 80d6 	bcs.w	8000de0 <__udivmoddi4+0x230>
 8000c34:	459c      	cmp	ip, r3
 8000c36:	f240 80d3 	bls.w	8000de0 <__udivmoddi4+0x230>
 8000c3a:	443b      	add	r3, r7
 8000c3c:	3802      	subs	r0, #2
 8000c3e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c42:	eba3 030c 	sub.w	r3, r3, ip
 8000c46:	2100      	movs	r1, #0
 8000c48:	b11d      	cbz	r5, 8000c52 <__udivmoddi4+0xa2>
 8000c4a:	40f3      	lsrs	r3, r6
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c56:	428b      	cmp	r3, r1
 8000c58:	d905      	bls.n	8000c66 <__udivmoddi4+0xb6>
 8000c5a:	b10d      	cbz	r5, 8000c60 <__udivmoddi4+0xb0>
 8000c5c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c60:	2100      	movs	r1, #0
 8000c62:	4608      	mov	r0, r1
 8000c64:	e7f5      	b.n	8000c52 <__udivmoddi4+0xa2>
 8000c66:	fab3 f183 	clz	r1, r3
 8000c6a:	2900      	cmp	r1, #0
 8000c6c:	d146      	bne.n	8000cfc <__udivmoddi4+0x14c>
 8000c6e:	4573      	cmp	r3, lr
 8000c70:	d302      	bcc.n	8000c78 <__udivmoddi4+0xc8>
 8000c72:	4282      	cmp	r2, r0
 8000c74:	f200 8105 	bhi.w	8000e82 <__udivmoddi4+0x2d2>
 8000c78:	1a84      	subs	r4, r0, r2
 8000c7a:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c7e:	2001      	movs	r0, #1
 8000c80:	4690      	mov	r8, r2
 8000c82:	2d00      	cmp	r5, #0
 8000c84:	d0e5      	beq.n	8000c52 <__udivmoddi4+0xa2>
 8000c86:	e9c5 4800 	strd	r4, r8, [r5]
 8000c8a:	e7e2      	b.n	8000c52 <__udivmoddi4+0xa2>
 8000c8c:	2a00      	cmp	r2, #0
 8000c8e:	f000 8090 	beq.w	8000db2 <__udivmoddi4+0x202>
 8000c92:	fab2 f682 	clz	r6, r2
 8000c96:	2e00      	cmp	r6, #0
 8000c98:	f040 80a4 	bne.w	8000de4 <__udivmoddi4+0x234>
 8000c9c:	1a8a      	subs	r2, r1, r2
 8000c9e:	0c03      	lsrs	r3, r0, #16
 8000ca0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ca4:	b280      	uxth	r0, r0
 8000ca6:	b2bc      	uxth	r4, r7
 8000ca8:	2101      	movs	r1, #1
 8000caa:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cae:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cb6:	fb04 f20c 	mul.w	r2, r4, ip
 8000cba:	429a      	cmp	r2, r3
 8000cbc:	d907      	bls.n	8000cce <__udivmoddi4+0x11e>
 8000cbe:	18fb      	adds	r3, r7, r3
 8000cc0:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cc4:	d202      	bcs.n	8000ccc <__udivmoddi4+0x11c>
 8000cc6:	429a      	cmp	r2, r3
 8000cc8:	f200 80e0 	bhi.w	8000e8c <__udivmoddi4+0x2dc>
 8000ccc:	46c4      	mov	ip, r8
 8000cce:	1a9b      	subs	r3, r3, r2
 8000cd0:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cd4:	fb0e 3312 	mls	r3, lr, r2, r3
 8000cd8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cdc:	fb02 f404 	mul.w	r4, r2, r4
 8000ce0:	429c      	cmp	r4, r3
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x144>
 8000ce4:	18fb      	adds	r3, r7, r3
 8000ce6:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x142>
 8000cec:	429c      	cmp	r4, r3
 8000cee:	f200 80ca 	bhi.w	8000e86 <__udivmoddi4+0x2d6>
 8000cf2:	4602      	mov	r2, r0
 8000cf4:	1b1b      	subs	r3, r3, r4
 8000cf6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cfa:	e7a5      	b.n	8000c48 <__udivmoddi4+0x98>
 8000cfc:	f1c1 0620 	rsb	r6, r1, #32
 8000d00:	408b      	lsls	r3, r1
 8000d02:	fa22 f706 	lsr.w	r7, r2, r6
 8000d06:	431f      	orrs	r7, r3
 8000d08:	fa0e f401 	lsl.w	r4, lr, r1
 8000d0c:	fa20 f306 	lsr.w	r3, r0, r6
 8000d10:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d14:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d18:	4323      	orrs	r3, r4
 8000d1a:	fa00 f801 	lsl.w	r8, r0, r1
 8000d1e:	fa1f fc87 	uxth.w	ip, r7
 8000d22:	fbbe f0f9 	udiv	r0, lr, r9
 8000d26:	0c1c      	lsrs	r4, r3, #16
 8000d28:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d2c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d30:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d34:	45a6      	cmp	lr, r4
 8000d36:	fa02 f201 	lsl.w	r2, r2, r1
 8000d3a:	d909      	bls.n	8000d50 <__udivmoddi4+0x1a0>
 8000d3c:	193c      	adds	r4, r7, r4
 8000d3e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d42:	f080 809c 	bcs.w	8000e7e <__udivmoddi4+0x2ce>
 8000d46:	45a6      	cmp	lr, r4
 8000d48:	f240 8099 	bls.w	8000e7e <__udivmoddi4+0x2ce>
 8000d4c:	3802      	subs	r0, #2
 8000d4e:	443c      	add	r4, r7
 8000d50:	eba4 040e 	sub.w	r4, r4, lr
 8000d54:	fa1f fe83 	uxth.w	lr, r3
 8000d58:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d5c:	fb09 4413 	mls	r4, r9, r3, r4
 8000d60:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d64:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d68:	45a4      	cmp	ip, r4
 8000d6a:	d908      	bls.n	8000d7e <__udivmoddi4+0x1ce>
 8000d6c:	193c      	adds	r4, r7, r4
 8000d6e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d72:	f080 8082 	bcs.w	8000e7a <__udivmoddi4+0x2ca>
 8000d76:	45a4      	cmp	ip, r4
 8000d78:	d97f      	bls.n	8000e7a <__udivmoddi4+0x2ca>
 8000d7a:	3b02      	subs	r3, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d82:	eba4 040c 	sub.w	r4, r4, ip
 8000d86:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d8a:	4564      	cmp	r4, ip
 8000d8c:	4673      	mov	r3, lr
 8000d8e:	46e1      	mov	r9, ip
 8000d90:	d362      	bcc.n	8000e58 <__udivmoddi4+0x2a8>
 8000d92:	d05f      	beq.n	8000e54 <__udivmoddi4+0x2a4>
 8000d94:	b15d      	cbz	r5, 8000dae <__udivmoddi4+0x1fe>
 8000d96:	ebb8 0203 	subs.w	r2, r8, r3
 8000d9a:	eb64 0409 	sbc.w	r4, r4, r9
 8000d9e:	fa04 f606 	lsl.w	r6, r4, r6
 8000da2:	fa22 f301 	lsr.w	r3, r2, r1
 8000da6:	431e      	orrs	r6, r3
 8000da8:	40cc      	lsrs	r4, r1
 8000daa:	e9c5 6400 	strd	r6, r4, [r5]
 8000dae:	2100      	movs	r1, #0
 8000db0:	e74f      	b.n	8000c52 <__udivmoddi4+0xa2>
 8000db2:	fbb1 fcf2 	udiv	ip, r1, r2
 8000db6:	0c01      	lsrs	r1, r0, #16
 8000db8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000dbc:	b280      	uxth	r0, r0
 8000dbe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dc2:	463b      	mov	r3, r7
 8000dc4:	4638      	mov	r0, r7
 8000dc6:	463c      	mov	r4, r7
 8000dc8:	46b8      	mov	r8, r7
 8000dca:	46be      	mov	lr, r7
 8000dcc:	2620      	movs	r6, #32
 8000dce:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dd2:	eba2 0208 	sub.w	r2, r2, r8
 8000dd6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000dda:	e766      	b.n	8000caa <__udivmoddi4+0xfa>
 8000ddc:	4601      	mov	r1, r0
 8000dde:	e718      	b.n	8000c12 <__udivmoddi4+0x62>
 8000de0:	4610      	mov	r0, r2
 8000de2:	e72c      	b.n	8000c3e <__udivmoddi4+0x8e>
 8000de4:	f1c6 0220 	rsb	r2, r6, #32
 8000de8:	fa2e f302 	lsr.w	r3, lr, r2
 8000dec:	40b7      	lsls	r7, r6
 8000dee:	40b1      	lsls	r1, r6
 8000df0:	fa20 f202 	lsr.w	r2, r0, r2
 8000df4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000df8:	430a      	orrs	r2, r1
 8000dfa:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dfe:	b2bc      	uxth	r4, r7
 8000e00:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e04:	0c11      	lsrs	r1, r2, #16
 8000e06:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e0a:	fb08 f904 	mul.w	r9, r8, r4
 8000e0e:	40b0      	lsls	r0, r6
 8000e10:	4589      	cmp	r9, r1
 8000e12:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e16:	b280      	uxth	r0, r0
 8000e18:	d93e      	bls.n	8000e98 <__udivmoddi4+0x2e8>
 8000e1a:	1879      	adds	r1, r7, r1
 8000e1c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e20:	d201      	bcs.n	8000e26 <__udivmoddi4+0x276>
 8000e22:	4589      	cmp	r9, r1
 8000e24:	d81f      	bhi.n	8000e66 <__udivmoddi4+0x2b6>
 8000e26:	eba1 0109 	sub.w	r1, r1, r9
 8000e2a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e2e:	fb09 f804 	mul.w	r8, r9, r4
 8000e32:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e36:	b292      	uxth	r2, r2
 8000e38:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e3c:	4542      	cmp	r2, r8
 8000e3e:	d229      	bcs.n	8000e94 <__udivmoddi4+0x2e4>
 8000e40:	18ba      	adds	r2, r7, r2
 8000e42:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e46:	d2c4      	bcs.n	8000dd2 <__udivmoddi4+0x222>
 8000e48:	4542      	cmp	r2, r8
 8000e4a:	d2c2      	bcs.n	8000dd2 <__udivmoddi4+0x222>
 8000e4c:	f1a9 0102 	sub.w	r1, r9, #2
 8000e50:	443a      	add	r2, r7
 8000e52:	e7be      	b.n	8000dd2 <__udivmoddi4+0x222>
 8000e54:	45f0      	cmp	r8, lr
 8000e56:	d29d      	bcs.n	8000d94 <__udivmoddi4+0x1e4>
 8000e58:	ebbe 0302 	subs.w	r3, lr, r2
 8000e5c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e60:	3801      	subs	r0, #1
 8000e62:	46e1      	mov	r9, ip
 8000e64:	e796      	b.n	8000d94 <__udivmoddi4+0x1e4>
 8000e66:	eba7 0909 	sub.w	r9, r7, r9
 8000e6a:	4449      	add	r1, r9
 8000e6c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e70:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e74:	fb09 f804 	mul.w	r8, r9, r4
 8000e78:	e7db      	b.n	8000e32 <__udivmoddi4+0x282>
 8000e7a:	4673      	mov	r3, lr
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1ce>
 8000e7e:	4650      	mov	r0, sl
 8000e80:	e766      	b.n	8000d50 <__udivmoddi4+0x1a0>
 8000e82:	4608      	mov	r0, r1
 8000e84:	e6fd      	b.n	8000c82 <__udivmoddi4+0xd2>
 8000e86:	443b      	add	r3, r7
 8000e88:	3a02      	subs	r2, #2
 8000e8a:	e733      	b.n	8000cf4 <__udivmoddi4+0x144>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	443b      	add	r3, r7
 8000e92:	e71c      	b.n	8000cce <__udivmoddi4+0x11e>
 8000e94:	4649      	mov	r1, r9
 8000e96:	e79c      	b.n	8000dd2 <__udivmoddi4+0x222>
 8000e98:	eba1 0109 	sub.w	r1, r1, r9
 8000e9c:	46c4      	mov	ip, r8
 8000e9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea2:	fb09 f804 	mul.w	r8, r9, r4
 8000ea6:	e7c4      	b.n	8000e32 <__udivmoddi4+0x282>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	0000      	movs	r0, r0
	...

08000eb0 <hu_moments_7_from_u8_28x28>:

#include "hu_moments.h"
#include <math.h>

void hu_moments_7_from_u8_28x28(const uint8_t img[28][28], float hu7[7])
{
 8000eb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000eb4:	b0df      	sub	sp, #380	@ 0x17c
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8000ebc:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8000ec0:	6018      	str	r0, [r3, #0]
 8000ec2:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8000ec6:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8000eca:	6019      	str	r1, [r3, #0]
    double m00=0, m10=0, m01=0, m11=0, m20=0, m02=0, m30=0, m03=0, m12=0, m21=0;
 8000ecc:	f04f 0200 	mov.w	r2, #0
 8000ed0:	f04f 0300 	mov.w	r3, #0
 8000ed4:	e9c7 235c 	strd	r2, r3, [r7, #368]	@ 0x170
 8000ed8:	f04f 0200 	mov.w	r2, #0
 8000edc:	f04f 0300 	mov.w	r3, #0
 8000ee0:	e9c7 235a 	strd	r2, r3, [r7, #360]	@ 0x168
 8000ee4:	f04f 0200 	mov.w	r2, #0
 8000ee8:	f04f 0300 	mov.w	r3, #0
 8000eec:	e9c7 2358 	strd	r2, r3, [r7, #352]	@ 0x160
 8000ef0:	f04f 0200 	mov.w	r2, #0
 8000ef4:	f04f 0300 	mov.w	r3, #0
 8000ef8:	e9c7 2356 	strd	r2, r3, [r7, #344]	@ 0x158
 8000efc:	f04f 0200 	mov.w	r2, #0
 8000f00:	f04f 0300 	mov.w	r3, #0
 8000f04:	e9c7 2354 	strd	r2, r3, [r7, #336]	@ 0x150
 8000f08:	f04f 0200 	mov.w	r2, #0
 8000f0c:	f04f 0300 	mov.w	r3, #0
 8000f10:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
 8000f14:	f04f 0200 	mov.w	r2, #0
 8000f18:	f04f 0300 	mov.w	r3, #0
 8000f1c:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
 8000f20:	f04f 0200 	mov.w	r2, #0
 8000f24:	f04f 0300 	mov.w	r3, #0
 8000f28:	e9c7 234e 	strd	r2, r3, [r7, #312]	@ 0x138
 8000f2c:	f04f 0200 	mov.w	r2, #0
 8000f30:	f04f 0300 	mov.w	r3, #0
 8000f34:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
 8000f38:	f04f 0200 	mov.w	r2, #0
 8000f3c:	f04f 0300 	mov.w	r3, #0
 8000f40:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128

    for (int y=0; y<28; y++) {
 8000f44:	2300      	movs	r3, #0
 8000f46:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8000f4a:	e185      	b.n	8001258 <hu_moments_7_from_u8_28x28+0x3a8>
        for (int x=0; x<28; x++) {
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8000f52:	e177      	b.n	8001244 <hu_moments_7_from_u8_28x28+0x394>
            // binaryImage=True mantığı: piksel >0 ise 1 kabul
            double I = (img[y][x] > 0) ? 1.0 : 0.0;
 8000f54:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000f58:	4613      	mov	r3, r2
 8000f5a:	00db      	lsls	r3, r3, #3
 8000f5c:	1a9b      	subs	r3, r3, r2
 8000f5e:	009b      	lsls	r3, r3, #2
 8000f60:	461a      	mov	r2, r3
 8000f62:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8000f66:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	441a      	add	r2, r3
 8000f6e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000f72:	4413      	add	r3, r2
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d003      	beq.n	8000f82 <hu_moments_7_from_u8_28x28+0xd2>
 8000f7a:	f04f 0200 	mov.w	r2, #0
 8000f7e:	4bc0      	ldr	r3, [pc, #768]	@ (8001280 <hu_moments_7_from_u8_28x28+0x3d0>)
 8000f80:	e003      	b.n	8000f8a <hu_moments_7_from_u8_28x28+0xda>
 8000f82:	f04f 0200 	mov.w	r2, #0
 8000f86:	f04f 0300 	mov.w	r3, #0
 8000f8a:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8000f8e:	e941 2302 	strd	r2, r3, [r1, #-8]
            if (I == 0.0) continue;
 8000f92:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f96:	4619      	mov	r1, r3
 8000f98:	f04f 0200 	mov.w	r2, #0
 8000f9c:	f04f 0300 	mov.w	r3, #0
 8000fa0:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 8000fa4:	f7ff fd54 	bl	8000a50 <__aeabi_dcmpeq>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	f040 8144 	bne.w	8001238 <hu_moments_7_from_u8_28x28+0x388>

            double xd = (double)x;
 8000fb0:	f107 0318 	add.w	r3, r7, #24
 8000fb4:	461c      	mov	r4, r3
 8000fb6:	f8d7 0120 	ldr.w	r0, [r7, #288]	@ 0x120
 8000fba:	f7ff fa77 	bl	80004ac <__aeabi_i2d>
 8000fbe:	4602      	mov	r2, r0
 8000fc0:	460b      	mov	r3, r1
 8000fc2:	e9c4 2300 	strd	r2, r3, [r4]
            double yd = (double)y;
 8000fc6:	f107 0318 	add.w	r3, r7, #24
 8000fca:	461c      	mov	r4, r3
 8000fcc:	f8d7 0124 	ldr.w	r0, [r7, #292]	@ 0x124
 8000fd0:	f7ff fa6c 	bl	80004ac <__aeabi_i2d>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	e944 2302 	strd	r2, r3, [r4, #-8]

            m00 += I;
 8000fdc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000fe0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8000fe4:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	@ 0x170
 8000fe8:	f7ff f914 	bl	8000214 <__adddf3>
 8000fec:	4602      	mov	r2, r0
 8000fee:	460b      	mov	r3, r1
 8000ff0:	e9c7 235c 	strd	r2, r3, [r7, #368]	@ 0x170
            m10 += xd * I;
 8000ff4:	f107 0318 	add.w	r3, r7, #24
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ffe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8001002:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001006:	f7ff fabb 	bl	8000580 <__aeabi_dmul>
 800100a:	4602      	mov	r2, r0
 800100c:	460b      	mov	r3, r1
 800100e:	e9d7 015a 	ldrd	r0, r1, [r7, #360]	@ 0x168
 8001012:	f7ff f8ff 	bl	8000214 <__adddf3>
 8001016:	4602      	mov	r2, r0
 8001018:	460b      	mov	r3, r1
 800101a:	e9c7 235a 	strd	r2, r3, [r7, #360]	@ 0x168
            m01 += yd * I;
 800101e:	f107 0318 	add.w	r3, r7, #24
 8001022:	4619      	mov	r1, r3
 8001024:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001028:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800102c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 8001030:	f7ff faa6 	bl	8000580 <__aeabi_dmul>
 8001034:	4602      	mov	r2, r0
 8001036:	460b      	mov	r3, r1
 8001038:	e9d7 0158 	ldrd	r0, r1, [r7, #352]	@ 0x160
 800103c:	f7ff f8ea 	bl	8000214 <__adddf3>
 8001040:	4602      	mov	r2, r0
 8001042:	460b      	mov	r3, r1
 8001044:	e9c7 2358 	strd	r2, r3, [r7, #352]	@ 0x160
            m11 += xd * yd * I;
 8001048:	f107 0318 	add.w	r3, r7, #24
 800104c:	4619      	mov	r1, r3
 800104e:	f107 0318 	add.w	r3, r7, #24
 8001052:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8001056:	e9d1 0100 	ldrd	r0, r1, [r1]
 800105a:	f7ff fa91 	bl	8000580 <__aeabi_dmul>
 800105e:	4602      	mov	r2, r0
 8001060:	460b      	mov	r3, r1
 8001062:	4610      	mov	r0, r2
 8001064:	4619      	mov	r1, r3
 8001066:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800106a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800106e:	f7ff fa87 	bl	8000580 <__aeabi_dmul>
 8001072:	4602      	mov	r2, r0
 8001074:	460b      	mov	r3, r1
 8001076:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	@ 0x158
 800107a:	f7ff f8cb 	bl	8000214 <__adddf3>
 800107e:	4602      	mov	r2, r0
 8001080:	460b      	mov	r3, r1
 8001082:	e9c7 2356 	strd	r2, r3, [r7, #344]	@ 0x158
            m20 += xd * xd * I;
 8001086:	f107 0318 	add.w	r3, r7, #24
 800108a:	4619      	mov	r1, r3
 800108c:	e9d1 2300 	ldrd	r2, r3, [r1]
 8001090:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001094:	f7ff fa74 	bl	8000580 <__aeabi_dmul>
 8001098:	4602      	mov	r2, r0
 800109a:	460b      	mov	r3, r1
 800109c:	4610      	mov	r0, r2
 800109e:	4619      	mov	r1, r3
 80010a0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010a4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80010a8:	f7ff fa6a 	bl	8000580 <__aeabi_dmul>
 80010ac:	4602      	mov	r2, r0
 80010ae:	460b      	mov	r3, r1
 80010b0:	e9d7 0154 	ldrd	r0, r1, [r7, #336]	@ 0x150
 80010b4:	f7ff f8ae 	bl	8000214 <__adddf3>
 80010b8:	4602      	mov	r2, r0
 80010ba:	460b      	mov	r3, r1
 80010bc:	e9c7 2354 	strd	r2, r3, [r7, #336]	@ 0x150
            m02 += yd * yd * I;
 80010c0:	f107 0318 	add.w	r3, r7, #24
 80010c4:	4619      	mov	r1, r3
 80010c6:	e951 2302 	ldrd	r2, r3, [r1, #-8]
 80010ca:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 80010ce:	f7ff fa57 	bl	8000580 <__aeabi_dmul>
 80010d2:	4602      	mov	r2, r0
 80010d4:	460b      	mov	r3, r1
 80010d6:	4610      	mov	r0, r2
 80010d8:	4619      	mov	r1, r3
 80010da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010de:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80010e2:	f7ff fa4d 	bl	8000580 <__aeabi_dmul>
 80010e6:	4602      	mov	r2, r0
 80010e8:	460b      	mov	r3, r1
 80010ea:	e9d7 0152 	ldrd	r0, r1, [r7, #328]	@ 0x148
 80010ee:	f7ff f891 	bl	8000214 <__adddf3>
 80010f2:	4602      	mov	r2, r0
 80010f4:	460b      	mov	r3, r1
 80010f6:	e9c7 2352 	strd	r2, r3, [r7, #328]	@ 0x148
            m30 += xd * xd * xd * I;
 80010fa:	f107 0318 	add.w	r3, r7, #24
 80010fe:	4619      	mov	r1, r3
 8001100:	e9d1 2300 	ldrd	r2, r3, [r1]
 8001104:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001108:	f7ff fa3a 	bl	8000580 <__aeabi_dmul>
 800110c:	4602      	mov	r2, r0
 800110e:	460b      	mov	r3, r1
 8001110:	4610      	mov	r0, r2
 8001112:	4619      	mov	r1, r3
 8001114:	f107 0318 	add.w	r3, r7, #24
 8001118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800111c:	f7ff fa30 	bl	8000580 <__aeabi_dmul>
 8001120:	4602      	mov	r2, r0
 8001122:	460b      	mov	r3, r1
 8001124:	4610      	mov	r0, r2
 8001126:	4619      	mov	r1, r3
 8001128:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800112c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8001130:	f7ff fa26 	bl	8000580 <__aeabi_dmul>
 8001134:	4602      	mov	r2, r0
 8001136:	460b      	mov	r3, r1
 8001138:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 800113c:	f7ff f86a 	bl	8000214 <__adddf3>
 8001140:	4602      	mov	r2, r0
 8001142:	460b      	mov	r3, r1
 8001144:	e9c7 2350 	strd	r2, r3, [r7, #320]	@ 0x140
            m03 += yd * yd * yd * I;
 8001148:	f107 0318 	add.w	r3, r7, #24
 800114c:	4619      	mov	r1, r3
 800114e:	e951 2302 	ldrd	r2, r3, [r1, #-8]
 8001152:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 8001156:	f7ff fa13 	bl	8000580 <__aeabi_dmul>
 800115a:	4602      	mov	r2, r0
 800115c:	460b      	mov	r3, r1
 800115e:	4610      	mov	r0, r2
 8001160:	4619      	mov	r1, r3
 8001162:	f107 0318 	add.w	r3, r7, #24
 8001166:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800116a:	f7ff fa09 	bl	8000580 <__aeabi_dmul>
 800116e:	4602      	mov	r2, r0
 8001170:	460b      	mov	r3, r1
 8001172:	4610      	mov	r0, r2
 8001174:	4619      	mov	r1, r3
 8001176:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800117a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800117e:	f7ff f9ff 	bl	8000580 <__aeabi_dmul>
 8001182:	4602      	mov	r2, r0
 8001184:	460b      	mov	r3, r1
 8001186:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	@ 0x138
 800118a:	f7ff f843 	bl	8000214 <__adddf3>
 800118e:	4602      	mov	r2, r0
 8001190:	460b      	mov	r3, r1
 8001192:	e9c7 234e 	strd	r2, r3, [r7, #312]	@ 0x138
            m12 += xd * yd * yd * I;
 8001196:	f107 0318 	add.w	r3, r7, #24
 800119a:	4619      	mov	r1, r3
 800119c:	f107 0318 	add.w	r3, r7, #24
 80011a0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80011a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80011a8:	f7ff f9ea 	bl	8000580 <__aeabi_dmul>
 80011ac:	4602      	mov	r2, r0
 80011ae:	460b      	mov	r3, r1
 80011b0:	4610      	mov	r0, r2
 80011b2:	4619      	mov	r1, r3
 80011b4:	f107 0318 	add.w	r3, r7, #24
 80011b8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80011bc:	f7ff f9e0 	bl	8000580 <__aeabi_dmul>
 80011c0:	4602      	mov	r2, r0
 80011c2:	460b      	mov	r3, r1
 80011c4:	4610      	mov	r0, r2
 80011c6:	4619      	mov	r1, r3
 80011c8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011cc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80011d0:	f7ff f9d6 	bl	8000580 <__aeabi_dmul>
 80011d4:	4602      	mov	r2, r0
 80011d6:	460b      	mov	r3, r1
 80011d8:	e9d7 014c 	ldrd	r0, r1, [r7, #304]	@ 0x130
 80011dc:	f7ff f81a 	bl	8000214 <__adddf3>
 80011e0:	4602      	mov	r2, r0
 80011e2:	460b      	mov	r3, r1
 80011e4:	e9c7 234c 	strd	r2, r3, [r7, #304]	@ 0x130
            m21 += xd * xd * yd * I;
 80011e8:	f107 0318 	add.w	r3, r7, #24
 80011ec:	4619      	mov	r1, r3
 80011ee:	e9d1 2300 	ldrd	r2, r3, [r1]
 80011f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80011f6:	f7ff f9c3 	bl	8000580 <__aeabi_dmul>
 80011fa:	4602      	mov	r2, r0
 80011fc:	460b      	mov	r3, r1
 80011fe:	4610      	mov	r0, r2
 8001200:	4619      	mov	r1, r3
 8001202:	f107 0318 	add.w	r3, r7, #24
 8001206:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800120a:	f7ff f9b9 	bl	8000580 <__aeabi_dmul>
 800120e:	4602      	mov	r2, r0
 8001210:	460b      	mov	r3, r1
 8001212:	4610      	mov	r0, r2
 8001214:	4619      	mov	r1, r3
 8001216:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800121a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800121e:	f7ff f9af 	bl	8000580 <__aeabi_dmul>
 8001222:	4602      	mov	r2, r0
 8001224:	460b      	mov	r3, r1
 8001226:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	@ 0x128
 800122a:	f7fe fff3 	bl	8000214 <__adddf3>
 800122e:	4602      	mov	r2, r0
 8001230:	460b      	mov	r3, r1
 8001232:	e9c7 234a 	strd	r2, r3, [r7, #296]	@ 0x128
 8001236:	e000      	b.n	800123a <hu_moments_7_from_u8_28x28+0x38a>
            if (I == 0.0) continue;
 8001238:	bf00      	nop
        for (int x=0; x<28; x++) {
 800123a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800123e:	3301      	adds	r3, #1
 8001240:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001244:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001248:	2b1b      	cmp	r3, #27
 800124a:	f77f ae83 	ble.w	8000f54 <hu_moments_7_from_u8_28x28+0xa4>
    for (int y=0; y<28; y++) {
 800124e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001252:	3301      	adds	r3, #1
 8001254:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001258:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800125c:	2b1b      	cmp	r3, #27
 800125e:	f77f ae75 	ble.w	8000f4c <hu_moments_7_from_u8_28x28+0x9c>
        }
    }

    if (m00 <= 0.0) {
 8001262:	f04f 0200 	mov.w	r2, #0
 8001266:	f04f 0300 	mov.w	r3, #0
 800126a:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	@ 0x170
 800126e:	f7ff fc03 	bl	8000a78 <__aeabi_dcmple>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d01c      	beq.n	80012b2 <hu_moments_7_from_u8_28x28+0x402>
        for (int i=0;i<7;i++) hu7[i]=0.0f;
 8001278:	2300      	movs	r3, #0
 800127a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800127e:	e012      	b.n	80012a6 <hu_moments_7_from_u8_28x28+0x3f6>
 8001280:	3ff00000 	.word	0x3ff00000
 8001284:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001288:	009b      	lsls	r3, r3, #2
 800128a:	f507 72bc 	add.w	r2, r7, #376	@ 0x178
 800128e:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 8001292:	6812      	ldr	r2, [r2, #0]
 8001294:	4413      	add	r3, r2
 8001296:	f04f 0200 	mov.w	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80012a0:	3301      	adds	r3, #1
 80012a2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80012a6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80012aa:	2b06      	cmp	r3, #6
 80012ac:	ddea      	ble.n	8001284 <hu_moments_7_from_u8_28x28+0x3d4>
        return;
 80012ae:	f000 bdc8 	b.w	8001e42 <hu_moments_7_from_u8_28x28+0xf92>
    }

    double xbar = m10 / m00;
 80012b2:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 80012b6:	e9d7 015a 	ldrd	r0, r1, [r7, #360]	@ 0x168
 80012ba:	f7ff fa8b 	bl	80007d4 <__aeabi_ddiv>
 80012be:	4602      	mov	r2, r0
 80012c0:	460b      	mov	r3, r1
 80012c2:	e9c7 2334 	strd	r2, r3, [r7, #208]	@ 0xd0
    double ybar = m01 / m00;
 80012c6:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 80012ca:	e9d7 0158 	ldrd	r0, r1, [r7, #352]	@ 0x160
 80012ce:	f7ff fa81 	bl	80007d4 <__aeabi_ddiv>
 80012d2:	4602      	mov	r2, r0
 80012d4:	460b      	mov	r3, r1
 80012d6:	e9c7 2332 	strd	r2, r3, [r7, #200]	@ 0xc8

    double mu11=0, mu20=0, mu02=0, mu30=0, mu03=0, mu12=0, mu21=0;
 80012da:	f04f 0200 	mov.w	r2, #0
 80012de:	f04f 0300 	mov.w	r3, #0
 80012e2:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
 80012e6:	f04f 0200 	mov.w	r2, #0
 80012ea:	f04f 0300 	mov.w	r3, #0
 80012ee:	e9c7 2342 	strd	r2, r3, [r7, #264]	@ 0x108
 80012f2:	f04f 0200 	mov.w	r2, #0
 80012f6:	f04f 0300 	mov.w	r3, #0
 80012fa:	e9c7 2340 	strd	r2, r3, [r7, #256]	@ 0x100
 80012fe:	f04f 0200 	mov.w	r2, #0
 8001302:	f04f 0300 	mov.w	r3, #0
 8001306:	e9c7 233e 	strd	r2, r3, [r7, #248]	@ 0xf8
 800130a:	f04f 0200 	mov.w	r2, #0
 800130e:	f04f 0300 	mov.w	r3, #0
 8001312:	e9c7 233c 	strd	r2, r3, [r7, #240]	@ 0xf0
 8001316:	f04f 0200 	mov.w	r2, #0
 800131a:	f04f 0300 	mov.w	r3, #0
 800131e:	e9c7 233a 	strd	r2, r3, [r7, #232]	@ 0xe8
 8001322:	f04f 0200 	mov.w	r2, #0
 8001326:	f04f 0300 	mov.w	r3, #0
 800132a:	e9c7 2338 	strd	r2, r3, [r7, #224]	@ 0xe0

    for (int y=0; y<28; y++) {
 800132e:	2300      	movs	r3, #0
 8001330:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8001334:	e15a      	b.n	80015ec <hu_moments_7_from_u8_28x28+0x73c>
        for (int x=0; x<28; x++) {
 8001336:	2300      	movs	r3, #0
 8001338:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800133c:	e14c      	b.n	80015d8 <hu_moments_7_from_u8_28x28+0x728>
            double I = (img[y][x] > 0) ? 1.0 : 0.0;
 800133e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8001342:	4613      	mov	r3, r2
 8001344:	00db      	lsls	r3, r3, #3
 8001346:	1a9b      	subs	r3, r3, r2
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	461a      	mov	r2, r3
 800134c:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8001350:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	441a      	add	r2, r3
 8001358:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800135c:	4413      	add	r3, r2
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d003      	beq.n	800136c <hu_moments_7_from_u8_28x28+0x4bc>
 8001364:	f04f 0200 	mov.w	r2, #0
 8001368:	4b97      	ldr	r3, [pc, #604]	@ (80015c8 <hu_moments_7_from_u8_28x28+0x718>)
 800136a:	e003      	b.n	8001374 <hu_moments_7_from_u8_28x28+0x4c4>
 800136c:	f04f 0200 	mov.w	r2, #0
 8001370:	f04f 0300 	mov.w	r3, #0
 8001374:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8001378:	e9c1 2300 	strd	r2, r3, [r1]
            if (I == 0.0) continue;
 800137c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001380:	4619      	mov	r1, r3
 8001382:	f04f 0200 	mov.w	r2, #0
 8001386:	f04f 0300 	mov.w	r3, #0
 800138a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800138e:	f7ff fb5f 	bl	8000a50 <__aeabi_dcmpeq>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	f040 8119 	bne.w	80015cc <hu_moments_7_from_u8_28x28+0x71c>

            double dx = (double)x - xbar;
 800139a:	f8d7 00d8 	ldr.w	r0, [r7, #216]	@ 0xd8
 800139e:	f7ff f885 	bl	80004ac <__aeabi_i2d>
 80013a2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80013a6:	461c      	mov	r4, r3
 80013a8:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	@ 0xd0
 80013ac:	f7fe ff30 	bl	8000210 <__aeabi_dsub>
 80013b0:	4602      	mov	r2, r0
 80013b2:	460b      	mov	r3, r1
 80013b4:	e944 2302 	strd	r2, r3, [r4, #-8]
            double dy = (double)y - ybar;
 80013b8:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 80013bc:	f7ff f876 	bl	80004ac <__aeabi_i2d>
 80013c0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013c4:	461c      	mov	r4, r3
 80013c6:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	@ 0xc8
 80013ca:	f7fe ff21 	bl	8000210 <__aeabi_dsub>
 80013ce:	4602      	mov	r2, r0
 80013d0:	460b      	mov	r3, r1
 80013d2:	e9c4 2300 	strd	r2, r3, [r4]

            mu11 += dx * dy * I;
 80013d6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80013da:	4619      	mov	r1, r3
 80013dc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013e4:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 80013e8:	f7ff f8ca 	bl	8000580 <__aeabi_dmul>
 80013ec:	4602      	mov	r2, r0
 80013ee:	460b      	mov	r3, r1
 80013f0:	4610      	mov	r0, r2
 80013f2:	4619      	mov	r1, r3
 80013f4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80013f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013fc:	f7ff f8c0 	bl	8000580 <__aeabi_dmul>
 8001400:	4602      	mov	r2, r0
 8001402:	460b      	mov	r3, r1
 8001404:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8001408:	f7fe ff04 	bl	8000214 <__adddf3>
 800140c:	4602      	mov	r2, r0
 800140e:	460b      	mov	r3, r1
 8001410:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
            mu20 += dx * dx * I;
 8001414:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001418:	4619      	mov	r1, r3
 800141a:	e951 2302 	ldrd	r2, r3, [r1, #-8]
 800141e:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 8001422:	f7ff f8ad 	bl	8000580 <__aeabi_dmul>
 8001426:	4602      	mov	r2, r0
 8001428:	460b      	mov	r3, r1
 800142a:	4610      	mov	r0, r2
 800142c:	4619      	mov	r1, r3
 800142e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001436:	f7ff f8a3 	bl	8000580 <__aeabi_dmul>
 800143a:	4602      	mov	r2, r0
 800143c:	460b      	mov	r3, r1
 800143e:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
 8001442:	f7fe fee7 	bl	8000214 <__adddf3>
 8001446:	4602      	mov	r2, r0
 8001448:	460b      	mov	r3, r1
 800144a:	e9c7 2342 	strd	r2, r3, [r7, #264]	@ 0x108
            mu02 += dy * dy * I;
 800144e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001452:	4619      	mov	r1, r3
 8001454:	e9d1 2300 	ldrd	r2, r3, [r1]
 8001458:	e9d1 0100 	ldrd	r0, r1, [r1]
 800145c:	f7ff f890 	bl	8000580 <__aeabi_dmul>
 8001460:	4602      	mov	r2, r0
 8001462:	460b      	mov	r3, r1
 8001464:	4610      	mov	r0, r2
 8001466:	4619      	mov	r1, r3
 8001468:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800146c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001470:	f7ff f886 	bl	8000580 <__aeabi_dmul>
 8001474:	4602      	mov	r2, r0
 8001476:	460b      	mov	r3, r1
 8001478:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	@ 0x100
 800147c:	f7fe feca 	bl	8000214 <__adddf3>
 8001480:	4602      	mov	r2, r0
 8001482:	460b      	mov	r3, r1
 8001484:	e9c7 2340 	strd	r2, r3, [r7, #256]	@ 0x100
            mu30 += dx * dx * dx * I;
 8001488:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800148c:	4619      	mov	r1, r3
 800148e:	e951 2302 	ldrd	r2, r3, [r1, #-8]
 8001492:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 8001496:	f7ff f873 	bl	8000580 <__aeabi_dmul>
 800149a:	4602      	mov	r2, r0
 800149c:	460b      	mov	r3, r1
 800149e:	4610      	mov	r0, r2
 80014a0:	4619      	mov	r1, r3
 80014a2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80014a6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80014aa:	f7ff f869 	bl	8000580 <__aeabi_dmul>
 80014ae:	4602      	mov	r2, r0
 80014b0:	460b      	mov	r3, r1
 80014b2:	4610      	mov	r0, r2
 80014b4:	4619      	mov	r1, r3
 80014b6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80014ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014be:	f7ff f85f 	bl	8000580 <__aeabi_dmul>
 80014c2:	4602      	mov	r2, r0
 80014c4:	460b      	mov	r3, r1
 80014c6:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
 80014ca:	f7fe fea3 	bl	8000214 <__adddf3>
 80014ce:	4602      	mov	r2, r0
 80014d0:	460b      	mov	r3, r1
 80014d2:	e9c7 233e 	strd	r2, r3, [r7, #248]	@ 0xf8
            mu03 += dy * dy * dy * I;
 80014d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014da:	4619      	mov	r1, r3
 80014dc:	e9d1 2300 	ldrd	r2, r3, [r1]
 80014e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80014e4:	f7ff f84c 	bl	8000580 <__aeabi_dmul>
 80014e8:	4602      	mov	r2, r0
 80014ea:	460b      	mov	r3, r1
 80014ec:	4610      	mov	r0, r2
 80014ee:	4619      	mov	r1, r3
 80014f0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80014f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f8:	f7ff f842 	bl	8000580 <__aeabi_dmul>
 80014fc:	4602      	mov	r2, r0
 80014fe:	460b      	mov	r3, r1
 8001500:	4610      	mov	r0, r2
 8001502:	4619      	mov	r1, r3
 8001504:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800150c:	f7ff f838 	bl	8000580 <__aeabi_dmul>
 8001510:	4602      	mov	r2, r0
 8001512:	460b      	mov	r3, r1
 8001514:	e9d7 013c 	ldrd	r0, r1, [r7, #240]	@ 0xf0
 8001518:	f7fe fe7c 	bl	8000214 <__adddf3>
 800151c:	4602      	mov	r2, r0
 800151e:	460b      	mov	r3, r1
 8001520:	e9c7 233c 	strd	r2, r3, [r7, #240]	@ 0xf0
            mu12 += dx * dy * dy * I;
 8001524:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001528:	4619      	mov	r1, r3
 800152a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800152e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001532:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 8001536:	f7ff f823 	bl	8000580 <__aeabi_dmul>
 800153a:	4602      	mov	r2, r0
 800153c:	460b      	mov	r3, r1
 800153e:	4610      	mov	r0, r2
 8001540:	4619      	mov	r1, r3
 8001542:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800154a:	f7ff f819 	bl	8000580 <__aeabi_dmul>
 800154e:	4602      	mov	r2, r0
 8001550:	460b      	mov	r3, r1
 8001552:	4610      	mov	r0, r2
 8001554:	4619      	mov	r1, r3
 8001556:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800155a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800155e:	f7ff f80f 	bl	8000580 <__aeabi_dmul>
 8001562:	4602      	mov	r2, r0
 8001564:	460b      	mov	r3, r1
 8001566:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	@ 0xe8
 800156a:	f7fe fe53 	bl	8000214 <__adddf3>
 800156e:	4602      	mov	r2, r0
 8001570:	460b      	mov	r3, r1
 8001572:	e9c7 233a 	strd	r2, r3, [r7, #232]	@ 0xe8
            mu21 += dx * dx * dy * I;
 8001576:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800157a:	4619      	mov	r1, r3
 800157c:	e951 2302 	ldrd	r2, r3, [r1, #-8]
 8001580:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 8001584:	f7fe fffc 	bl	8000580 <__aeabi_dmul>
 8001588:	4602      	mov	r2, r0
 800158a:	460b      	mov	r3, r1
 800158c:	4610      	mov	r0, r2
 800158e:	4619      	mov	r1, r3
 8001590:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001598:	f7fe fff2 	bl	8000580 <__aeabi_dmul>
 800159c:	4602      	mov	r2, r0
 800159e:	460b      	mov	r3, r1
 80015a0:	4610      	mov	r0, r2
 80015a2:	4619      	mov	r1, r3
 80015a4:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80015a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ac:	f7fe ffe8 	bl	8000580 <__aeabi_dmul>
 80015b0:	4602      	mov	r2, r0
 80015b2:	460b      	mov	r3, r1
 80015b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80015b8:	f7fe fe2c 	bl	8000214 <__adddf3>
 80015bc:	4602      	mov	r2, r0
 80015be:	460b      	mov	r3, r1
 80015c0:	e9c7 2338 	strd	r2, r3, [r7, #224]	@ 0xe0
 80015c4:	e003      	b.n	80015ce <hu_moments_7_from_u8_28x28+0x71e>
 80015c6:	bf00      	nop
 80015c8:	3ff00000 	.word	0x3ff00000
            if (I == 0.0) continue;
 80015cc:	bf00      	nop
        for (int x=0; x<28; x++) {
 80015ce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80015d2:	3301      	adds	r3, #1
 80015d4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80015d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80015dc:	2b1b      	cmp	r3, #27
 80015de:	f77f aeae 	ble.w	800133e <hu_moments_7_from_u8_28x28+0x48e>
    for (int y=0; y<28; y++) {
 80015e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80015e6:	3301      	adds	r3, #1
 80015e8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80015ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80015f0:	2b1b      	cmp	r3, #27
 80015f2:	f77f aea0 	ble.w	8001336 <hu_moments_7_from_u8_28x28+0x486>
        }
    }

    double mu00 = m00;
 80015f6:	e9d7 235c 	ldrd	r2, r3, [r7, #368]	@ 0x170
 80015fa:	e9c7 2330 	strd	r2, r3, [r7, #192]	@ 0xc0
    double mu00_2_0 = mu00 * mu00;       // p+q=2
 80015fe:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 8001602:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 8001606:	f7fe ffbb 	bl	8000580 <__aeabi_dmul>
 800160a:	4602      	mov	r2, r0
 800160c:	460b      	mov	r3, r1
 800160e:	e9c7 232e 	strd	r2, r3, [r7, #184]	@ 0xb8
    double mu00_2_5 = pow(mu00, 2.5);    // p+q=3
 8001612:	ed9f 1bbf 	vldr	d1, [pc, #764]	@ 8001910 <hu_moments_7_from_u8_28x28+0xa60>
 8001616:	ed97 0b30 	vldr	d0, [r7, #192]	@ 0xc0
 800161a:	f004 faab 	bl	8005b74 <pow>
 800161e:	ed87 0b2c 	vstr	d0, [r7, #176]	@ 0xb0

    double eta11 = mu11 / mu00_2_0;
 8001622:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	@ 0xb8
 8001626:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 800162a:	f7ff f8d3 	bl	80007d4 <__aeabi_ddiv>
 800162e:	4602      	mov	r2, r0
 8001630:	460b      	mov	r3, r1
 8001632:	e9c7 232a 	strd	r2, r3, [r7, #168]	@ 0xa8
    double eta20 = mu20 / mu00_2_0;
 8001636:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	@ 0xb8
 800163a:	e9d7 0142 	ldrd	r0, r1, [r7, #264]	@ 0x108
 800163e:	f7ff f8c9 	bl	80007d4 <__aeabi_ddiv>
 8001642:	4602      	mov	r2, r0
 8001644:	460b      	mov	r3, r1
 8001646:	e9c7 2328 	strd	r2, r3, [r7, #160]	@ 0xa0
    double eta02 = mu02 / mu00_2_0;
 800164a:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	@ 0xb8
 800164e:	e9d7 0140 	ldrd	r0, r1, [r7, #256]	@ 0x100
 8001652:	f7ff f8bf 	bl	80007d4 <__aeabi_ddiv>
 8001656:	4602      	mov	r2, r0
 8001658:	460b      	mov	r3, r1
 800165a:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98

    double eta30 = mu30 / mu00_2_5;
 800165e:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 8001662:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
 8001666:	f7ff f8b5 	bl	80007d4 <__aeabi_ddiv>
 800166a:	4602      	mov	r2, r0
 800166c:	460b      	mov	r3, r1
 800166e:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
    double eta03 = mu03 / mu00_2_5;
 8001672:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 8001676:	e9d7 013c 	ldrd	r0, r1, [r7, #240]	@ 0xf0
 800167a:	f7ff f8ab 	bl	80007d4 <__aeabi_ddiv>
 800167e:	4602      	mov	r2, r0
 8001680:	460b      	mov	r3, r1
 8001682:	e9c7 2322 	strd	r2, r3, [r7, #136]	@ 0x88
    double eta12 = mu12 / mu00_2_5;
 8001686:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 800168a:	e9d7 013a 	ldrd	r0, r1, [r7, #232]	@ 0xe8
 800168e:	f7ff f8a1 	bl	80007d4 <__aeabi_ddiv>
 8001692:	4602      	mov	r2, r0
 8001694:	460b      	mov	r3, r1
 8001696:	e9c7 2320 	strd	r2, r3, [r7, #128]	@ 0x80
    double eta21 = mu21 / mu00_2_5;
 800169a:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 800169e:	461c      	mov	r4, r3
 80016a0:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	@ 0xb0
 80016a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80016a8:	f7ff f894 	bl	80007d4 <__aeabi_ddiv>
 80016ac:	4602      	mov	r2, r0
 80016ae:	460b      	mov	r3, r1
 80016b0:	e9c4 2300 	strd	r2, r3, [r4]

    double h1 = eta20 + eta02;
 80016b4:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 80016b8:	461c      	mov	r4, r3
 80016ba:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 80016be:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80016c2:	f7fe fda7 	bl	8000214 <__adddf3>
 80016c6:	4602      	mov	r2, r0
 80016c8:	460b      	mov	r3, r1
 80016ca:	e944 2302 	strd	r2, r3, [r4, #-8]
    double h2 = (eta20 - eta02)*(eta20 - eta02) + 4.0*eta11*eta11;
 80016ce:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 80016d2:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80016d6:	f7fe fd9b 	bl	8000210 <__aeabi_dsub>
 80016da:	4602      	mov	r2, r0
 80016dc:	460b      	mov	r3, r1
 80016de:	4614      	mov	r4, r2
 80016e0:	461d      	mov	r5, r3
 80016e2:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 80016e6:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 80016ea:	f7fe fd91 	bl	8000210 <__aeabi_dsub>
 80016ee:	4602      	mov	r2, r0
 80016f0:	460b      	mov	r3, r1
 80016f2:	4620      	mov	r0, r4
 80016f4:	4629      	mov	r1, r5
 80016f6:	f7fe ff43 	bl	8000580 <__aeabi_dmul>
 80016fa:	4602      	mov	r2, r0
 80016fc:	460b      	mov	r3, r1
 80016fe:	4614      	mov	r4, r2
 8001700:	461d      	mov	r5, r3
 8001702:	f04f 0200 	mov.w	r2, #0
 8001706:	4b84      	ldr	r3, [pc, #528]	@ (8001918 <hu_moments_7_from_u8_28x28+0xa68>)
 8001708:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 800170c:	f7fe ff38 	bl	8000580 <__aeabi_dmul>
 8001710:	4602      	mov	r2, r0
 8001712:	460b      	mov	r3, r1
 8001714:	4610      	mov	r0, r2
 8001716:	4619      	mov	r1, r3
 8001718:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 800171c:	f7fe ff30 	bl	8000580 <__aeabi_dmul>
 8001720:	4602      	mov	r2, r0
 8001722:	460b      	mov	r3, r1
 8001724:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 8001728:	460e      	mov	r6, r1
 800172a:	4620      	mov	r0, r4
 800172c:	4629      	mov	r1, r5
 800172e:	f7fe fd71 	bl	8000214 <__adddf3>
 8001732:	4602      	mov	r2, r0
 8001734:	460b      	mov	r3, r1
 8001736:	e9c6 2300 	strd	r2, r3, [r6]
    double h3 = (eta30 - 3.0*eta12)*(eta30 - 3.0*eta12) + (3.0*eta21 - eta03)*(3.0*eta21 - eta03);
 800173a:	f04f 0200 	mov.w	r2, #0
 800173e:	4b77      	ldr	r3, [pc, #476]	@ (800191c <hu_moments_7_from_u8_28x28+0xa6c>)
 8001740:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001744:	f7fe ff1c 	bl	8000580 <__aeabi_dmul>
 8001748:	4602      	mov	r2, r0
 800174a:	460b      	mov	r3, r1
 800174c:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8001750:	f7fe fd5e 	bl	8000210 <__aeabi_dsub>
 8001754:	4602      	mov	r2, r0
 8001756:	460b      	mov	r3, r1
 8001758:	4614      	mov	r4, r2
 800175a:	461d      	mov	r5, r3
 800175c:	f04f 0200 	mov.w	r2, #0
 8001760:	4b6e      	ldr	r3, [pc, #440]	@ (800191c <hu_moments_7_from_u8_28x28+0xa6c>)
 8001762:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001766:	f7fe ff0b 	bl	8000580 <__aeabi_dmul>
 800176a:	4602      	mov	r2, r0
 800176c:	460b      	mov	r3, r1
 800176e:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8001772:	f7fe fd4d 	bl	8000210 <__aeabi_dsub>
 8001776:	4602      	mov	r2, r0
 8001778:	460b      	mov	r3, r1
 800177a:	4620      	mov	r0, r4
 800177c:	4629      	mov	r1, r5
 800177e:	f7fe feff 	bl	8000580 <__aeabi_dmul>
 8001782:	4602      	mov	r2, r0
 8001784:	460b      	mov	r3, r1
 8001786:	4614      	mov	r4, r2
 8001788:	461d      	mov	r5, r3
 800178a:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 800178e:	4619      	mov	r1, r3
 8001790:	f04f 0200 	mov.w	r2, #0
 8001794:	4b61      	ldr	r3, [pc, #388]	@ (800191c <hu_moments_7_from_u8_28x28+0xa6c>)
 8001796:	e9d1 0100 	ldrd	r0, r1, [r1]
 800179a:	f7fe fef1 	bl	8000580 <__aeabi_dmul>
 800179e:	4602      	mov	r2, r0
 80017a0:	460b      	mov	r3, r1
 80017a2:	4610      	mov	r0, r2
 80017a4:	4619      	mov	r1, r3
 80017a6:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80017aa:	f7fe fd31 	bl	8000210 <__aeabi_dsub>
 80017ae:	4602      	mov	r2, r0
 80017b0:	460b      	mov	r3, r1
 80017b2:	4690      	mov	r8, r2
 80017b4:	4699      	mov	r9, r3
 80017b6:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 80017ba:	4619      	mov	r1, r3
 80017bc:	f04f 0200 	mov.w	r2, #0
 80017c0:	4b56      	ldr	r3, [pc, #344]	@ (800191c <hu_moments_7_from_u8_28x28+0xa6c>)
 80017c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80017c6:	f7fe fedb 	bl	8000580 <__aeabi_dmul>
 80017ca:	4602      	mov	r2, r0
 80017cc:	460b      	mov	r3, r1
 80017ce:	4610      	mov	r0, r2
 80017d0:	4619      	mov	r1, r3
 80017d2:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80017d6:	f7fe fd1b 	bl	8000210 <__aeabi_dsub>
 80017da:	4602      	mov	r2, r0
 80017dc:	460b      	mov	r3, r1
 80017de:	4640      	mov	r0, r8
 80017e0:	4649      	mov	r1, r9
 80017e2:	f7fe fecd 	bl	8000580 <__aeabi_dmul>
 80017e6:	4602      	mov	r2, r0
 80017e8:	460b      	mov	r3, r1
 80017ea:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 80017ee:	460e      	mov	r6, r1
 80017f0:	4620      	mov	r0, r4
 80017f2:	4629      	mov	r1, r5
 80017f4:	f7fe fd0e 	bl	8000214 <__adddf3>
 80017f8:	4602      	mov	r2, r0
 80017fa:	460b      	mov	r3, r1
 80017fc:	e946 2302 	strd	r2, r3, [r6, #-8]
    double h4 = (eta30 + eta12)*(eta30 + eta12) + (eta21 + eta03)*(eta21 + eta03);
 8001800:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8001804:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8001808:	f7fe fd04 	bl	8000214 <__adddf3>
 800180c:	4602      	mov	r2, r0
 800180e:	460b      	mov	r3, r1
 8001810:	4614      	mov	r4, r2
 8001812:	461d      	mov	r5, r3
 8001814:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8001818:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 800181c:	f7fe fcfa 	bl	8000214 <__adddf3>
 8001820:	4602      	mov	r2, r0
 8001822:	460b      	mov	r3, r1
 8001824:	4620      	mov	r0, r4
 8001826:	4629      	mov	r1, r5
 8001828:	f7fe feaa 	bl	8000580 <__aeabi_dmul>
 800182c:	4602      	mov	r2, r0
 800182e:	460b      	mov	r3, r1
 8001830:	4614      	mov	r4, r2
 8001832:	461d      	mov	r5, r3
 8001834:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001838:	4619      	mov	r1, r3
 800183a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800183e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001842:	f7fe fce7 	bl	8000214 <__adddf3>
 8001846:	4602      	mov	r2, r0
 8001848:	460b      	mov	r3, r1
 800184a:	4690      	mov	r8, r2
 800184c:	4699      	mov	r9, r3
 800184e:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001852:	4619      	mov	r1, r3
 8001854:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001858:	e9d1 0100 	ldrd	r0, r1, [r1]
 800185c:	f7fe fcda 	bl	8000214 <__adddf3>
 8001860:	4602      	mov	r2, r0
 8001862:	460b      	mov	r3, r1
 8001864:	4640      	mov	r0, r8
 8001866:	4649      	mov	r1, r9
 8001868:	f7fe fe8a 	bl	8000580 <__aeabi_dmul>
 800186c:	4602      	mov	r2, r0
 800186e:	460b      	mov	r3, r1
 8001870:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8001874:	460e      	mov	r6, r1
 8001876:	4620      	mov	r0, r4
 8001878:	4629      	mov	r1, r5
 800187a:	f7fe fccb 	bl	8000214 <__adddf3>
 800187e:	4602      	mov	r2, r0
 8001880:	460b      	mov	r3, r1
 8001882:	e9c6 2300 	strd	r2, r3, [r6]
    double h5 = (eta30 - 3.0*eta12)*(eta30 + eta12)*((eta30 + eta12)*(eta30 + eta12) - 3.0*(eta21 + eta03)*(eta21 + eta03))
 8001886:	f04f 0200 	mov.w	r2, #0
 800188a:	4b24      	ldr	r3, [pc, #144]	@ (800191c <hu_moments_7_from_u8_28x28+0xa6c>)
 800188c:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001890:	f7fe fe76 	bl	8000580 <__aeabi_dmul>
 8001894:	4602      	mov	r2, r0
 8001896:	460b      	mov	r3, r1
 8001898:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 800189c:	f7fe fcb8 	bl	8000210 <__aeabi_dsub>
 80018a0:	4602      	mov	r2, r0
 80018a2:	460b      	mov	r3, r1
 80018a4:	4614      	mov	r4, r2
 80018a6:	461d      	mov	r5, r3
 80018a8:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 80018ac:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 80018b0:	f7fe fcb0 	bl	8000214 <__adddf3>
 80018b4:	4602      	mov	r2, r0
 80018b6:	460b      	mov	r3, r1
 80018b8:	4620      	mov	r0, r4
 80018ba:	4629      	mov	r1, r5
 80018bc:	f7fe fe60 	bl	8000580 <__aeabi_dmul>
 80018c0:	4602      	mov	r2, r0
 80018c2:	460b      	mov	r3, r1
 80018c4:	4614      	mov	r4, r2
 80018c6:	461d      	mov	r5, r3
 80018c8:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 80018cc:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 80018d0:	f7fe fca0 	bl	8000214 <__adddf3>
 80018d4:	4602      	mov	r2, r0
 80018d6:	460b      	mov	r3, r1
 80018d8:	4690      	mov	r8, r2
 80018da:	4699      	mov	r9, r3
 80018dc:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 80018e0:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 80018e4:	f7fe fc96 	bl	8000214 <__adddf3>
 80018e8:	4602      	mov	r2, r0
 80018ea:	460b      	mov	r3, r1
 80018ec:	4640      	mov	r0, r8
 80018ee:	4649      	mov	r1, r9
 80018f0:	f7fe fe46 	bl	8000580 <__aeabi_dmul>
 80018f4:	4602      	mov	r2, r0
 80018f6:	460b      	mov	r3, r1
 80018f8:	4690      	mov	r8, r2
 80018fa:	4699      	mov	r9, r3
 80018fc:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001900:	4619      	mov	r1, r3
 8001902:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001906:	e9d1 0100 	ldrd	r0, r1, [r1]
 800190a:	f7fe fc83 	bl	8000214 <__adddf3>
 800190e:	e007      	b.n	8001920 <hu_moments_7_from_u8_28x28+0xa70>
 8001910:	00000000 	.word	0x00000000
 8001914:	40040000 	.word	0x40040000
 8001918:	40100000 	.word	0x40100000
 800191c:	40080000 	.word	0x40080000
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	4610      	mov	r0, r2
 8001926:	4619      	mov	r1, r3
 8001928:	f04f 0200 	mov.w	r2, #0
 800192c:	4bcd      	ldr	r3, [pc, #820]	@ (8001c64 <hu_moments_7_from_u8_28x28+0xdb4>)
 800192e:	f7fe fe27 	bl	8000580 <__aeabi_dmul>
 8001932:	4602      	mov	r2, r0
 8001934:	460b      	mov	r3, r1
 8001936:	4692      	mov	sl, r2
 8001938:	469b      	mov	fp, r3
 800193a:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 800193e:	4619      	mov	r1, r3
 8001940:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001944:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001948:	f7fe fc64 	bl	8000214 <__adddf3>
 800194c:	4602      	mov	r2, r0
 800194e:	460b      	mov	r3, r1
 8001950:	4650      	mov	r0, sl
 8001952:	4659      	mov	r1, fp
 8001954:	f7fe fe14 	bl	8000580 <__aeabi_dmul>
 8001958:	4602      	mov	r2, r0
 800195a:	460b      	mov	r3, r1
 800195c:	4640      	mov	r0, r8
 800195e:	4649      	mov	r1, r9
 8001960:	f7fe fc56 	bl	8000210 <__aeabi_dsub>
 8001964:	4602      	mov	r2, r0
 8001966:	460b      	mov	r3, r1
 8001968:	4620      	mov	r0, r4
 800196a:	4629      	mov	r1, r5
 800196c:	f7fe fe08 	bl	8000580 <__aeabi_dmul>
 8001970:	4602      	mov	r2, r0
 8001972:	460b      	mov	r3, r1
 8001974:	4614      	mov	r4, r2
 8001976:	461d      	mov	r5, r3
              + (3.0*eta21 - eta03)*(eta21 + eta03)*(3.0*(eta30 + eta12)*(eta30 + eta12) - (eta21 + eta03)*(eta21 + eta03));
 8001978:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 800197c:	4619      	mov	r1, r3
 800197e:	f04f 0200 	mov.w	r2, #0
 8001982:	4bb8      	ldr	r3, [pc, #736]	@ (8001c64 <hu_moments_7_from_u8_28x28+0xdb4>)
 8001984:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001988:	f7fe fdfa 	bl	8000580 <__aeabi_dmul>
 800198c:	4602      	mov	r2, r0
 800198e:	460b      	mov	r3, r1
 8001990:	4610      	mov	r0, r2
 8001992:	4619      	mov	r1, r3
 8001994:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001998:	f7fe fc3a 	bl	8000210 <__aeabi_dsub>
 800199c:	4602      	mov	r2, r0
 800199e:	460b      	mov	r3, r1
 80019a0:	4690      	mov	r8, r2
 80019a2:	4699      	mov	r9, r3
 80019a4:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 80019a8:	4619      	mov	r1, r3
 80019aa:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80019ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80019b2:	f7fe fc2f 	bl	8000214 <__adddf3>
 80019b6:	4602      	mov	r2, r0
 80019b8:	460b      	mov	r3, r1
 80019ba:	4640      	mov	r0, r8
 80019bc:	4649      	mov	r1, r9
 80019be:	f7fe fddf 	bl	8000580 <__aeabi_dmul>
 80019c2:	4602      	mov	r2, r0
 80019c4:	460b      	mov	r3, r1
 80019c6:	4690      	mov	r8, r2
 80019c8:	4699      	mov	r9, r3
 80019ca:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 80019ce:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 80019d2:	f7fe fc1f 	bl	8000214 <__adddf3>
 80019d6:	4602      	mov	r2, r0
 80019d8:	460b      	mov	r3, r1
 80019da:	4610      	mov	r0, r2
 80019dc:	4619      	mov	r1, r3
 80019de:	f04f 0200 	mov.w	r2, #0
 80019e2:	4ba0      	ldr	r3, [pc, #640]	@ (8001c64 <hu_moments_7_from_u8_28x28+0xdb4>)
 80019e4:	f7fe fdcc 	bl	8000580 <__aeabi_dmul>
 80019e8:	4602      	mov	r2, r0
 80019ea:	460b      	mov	r3, r1
 80019ec:	4692      	mov	sl, r2
 80019ee:	469b      	mov	fp, r3
 80019f0:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 80019f4:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 80019f8:	f7fe fc0c 	bl	8000214 <__adddf3>
 80019fc:	4602      	mov	r2, r0
 80019fe:	460b      	mov	r3, r1
 8001a00:	4650      	mov	r0, sl
 8001a02:	4659      	mov	r1, fp
 8001a04:	f7fe fdbc 	bl	8000580 <__aeabi_dmul>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	460b      	mov	r3, r1
 8001a0c:	4692      	mov	sl, r2
 8001a0e:	469b      	mov	fp, r3
 8001a10:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001a14:	4619      	mov	r1, r3
 8001a16:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001a1a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001a1e:	f7fe fbf9 	bl	8000214 <__adddf3>
 8001a22:	4602      	mov	r2, r0
 8001a24:	460b      	mov	r3, r1
 8001a26:	e9c7 2300 	strd	r2, r3, [r7]
 8001a2a:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001a2e:	4619      	mov	r1, r3
 8001a30:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001a34:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001a38:	f7fe fbec 	bl	8000214 <__adddf3>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	460b      	mov	r3, r1
 8001a40:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a44:	f7fe fd9c 	bl	8000580 <__aeabi_dmul>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	4650      	mov	r0, sl
 8001a4e:	4659      	mov	r1, fp
 8001a50:	f7fe fbde 	bl	8000210 <__aeabi_dsub>
 8001a54:	4602      	mov	r2, r0
 8001a56:	460b      	mov	r3, r1
 8001a58:	4640      	mov	r0, r8
 8001a5a:	4649      	mov	r1, r9
 8001a5c:	f7fe fd90 	bl	8000580 <__aeabi_dmul>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
    double h5 = (eta30 - 3.0*eta12)*(eta30 + eta12)*((eta30 + eta12)*(eta30 + eta12) - 3.0*(eta21 + eta03)*(eta21 + eta03))
 8001a64:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8001a68:	460e      	mov	r6, r1
 8001a6a:	4620      	mov	r0, r4
 8001a6c:	4629      	mov	r1, r5
 8001a6e:	f7fe fbd1 	bl	8000214 <__adddf3>
 8001a72:	4602      	mov	r2, r0
 8001a74:	460b      	mov	r3, r1
 8001a76:	e946 2302 	strd	r2, r3, [r6, #-8]
    double h6 = (eta20 - eta02)*((eta30 + eta12)*(eta30 + eta12) - (eta21 + eta03)*(eta21 + eta03))
 8001a7a:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 8001a7e:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8001a82:	f7fe fbc5 	bl	8000210 <__aeabi_dsub>
 8001a86:	4602      	mov	r2, r0
 8001a88:	460b      	mov	r3, r1
 8001a8a:	4614      	mov	r4, r2
 8001a8c:	461d      	mov	r5, r3
 8001a8e:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8001a92:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8001a96:	f7fe fbbd 	bl	8000214 <__adddf3>
 8001a9a:	4602      	mov	r2, r0
 8001a9c:	460b      	mov	r3, r1
 8001a9e:	4690      	mov	r8, r2
 8001aa0:	4699      	mov	r9, r3
 8001aa2:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8001aa6:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8001aaa:	f7fe fbb3 	bl	8000214 <__adddf3>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	460b      	mov	r3, r1
 8001ab2:	4640      	mov	r0, r8
 8001ab4:	4649      	mov	r1, r9
 8001ab6:	f7fe fd63 	bl	8000580 <__aeabi_dmul>
 8001aba:	4602      	mov	r2, r0
 8001abc:	460b      	mov	r3, r1
 8001abe:	4690      	mov	r8, r2
 8001ac0:	4699      	mov	r9, r3
 8001ac2:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001acc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001ad0:	f7fe fba0 	bl	8000214 <__adddf3>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	4692      	mov	sl, r2
 8001ada:	469b      	mov	fp, r3
 8001adc:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001ae6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001aea:	f7fe fb93 	bl	8000214 <__adddf3>
 8001aee:	4602      	mov	r2, r0
 8001af0:	460b      	mov	r3, r1
 8001af2:	4650      	mov	r0, sl
 8001af4:	4659      	mov	r1, fp
 8001af6:	f7fe fd43 	bl	8000580 <__aeabi_dmul>
 8001afa:	4602      	mov	r2, r0
 8001afc:	460b      	mov	r3, r1
 8001afe:	4640      	mov	r0, r8
 8001b00:	4649      	mov	r1, r9
 8001b02:	f7fe fb85 	bl	8000210 <__aeabi_dsub>
 8001b06:	4602      	mov	r2, r0
 8001b08:	460b      	mov	r3, r1
 8001b0a:	4620      	mov	r0, r4
 8001b0c:	4629      	mov	r1, r5
 8001b0e:	f7fe fd37 	bl	8000580 <__aeabi_dmul>
 8001b12:	4602      	mov	r2, r0
 8001b14:	460b      	mov	r3, r1
 8001b16:	4614      	mov	r4, r2
 8001b18:	461d      	mov	r5, r3
              + 4.0*eta11*(eta30 + eta12)*(eta21 + eta03);
 8001b1a:	f04f 0200 	mov.w	r2, #0
 8001b1e:	4b52      	ldr	r3, [pc, #328]	@ (8001c68 <hu_moments_7_from_u8_28x28+0xdb8>)
 8001b20:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 8001b24:	f7fe fd2c 	bl	8000580 <__aeabi_dmul>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	4690      	mov	r8, r2
 8001b2e:	4699      	mov	r9, r3
 8001b30:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8001b34:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8001b38:	f7fe fb6c 	bl	8000214 <__adddf3>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	460b      	mov	r3, r1
 8001b40:	4640      	mov	r0, r8
 8001b42:	4649      	mov	r1, r9
 8001b44:	f7fe fd1c 	bl	8000580 <__aeabi_dmul>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	460b      	mov	r3, r1
 8001b4c:	4690      	mov	r8, r2
 8001b4e:	4699      	mov	r9, r3
 8001b50:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001b54:	4619      	mov	r1, r3
 8001b56:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001b5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001b5e:	f7fe fb59 	bl	8000214 <__adddf3>
 8001b62:	4602      	mov	r2, r0
 8001b64:	460b      	mov	r3, r1
 8001b66:	4640      	mov	r0, r8
 8001b68:	4649      	mov	r1, r9
 8001b6a:	f7fe fd09 	bl	8000580 <__aeabi_dmul>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	460b      	mov	r3, r1
    double h6 = (eta20 - eta02)*((eta30 + eta12)*(eta30 + eta12) - (eta21 + eta03)*(eta21 + eta03))
 8001b72:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8001b76:	460e      	mov	r6, r1
 8001b78:	4620      	mov	r0, r4
 8001b7a:	4629      	mov	r1, r5
 8001b7c:	f7fe fb4a 	bl	8000214 <__adddf3>
 8001b80:	4602      	mov	r2, r0
 8001b82:	460b      	mov	r3, r1
 8001b84:	e9c6 2300 	strd	r2, r3, [r6]
    double h7 = (3.0*eta21 - eta03)*(eta30 + eta12)*((eta30 + eta12)*(eta30 + eta12) - 3.0*(eta21 + eta03)*(eta21 + eta03))
 8001b88:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	f04f 0200 	mov.w	r2, #0
 8001b92:	4b34      	ldr	r3, [pc, #208]	@ (8001c64 <hu_moments_7_from_u8_28x28+0xdb4>)
 8001b94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001b98:	f7fe fcf2 	bl	8000580 <__aeabi_dmul>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	4610      	mov	r0, r2
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001ba8:	f7fe fb32 	bl	8000210 <__aeabi_dsub>
 8001bac:	4602      	mov	r2, r0
 8001bae:	460b      	mov	r3, r1
 8001bb0:	4614      	mov	r4, r2
 8001bb2:	461d      	mov	r5, r3
 8001bb4:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8001bb8:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8001bbc:	f7fe fb2a 	bl	8000214 <__adddf3>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	4620      	mov	r0, r4
 8001bc6:	4629      	mov	r1, r5
 8001bc8:	f7fe fcda 	bl	8000580 <__aeabi_dmul>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	460b      	mov	r3, r1
 8001bd0:	4614      	mov	r4, r2
 8001bd2:	461d      	mov	r5, r3
 8001bd4:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8001bd8:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8001bdc:	f7fe fb1a 	bl	8000214 <__adddf3>
 8001be0:	4602      	mov	r2, r0
 8001be2:	460b      	mov	r3, r1
 8001be4:	4690      	mov	r8, r2
 8001be6:	4699      	mov	r9, r3
 8001be8:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8001bec:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8001bf0:	f7fe fb10 	bl	8000214 <__adddf3>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	460b      	mov	r3, r1
 8001bf8:	4640      	mov	r0, r8
 8001bfa:	4649      	mov	r1, r9
 8001bfc:	f7fe fcc0 	bl	8000580 <__aeabi_dmul>
 8001c00:	4602      	mov	r2, r0
 8001c02:	460b      	mov	r3, r1
 8001c04:	4690      	mov	r8, r2
 8001c06:	4699      	mov	r9, r3
 8001c08:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001c12:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001c16:	f7fe fafd 	bl	8000214 <__adddf3>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	460b      	mov	r3, r1
 8001c1e:	4610      	mov	r0, r2
 8001c20:	4619      	mov	r1, r3
 8001c22:	f04f 0200 	mov.w	r2, #0
 8001c26:	4b0f      	ldr	r3, [pc, #60]	@ (8001c64 <hu_moments_7_from_u8_28x28+0xdb4>)
 8001c28:	f7fe fcaa 	bl	8000580 <__aeabi_dmul>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	460b      	mov	r3, r1
 8001c30:	4692      	mov	sl, r2
 8001c32:	469b      	mov	fp, r3
 8001c34:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001c38:	4619      	mov	r1, r3
 8001c3a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001c3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001c42:	f7fe fae7 	bl	8000214 <__adddf3>
 8001c46:	4602      	mov	r2, r0
 8001c48:	460b      	mov	r3, r1
 8001c4a:	4650      	mov	r0, sl
 8001c4c:	4659      	mov	r1, fp
 8001c4e:	f7fe fc97 	bl	8000580 <__aeabi_dmul>
 8001c52:	4602      	mov	r2, r0
 8001c54:	460b      	mov	r3, r1
 8001c56:	4640      	mov	r0, r8
 8001c58:	4649      	mov	r1, r9
 8001c5a:	f7fe fad9 	bl	8000210 <__aeabi_dsub>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	e004      	b.n	8001c6c <hu_moments_7_from_u8_28x28+0xdbc>
 8001c62:	bf00      	nop
 8001c64:	40080000 	.word	0x40080000
 8001c68:	40100000 	.word	0x40100000
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	4620      	mov	r0, r4
 8001c70:	4629      	mov	r1, r5
 8001c72:	f7fe fc85 	bl	8000580 <__aeabi_dmul>
 8001c76:	4602      	mov	r2, r0
 8001c78:	460b      	mov	r3, r1
 8001c7a:	4614      	mov	r4, r2
 8001c7c:	461d      	mov	r5, r3
              - (eta30 - 3.0*eta12)*(eta21 + eta03)*(3.0*(eta30 + eta12)*(eta30 + eta12) - (eta21 + eta03)*(eta21 + eta03));
 8001c7e:	f04f 0200 	mov.w	r2, #0
 8001c82:	4b72      	ldr	r3, [pc, #456]	@ (8001e4c <hu_moments_7_from_u8_28x28+0xf9c>)
 8001c84:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8001c88:	f7fe fc7a 	bl	8000580 <__aeabi_dmul>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	460b      	mov	r3, r1
 8001c90:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8001c94:	f7fe fabc 	bl	8000210 <__aeabi_dsub>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	460b      	mov	r3, r1
 8001c9c:	4690      	mov	r8, r2
 8001c9e:	4699      	mov	r9, r3
 8001ca0:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001caa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001cae:	f7fe fab1 	bl	8000214 <__adddf3>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	4640      	mov	r0, r8
 8001cb8:	4649      	mov	r1, r9
 8001cba:	f7fe fc61 	bl	8000580 <__aeabi_dmul>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	4690      	mov	r8, r2
 8001cc4:	4699      	mov	r9, r3
 8001cc6:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8001cca:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8001cce:	f7fe faa1 	bl	8000214 <__adddf3>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	460b      	mov	r3, r1
 8001cd6:	4610      	mov	r0, r2
 8001cd8:	4619      	mov	r1, r3
 8001cda:	f04f 0200 	mov.w	r2, #0
 8001cde:	4b5b      	ldr	r3, [pc, #364]	@ (8001e4c <hu_moments_7_from_u8_28x28+0xf9c>)
 8001ce0:	f7fe fc4e 	bl	8000580 <__aeabi_dmul>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	460b      	mov	r3, r1
 8001ce8:	4692      	mov	sl, r2
 8001cea:	469b      	mov	fp, r3
 8001cec:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8001cf0:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	@ 0x90
 8001cf4:	f7fe fa8e 	bl	8000214 <__adddf3>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	460b      	mov	r3, r1
 8001cfc:	4650      	mov	r0, sl
 8001cfe:	4659      	mov	r1, fp
 8001d00:	f7fe fc3e 	bl	8000580 <__aeabi_dmul>
 8001d04:	4602      	mov	r2, r0
 8001d06:	460b      	mov	r3, r1
 8001d08:	4692      	mov	sl, r2
 8001d0a:	469b      	mov	fp, r3
 8001d0c:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001d10:	4619      	mov	r1, r3
 8001d12:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001d16:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001d1a:	f7fe fa7b 	bl	8000214 <__adddf3>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	460b      	mov	r3, r1
 8001d22:	e9c7 2300 	strd	r2, r3, [r7]
 8001d26:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001d30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001d34:	f7fe fa6e 	bl	8000214 <__adddf3>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	460b      	mov	r3, r1
 8001d3c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001d40:	f7fe fc1e 	bl	8000580 <__aeabi_dmul>
 8001d44:	4602      	mov	r2, r0
 8001d46:	460b      	mov	r3, r1
 8001d48:	4650      	mov	r0, sl
 8001d4a:	4659      	mov	r1, fp
 8001d4c:	f7fe fa60 	bl	8000210 <__aeabi_dsub>
 8001d50:	4602      	mov	r2, r0
 8001d52:	460b      	mov	r3, r1
 8001d54:	4640      	mov	r0, r8
 8001d56:	4649      	mov	r1, r9
 8001d58:	f7fe fc12 	bl	8000580 <__aeabi_dmul>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	460b      	mov	r3, r1
    double h7 = (3.0*eta21 - eta03)*(eta30 + eta12)*((eta30 + eta12)*(eta30 + eta12) - 3.0*(eta21 + eta03)*(eta21 + eta03))
 8001d60:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8001d64:	460e      	mov	r6, r1
 8001d66:	4620      	mov	r0, r4
 8001d68:	4629      	mov	r1, r5
 8001d6a:	f7fe fa51 	bl	8000210 <__aeabi_dsub>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	460b      	mov	r3, r1
 8001d72:	e946 2302 	strd	r2, r3, [r6, #-8]

    hu7[0] = (float)h1;
 8001d76:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001d7a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8001d7e:	f7fe feaf 	bl	8000ae0 <__aeabi_d2f>
 8001d82:	4602      	mov	r2, r0
 8001d84:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8001d88:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	601a      	str	r2, [r3, #0]
    hu7[1] = (float)h2;
 8001d90:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8001d94:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	1d1c      	adds	r4, r3, #4
 8001d9c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8001da0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001da4:	f7fe fe9c 	bl	8000ae0 <__aeabi_d2f>
 8001da8:	4603      	mov	r3, r0
 8001daa:	6023      	str	r3, [r4, #0]
    hu7[2] = (float)h3;
 8001dac:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8001db0:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f103 0408 	add.w	r4, r3, #8
 8001dba:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8001dbe:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8001dc2:	f7fe fe8d 	bl	8000ae0 <__aeabi_d2f>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	6023      	str	r3, [r4, #0]
    hu7[3] = (float)h4;
 8001dca:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8001dce:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f103 040c 	add.w	r4, r3, #12
 8001dd8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001ddc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001de0:	f7fe fe7e 	bl	8000ae0 <__aeabi_d2f>
 8001de4:	4603      	mov	r3, r0
 8001de6:	6023      	str	r3, [r4, #0]
    hu7[4] = (float)h5;
 8001de8:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8001dec:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f103 0410 	add.w	r4, r3, #16
 8001df6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001dfa:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8001dfe:	f7fe fe6f 	bl	8000ae0 <__aeabi_d2f>
 8001e02:	4603      	mov	r3, r0
 8001e04:	6023      	str	r3, [r4, #0]
    hu7[5] = (float)h6;
 8001e06:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8001e0a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f103 0414 	add.w	r4, r3, #20
 8001e14:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001e18:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e1c:	f7fe fe60 	bl	8000ae0 <__aeabi_d2f>
 8001e20:	4603      	mov	r3, r0
 8001e22:	6023      	str	r3, [r4, #0]
    hu7[6] = (float)h7;
 8001e24:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8001e28:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f103 0418 	add.w	r4, r3, #24
 8001e32:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001e36:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8001e3a:	f7fe fe51 	bl	8000ae0 <__aeabi_d2f>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	6023      	str	r3, [r4, #0]
}
 8001e42:	f507 77be 	add.w	r7, r7, #380	@ 0x17c
 8001e46:	46bd      	mov	sp, r7
 8001e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001e4c:	40080000 	.word	0x40080000

08001e50 <ai_init>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static int ai_init(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b090      	sub	sp, #64	@ 0x40
 8001e54:	af00      	add	r7, sp, #0
  ai_error err;

  err = ai_network_create(&network, AI_NETWORK_DATA_CONFIG);
 8001e56:	2100      	movs	r1, #0
 8001e58:	4817      	ldr	r0, [pc, #92]	@ (8001eb8 <ai_init+0x68>)
 8001e5a:	f002 f80d 	bl	8003e78 <ai_network_create>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (err.type != AI_ERROR_NONE) return -1;
 8001e62:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d002      	beq.n	8001e70 <ai_init+0x20>
 8001e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e6e:	e01e      	b.n	8001eae <ai_init+0x5e>

  const ai_network_params params = {
    AI_NETWORK_DATA_WEIGHTS(ai_network_data_weights_get()),
 8001e70:	f002 f900 	bl	8004074 <ai_network_data_weights_get>
 8001e74:	4602      	mov	r2, r0
 8001e76:	1d3b      	adds	r3, r7, #4
 8001e78:	4611      	mov	r1, r2
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f002 f8c6 	bl	800400c <ai_network_data_weights_buffer_get>
    AI_NETWORK_DATA_ACTIVATIONS(activations)
 8001e80:	f107 0320 	add.w	r3, r7, #32
 8001e84:	490d      	ldr	r1, [pc, #52]	@ (8001ebc <ai_init+0x6c>)
 8001e86:	4618      	mov	r0, r3
 8001e88:	f002 f88c 	bl	8003fa4 <ai_network_data_activations_buffer_get>
  };

  if (!ai_network_init(network, &params)) return -2;
 8001e8c:	4b0a      	ldr	r3, [pc, #40]	@ (8001eb8 <ai_init+0x68>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	1d3a      	adds	r2, r7, #4
 8001e92:	4611      	mov	r1, r2
 8001e94:	4618      	mov	r0, r3
 8001e96:	f002 f839 	bl	8003f0c <ai_network_init>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	f083 0301 	eor.w	r3, r3, #1
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d002      	beq.n	8001eac <ai_init+0x5c>
 8001ea6:	f06f 0301 	mvn.w	r3, #1
 8001eaa:	e000      	b.n	8001eae <ai_init+0x5e>
  return 0;
 8001eac:	2300      	movs	r3, #0
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	3740      	adds	r7, #64	@ 0x40
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	20000804 	.word	0x20000804
 8001ebc:	20000808 	.word	0x20000808

08001ec0 <ai_run_one>:

static int ai_run_one(const float *input, float *output)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b086      	sub	sp, #24
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
 8001ec8:	6039      	str	r1, [r7, #0]
  ai_buffer *ai_input  = ai_network_inputs_get(network, NULL);
 8001eca:	4b18      	ldr	r3, [pc, #96]	@ (8001f2c <ai_run_one+0x6c>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2100      	movs	r1, #0
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f001 ffe7 	bl	8003ea4 <ai_network_inputs_get>
 8001ed6:	6178      	str	r0, [r7, #20]
  ai_buffer *ai_output = ai_network_outputs_get(network, NULL);
 8001ed8:	4b14      	ldr	r3, [pc, #80]	@ (8001f2c <ai_run_one+0x6c>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2100      	movs	r1, #0
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f001 fffa 	bl	8003ed8 <ai_network_outputs_get>
 8001ee4:	6138      	str	r0, [r7, #16]
  if (!ai_input || !ai_output) return -1;
 8001ee6:	697b      	ldr	r3, [r7, #20]
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d002      	beq.n	8001ef2 <ai_run_one+0x32>
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d102      	bne.n	8001ef8 <ai_run_one+0x38>
 8001ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ef6:	e014      	b.n	8001f22 <ai_run_one+0x62>

  ai_input[0].data  = AI_HANDLE_PTR((ai_u8*)input);
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	687a      	ldr	r2, [r7, #4]
 8001efc:	605a      	str	r2, [r3, #4]
  ai_output[0].data = AI_HANDLE_PTR((ai_u8*)output);
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	683a      	ldr	r2, [r7, #0]
 8001f02:	605a      	str	r2, [r3, #4]

  ai_i32 n_batch = ai_network_run(network, ai_input, ai_output);
 8001f04:	4b09      	ldr	r3, [pc, #36]	@ (8001f2c <ai_run_one+0x6c>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	693a      	ldr	r2, [r7, #16]
 8001f0a:	6979      	ldr	r1, [r7, #20]
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f002 f839 	bl	8003f84 <ai_network_run>
 8001f12:	60f8      	str	r0, [r7, #12]
  return (n_batch == 1) ? 0 : -2;
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d101      	bne.n	8001f1e <ai_run_one+0x5e>
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	e001      	b.n	8001f22 <ai_run_one+0x62>
 8001f1e:	f06f 0301 	mvn.w	r3, #1
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3718      	adds	r7, #24
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	20000804 	.word	0x20000804

08001f30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b08e      	sub	sp, #56	@ 0x38
 8001f34:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f36:	f000 faa3 	bl	8002480 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f3a:	f000 f883 	bl	8002044 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f3e:	f000 f92d 	bl	800219c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001f42:	f000 f901 	bl	8002148 <MX_USART2_UART_Init>
  MX_CRC_Init();
 8001f46:	f000 f8eb 	bl	8002120 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  if (ai_init() != 0) {
 8001f4a:	f7ff ff81 	bl	8001e50 <ai_init>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <main+0x28>
    // debug için burada dur
    while(1);
 8001f54:	bf00      	nop
 8001f56:	e7fd      	b.n	8001f54 <main+0x24>
  }

  // 2) Hu7 çıkar
  float hu[7];
  hu_moments_7_from_u8_28x28(img2_28x28, hu);
 8001f58:	f107 030c 	add.w	r3, r7, #12
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	4834      	ldr	r0, [pc, #208]	@ (8002030 <main+0x100>)
 8001f60:	f7fe ffa6 	bl	8000eb0 <hu_moments_7_from_u8_28x28>

  // 3) Standardize + input buffer
  for (int i=0; i<7; i++) {
 8001f64:	2300      	movs	r3, #0
 8001f66:	637b      	str	r3, [r7, #52]	@ 0x34
 8001f68:	e02d      	b.n	8001fc6 <main+0x96>
    float s = HU_STD[i];
 8001f6a:	4a32      	ldr	r2, [pc, #200]	@ (8002034 <main+0x104>)
 8001f6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f6e:	009b      	lsls	r3, r3, #2
 8001f70:	4413      	add	r3, r2
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	633b      	str	r3, [r7, #48]	@ 0x30
    if (s == 0.0f) s = 1.0f;
 8001f76:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001f7a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001f7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f82:	d102      	bne.n	8001f8a <main+0x5a>
 8001f84:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001f88:	633b      	str	r3, [r7, #48]	@ 0x30
    float x = (hu[i] - HU_MEAN[i]) / s;
 8001f8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	3338      	adds	r3, #56	@ 0x38
 8001f90:	443b      	add	r3, r7
 8001f92:	3b2c      	subs	r3, #44	@ 0x2c
 8001f94:	ed93 7a00 	vldr	s14, [r3]
 8001f98:	4a27      	ldr	r2, [pc, #156]	@ (8002038 <main+0x108>)
 8001f9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f9c:	009b      	lsls	r3, r3, #2
 8001f9e:	4413      	add	r3, r2
 8001fa0:	edd3 7a00 	vldr	s15, [r3]
 8001fa4:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001fa8:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8001fac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fb0:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    in_data[i] = x;
 8001fb4:	4a21      	ldr	r2, [pc, #132]	@ (800203c <main+0x10c>)
 8001fb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fb8:	009b      	lsls	r3, r3, #2
 8001fba:	4413      	add	r3, r2
 8001fbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001fbe:	601a      	str	r2, [r3, #0]
  for (int i=0; i<7; i++) {
 8001fc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8001fc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fc8:	2b06      	cmp	r3, #6
 8001fca:	ddce      	ble.n	8001f6a <main+0x3a>
  }

  // 4) Inference
  if (ai_run_one(in_data, out_data) != 0) {
 8001fcc:	491c      	ldr	r1, [pc, #112]	@ (8002040 <main+0x110>)
 8001fce:	481b      	ldr	r0, [pc, #108]	@ (800203c <main+0x10c>)
 8001fd0:	f7ff ff76 	bl	8001ec0 <ai_run_one>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <main+0xae>
    while(1);
 8001fda:	bf00      	nop
 8001fdc:	e7fd      	b.n	8001fda <main+0xaa>
  }

  // 5) Debug ile bakacağımız değerler:
  // hu[0..6], in_data[0..6], out_data[0..9]
  volatile int pred = 0;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	60bb      	str	r3, [r7, #8]
  volatile float best = out_data[0];
 8001fe2:	4b17      	ldr	r3, [pc, #92]	@ (8002040 <main+0x110>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	607b      	str	r3, [r7, #4]
  for (int i=1; i<AI_NETWORK_OUT_1_SIZE; i++) {
 8001fe8:	2301      	movs	r3, #1
 8001fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fec:	e017      	b.n	800201e <main+0xee>
    if (out_data[i] > best) { best = out_data[i]; pred = i; }
 8001fee:	4a14      	ldr	r2, [pc, #80]	@ (8002040 <main+0x110>)
 8001ff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	4413      	add	r3, r2
 8001ff6:	ed93 7a00 	vldr	s14, [r3]
 8001ffa:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ffe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002006:	dd07      	ble.n	8002018 <main+0xe8>
 8002008:	4a0d      	ldr	r2, [pc, #52]	@ (8002040 <main+0x110>)
 800200a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	4413      	add	r3, r2
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	607b      	str	r3, [r7, #4]
 8002014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002016:	60bb      	str	r3, [r7, #8]
  for (int i=1; i<AI_NETWORK_OUT_1_SIZE; i++) {
 8002018:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800201a:	3301      	adds	r3, #1
 800201c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800201e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002020:	2b09      	cmp	r3, #9
 8002022:	dde4      	ble.n	8001fee <main+0xbe>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_Delay(1000);
 8002024:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002028:	f000 fa9c 	bl	8002564 <HAL_Delay>
 800202c:	e7fa      	b.n	8002024 <main+0xf4>
 800202e:	bf00      	nop
 8002030:	08006d28 	.word	0x08006d28
 8002034:	08006d0c 	.word	0x08006d0c
 8002038:	08006cf0 	.word	0x08006cf0
 800203c:	20000b28 	.word	0x20000b28
 8002040:	20000b44 	.word	0x20000b44

08002044 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b094      	sub	sp, #80	@ 0x50
 8002048:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800204a:	f107 031c 	add.w	r3, r7, #28
 800204e:	2234      	movs	r2, #52	@ 0x34
 8002050:	2100      	movs	r1, #0
 8002052:	4618      	mov	r0, r3
 8002054:	f003 fd5c 	bl	8005b10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002058:	f107 0308 	add.w	r3, r7, #8
 800205c:	2200      	movs	r2, #0
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	605a      	str	r2, [r3, #4]
 8002062:	609a      	str	r2, [r3, #8]
 8002064:	60da      	str	r2, [r3, #12]
 8002066:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002068:	2300      	movs	r3, #0
 800206a:	607b      	str	r3, [r7, #4]
 800206c:	4b2a      	ldr	r3, [pc, #168]	@ (8002118 <SystemClock_Config+0xd4>)
 800206e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002070:	4a29      	ldr	r2, [pc, #164]	@ (8002118 <SystemClock_Config+0xd4>)
 8002072:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002076:	6413      	str	r3, [r2, #64]	@ 0x40
 8002078:	4b27      	ldr	r3, [pc, #156]	@ (8002118 <SystemClock_Config+0xd4>)
 800207a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002080:	607b      	str	r3, [r7, #4]
 8002082:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002084:	2300      	movs	r3, #0
 8002086:	603b      	str	r3, [r7, #0]
 8002088:	4b24      	ldr	r3, [pc, #144]	@ (800211c <SystemClock_Config+0xd8>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002090:	4a22      	ldr	r2, [pc, #136]	@ (800211c <SystemClock_Config+0xd8>)
 8002092:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002096:	6013      	str	r3, [r2, #0]
 8002098:	4b20      	ldr	r3, [pc, #128]	@ (800211c <SystemClock_Config+0xd8>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80020a0:	603b      	str	r3, [r7, #0]
 80020a2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80020a4:	2302      	movs	r3, #2
 80020a6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020a8:	2301      	movs	r3, #1
 80020aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80020ac:	2310      	movs	r3, #16
 80020ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020b0:	2302      	movs	r3, #2
 80020b2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80020b4:	2300      	movs	r3, #0
 80020b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80020b8:	2310      	movs	r3, #16
 80020ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80020bc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80020c0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80020c2:	2304      	movs	r3, #4
 80020c4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80020c6:	2302      	movs	r3, #2
 80020c8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80020ca:	2302      	movs	r3, #2
 80020cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020ce:	f107 031c 	add.w	r3, r7, #28
 80020d2:	4618      	mov	r0, r3
 80020d4:	f001 f864 	bl	80031a0 <HAL_RCC_OscConfig>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80020de:	f000 f8cb 	bl	8002278 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020e2:	230f      	movs	r3, #15
 80020e4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020e6:	2302      	movs	r3, #2
 80020e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020ea:	2300      	movs	r3, #0
 80020ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80020ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020f4:	2300      	movs	r3, #0
 80020f6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80020f8:	f107 0308 	add.w	r3, r7, #8
 80020fc:	2102      	movs	r1, #2
 80020fe:	4618      	mov	r0, r3
 8002100:	f000 fd04 	bl	8002b0c <HAL_RCC_ClockConfig>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800210a:	f000 f8b5 	bl	8002278 <Error_Handler>
  }
}
 800210e:	bf00      	nop
 8002110:	3750      	adds	r7, #80	@ 0x50
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	40023800 	.word	0x40023800
 800211c:	40007000 	.word	0x40007000

08002120 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8002124:	4b06      	ldr	r3, [pc, #24]	@ (8002140 <MX_CRC_Init+0x20>)
 8002126:	4a07      	ldr	r2, [pc, #28]	@ (8002144 <MX_CRC_Init+0x24>)
 8002128:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800212a:	4805      	ldr	r0, [pc, #20]	@ (8002140 <MX_CRC_Init+0x20>)
 800212c:	f000 fb23 	bl	8002776 <HAL_CRC_Init>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8002136:	f000 f89f 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800213a:	bf00      	nop
 800213c:	bd80      	pop	{r7, pc}
 800213e:	bf00      	nop
 8002140:	200007b4 	.word	0x200007b4
 8002144:	40023000 	.word	0x40023000

08002148 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800214c:	4b11      	ldr	r3, [pc, #68]	@ (8002194 <MX_USART2_UART_Init+0x4c>)
 800214e:	4a12      	ldr	r2, [pc, #72]	@ (8002198 <MX_USART2_UART_Init+0x50>)
 8002150:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002152:	4b10      	ldr	r3, [pc, #64]	@ (8002194 <MX_USART2_UART_Init+0x4c>)
 8002154:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002158:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800215a:	4b0e      	ldr	r3, [pc, #56]	@ (8002194 <MX_USART2_UART_Init+0x4c>)
 800215c:	2200      	movs	r2, #0
 800215e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002160:	4b0c      	ldr	r3, [pc, #48]	@ (8002194 <MX_USART2_UART_Init+0x4c>)
 8002162:	2200      	movs	r2, #0
 8002164:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002166:	4b0b      	ldr	r3, [pc, #44]	@ (8002194 <MX_USART2_UART_Init+0x4c>)
 8002168:	2200      	movs	r2, #0
 800216a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800216c:	4b09      	ldr	r3, [pc, #36]	@ (8002194 <MX_USART2_UART_Init+0x4c>)
 800216e:	220c      	movs	r2, #12
 8002170:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002172:	4b08      	ldr	r3, [pc, #32]	@ (8002194 <MX_USART2_UART_Init+0x4c>)
 8002174:	2200      	movs	r2, #0
 8002176:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002178:	4b06      	ldr	r3, [pc, #24]	@ (8002194 <MX_USART2_UART_Init+0x4c>)
 800217a:	2200      	movs	r2, #0
 800217c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800217e:	4805      	ldr	r0, [pc, #20]	@ (8002194 <MX_USART2_UART_Init+0x4c>)
 8002180:	f001 faac 	bl	80036dc <HAL_UART_Init>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800218a:	f000 f875 	bl	8002278 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800218e:	bf00      	nop
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	200007bc 	.word	0x200007bc
 8002198:	40004400 	.word	0x40004400

0800219c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b08a      	sub	sp, #40	@ 0x28
 80021a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a2:	f107 0314 	add.w	r3, r7, #20
 80021a6:	2200      	movs	r2, #0
 80021a8:	601a      	str	r2, [r3, #0]
 80021aa:	605a      	str	r2, [r3, #4]
 80021ac:	609a      	str	r2, [r3, #8]
 80021ae:	60da      	str	r2, [r3, #12]
 80021b0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021b2:	2300      	movs	r3, #0
 80021b4:	613b      	str	r3, [r7, #16]
 80021b6:	4b2d      	ldr	r3, [pc, #180]	@ (800226c <MX_GPIO_Init+0xd0>)
 80021b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ba:	4a2c      	ldr	r2, [pc, #176]	@ (800226c <MX_GPIO_Init+0xd0>)
 80021bc:	f043 0304 	orr.w	r3, r3, #4
 80021c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80021c2:	4b2a      	ldr	r3, [pc, #168]	@ (800226c <MX_GPIO_Init+0xd0>)
 80021c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c6:	f003 0304 	and.w	r3, r3, #4
 80021ca:	613b      	str	r3, [r7, #16]
 80021cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80021ce:	2300      	movs	r3, #0
 80021d0:	60fb      	str	r3, [r7, #12]
 80021d2:	4b26      	ldr	r3, [pc, #152]	@ (800226c <MX_GPIO_Init+0xd0>)
 80021d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d6:	4a25      	ldr	r2, [pc, #148]	@ (800226c <MX_GPIO_Init+0xd0>)
 80021d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80021de:	4b23      	ldr	r3, [pc, #140]	@ (800226c <MX_GPIO_Init+0xd0>)
 80021e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021e6:	60fb      	str	r3, [r7, #12]
 80021e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021ea:	2300      	movs	r3, #0
 80021ec:	60bb      	str	r3, [r7, #8]
 80021ee:	4b1f      	ldr	r3, [pc, #124]	@ (800226c <MX_GPIO_Init+0xd0>)
 80021f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f2:	4a1e      	ldr	r2, [pc, #120]	@ (800226c <MX_GPIO_Init+0xd0>)
 80021f4:	f043 0301 	orr.w	r3, r3, #1
 80021f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021fa:	4b1c      	ldr	r3, [pc, #112]	@ (800226c <MX_GPIO_Init+0xd0>)
 80021fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	60bb      	str	r3, [r7, #8]
 8002204:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002206:	2300      	movs	r3, #0
 8002208:	607b      	str	r3, [r7, #4]
 800220a:	4b18      	ldr	r3, [pc, #96]	@ (800226c <MX_GPIO_Init+0xd0>)
 800220c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220e:	4a17      	ldr	r2, [pc, #92]	@ (800226c <MX_GPIO_Init+0xd0>)
 8002210:	f043 0302 	orr.w	r3, r3, #2
 8002214:	6313      	str	r3, [r2, #48]	@ 0x30
 8002216:	4b15      	ldr	r3, [pc, #84]	@ (800226c <MX_GPIO_Init+0xd0>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221a:	f003 0302 	and.w	r3, r3, #2
 800221e:	607b      	str	r3, [r7, #4]
 8002220:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002222:	2200      	movs	r2, #0
 8002224:	2120      	movs	r1, #32
 8002226:	4812      	ldr	r0, [pc, #72]	@ (8002270 <MX_GPIO_Init+0xd4>)
 8002228:	f000 fc56 	bl	8002ad8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800222c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002230:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002232:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002236:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002238:	2300      	movs	r3, #0
 800223a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800223c:	f107 0314 	add.w	r3, r7, #20
 8002240:	4619      	mov	r1, r3
 8002242:	480c      	ldr	r0, [pc, #48]	@ (8002274 <MX_GPIO_Init+0xd8>)
 8002244:	f000 fab4 	bl	80027b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002248:	2320      	movs	r3, #32
 800224a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800224c:	2301      	movs	r3, #1
 800224e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002250:	2300      	movs	r3, #0
 8002252:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002254:	2300      	movs	r3, #0
 8002256:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002258:	f107 0314 	add.w	r3, r7, #20
 800225c:	4619      	mov	r1, r3
 800225e:	4804      	ldr	r0, [pc, #16]	@ (8002270 <MX_GPIO_Init+0xd4>)
 8002260:	f000 faa6 	bl	80027b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002264:	bf00      	nop
 8002266:	3728      	adds	r7, #40	@ 0x28
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	40023800 	.word	0x40023800
 8002270:	40020000 	.word	0x40020000
 8002274:	40020800 	.word	0x40020800

08002278 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800227c:	b672      	cpsid	i
}
 800227e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002280:	bf00      	nop
 8002282:	e7fd      	b.n	8002280 <Error_Handler+0x8>

08002284 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800228a:	2300      	movs	r3, #0
 800228c:	607b      	str	r3, [r7, #4]
 800228e:	4b10      	ldr	r3, [pc, #64]	@ (80022d0 <HAL_MspInit+0x4c>)
 8002290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002292:	4a0f      	ldr	r2, [pc, #60]	@ (80022d0 <HAL_MspInit+0x4c>)
 8002294:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002298:	6453      	str	r3, [r2, #68]	@ 0x44
 800229a:	4b0d      	ldr	r3, [pc, #52]	@ (80022d0 <HAL_MspInit+0x4c>)
 800229c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800229e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022a2:	607b      	str	r3, [r7, #4]
 80022a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022a6:	2300      	movs	r3, #0
 80022a8:	603b      	str	r3, [r7, #0]
 80022aa:	4b09      	ldr	r3, [pc, #36]	@ (80022d0 <HAL_MspInit+0x4c>)
 80022ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ae:	4a08      	ldr	r2, [pc, #32]	@ (80022d0 <HAL_MspInit+0x4c>)
 80022b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80022b6:	4b06      	ldr	r3, [pc, #24]	@ (80022d0 <HAL_MspInit+0x4c>)
 80022b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022be:	603b      	str	r3, [r7, #0]
 80022c0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80022c2:	2007      	movs	r0, #7
 80022c4:	f000 fa24 	bl	8002710 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022c8:	bf00      	nop
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	40023800 	.word	0x40023800

080022d4 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80022d4:	b480      	push	{r7}
 80022d6:	b085      	sub	sp, #20
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4a0b      	ldr	r2, [pc, #44]	@ (8002310 <HAL_CRC_MspInit+0x3c>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d10d      	bne.n	8002302 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80022e6:	2300      	movs	r3, #0
 80022e8:	60fb      	str	r3, [r7, #12]
 80022ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002314 <HAL_CRC_MspInit+0x40>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ee:	4a09      	ldr	r2, [pc, #36]	@ (8002314 <HAL_CRC_MspInit+0x40>)
 80022f0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80022f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022f6:	4b07      	ldr	r3, [pc, #28]	@ (8002314 <HAL_CRC_MspInit+0x40>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022fa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022fe:	60fb      	str	r3, [r7, #12]
 8002300:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8002302:	bf00      	nop
 8002304:	3714      	adds	r7, #20
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop
 8002310:	40023000 	.word	0x40023000
 8002314:	40023800 	.word	0x40023800

08002318 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b08a      	sub	sp, #40	@ 0x28
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002320:	f107 0314 	add.w	r3, r7, #20
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	605a      	str	r2, [r3, #4]
 800232a:	609a      	str	r2, [r3, #8]
 800232c:	60da      	str	r2, [r3, #12]
 800232e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a19      	ldr	r2, [pc, #100]	@ (800239c <HAL_UART_MspInit+0x84>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d12b      	bne.n	8002392 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	613b      	str	r3, [r7, #16]
 800233e:	4b18      	ldr	r3, [pc, #96]	@ (80023a0 <HAL_UART_MspInit+0x88>)
 8002340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002342:	4a17      	ldr	r2, [pc, #92]	@ (80023a0 <HAL_UART_MspInit+0x88>)
 8002344:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002348:	6413      	str	r3, [r2, #64]	@ 0x40
 800234a:	4b15      	ldr	r3, [pc, #84]	@ (80023a0 <HAL_UART_MspInit+0x88>)
 800234c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002352:	613b      	str	r3, [r7, #16]
 8002354:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002356:	2300      	movs	r3, #0
 8002358:	60fb      	str	r3, [r7, #12]
 800235a:	4b11      	ldr	r3, [pc, #68]	@ (80023a0 <HAL_UART_MspInit+0x88>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800235e:	4a10      	ldr	r2, [pc, #64]	@ (80023a0 <HAL_UART_MspInit+0x88>)
 8002360:	f043 0301 	orr.w	r3, r3, #1
 8002364:	6313      	str	r3, [r2, #48]	@ 0x30
 8002366:	4b0e      	ldr	r3, [pc, #56]	@ (80023a0 <HAL_UART_MspInit+0x88>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236a:	f003 0301 	and.w	r3, r3, #1
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002372:	230c      	movs	r3, #12
 8002374:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002376:	2302      	movs	r3, #2
 8002378:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237a:	2300      	movs	r3, #0
 800237c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800237e:	2303      	movs	r3, #3
 8002380:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002382:	2307      	movs	r3, #7
 8002384:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002386:	f107 0314 	add.w	r3, r7, #20
 800238a:	4619      	mov	r1, r3
 800238c:	4805      	ldr	r0, [pc, #20]	@ (80023a4 <HAL_UART_MspInit+0x8c>)
 800238e:	f000 fa0f 	bl	80027b0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002392:	bf00      	nop
 8002394:	3728      	adds	r7, #40	@ 0x28
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	40004400 	.word	0x40004400
 80023a0:	40023800 	.word	0x40023800
 80023a4:	40020000 	.word	0x40020000

080023a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023ac:	bf00      	nop
 80023ae:	e7fd      	b.n	80023ac <NMI_Handler+0x4>

080023b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023b4:	bf00      	nop
 80023b6:	e7fd      	b.n	80023b4 <HardFault_Handler+0x4>

080023b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023bc:	bf00      	nop
 80023be:	e7fd      	b.n	80023bc <MemManage_Handler+0x4>

080023c0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023c4:	bf00      	nop
 80023c6:	e7fd      	b.n	80023c4 <BusFault_Handler+0x4>

080023c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023cc:	bf00      	nop
 80023ce:	e7fd      	b.n	80023cc <UsageFault_Handler+0x4>

080023d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023d4:	bf00      	nop
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr

080023de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023de:	b480      	push	{r7}
 80023e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023e2:	bf00      	nop
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023f0:	bf00      	nop
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr

080023fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023fa:	b580      	push	{r7, lr}
 80023fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023fe:	f000 f891 	bl	8002524 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002402:	bf00      	nop
 8002404:	bd80      	pop	{r7, pc}
	...

08002408 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800240c:	4b06      	ldr	r3, [pc, #24]	@ (8002428 <SystemInit+0x20>)
 800240e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002412:	4a05      	ldr	r2, [pc, #20]	@ (8002428 <SystemInit+0x20>)
 8002414:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002418:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800241c:	bf00      	nop
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
 8002426:	bf00      	nop
 8002428:	e000ed00 	.word	0xe000ed00

0800242c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800242c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002464 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002430:	f7ff ffea 	bl	8002408 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002434:	480c      	ldr	r0, [pc, #48]	@ (8002468 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002436:	490d      	ldr	r1, [pc, #52]	@ (800246c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002438:	4a0d      	ldr	r2, [pc, #52]	@ (8002470 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800243a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800243c:	e002      	b.n	8002444 <LoopCopyDataInit>

0800243e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800243e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002440:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002442:	3304      	adds	r3, #4

08002444 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002444:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002446:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002448:	d3f9      	bcc.n	800243e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800244a:	4a0a      	ldr	r2, [pc, #40]	@ (8002474 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800244c:	4c0a      	ldr	r4, [pc, #40]	@ (8002478 <LoopFillZerobss+0x22>)
  movs r3, #0
 800244e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002450:	e001      	b.n	8002456 <LoopFillZerobss>

08002452 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002452:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002454:	3204      	adds	r2, #4

08002456 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002456:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002458:	d3fb      	bcc.n	8002452 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800245a:	f003 fb67 	bl	8005b2c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800245e:	f7ff fd67 	bl	8001f30 <main>
  bx  lr    
 8002462:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002464:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002468:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800246c:	20000798 	.word	0x20000798
  ldr r2, =_sidata
 8002470:	08012b00 	.word	0x08012b00
  ldr r2, =_sbss
 8002474:	20000798 	.word	0x20000798
  ldr r4, =_ebss
 8002478:	20000d3c 	.word	0x20000d3c

0800247c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800247c:	e7fe      	b.n	800247c <ADC_IRQHandler>
	...

08002480 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002484:	4b0e      	ldr	r3, [pc, #56]	@ (80024c0 <HAL_Init+0x40>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	4a0d      	ldr	r2, [pc, #52]	@ (80024c0 <HAL_Init+0x40>)
 800248a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800248e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002490:	4b0b      	ldr	r3, [pc, #44]	@ (80024c0 <HAL_Init+0x40>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a0a      	ldr	r2, [pc, #40]	@ (80024c0 <HAL_Init+0x40>)
 8002496:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800249a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800249c:	4b08      	ldr	r3, [pc, #32]	@ (80024c0 <HAL_Init+0x40>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a07      	ldr	r2, [pc, #28]	@ (80024c0 <HAL_Init+0x40>)
 80024a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024a8:	2003      	movs	r0, #3
 80024aa:	f000 f931 	bl	8002710 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024ae:	2000      	movs	r0, #0
 80024b0:	f000 f808 	bl	80024c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024b4:	f7ff fee6 	bl	8002284 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024b8:	2300      	movs	r3, #0
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	40023c00 	.word	0x40023c00

080024c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024cc:	4b12      	ldr	r3, [pc, #72]	@ (8002518 <HAL_InitTick+0x54>)
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	4b12      	ldr	r3, [pc, #72]	@ (800251c <HAL_InitTick+0x58>)
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	4619      	mov	r1, r3
 80024d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80024da:	fbb3 f3f1 	udiv	r3, r3, r1
 80024de:	fbb2 f3f3 	udiv	r3, r2, r3
 80024e2:	4618      	mov	r0, r3
 80024e4:	f000 f93b 	bl	800275e <HAL_SYSTICK_Config>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e00e      	b.n	8002510 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2b0f      	cmp	r3, #15
 80024f6:	d80a      	bhi.n	800250e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024f8:	2200      	movs	r2, #0
 80024fa:	6879      	ldr	r1, [r7, #4]
 80024fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002500:	f000 f911 	bl	8002726 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002504:	4a06      	ldr	r2, [pc, #24]	@ (8002520 <HAL_InitTick+0x5c>)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800250a:	2300      	movs	r3, #0
 800250c:	e000      	b.n	8002510 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
}
 8002510:	4618      	mov	r0, r3
 8002512:	3708      	adds	r7, #8
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	20000000 	.word	0x20000000
 800251c:	20000008 	.word	0x20000008
 8002520:	20000004 	.word	0x20000004

08002524 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002528:	4b06      	ldr	r3, [pc, #24]	@ (8002544 <HAL_IncTick+0x20>)
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	461a      	mov	r2, r3
 800252e:	4b06      	ldr	r3, [pc, #24]	@ (8002548 <HAL_IncTick+0x24>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4413      	add	r3, r2
 8002534:	4a04      	ldr	r2, [pc, #16]	@ (8002548 <HAL_IncTick+0x24>)
 8002536:	6013      	str	r3, [r2, #0]
}
 8002538:	bf00      	nop
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	20000008 	.word	0x20000008
 8002548:	20000b6c 	.word	0x20000b6c

0800254c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
  return uwTick;
 8002550:	4b03      	ldr	r3, [pc, #12]	@ (8002560 <HAL_GetTick+0x14>)
 8002552:	681b      	ldr	r3, [r3, #0]
}
 8002554:	4618      	mov	r0, r3
 8002556:	46bd      	mov	sp, r7
 8002558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255c:	4770      	bx	lr
 800255e:	bf00      	nop
 8002560:	20000b6c 	.word	0x20000b6c

08002564 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b084      	sub	sp, #16
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800256c:	f7ff ffee 	bl	800254c <HAL_GetTick>
 8002570:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	f1b3 3fff 	cmp.w	r3, #4294967295
 800257c:	d005      	beq.n	800258a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800257e:	4b0a      	ldr	r3, [pc, #40]	@ (80025a8 <HAL_Delay+0x44>)
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	461a      	mov	r2, r3
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	4413      	add	r3, r2
 8002588:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800258a:	bf00      	nop
 800258c:	f7ff ffde 	bl	800254c <HAL_GetTick>
 8002590:	4602      	mov	r2, r0
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	68fa      	ldr	r2, [r7, #12]
 8002598:	429a      	cmp	r2, r3
 800259a:	d8f7      	bhi.n	800258c <HAL_Delay+0x28>
  {
  }
}
 800259c:	bf00      	nop
 800259e:	bf00      	nop
 80025a0:	3710      	adds	r7, #16
 80025a2:	46bd      	mov	sp, r7
 80025a4:	bd80      	pop	{r7, pc}
 80025a6:	bf00      	nop
 80025a8:	20000008 	.word	0x20000008

080025ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b085      	sub	sp, #20
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	f003 0307 	and.w	r3, r3, #7
 80025ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025bc:	4b0c      	ldr	r3, [pc, #48]	@ (80025f0 <__NVIC_SetPriorityGrouping+0x44>)
 80025be:	68db      	ldr	r3, [r3, #12]
 80025c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025c2:	68ba      	ldr	r2, [r7, #8]
 80025c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025c8:	4013      	ands	r3, r2
 80025ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025de:	4a04      	ldr	r2, [pc, #16]	@ (80025f0 <__NVIC_SetPriorityGrouping+0x44>)
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	60d3      	str	r3, [r2, #12]
}
 80025e4:	bf00      	nop
 80025e6:	3714      	adds	r7, #20
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr
 80025f0:	e000ed00 	.word	0xe000ed00

080025f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025f8:	4b04      	ldr	r3, [pc, #16]	@ (800260c <__NVIC_GetPriorityGrouping+0x18>)
 80025fa:	68db      	ldr	r3, [r3, #12]
 80025fc:	0a1b      	lsrs	r3, r3, #8
 80025fe:	f003 0307 	and.w	r3, r3, #7
}
 8002602:	4618      	mov	r0, r3
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr
 800260c:	e000ed00 	.word	0xe000ed00

08002610 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	4603      	mov	r3, r0
 8002618:	6039      	str	r1, [r7, #0]
 800261a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800261c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002620:	2b00      	cmp	r3, #0
 8002622:	db0a      	blt.n	800263a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	b2da      	uxtb	r2, r3
 8002628:	490c      	ldr	r1, [pc, #48]	@ (800265c <__NVIC_SetPriority+0x4c>)
 800262a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262e:	0112      	lsls	r2, r2, #4
 8002630:	b2d2      	uxtb	r2, r2
 8002632:	440b      	add	r3, r1
 8002634:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002638:	e00a      	b.n	8002650 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	b2da      	uxtb	r2, r3
 800263e:	4908      	ldr	r1, [pc, #32]	@ (8002660 <__NVIC_SetPriority+0x50>)
 8002640:	79fb      	ldrb	r3, [r7, #7]
 8002642:	f003 030f 	and.w	r3, r3, #15
 8002646:	3b04      	subs	r3, #4
 8002648:	0112      	lsls	r2, r2, #4
 800264a:	b2d2      	uxtb	r2, r2
 800264c:	440b      	add	r3, r1
 800264e:	761a      	strb	r2, [r3, #24]
}
 8002650:	bf00      	nop
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr
 800265c:	e000e100 	.word	0xe000e100
 8002660:	e000ed00 	.word	0xe000ed00

08002664 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002664:	b480      	push	{r7}
 8002666:	b089      	sub	sp, #36	@ 0x24
 8002668:	af00      	add	r7, sp, #0
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	60b9      	str	r1, [r7, #8]
 800266e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	f003 0307 	and.w	r3, r3, #7
 8002676:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	f1c3 0307 	rsb	r3, r3, #7
 800267e:	2b04      	cmp	r3, #4
 8002680:	bf28      	it	cs
 8002682:	2304      	movcs	r3, #4
 8002684:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	3304      	adds	r3, #4
 800268a:	2b06      	cmp	r3, #6
 800268c:	d902      	bls.n	8002694 <NVIC_EncodePriority+0x30>
 800268e:	69fb      	ldr	r3, [r7, #28]
 8002690:	3b03      	subs	r3, #3
 8002692:	e000      	b.n	8002696 <NVIC_EncodePriority+0x32>
 8002694:	2300      	movs	r3, #0
 8002696:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002698:	f04f 32ff 	mov.w	r2, #4294967295
 800269c:	69bb      	ldr	r3, [r7, #24]
 800269e:	fa02 f303 	lsl.w	r3, r2, r3
 80026a2:	43da      	mvns	r2, r3
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	401a      	ands	r2, r3
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026ac:	f04f 31ff 	mov.w	r1, #4294967295
 80026b0:	697b      	ldr	r3, [r7, #20]
 80026b2:	fa01 f303 	lsl.w	r3, r1, r3
 80026b6:	43d9      	mvns	r1, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026bc:	4313      	orrs	r3, r2
         );
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3724      	adds	r7, #36	@ 0x24
 80026c2:	46bd      	mov	sp, r7
 80026c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c8:	4770      	bx	lr
	...

080026cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b082      	sub	sp, #8
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	3b01      	subs	r3, #1
 80026d8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026dc:	d301      	bcc.n	80026e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026de:	2301      	movs	r3, #1
 80026e0:	e00f      	b.n	8002702 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026e2:	4a0a      	ldr	r2, [pc, #40]	@ (800270c <SysTick_Config+0x40>)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	3b01      	subs	r3, #1
 80026e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026ea:	210f      	movs	r1, #15
 80026ec:	f04f 30ff 	mov.w	r0, #4294967295
 80026f0:	f7ff ff8e 	bl	8002610 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026f4:	4b05      	ldr	r3, [pc, #20]	@ (800270c <SysTick_Config+0x40>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026fa:	4b04      	ldr	r3, [pc, #16]	@ (800270c <SysTick_Config+0x40>)
 80026fc:	2207      	movs	r2, #7
 80026fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002700:	2300      	movs	r3, #0
}
 8002702:	4618      	mov	r0, r3
 8002704:	3708      	adds	r7, #8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	e000e010 	.word	0xe000e010

08002710 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002718:	6878      	ldr	r0, [r7, #4]
 800271a:	f7ff ff47 	bl	80025ac <__NVIC_SetPriorityGrouping>
}
 800271e:	bf00      	nop
 8002720:	3708      	adds	r7, #8
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}

08002726 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002726:	b580      	push	{r7, lr}
 8002728:	b086      	sub	sp, #24
 800272a:	af00      	add	r7, sp, #0
 800272c:	4603      	mov	r3, r0
 800272e:	60b9      	str	r1, [r7, #8]
 8002730:	607a      	str	r2, [r7, #4]
 8002732:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002734:	2300      	movs	r3, #0
 8002736:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002738:	f7ff ff5c 	bl	80025f4 <__NVIC_GetPriorityGrouping>
 800273c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	68b9      	ldr	r1, [r7, #8]
 8002742:	6978      	ldr	r0, [r7, #20]
 8002744:	f7ff ff8e 	bl	8002664 <NVIC_EncodePriority>
 8002748:	4602      	mov	r2, r0
 800274a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800274e:	4611      	mov	r1, r2
 8002750:	4618      	mov	r0, r3
 8002752:	f7ff ff5d 	bl	8002610 <__NVIC_SetPriority>
}
 8002756:	bf00      	nop
 8002758:	3718      	adds	r7, #24
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}

0800275e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800275e:	b580      	push	{r7, lr}
 8002760:	b082      	sub	sp, #8
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f7ff ffb0 	bl	80026cc <SysTick_Config>
 800276c:	4603      	mov	r3, r0
}
 800276e:	4618      	mov	r0, r3
 8002770:	3708      	adds	r7, #8
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}

08002776 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002776:	b580      	push	{r7, lr}
 8002778:	b082      	sub	sp, #8
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d101      	bne.n	8002788 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e00e      	b.n	80027a6 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	795b      	ldrb	r3, [r3, #5]
 800278c:	b2db      	uxtb	r3, r3
 800278e:	2b00      	cmp	r3, #0
 8002790:	d105      	bne.n	800279e <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2200      	movs	r2, #0
 8002796:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002798:	6878      	ldr	r0, [r7, #4]
 800279a:	f7ff fd9b 	bl	80022d4 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2201      	movs	r2, #1
 80027a2:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80027a4:	2300      	movs	r3, #0
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
	...

080027b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b089      	sub	sp, #36	@ 0x24
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
 80027b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80027ba:	2300      	movs	r3, #0
 80027bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80027be:	2300      	movs	r3, #0
 80027c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80027c2:	2300      	movs	r3, #0
 80027c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027c6:	2300      	movs	r3, #0
 80027c8:	61fb      	str	r3, [r7, #28]
 80027ca:	e165      	b.n	8002a98 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80027cc:	2201      	movs	r2, #1
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	fa02 f303 	lsl.w	r3, r2, r3
 80027d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	697a      	ldr	r2, [r7, #20]
 80027dc:	4013      	ands	r3, r2
 80027de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80027e0:	693a      	ldr	r2, [r7, #16]
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	f040 8154 	bne.w	8002a92 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f003 0303 	and.w	r3, r3, #3
 80027f2:	2b01      	cmp	r3, #1
 80027f4:	d005      	beq.n	8002802 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027f6:	683b      	ldr	r3, [r7, #0]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027fe:	2b02      	cmp	r3, #2
 8002800:	d130      	bne.n	8002864 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	005b      	lsls	r3, r3, #1
 800280c:	2203      	movs	r2, #3
 800280e:	fa02 f303 	lsl.w	r3, r2, r3
 8002812:	43db      	mvns	r3, r3
 8002814:	69ba      	ldr	r2, [r7, #24]
 8002816:	4013      	ands	r3, r2
 8002818:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	68da      	ldr	r2, [r3, #12]
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	005b      	lsls	r3, r3, #1
 8002822:	fa02 f303 	lsl.w	r3, r2, r3
 8002826:	69ba      	ldr	r2, [r7, #24]
 8002828:	4313      	orrs	r3, r2
 800282a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	69ba      	ldr	r2, [r7, #24]
 8002830:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002838:	2201      	movs	r2, #1
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	fa02 f303 	lsl.w	r3, r2, r3
 8002840:	43db      	mvns	r3, r3
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	4013      	ands	r3, r2
 8002846:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	091b      	lsrs	r3, r3, #4
 800284e:	f003 0201 	and.w	r2, r3, #1
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	fa02 f303 	lsl.w	r3, r2, r3
 8002858:	69ba      	ldr	r2, [r7, #24]
 800285a:	4313      	orrs	r3, r2
 800285c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	69ba      	ldr	r2, [r7, #24]
 8002862:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f003 0303 	and.w	r3, r3, #3
 800286c:	2b03      	cmp	r3, #3
 800286e:	d017      	beq.n	80028a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	68db      	ldr	r3, [r3, #12]
 8002874:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002876:	69fb      	ldr	r3, [r7, #28]
 8002878:	005b      	lsls	r3, r3, #1
 800287a:	2203      	movs	r2, #3
 800287c:	fa02 f303 	lsl.w	r3, r2, r3
 8002880:	43db      	mvns	r3, r3
 8002882:	69ba      	ldr	r2, [r7, #24]
 8002884:	4013      	ands	r3, r2
 8002886:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	689a      	ldr	r2, [r3, #8]
 800288c:	69fb      	ldr	r3, [r7, #28]
 800288e:	005b      	lsls	r3, r3, #1
 8002890:	fa02 f303 	lsl.w	r3, r2, r3
 8002894:	69ba      	ldr	r2, [r7, #24]
 8002896:	4313      	orrs	r3, r2
 8002898:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	69ba      	ldr	r2, [r7, #24]
 800289e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f003 0303 	and.w	r3, r3, #3
 80028a8:	2b02      	cmp	r3, #2
 80028aa:	d123      	bne.n	80028f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028ac:	69fb      	ldr	r3, [r7, #28]
 80028ae:	08da      	lsrs	r2, r3, #3
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	3208      	adds	r2, #8
 80028b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	f003 0307 	and.w	r3, r3, #7
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	220f      	movs	r2, #15
 80028c4:	fa02 f303 	lsl.w	r3, r2, r3
 80028c8:	43db      	mvns	r3, r3
 80028ca:	69ba      	ldr	r2, [r7, #24]
 80028cc:	4013      	ands	r3, r2
 80028ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	691a      	ldr	r2, [r3, #16]
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	f003 0307 	and.w	r3, r3, #7
 80028da:	009b      	lsls	r3, r3, #2
 80028dc:	fa02 f303 	lsl.w	r3, r2, r3
 80028e0:	69ba      	ldr	r2, [r7, #24]
 80028e2:	4313      	orrs	r3, r2
 80028e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80028e6:	69fb      	ldr	r3, [r7, #28]
 80028e8:	08da      	lsrs	r2, r3, #3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	3208      	adds	r2, #8
 80028ee:	69b9      	ldr	r1, [r7, #24]
 80028f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028fa:	69fb      	ldr	r3, [r7, #28]
 80028fc:	005b      	lsls	r3, r3, #1
 80028fe:	2203      	movs	r2, #3
 8002900:	fa02 f303 	lsl.w	r3, r2, r3
 8002904:	43db      	mvns	r3, r3
 8002906:	69ba      	ldr	r2, [r7, #24]
 8002908:	4013      	ands	r3, r2
 800290a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	f003 0203 	and.w	r2, r3, #3
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	005b      	lsls	r3, r3, #1
 8002918:	fa02 f303 	lsl.w	r3, r2, r3
 800291c:	69ba      	ldr	r2, [r7, #24]
 800291e:	4313      	orrs	r3, r2
 8002920:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002930:	2b00      	cmp	r3, #0
 8002932:	f000 80ae 	beq.w	8002a92 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002936:	2300      	movs	r3, #0
 8002938:	60fb      	str	r3, [r7, #12]
 800293a:	4b5d      	ldr	r3, [pc, #372]	@ (8002ab0 <HAL_GPIO_Init+0x300>)
 800293c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800293e:	4a5c      	ldr	r2, [pc, #368]	@ (8002ab0 <HAL_GPIO_Init+0x300>)
 8002940:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002944:	6453      	str	r3, [r2, #68]	@ 0x44
 8002946:	4b5a      	ldr	r3, [pc, #360]	@ (8002ab0 <HAL_GPIO_Init+0x300>)
 8002948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800294a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800294e:	60fb      	str	r3, [r7, #12]
 8002950:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002952:	4a58      	ldr	r2, [pc, #352]	@ (8002ab4 <HAL_GPIO_Init+0x304>)
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	089b      	lsrs	r3, r3, #2
 8002958:	3302      	adds	r3, #2
 800295a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800295e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	f003 0303 	and.w	r3, r3, #3
 8002966:	009b      	lsls	r3, r3, #2
 8002968:	220f      	movs	r2, #15
 800296a:	fa02 f303 	lsl.w	r3, r2, r3
 800296e:	43db      	mvns	r3, r3
 8002970:	69ba      	ldr	r2, [r7, #24]
 8002972:	4013      	ands	r3, r2
 8002974:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	4a4f      	ldr	r2, [pc, #316]	@ (8002ab8 <HAL_GPIO_Init+0x308>)
 800297a:	4293      	cmp	r3, r2
 800297c:	d025      	beq.n	80029ca <HAL_GPIO_Init+0x21a>
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	4a4e      	ldr	r2, [pc, #312]	@ (8002abc <HAL_GPIO_Init+0x30c>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d01f      	beq.n	80029c6 <HAL_GPIO_Init+0x216>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	4a4d      	ldr	r2, [pc, #308]	@ (8002ac0 <HAL_GPIO_Init+0x310>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d019      	beq.n	80029c2 <HAL_GPIO_Init+0x212>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	4a4c      	ldr	r2, [pc, #304]	@ (8002ac4 <HAL_GPIO_Init+0x314>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d013      	beq.n	80029be <HAL_GPIO_Init+0x20e>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4a4b      	ldr	r2, [pc, #300]	@ (8002ac8 <HAL_GPIO_Init+0x318>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d00d      	beq.n	80029ba <HAL_GPIO_Init+0x20a>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4a4a      	ldr	r2, [pc, #296]	@ (8002acc <HAL_GPIO_Init+0x31c>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d007      	beq.n	80029b6 <HAL_GPIO_Init+0x206>
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4a49      	ldr	r2, [pc, #292]	@ (8002ad0 <HAL_GPIO_Init+0x320>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d101      	bne.n	80029b2 <HAL_GPIO_Init+0x202>
 80029ae:	2306      	movs	r3, #6
 80029b0:	e00c      	b.n	80029cc <HAL_GPIO_Init+0x21c>
 80029b2:	2307      	movs	r3, #7
 80029b4:	e00a      	b.n	80029cc <HAL_GPIO_Init+0x21c>
 80029b6:	2305      	movs	r3, #5
 80029b8:	e008      	b.n	80029cc <HAL_GPIO_Init+0x21c>
 80029ba:	2304      	movs	r3, #4
 80029bc:	e006      	b.n	80029cc <HAL_GPIO_Init+0x21c>
 80029be:	2303      	movs	r3, #3
 80029c0:	e004      	b.n	80029cc <HAL_GPIO_Init+0x21c>
 80029c2:	2302      	movs	r3, #2
 80029c4:	e002      	b.n	80029cc <HAL_GPIO_Init+0x21c>
 80029c6:	2301      	movs	r3, #1
 80029c8:	e000      	b.n	80029cc <HAL_GPIO_Init+0x21c>
 80029ca:	2300      	movs	r3, #0
 80029cc:	69fa      	ldr	r2, [r7, #28]
 80029ce:	f002 0203 	and.w	r2, r2, #3
 80029d2:	0092      	lsls	r2, r2, #2
 80029d4:	4093      	lsls	r3, r2
 80029d6:	69ba      	ldr	r2, [r7, #24]
 80029d8:	4313      	orrs	r3, r2
 80029da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029dc:	4935      	ldr	r1, [pc, #212]	@ (8002ab4 <HAL_GPIO_Init+0x304>)
 80029de:	69fb      	ldr	r3, [r7, #28]
 80029e0:	089b      	lsrs	r3, r3, #2
 80029e2:	3302      	adds	r3, #2
 80029e4:	69ba      	ldr	r2, [r7, #24]
 80029e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029ea:	4b3a      	ldr	r3, [pc, #232]	@ (8002ad4 <HAL_GPIO_Init+0x324>)
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	43db      	mvns	r3, r3
 80029f4:	69ba      	ldr	r2, [r7, #24]
 80029f6:	4013      	ands	r3, r2
 80029f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d003      	beq.n	8002a0e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002a06:	69ba      	ldr	r2, [r7, #24]
 8002a08:	693b      	ldr	r3, [r7, #16]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a0e:	4a31      	ldr	r2, [pc, #196]	@ (8002ad4 <HAL_GPIO_Init+0x324>)
 8002a10:	69bb      	ldr	r3, [r7, #24]
 8002a12:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a14:	4b2f      	ldr	r3, [pc, #188]	@ (8002ad4 <HAL_GPIO_Init+0x324>)
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a1a:	693b      	ldr	r3, [r7, #16]
 8002a1c:	43db      	mvns	r3, r3
 8002a1e:	69ba      	ldr	r2, [r7, #24]
 8002a20:	4013      	ands	r3, r2
 8002a22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d003      	beq.n	8002a38 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002a30:	69ba      	ldr	r2, [r7, #24]
 8002a32:	693b      	ldr	r3, [r7, #16]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a38:	4a26      	ldr	r2, [pc, #152]	@ (8002ad4 <HAL_GPIO_Init+0x324>)
 8002a3a:	69bb      	ldr	r3, [r7, #24]
 8002a3c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a3e:	4b25      	ldr	r3, [pc, #148]	@ (8002ad4 <HAL_GPIO_Init+0x324>)
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a44:	693b      	ldr	r3, [r7, #16]
 8002a46:	43db      	mvns	r3, r3
 8002a48:	69ba      	ldr	r2, [r7, #24]
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	685b      	ldr	r3, [r3, #4]
 8002a52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d003      	beq.n	8002a62 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002a5a:	69ba      	ldr	r2, [r7, #24]
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a62:	4a1c      	ldr	r2, [pc, #112]	@ (8002ad4 <HAL_GPIO_Init+0x324>)
 8002a64:	69bb      	ldr	r3, [r7, #24]
 8002a66:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a68:	4b1a      	ldr	r3, [pc, #104]	@ (8002ad4 <HAL_GPIO_Init+0x324>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	43db      	mvns	r3, r3
 8002a72:	69ba      	ldr	r2, [r7, #24]
 8002a74:	4013      	ands	r3, r2
 8002a76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d003      	beq.n	8002a8c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002a84:	69ba      	ldr	r2, [r7, #24]
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a8c:	4a11      	ldr	r2, [pc, #68]	@ (8002ad4 <HAL_GPIO_Init+0x324>)
 8002a8e:	69bb      	ldr	r3, [r7, #24]
 8002a90:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a92:	69fb      	ldr	r3, [r7, #28]
 8002a94:	3301      	adds	r3, #1
 8002a96:	61fb      	str	r3, [r7, #28]
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	2b0f      	cmp	r3, #15
 8002a9c:	f67f ae96 	bls.w	80027cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002aa0:	bf00      	nop
 8002aa2:	bf00      	nop
 8002aa4:	3724      	adds	r7, #36	@ 0x24
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	40023800 	.word	0x40023800
 8002ab4:	40013800 	.word	0x40013800
 8002ab8:	40020000 	.word	0x40020000
 8002abc:	40020400 	.word	0x40020400
 8002ac0:	40020800 	.word	0x40020800
 8002ac4:	40020c00 	.word	0x40020c00
 8002ac8:	40021000 	.word	0x40021000
 8002acc:	40021400 	.word	0x40021400
 8002ad0:	40021800 	.word	0x40021800
 8002ad4:	40013c00 	.word	0x40013c00

08002ad8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	807b      	strh	r3, [r7, #2]
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ae8:	787b      	ldrb	r3, [r7, #1]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d003      	beq.n	8002af6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002aee:	887a      	ldrh	r2, [r7, #2]
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002af4:	e003      	b.n	8002afe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002af6:	887b      	ldrh	r3, [r7, #2]
 8002af8:	041a      	lsls	r2, r3, #16
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	619a      	str	r2, [r3, #24]
}
 8002afe:	bf00      	nop
 8002b00:	370c      	adds	r7, #12
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
	...

08002b0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
 8002b14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d101      	bne.n	8002b20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e0cc      	b.n	8002cba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002b20:	4b68      	ldr	r3, [pc, #416]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 030f 	and.w	r3, r3, #15
 8002b28:	683a      	ldr	r2, [r7, #0]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d90c      	bls.n	8002b48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b2e:	4b65      	ldr	r3, [pc, #404]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b30:	683a      	ldr	r2, [r7, #0]
 8002b32:	b2d2      	uxtb	r2, r2
 8002b34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b36:	4b63      	ldr	r3, [pc, #396]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 030f 	and.w	r3, r3, #15
 8002b3e:	683a      	ldr	r2, [r7, #0]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d001      	beq.n	8002b48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e0b8      	b.n	8002cba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f003 0302 	and.w	r3, r3, #2
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d020      	beq.n	8002b96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f003 0304 	and.w	r3, r3, #4
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d005      	beq.n	8002b6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b60:	4b59      	ldr	r3, [pc, #356]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	4a58      	ldr	r2, [pc, #352]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b66:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002b6a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f003 0308 	and.w	r3, r3, #8
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d005      	beq.n	8002b84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b78:	4b53      	ldr	r3, [pc, #332]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	4a52      	ldr	r2, [pc, #328]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b7e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002b82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b84:	4b50      	ldr	r3, [pc, #320]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	494d      	ldr	r1, [pc, #308]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 0301 	and.w	r3, r3, #1
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d044      	beq.n	8002c2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	2b01      	cmp	r3, #1
 8002ba8:	d107      	bne.n	8002bba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002baa:	4b47      	ldr	r3, [pc, #284]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d119      	bne.n	8002bea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	e07f      	b.n	8002cba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	2b02      	cmp	r3, #2
 8002bc0:	d003      	beq.n	8002bca <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002bc6:	2b03      	cmp	r3, #3
 8002bc8:	d107      	bne.n	8002bda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bca:	4b3f      	ldr	r3, [pc, #252]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d109      	bne.n	8002bea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e06f      	b.n	8002cba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bda:	4b3b      	ldr	r3, [pc, #236]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0302 	and.w	r3, r3, #2
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d101      	bne.n	8002bea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e067      	b.n	8002cba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002bea:	4b37      	ldr	r3, [pc, #220]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bec:	689b      	ldr	r3, [r3, #8]
 8002bee:	f023 0203 	bic.w	r2, r3, #3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	4934      	ldr	r1, [pc, #208]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bfc:	f7ff fca6 	bl	800254c <HAL_GetTick>
 8002c00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c02:	e00a      	b.n	8002c1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c04:	f7ff fca2 	bl	800254c <HAL_GetTick>
 8002c08:	4602      	mov	r2, r0
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	1ad3      	subs	r3, r2, r3
 8002c0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d901      	bls.n	8002c1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e04f      	b.n	8002cba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c1a:	4b2b      	ldr	r3, [pc, #172]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c1c:	689b      	ldr	r3, [r3, #8]
 8002c1e:	f003 020c 	and.w	r2, r3, #12
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	009b      	lsls	r3, r3, #2
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d1eb      	bne.n	8002c04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002c2c:	4b25      	ldr	r3, [pc, #148]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 030f 	and.w	r3, r3, #15
 8002c34:	683a      	ldr	r2, [r7, #0]
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d20c      	bcs.n	8002c54 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c3a:	4b22      	ldr	r3, [pc, #136]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c3c:	683a      	ldr	r2, [r7, #0]
 8002c3e:	b2d2      	uxtb	r2, r2
 8002c40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c42:	4b20      	ldr	r3, [pc, #128]	@ (8002cc4 <HAL_RCC_ClockConfig+0x1b8>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 030f 	and.w	r3, r3, #15
 8002c4a:	683a      	ldr	r2, [r7, #0]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d001      	beq.n	8002c54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e032      	b.n	8002cba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0304 	and.w	r3, r3, #4
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d008      	beq.n	8002c72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c60:	4b19      	ldr	r3, [pc, #100]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	4916      	ldr	r1, [pc, #88]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0308 	and.w	r3, r3, #8
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d009      	beq.n	8002c92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c7e:	4b12      	ldr	r3, [pc, #72]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	691b      	ldr	r3, [r3, #16]
 8002c8a:	00db      	lsls	r3, r3, #3
 8002c8c:	490e      	ldr	r1, [pc, #56]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c92:	f000 f855 	bl	8002d40 <HAL_RCC_GetSysClockFreq>
 8002c96:	4602      	mov	r2, r0
 8002c98:	4b0b      	ldr	r3, [pc, #44]	@ (8002cc8 <HAL_RCC_ClockConfig+0x1bc>)
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	091b      	lsrs	r3, r3, #4
 8002c9e:	f003 030f 	and.w	r3, r3, #15
 8002ca2:	490a      	ldr	r1, [pc, #40]	@ (8002ccc <HAL_RCC_ClockConfig+0x1c0>)
 8002ca4:	5ccb      	ldrb	r3, [r1, r3]
 8002ca6:	fa22 f303 	lsr.w	r3, r2, r3
 8002caa:	4a09      	ldr	r2, [pc, #36]	@ (8002cd0 <HAL_RCC_ClockConfig+0x1c4>)
 8002cac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002cae:	4b09      	ldr	r3, [pc, #36]	@ (8002cd4 <HAL_RCC_ClockConfig+0x1c8>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f7ff fc06 	bl	80024c4 <HAL_InitTick>

  return HAL_OK;
 8002cb8:	2300      	movs	r3, #0
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3710      	adds	r7, #16
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	40023c00 	.word	0x40023c00
 8002cc8:	40023800 	.word	0x40023800
 8002ccc:	08007038 	.word	0x08007038
 8002cd0:	20000000 	.word	0x20000000
 8002cd4:	20000004 	.word	0x20000004

08002cd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002cdc:	4b03      	ldr	r3, [pc, #12]	@ (8002cec <HAL_RCC_GetHCLKFreq+0x14>)
 8002cde:	681b      	ldr	r3, [r3, #0]
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr
 8002cea:	bf00      	nop
 8002cec:	20000000 	.word	0x20000000

08002cf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002cf4:	f7ff fff0 	bl	8002cd8 <HAL_RCC_GetHCLKFreq>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	4b05      	ldr	r3, [pc, #20]	@ (8002d10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	0a9b      	lsrs	r3, r3, #10
 8002d00:	f003 0307 	and.w	r3, r3, #7
 8002d04:	4903      	ldr	r1, [pc, #12]	@ (8002d14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d06:	5ccb      	ldrb	r3, [r1, r3]
 8002d08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	40023800 	.word	0x40023800
 8002d14:	08007048 	.word	0x08007048

08002d18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d1c:	f7ff ffdc 	bl	8002cd8 <HAL_RCC_GetHCLKFreq>
 8002d20:	4602      	mov	r2, r0
 8002d22:	4b05      	ldr	r3, [pc, #20]	@ (8002d38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	0b5b      	lsrs	r3, r3, #13
 8002d28:	f003 0307 	and.w	r3, r3, #7
 8002d2c:	4903      	ldr	r1, [pc, #12]	@ (8002d3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d2e:	5ccb      	ldrb	r3, [r1, r3]
 8002d30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	40023800 	.word	0x40023800
 8002d3c:	08007048 	.word	0x08007048

08002d40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d44:	b0ae      	sub	sp, #184	@ 0xb8
 8002d46:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002d54:	2300      	movs	r3, #0
 8002d56:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002d60:	2300      	movs	r3, #0
 8002d62:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d66:	4bcb      	ldr	r3, [pc, #812]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x354>)
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	f003 030c 	and.w	r3, r3, #12
 8002d6e:	2b0c      	cmp	r3, #12
 8002d70:	f200 8206 	bhi.w	8003180 <HAL_RCC_GetSysClockFreq+0x440>
 8002d74:	a201      	add	r2, pc, #4	@ (adr r2, 8002d7c <HAL_RCC_GetSysClockFreq+0x3c>)
 8002d76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d7a:	bf00      	nop
 8002d7c:	08002db1 	.word	0x08002db1
 8002d80:	08003181 	.word	0x08003181
 8002d84:	08003181 	.word	0x08003181
 8002d88:	08003181 	.word	0x08003181
 8002d8c:	08002db9 	.word	0x08002db9
 8002d90:	08003181 	.word	0x08003181
 8002d94:	08003181 	.word	0x08003181
 8002d98:	08003181 	.word	0x08003181
 8002d9c:	08002dc1 	.word	0x08002dc1
 8002da0:	08003181 	.word	0x08003181
 8002da4:	08003181 	.word	0x08003181
 8002da8:	08003181 	.word	0x08003181
 8002dac:	08002fb1 	.word	0x08002fb1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002db0:	4bb9      	ldr	r3, [pc, #740]	@ (8003098 <HAL_RCC_GetSysClockFreq+0x358>)
 8002db2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002db6:	e1e7      	b.n	8003188 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002db8:	4bb8      	ldr	r3, [pc, #736]	@ (800309c <HAL_RCC_GetSysClockFreq+0x35c>)
 8002dba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002dbe:	e1e3      	b.n	8003188 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002dc0:	4bb4      	ldr	r3, [pc, #720]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x354>)
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002dc8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002dcc:	4bb1      	ldr	r3, [pc, #708]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x354>)
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d071      	beq.n	8002ebc <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dd8:	4bae      	ldr	r3, [pc, #696]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x354>)
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	099b      	lsrs	r3, r3, #6
 8002dde:	2200      	movs	r2, #0
 8002de0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002de4:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002de8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002dec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002df0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002df4:	2300      	movs	r3, #0
 8002df6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002dfa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002dfe:	4622      	mov	r2, r4
 8002e00:	462b      	mov	r3, r5
 8002e02:	f04f 0000 	mov.w	r0, #0
 8002e06:	f04f 0100 	mov.w	r1, #0
 8002e0a:	0159      	lsls	r1, r3, #5
 8002e0c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e10:	0150      	lsls	r0, r2, #5
 8002e12:	4602      	mov	r2, r0
 8002e14:	460b      	mov	r3, r1
 8002e16:	4621      	mov	r1, r4
 8002e18:	1a51      	subs	r1, r2, r1
 8002e1a:	6439      	str	r1, [r7, #64]	@ 0x40
 8002e1c:	4629      	mov	r1, r5
 8002e1e:	eb63 0301 	sbc.w	r3, r3, r1
 8002e22:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e24:	f04f 0200 	mov.w	r2, #0
 8002e28:	f04f 0300 	mov.w	r3, #0
 8002e2c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002e30:	4649      	mov	r1, r9
 8002e32:	018b      	lsls	r3, r1, #6
 8002e34:	4641      	mov	r1, r8
 8002e36:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e3a:	4641      	mov	r1, r8
 8002e3c:	018a      	lsls	r2, r1, #6
 8002e3e:	4641      	mov	r1, r8
 8002e40:	1a51      	subs	r1, r2, r1
 8002e42:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002e44:	4649      	mov	r1, r9
 8002e46:	eb63 0301 	sbc.w	r3, r3, r1
 8002e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e4c:	f04f 0200 	mov.w	r2, #0
 8002e50:	f04f 0300 	mov.w	r3, #0
 8002e54:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002e58:	4649      	mov	r1, r9
 8002e5a:	00cb      	lsls	r3, r1, #3
 8002e5c:	4641      	mov	r1, r8
 8002e5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002e62:	4641      	mov	r1, r8
 8002e64:	00ca      	lsls	r2, r1, #3
 8002e66:	4610      	mov	r0, r2
 8002e68:	4619      	mov	r1, r3
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	4622      	mov	r2, r4
 8002e6e:	189b      	adds	r3, r3, r2
 8002e70:	633b      	str	r3, [r7, #48]	@ 0x30
 8002e72:	462b      	mov	r3, r5
 8002e74:	460a      	mov	r2, r1
 8002e76:	eb42 0303 	adc.w	r3, r2, r3
 8002e7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e7c:	f04f 0200 	mov.w	r2, #0
 8002e80:	f04f 0300 	mov.w	r3, #0
 8002e84:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002e88:	4629      	mov	r1, r5
 8002e8a:	024b      	lsls	r3, r1, #9
 8002e8c:	4621      	mov	r1, r4
 8002e8e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002e92:	4621      	mov	r1, r4
 8002e94:	024a      	lsls	r2, r1, #9
 8002e96:	4610      	mov	r0, r2
 8002e98:	4619      	mov	r1, r3
 8002e9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002ea4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002ea8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002eac:	f7fd fe68 	bl	8000b80 <__aeabi_uldivmod>
 8002eb0:	4602      	mov	r2, r0
 8002eb2:	460b      	mov	r3, r1
 8002eb4:	4613      	mov	r3, r2
 8002eb6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002eba:	e067      	b.n	8002f8c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ebc:	4b75      	ldr	r3, [pc, #468]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x354>)
 8002ebe:	685b      	ldr	r3, [r3, #4]
 8002ec0:	099b      	lsrs	r3, r3, #6
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002ec8:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002ecc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002ed0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ed4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002eda:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002ede:	4622      	mov	r2, r4
 8002ee0:	462b      	mov	r3, r5
 8002ee2:	f04f 0000 	mov.w	r0, #0
 8002ee6:	f04f 0100 	mov.w	r1, #0
 8002eea:	0159      	lsls	r1, r3, #5
 8002eec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ef0:	0150      	lsls	r0, r2, #5
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	460b      	mov	r3, r1
 8002ef6:	4621      	mov	r1, r4
 8002ef8:	1a51      	subs	r1, r2, r1
 8002efa:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002efc:	4629      	mov	r1, r5
 8002efe:	eb63 0301 	sbc.w	r3, r3, r1
 8002f02:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f04:	f04f 0200 	mov.w	r2, #0
 8002f08:	f04f 0300 	mov.w	r3, #0
 8002f0c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002f10:	4649      	mov	r1, r9
 8002f12:	018b      	lsls	r3, r1, #6
 8002f14:	4641      	mov	r1, r8
 8002f16:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f1a:	4641      	mov	r1, r8
 8002f1c:	018a      	lsls	r2, r1, #6
 8002f1e:	4641      	mov	r1, r8
 8002f20:	ebb2 0a01 	subs.w	sl, r2, r1
 8002f24:	4649      	mov	r1, r9
 8002f26:	eb63 0b01 	sbc.w	fp, r3, r1
 8002f2a:	f04f 0200 	mov.w	r2, #0
 8002f2e:	f04f 0300 	mov.w	r3, #0
 8002f32:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002f36:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002f3a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f3e:	4692      	mov	sl, r2
 8002f40:	469b      	mov	fp, r3
 8002f42:	4623      	mov	r3, r4
 8002f44:	eb1a 0303 	adds.w	r3, sl, r3
 8002f48:	623b      	str	r3, [r7, #32]
 8002f4a:	462b      	mov	r3, r5
 8002f4c:	eb4b 0303 	adc.w	r3, fp, r3
 8002f50:	627b      	str	r3, [r7, #36]	@ 0x24
 8002f52:	f04f 0200 	mov.w	r2, #0
 8002f56:	f04f 0300 	mov.w	r3, #0
 8002f5a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002f5e:	4629      	mov	r1, r5
 8002f60:	028b      	lsls	r3, r1, #10
 8002f62:	4621      	mov	r1, r4
 8002f64:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f68:	4621      	mov	r1, r4
 8002f6a:	028a      	lsls	r2, r1, #10
 8002f6c:	4610      	mov	r0, r2
 8002f6e:	4619      	mov	r1, r3
 8002f70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f74:	2200      	movs	r2, #0
 8002f76:	673b      	str	r3, [r7, #112]	@ 0x70
 8002f78:	677a      	str	r2, [r7, #116]	@ 0x74
 8002f7a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002f7e:	f7fd fdff 	bl	8000b80 <__aeabi_uldivmod>
 8002f82:	4602      	mov	r2, r0
 8002f84:	460b      	mov	r3, r1
 8002f86:	4613      	mov	r3, r2
 8002f88:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002f8c:	4b41      	ldr	r3, [pc, #260]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x354>)
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	0c1b      	lsrs	r3, r3, #16
 8002f92:	f003 0303 	and.w	r3, r3, #3
 8002f96:	3301      	adds	r3, #1
 8002f98:	005b      	lsls	r3, r3, #1
 8002f9a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8002f9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002fa2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002faa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002fae:	e0eb      	b.n	8003188 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002fb0:	4b38      	ldr	r3, [pc, #224]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x354>)
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002fb8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002fbc:	4b35      	ldr	r3, [pc, #212]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x354>)
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d06b      	beq.n	80030a0 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fc8:	4b32      	ldr	r3, [pc, #200]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x354>)
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	099b      	lsrs	r3, r3, #6
 8002fce:	2200      	movs	r2, #0
 8002fd0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002fd2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002fd4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002fd6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fda:	663b      	str	r3, [r7, #96]	@ 0x60
 8002fdc:	2300      	movs	r3, #0
 8002fde:	667b      	str	r3, [r7, #100]	@ 0x64
 8002fe0:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002fe4:	4622      	mov	r2, r4
 8002fe6:	462b      	mov	r3, r5
 8002fe8:	f04f 0000 	mov.w	r0, #0
 8002fec:	f04f 0100 	mov.w	r1, #0
 8002ff0:	0159      	lsls	r1, r3, #5
 8002ff2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ff6:	0150      	lsls	r0, r2, #5
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	460b      	mov	r3, r1
 8002ffc:	4621      	mov	r1, r4
 8002ffe:	1a51      	subs	r1, r2, r1
 8003000:	61b9      	str	r1, [r7, #24]
 8003002:	4629      	mov	r1, r5
 8003004:	eb63 0301 	sbc.w	r3, r3, r1
 8003008:	61fb      	str	r3, [r7, #28]
 800300a:	f04f 0200 	mov.w	r2, #0
 800300e:	f04f 0300 	mov.w	r3, #0
 8003012:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003016:	4659      	mov	r1, fp
 8003018:	018b      	lsls	r3, r1, #6
 800301a:	4651      	mov	r1, sl
 800301c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003020:	4651      	mov	r1, sl
 8003022:	018a      	lsls	r2, r1, #6
 8003024:	4651      	mov	r1, sl
 8003026:	ebb2 0801 	subs.w	r8, r2, r1
 800302a:	4659      	mov	r1, fp
 800302c:	eb63 0901 	sbc.w	r9, r3, r1
 8003030:	f04f 0200 	mov.w	r2, #0
 8003034:	f04f 0300 	mov.w	r3, #0
 8003038:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800303c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003040:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003044:	4690      	mov	r8, r2
 8003046:	4699      	mov	r9, r3
 8003048:	4623      	mov	r3, r4
 800304a:	eb18 0303 	adds.w	r3, r8, r3
 800304e:	613b      	str	r3, [r7, #16]
 8003050:	462b      	mov	r3, r5
 8003052:	eb49 0303 	adc.w	r3, r9, r3
 8003056:	617b      	str	r3, [r7, #20]
 8003058:	f04f 0200 	mov.w	r2, #0
 800305c:	f04f 0300 	mov.w	r3, #0
 8003060:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003064:	4629      	mov	r1, r5
 8003066:	024b      	lsls	r3, r1, #9
 8003068:	4621      	mov	r1, r4
 800306a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800306e:	4621      	mov	r1, r4
 8003070:	024a      	lsls	r2, r1, #9
 8003072:	4610      	mov	r0, r2
 8003074:	4619      	mov	r1, r3
 8003076:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800307a:	2200      	movs	r2, #0
 800307c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800307e:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003080:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003084:	f7fd fd7c 	bl	8000b80 <__aeabi_uldivmod>
 8003088:	4602      	mov	r2, r0
 800308a:	460b      	mov	r3, r1
 800308c:	4613      	mov	r3, r2
 800308e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003092:	e065      	b.n	8003160 <HAL_RCC_GetSysClockFreq+0x420>
 8003094:	40023800 	.word	0x40023800
 8003098:	00f42400 	.word	0x00f42400
 800309c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030a0:	4b3d      	ldr	r3, [pc, #244]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x458>)
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	099b      	lsrs	r3, r3, #6
 80030a6:	2200      	movs	r2, #0
 80030a8:	4618      	mov	r0, r3
 80030aa:	4611      	mov	r1, r2
 80030ac:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80030b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80030b2:	2300      	movs	r3, #0
 80030b4:	657b      	str	r3, [r7, #84]	@ 0x54
 80030b6:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80030ba:	4642      	mov	r2, r8
 80030bc:	464b      	mov	r3, r9
 80030be:	f04f 0000 	mov.w	r0, #0
 80030c2:	f04f 0100 	mov.w	r1, #0
 80030c6:	0159      	lsls	r1, r3, #5
 80030c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030cc:	0150      	lsls	r0, r2, #5
 80030ce:	4602      	mov	r2, r0
 80030d0:	460b      	mov	r3, r1
 80030d2:	4641      	mov	r1, r8
 80030d4:	1a51      	subs	r1, r2, r1
 80030d6:	60b9      	str	r1, [r7, #8]
 80030d8:	4649      	mov	r1, r9
 80030da:	eb63 0301 	sbc.w	r3, r3, r1
 80030de:	60fb      	str	r3, [r7, #12]
 80030e0:	f04f 0200 	mov.w	r2, #0
 80030e4:	f04f 0300 	mov.w	r3, #0
 80030e8:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80030ec:	4659      	mov	r1, fp
 80030ee:	018b      	lsls	r3, r1, #6
 80030f0:	4651      	mov	r1, sl
 80030f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80030f6:	4651      	mov	r1, sl
 80030f8:	018a      	lsls	r2, r1, #6
 80030fa:	4651      	mov	r1, sl
 80030fc:	1a54      	subs	r4, r2, r1
 80030fe:	4659      	mov	r1, fp
 8003100:	eb63 0501 	sbc.w	r5, r3, r1
 8003104:	f04f 0200 	mov.w	r2, #0
 8003108:	f04f 0300 	mov.w	r3, #0
 800310c:	00eb      	lsls	r3, r5, #3
 800310e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003112:	00e2      	lsls	r2, r4, #3
 8003114:	4614      	mov	r4, r2
 8003116:	461d      	mov	r5, r3
 8003118:	4643      	mov	r3, r8
 800311a:	18e3      	adds	r3, r4, r3
 800311c:	603b      	str	r3, [r7, #0]
 800311e:	464b      	mov	r3, r9
 8003120:	eb45 0303 	adc.w	r3, r5, r3
 8003124:	607b      	str	r3, [r7, #4]
 8003126:	f04f 0200 	mov.w	r2, #0
 800312a:	f04f 0300 	mov.w	r3, #0
 800312e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003132:	4629      	mov	r1, r5
 8003134:	028b      	lsls	r3, r1, #10
 8003136:	4621      	mov	r1, r4
 8003138:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800313c:	4621      	mov	r1, r4
 800313e:	028a      	lsls	r2, r1, #10
 8003140:	4610      	mov	r0, r2
 8003142:	4619      	mov	r1, r3
 8003144:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003148:	2200      	movs	r2, #0
 800314a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800314c:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800314e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003152:	f7fd fd15 	bl	8000b80 <__aeabi_uldivmod>
 8003156:	4602      	mov	r2, r0
 8003158:	460b      	mov	r3, r1
 800315a:	4613      	mov	r3, r2
 800315c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003160:	4b0d      	ldr	r3, [pc, #52]	@ (8003198 <HAL_RCC_GetSysClockFreq+0x458>)
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	0f1b      	lsrs	r3, r3, #28
 8003166:	f003 0307 	and.w	r3, r3, #7
 800316a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800316e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003172:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003176:	fbb2 f3f3 	udiv	r3, r2, r3
 800317a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800317e:	e003      	b.n	8003188 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003180:	4b06      	ldr	r3, [pc, #24]	@ (800319c <HAL_RCC_GetSysClockFreq+0x45c>)
 8003182:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003186:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003188:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 800318c:	4618      	mov	r0, r3
 800318e:	37b8      	adds	r7, #184	@ 0xb8
 8003190:	46bd      	mov	sp, r7
 8003192:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003196:	bf00      	nop
 8003198:	40023800 	.word	0x40023800
 800319c:	00f42400 	.word	0x00f42400

080031a0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b086      	sub	sp, #24
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d101      	bne.n	80031b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e28d      	b.n	80036ce <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0301 	and.w	r3, r3, #1
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	f000 8083 	beq.w	80032c6 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80031c0:	4b94      	ldr	r3, [pc, #592]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	f003 030c 	and.w	r3, r3, #12
 80031c8:	2b04      	cmp	r3, #4
 80031ca:	d019      	beq.n	8003200 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80031cc:	4b91      	ldr	r3, [pc, #580]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	f003 030c 	and.w	r3, r3, #12
        || \
 80031d4:	2b08      	cmp	r3, #8
 80031d6:	d106      	bne.n	80031e6 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80031d8:	4b8e      	ldr	r3, [pc, #568]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80031e4:	d00c      	beq.n	8003200 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031e6:	4b8b      	ldr	r3, [pc, #556]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80031ee:	2b0c      	cmp	r3, #12
 80031f0:	d112      	bne.n	8003218 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031f2:	4b88      	ldr	r3, [pc, #544]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031fa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80031fe:	d10b      	bne.n	8003218 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003200:	4b84      	ldr	r3, [pc, #528]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d05b      	beq.n	80032c4 <HAL_RCC_OscConfig+0x124>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d157      	bne.n	80032c4 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	e25a      	b.n	80036ce <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003220:	d106      	bne.n	8003230 <HAL_RCC_OscConfig+0x90>
 8003222:	4b7c      	ldr	r3, [pc, #496]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a7b      	ldr	r2, [pc, #492]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 8003228:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800322c:	6013      	str	r3, [r2, #0]
 800322e:	e01d      	b.n	800326c <HAL_RCC_OscConfig+0xcc>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003238:	d10c      	bne.n	8003254 <HAL_RCC_OscConfig+0xb4>
 800323a:	4b76      	ldr	r3, [pc, #472]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a75      	ldr	r2, [pc, #468]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 8003240:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003244:	6013      	str	r3, [r2, #0]
 8003246:	4b73      	ldr	r3, [pc, #460]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a72      	ldr	r2, [pc, #456]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 800324c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003250:	6013      	str	r3, [r2, #0]
 8003252:	e00b      	b.n	800326c <HAL_RCC_OscConfig+0xcc>
 8003254:	4b6f      	ldr	r3, [pc, #444]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4a6e      	ldr	r2, [pc, #440]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 800325a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800325e:	6013      	str	r3, [r2, #0]
 8003260:	4b6c      	ldr	r3, [pc, #432]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a6b      	ldr	r2, [pc, #428]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 8003266:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800326a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	685b      	ldr	r3, [r3, #4]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d013      	beq.n	800329c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003274:	f7ff f96a 	bl	800254c <HAL_GetTick>
 8003278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800327a:	e008      	b.n	800328e <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800327c:	f7ff f966 	bl	800254c <HAL_GetTick>
 8003280:	4602      	mov	r2, r0
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	1ad3      	subs	r3, r2, r3
 8003286:	2b64      	cmp	r3, #100	@ 0x64
 8003288:	d901      	bls.n	800328e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e21f      	b.n	80036ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800328e:	4b61      	ldr	r3, [pc, #388]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d0f0      	beq.n	800327c <HAL_RCC_OscConfig+0xdc>
 800329a:	e014      	b.n	80032c6 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800329c:	f7ff f956 	bl	800254c <HAL_GetTick>
 80032a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032a2:	e008      	b.n	80032b6 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032a4:	f7ff f952 	bl	800254c <HAL_GetTick>
 80032a8:	4602      	mov	r2, r0
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	2b64      	cmp	r3, #100	@ 0x64
 80032b0:	d901      	bls.n	80032b6 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e20b      	b.n	80036ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032b6:	4b57      	ldr	r3, [pc, #348]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d1f0      	bne.n	80032a4 <HAL_RCC_OscConfig+0x104>
 80032c2:	e000      	b.n	80032c6 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 0302 	and.w	r3, r3, #2
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d06f      	beq.n	80033b2 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80032d2:	4b50      	ldr	r3, [pc, #320]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	f003 030c 	and.w	r3, r3, #12
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d017      	beq.n	800330e <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80032de:	4b4d      	ldr	r3, [pc, #308]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	f003 030c 	and.w	r3, r3, #12
        || \
 80032e6:	2b08      	cmp	r3, #8
 80032e8:	d105      	bne.n	80032f6 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80032ea:	4b4a      	ldr	r3, [pc, #296]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d00b      	beq.n	800330e <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032f6:	4b47      	ldr	r3, [pc, #284]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80032fe:	2b0c      	cmp	r3, #12
 8003300:	d11c      	bne.n	800333c <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003302:	4b44      	ldr	r3, [pc, #272]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800330a:	2b00      	cmp	r3, #0
 800330c:	d116      	bne.n	800333c <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800330e:	4b41      	ldr	r3, [pc, #260]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0302 	and.w	r3, r3, #2
 8003316:	2b00      	cmp	r3, #0
 8003318:	d005      	beq.n	8003326 <HAL_RCC_OscConfig+0x186>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	68db      	ldr	r3, [r3, #12]
 800331e:	2b01      	cmp	r3, #1
 8003320:	d001      	beq.n	8003326 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e1d3      	b.n	80036ce <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003326:	4b3b      	ldr	r3, [pc, #236]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	691b      	ldr	r3, [r3, #16]
 8003332:	00db      	lsls	r3, r3, #3
 8003334:	4937      	ldr	r1, [pc, #220]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 8003336:	4313      	orrs	r3, r2
 8003338:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800333a:	e03a      	b.n	80033b2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	68db      	ldr	r3, [r3, #12]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d020      	beq.n	8003386 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003344:	4b34      	ldr	r3, [pc, #208]	@ (8003418 <HAL_RCC_OscConfig+0x278>)
 8003346:	2201      	movs	r2, #1
 8003348:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800334a:	f7ff f8ff 	bl	800254c <HAL_GetTick>
 800334e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003350:	e008      	b.n	8003364 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003352:	f7ff f8fb 	bl	800254c <HAL_GetTick>
 8003356:	4602      	mov	r2, r0
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	2b02      	cmp	r3, #2
 800335e:	d901      	bls.n	8003364 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003360:	2303      	movs	r3, #3
 8003362:	e1b4      	b.n	80036ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003364:	4b2b      	ldr	r3, [pc, #172]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 0302 	and.w	r3, r3, #2
 800336c:	2b00      	cmp	r3, #0
 800336e:	d0f0      	beq.n	8003352 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003370:	4b28      	ldr	r3, [pc, #160]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	691b      	ldr	r3, [r3, #16]
 800337c:	00db      	lsls	r3, r3, #3
 800337e:	4925      	ldr	r1, [pc, #148]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 8003380:	4313      	orrs	r3, r2
 8003382:	600b      	str	r3, [r1, #0]
 8003384:	e015      	b.n	80033b2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003386:	4b24      	ldr	r3, [pc, #144]	@ (8003418 <HAL_RCC_OscConfig+0x278>)
 8003388:	2200      	movs	r2, #0
 800338a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800338c:	f7ff f8de 	bl	800254c <HAL_GetTick>
 8003390:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003392:	e008      	b.n	80033a6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003394:	f7ff f8da 	bl	800254c <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	2b02      	cmp	r3, #2
 80033a0:	d901      	bls.n	80033a6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80033a2:	2303      	movs	r3, #3
 80033a4:	e193      	b.n	80036ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80033a6:	4b1b      	ldr	r3, [pc, #108]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0302 	and.w	r3, r3, #2
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d1f0      	bne.n	8003394 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 0308 	and.w	r3, r3, #8
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d036      	beq.n	800342c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	695b      	ldr	r3, [r3, #20]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d016      	beq.n	80033f4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033c6:	4b15      	ldr	r3, [pc, #84]	@ (800341c <HAL_RCC_OscConfig+0x27c>)
 80033c8:	2201      	movs	r2, #1
 80033ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033cc:	f7ff f8be 	bl	800254c <HAL_GetTick>
 80033d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033d2:	e008      	b.n	80033e6 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033d4:	f7ff f8ba 	bl	800254c <HAL_GetTick>
 80033d8:	4602      	mov	r2, r0
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	1ad3      	subs	r3, r2, r3
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d901      	bls.n	80033e6 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80033e2:	2303      	movs	r3, #3
 80033e4:	e173      	b.n	80036ce <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033e6:	4b0b      	ldr	r3, [pc, #44]	@ (8003414 <HAL_RCC_OscConfig+0x274>)
 80033e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033ea:	f003 0302 	and.w	r3, r3, #2
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d0f0      	beq.n	80033d4 <HAL_RCC_OscConfig+0x234>
 80033f2:	e01b      	b.n	800342c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033f4:	4b09      	ldr	r3, [pc, #36]	@ (800341c <HAL_RCC_OscConfig+0x27c>)
 80033f6:	2200      	movs	r2, #0
 80033f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033fa:	f7ff f8a7 	bl	800254c <HAL_GetTick>
 80033fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003400:	e00e      	b.n	8003420 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003402:	f7ff f8a3 	bl	800254c <HAL_GetTick>
 8003406:	4602      	mov	r2, r0
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	1ad3      	subs	r3, r2, r3
 800340c:	2b02      	cmp	r3, #2
 800340e:	d907      	bls.n	8003420 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003410:	2303      	movs	r3, #3
 8003412:	e15c      	b.n	80036ce <HAL_RCC_OscConfig+0x52e>
 8003414:	40023800 	.word	0x40023800
 8003418:	42470000 	.word	0x42470000
 800341c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003420:	4b8a      	ldr	r3, [pc, #552]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 8003422:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003424:	f003 0302 	and.w	r3, r3, #2
 8003428:	2b00      	cmp	r3, #0
 800342a:	d1ea      	bne.n	8003402 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0304 	and.w	r3, r3, #4
 8003434:	2b00      	cmp	r3, #0
 8003436:	f000 8097 	beq.w	8003568 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800343a:	2300      	movs	r3, #0
 800343c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800343e:	4b83      	ldr	r3, [pc, #524]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 8003440:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003442:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003446:	2b00      	cmp	r3, #0
 8003448:	d10f      	bne.n	800346a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800344a:	2300      	movs	r3, #0
 800344c:	60bb      	str	r3, [r7, #8]
 800344e:	4b7f      	ldr	r3, [pc, #508]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 8003450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003452:	4a7e      	ldr	r2, [pc, #504]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 8003454:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003458:	6413      	str	r3, [r2, #64]	@ 0x40
 800345a:	4b7c      	ldr	r3, [pc, #496]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 800345c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800345e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003462:	60bb      	str	r3, [r7, #8]
 8003464:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003466:	2301      	movs	r3, #1
 8003468:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800346a:	4b79      	ldr	r3, [pc, #484]	@ (8003650 <HAL_RCC_OscConfig+0x4b0>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003472:	2b00      	cmp	r3, #0
 8003474:	d118      	bne.n	80034a8 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003476:	4b76      	ldr	r3, [pc, #472]	@ (8003650 <HAL_RCC_OscConfig+0x4b0>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a75      	ldr	r2, [pc, #468]	@ (8003650 <HAL_RCC_OscConfig+0x4b0>)
 800347c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003480:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003482:	f7ff f863 	bl	800254c <HAL_GetTick>
 8003486:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003488:	e008      	b.n	800349c <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800348a:	f7ff f85f 	bl	800254c <HAL_GetTick>
 800348e:	4602      	mov	r2, r0
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	2b02      	cmp	r3, #2
 8003496:	d901      	bls.n	800349c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003498:	2303      	movs	r3, #3
 800349a:	e118      	b.n	80036ce <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800349c:	4b6c      	ldr	r3, [pc, #432]	@ (8003650 <HAL_RCC_OscConfig+0x4b0>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d0f0      	beq.n	800348a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	689b      	ldr	r3, [r3, #8]
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d106      	bne.n	80034be <HAL_RCC_OscConfig+0x31e>
 80034b0:	4b66      	ldr	r3, [pc, #408]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 80034b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034b4:	4a65      	ldr	r2, [pc, #404]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 80034b6:	f043 0301 	orr.w	r3, r3, #1
 80034ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80034bc:	e01c      	b.n	80034f8 <HAL_RCC_OscConfig+0x358>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	2b05      	cmp	r3, #5
 80034c4:	d10c      	bne.n	80034e0 <HAL_RCC_OscConfig+0x340>
 80034c6:	4b61      	ldr	r3, [pc, #388]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 80034c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034ca:	4a60      	ldr	r2, [pc, #384]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 80034cc:	f043 0304 	orr.w	r3, r3, #4
 80034d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80034d2:	4b5e      	ldr	r3, [pc, #376]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 80034d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034d6:	4a5d      	ldr	r2, [pc, #372]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 80034d8:	f043 0301 	orr.w	r3, r3, #1
 80034dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80034de:	e00b      	b.n	80034f8 <HAL_RCC_OscConfig+0x358>
 80034e0:	4b5a      	ldr	r3, [pc, #360]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 80034e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034e4:	4a59      	ldr	r2, [pc, #356]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 80034e6:	f023 0301 	bic.w	r3, r3, #1
 80034ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80034ec:	4b57      	ldr	r3, [pc, #348]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 80034ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034f0:	4a56      	ldr	r2, [pc, #344]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 80034f2:	f023 0304 	bic.w	r3, r3, #4
 80034f6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d015      	beq.n	800352c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003500:	f7ff f824 	bl	800254c <HAL_GetTick>
 8003504:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003506:	e00a      	b.n	800351e <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003508:	f7ff f820 	bl	800254c <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003516:	4293      	cmp	r3, r2
 8003518:	d901      	bls.n	800351e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800351a:	2303      	movs	r3, #3
 800351c:	e0d7      	b.n	80036ce <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800351e:	4b4b      	ldr	r3, [pc, #300]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 8003520:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003522:	f003 0302 	and.w	r3, r3, #2
 8003526:	2b00      	cmp	r3, #0
 8003528:	d0ee      	beq.n	8003508 <HAL_RCC_OscConfig+0x368>
 800352a:	e014      	b.n	8003556 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800352c:	f7ff f80e 	bl	800254c <HAL_GetTick>
 8003530:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003532:	e00a      	b.n	800354a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003534:	f7ff f80a 	bl	800254c <HAL_GetTick>
 8003538:	4602      	mov	r2, r0
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	1ad3      	subs	r3, r2, r3
 800353e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003542:	4293      	cmp	r3, r2
 8003544:	d901      	bls.n	800354a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003546:	2303      	movs	r3, #3
 8003548:	e0c1      	b.n	80036ce <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800354a:	4b40      	ldr	r3, [pc, #256]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 800354c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800354e:	f003 0302 	and.w	r3, r3, #2
 8003552:	2b00      	cmp	r3, #0
 8003554:	d1ee      	bne.n	8003534 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003556:	7dfb      	ldrb	r3, [r7, #23]
 8003558:	2b01      	cmp	r3, #1
 800355a:	d105      	bne.n	8003568 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800355c:	4b3b      	ldr	r3, [pc, #236]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 800355e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003560:	4a3a      	ldr	r2, [pc, #232]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 8003562:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003566:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	699b      	ldr	r3, [r3, #24]
 800356c:	2b00      	cmp	r3, #0
 800356e:	f000 80ad 	beq.w	80036cc <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003572:	4b36      	ldr	r3, [pc, #216]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	f003 030c 	and.w	r3, r3, #12
 800357a:	2b08      	cmp	r3, #8
 800357c:	d060      	beq.n	8003640 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	699b      	ldr	r3, [r3, #24]
 8003582:	2b02      	cmp	r3, #2
 8003584:	d145      	bne.n	8003612 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003586:	4b33      	ldr	r3, [pc, #204]	@ (8003654 <HAL_RCC_OscConfig+0x4b4>)
 8003588:	2200      	movs	r2, #0
 800358a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800358c:	f7fe ffde 	bl	800254c <HAL_GetTick>
 8003590:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003592:	e008      	b.n	80035a6 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003594:	f7fe ffda 	bl	800254c <HAL_GetTick>
 8003598:	4602      	mov	r2, r0
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	1ad3      	subs	r3, r2, r3
 800359e:	2b02      	cmp	r3, #2
 80035a0:	d901      	bls.n	80035a6 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e093      	b.n	80036ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035a6:	4b29      	ldr	r3, [pc, #164]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d1f0      	bne.n	8003594 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	69da      	ldr	r2, [r3, #28]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6a1b      	ldr	r3, [r3, #32]
 80035ba:	431a      	orrs	r2, r3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035c0:	019b      	lsls	r3, r3, #6
 80035c2:	431a      	orrs	r2, r3
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c8:	085b      	lsrs	r3, r3, #1
 80035ca:	3b01      	subs	r3, #1
 80035cc:	041b      	lsls	r3, r3, #16
 80035ce:	431a      	orrs	r2, r3
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035d4:	061b      	lsls	r3, r3, #24
 80035d6:	431a      	orrs	r2, r3
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035dc:	071b      	lsls	r3, r3, #28
 80035de:	491b      	ldr	r1, [pc, #108]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035e4:	4b1b      	ldr	r3, [pc, #108]	@ (8003654 <HAL_RCC_OscConfig+0x4b4>)
 80035e6:	2201      	movs	r2, #1
 80035e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035ea:	f7fe ffaf 	bl	800254c <HAL_GetTick>
 80035ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035f0:	e008      	b.n	8003604 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035f2:	f7fe ffab 	bl	800254c <HAL_GetTick>
 80035f6:	4602      	mov	r2, r0
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	1ad3      	subs	r3, r2, r3
 80035fc:	2b02      	cmp	r3, #2
 80035fe:	d901      	bls.n	8003604 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003600:	2303      	movs	r3, #3
 8003602:	e064      	b.n	80036ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003604:	4b11      	ldr	r3, [pc, #68]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800360c:	2b00      	cmp	r3, #0
 800360e:	d0f0      	beq.n	80035f2 <HAL_RCC_OscConfig+0x452>
 8003610:	e05c      	b.n	80036cc <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003612:	4b10      	ldr	r3, [pc, #64]	@ (8003654 <HAL_RCC_OscConfig+0x4b4>)
 8003614:	2200      	movs	r2, #0
 8003616:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003618:	f7fe ff98 	bl	800254c <HAL_GetTick>
 800361c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800361e:	e008      	b.n	8003632 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003620:	f7fe ff94 	bl	800254c <HAL_GetTick>
 8003624:	4602      	mov	r2, r0
 8003626:	693b      	ldr	r3, [r7, #16]
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	2b02      	cmp	r3, #2
 800362c:	d901      	bls.n	8003632 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800362e:	2303      	movs	r3, #3
 8003630:	e04d      	b.n	80036ce <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003632:	4b06      	ldr	r3, [pc, #24]	@ (800364c <HAL_RCC_OscConfig+0x4ac>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d1f0      	bne.n	8003620 <HAL_RCC_OscConfig+0x480>
 800363e:	e045      	b.n	80036cc <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	699b      	ldr	r3, [r3, #24]
 8003644:	2b01      	cmp	r3, #1
 8003646:	d107      	bne.n	8003658 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e040      	b.n	80036ce <HAL_RCC_OscConfig+0x52e>
 800364c:	40023800 	.word	0x40023800
 8003650:	40007000 	.word	0x40007000
 8003654:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003658:	4b1f      	ldr	r3, [pc, #124]	@ (80036d8 <HAL_RCC_OscConfig+0x538>)
 800365a:	685b      	ldr	r3, [r3, #4]
 800365c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	699b      	ldr	r3, [r3, #24]
 8003662:	2b01      	cmp	r3, #1
 8003664:	d030      	beq.n	80036c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003670:	429a      	cmp	r2, r3
 8003672:	d129      	bne.n	80036c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800367e:	429a      	cmp	r2, r3
 8003680:	d122      	bne.n	80036c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003682:	68fa      	ldr	r2, [r7, #12]
 8003684:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003688:	4013      	ands	r3, r2
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800368e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003690:	4293      	cmp	r3, r2
 8003692:	d119      	bne.n	80036c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800369e:	085b      	lsrs	r3, r3, #1
 80036a0:	3b01      	subs	r3, #1
 80036a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d10f      	bne.n	80036c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d107      	bne.n	80036c8 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036c2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80036c4:	429a      	cmp	r2, r3
 80036c6:	d001      	beq.n	80036cc <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80036c8:	2301      	movs	r3, #1
 80036ca:	e000      	b.n	80036ce <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3718      	adds	r7, #24
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	40023800 	.word	0x40023800

080036dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d101      	bne.n	80036ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e042      	b.n	8003774 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d106      	bne.n	8003708 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f7fe fe08 	bl	8002318 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2224      	movs	r2, #36	@ 0x24
 800370c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	68da      	ldr	r2, [r3, #12]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800371e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f000 f82b 	bl	800377c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	691a      	ldr	r2, [r3, #16]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003734:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	695a      	ldr	r2, [r3, #20]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003744:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	68da      	ldr	r2, [r3, #12]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003754:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2220      	movs	r2, #32
 8003760:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2220      	movs	r2, #32
 8003768:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2200      	movs	r2, #0
 8003770:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003772:	2300      	movs	r3, #0
}
 8003774:	4618      	mov	r0, r3
 8003776:	3708      	adds	r7, #8
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}

0800377c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800377c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003780:	b0c0      	sub	sp, #256	@ 0x100
 8003782:	af00      	add	r7, sp, #0
 8003784:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	691b      	ldr	r3, [r3, #16]
 8003790:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003798:	68d9      	ldr	r1, [r3, #12]
 800379a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	ea40 0301 	orr.w	r3, r0, r1
 80037a4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80037a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037aa:	689a      	ldr	r2, [r3, #8]
 80037ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037b0:	691b      	ldr	r3, [r3, #16]
 80037b2:	431a      	orrs	r2, r3
 80037b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037b8:	695b      	ldr	r3, [r3, #20]
 80037ba:	431a      	orrs	r2, r3
 80037bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037c0:	69db      	ldr	r3, [r3, #28]
 80037c2:	4313      	orrs	r3, r2
 80037c4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80037c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80037d4:	f021 010c 	bic.w	r1, r1, #12
 80037d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80037e2:	430b      	orrs	r3, r1
 80037e4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80037e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	695b      	ldr	r3, [r3, #20]
 80037ee:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80037f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037f6:	6999      	ldr	r1, [r3, #24]
 80037f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	ea40 0301 	orr.w	r3, r0, r1
 8003802:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	4b8f      	ldr	r3, [pc, #572]	@ (8003a48 <UART_SetConfig+0x2cc>)
 800380c:	429a      	cmp	r2, r3
 800380e:	d005      	beq.n	800381c <UART_SetConfig+0xa0>
 8003810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	4b8d      	ldr	r3, [pc, #564]	@ (8003a4c <UART_SetConfig+0x2d0>)
 8003818:	429a      	cmp	r2, r3
 800381a:	d104      	bne.n	8003826 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800381c:	f7ff fa7c 	bl	8002d18 <HAL_RCC_GetPCLK2Freq>
 8003820:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003824:	e003      	b.n	800382e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003826:	f7ff fa63 	bl	8002cf0 <HAL_RCC_GetPCLK1Freq>
 800382a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800382e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003832:	69db      	ldr	r3, [r3, #28]
 8003834:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003838:	f040 810c 	bne.w	8003a54 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800383c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003840:	2200      	movs	r2, #0
 8003842:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003846:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800384a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800384e:	4622      	mov	r2, r4
 8003850:	462b      	mov	r3, r5
 8003852:	1891      	adds	r1, r2, r2
 8003854:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003856:	415b      	adcs	r3, r3
 8003858:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800385a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800385e:	4621      	mov	r1, r4
 8003860:	eb12 0801 	adds.w	r8, r2, r1
 8003864:	4629      	mov	r1, r5
 8003866:	eb43 0901 	adc.w	r9, r3, r1
 800386a:	f04f 0200 	mov.w	r2, #0
 800386e:	f04f 0300 	mov.w	r3, #0
 8003872:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003876:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800387a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800387e:	4690      	mov	r8, r2
 8003880:	4699      	mov	r9, r3
 8003882:	4623      	mov	r3, r4
 8003884:	eb18 0303 	adds.w	r3, r8, r3
 8003888:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800388c:	462b      	mov	r3, r5
 800388e:	eb49 0303 	adc.w	r3, r9, r3
 8003892:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003896:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	2200      	movs	r2, #0
 800389e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80038a2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80038a6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80038aa:	460b      	mov	r3, r1
 80038ac:	18db      	adds	r3, r3, r3
 80038ae:	653b      	str	r3, [r7, #80]	@ 0x50
 80038b0:	4613      	mov	r3, r2
 80038b2:	eb42 0303 	adc.w	r3, r2, r3
 80038b6:	657b      	str	r3, [r7, #84]	@ 0x54
 80038b8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80038bc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80038c0:	f7fd f95e 	bl	8000b80 <__aeabi_uldivmod>
 80038c4:	4602      	mov	r2, r0
 80038c6:	460b      	mov	r3, r1
 80038c8:	4b61      	ldr	r3, [pc, #388]	@ (8003a50 <UART_SetConfig+0x2d4>)
 80038ca:	fba3 2302 	umull	r2, r3, r3, r2
 80038ce:	095b      	lsrs	r3, r3, #5
 80038d0:	011c      	lsls	r4, r3, #4
 80038d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038d6:	2200      	movs	r2, #0
 80038d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80038dc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80038e0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80038e4:	4642      	mov	r2, r8
 80038e6:	464b      	mov	r3, r9
 80038e8:	1891      	adds	r1, r2, r2
 80038ea:	64b9      	str	r1, [r7, #72]	@ 0x48
 80038ec:	415b      	adcs	r3, r3
 80038ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80038f0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80038f4:	4641      	mov	r1, r8
 80038f6:	eb12 0a01 	adds.w	sl, r2, r1
 80038fa:	4649      	mov	r1, r9
 80038fc:	eb43 0b01 	adc.w	fp, r3, r1
 8003900:	f04f 0200 	mov.w	r2, #0
 8003904:	f04f 0300 	mov.w	r3, #0
 8003908:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800390c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003910:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003914:	4692      	mov	sl, r2
 8003916:	469b      	mov	fp, r3
 8003918:	4643      	mov	r3, r8
 800391a:	eb1a 0303 	adds.w	r3, sl, r3
 800391e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003922:	464b      	mov	r3, r9
 8003924:	eb4b 0303 	adc.w	r3, fp, r3
 8003928:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800392c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	2200      	movs	r2, #0
 8003934:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003938:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800393c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003940:	460b      	mov	r3, r1
 8003942:	18db      	adds	r3, r3, r3
 8003944:	643b      	str	r3, [r7, #64]	@ 0x40
 8003946:	4613      	mov	r3, r2
 8003948:	eb42 0303 	adc.w	r3, r2, r3
 800394c:	647b      	str	r3, [r7, #68]	@ 0x44
 800394e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003952:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003956:	f7fd f913 	bl	8000b80 <__aeabi_uldivmod>
 800395a:	4602      	mov	r2, r0
 800395c:	460b      	mov	r3, r1
 800395e:	4611      	mov	r1, r2
 8003960:	4b3b      	ldr	r3, [pc, #236]	@ (8003a50 <UART_SetConfig+0x2d4>)
 8003962:	fba3 2301 	umull	r2, r3, r3, r1
 8003966:	095b      	lsrs	r3, r3, #5
 8003968:	2264      	movs	r2, #100	@ 0x64
 800396a:	fb02 f303 	mul.w	r3, r2, r3
 800396e:	1acb      	subs	r3, r1, r3
 8003970:	00db      	lsls	r3, r3, #3
 8003972:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003976:	4b36      	ldr	r3, [pc, #216]	@ (8003a50 <UART_SetConfig+0x2d4>)
 8003978:	fba3 2302 	umull	r2, r3, r3, r2
 800397c:	095b      	lsrs	r3, r3, #5
 800397e:	005b      	lsls	r3, r3, #1
 8003980:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003984:	441c      	add	r4, r3
 8003986:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800398a:	2200      	movs	r2, #0
 800398c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003990:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003994:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003998:	4642      	mov	r2, r8
 800399a:	464b      	mov	r3, r9
 800399c:	1891      	adds	r1, r2, r2
 800399e:	63b9      	str	r1, [r7, #56]	@ 0x38
 80039a0:	415b      	adcs	r3, r3
 80039a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80039a4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80039a8:	4641      	mov	r1, r8
 80039aa:	1851      	adds	r1, r2, r1
 80039ac:	6339      	str	r1, [r7, #48]	@ 0x30
 80039ae:	4649      	mov	r1, r9
 80039b0:	414b      	adcs	r3, r1
 80039b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80039b4:	f04f 0200 	mov.w	r2, #0
 80039b8:	f04f 0300 	mov.w	r3, #0
 80039bc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80039c0:	4659      	mov	r1, fp
 80039c2:	00cb      	lsls	r3, r1, #3
 80039c4:	4651      	mov	r1, sl
 80039c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039ca:	4651      	mov	r1, sl
 80039cc:	00ca      	lsls	r2, r1, #3
 80039ce:	4610      	mov	r0, r2
 80039d0:	4619      	mov	r1, r3
 80039d2:	4603      	mov	r3, r0
 80039d4:	4642      	mov	r2, r8
 80039d6:	189b      	adds	r3, r3, r2
 80039d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80039dc:	464b      	mov	r3, r9
 80039de:	460a      	mov	r2, r1
 80039e0:	eb42 0303 	adc.w	r3, r2, r3
 80039e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80039e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	2200      	movs	r2, #0
 80039f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80039f4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80039f8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80039fc:	460b      	mov	r3, r1
 80039fe:	18db      	adds	r3, r3, r3
 8003a00:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a02:	4613      	mov	r3, r2
 8003a04:	eb42 0303 	adc.w	r3, r2, r3
 8003a08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003a0a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003a0e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003a12:	f7fd f8b5 	bl	8000b80 <__aeabi_uldivmod>
 8003a16:	4602      	mov	r2, r0
 8003a18:	460b      	mov	r3, r1
 8003a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8003a50 <UART_SetConfig+0x2d4>)
 8003a1c:	fba3 1302 	umull	r1, r3, r3, r2
 8003a20:	095b      	lsrs	r3, r3, #5
 8003a22:	2164      	movs	r1, #100	@ 0x64
 8003a24:	fb01 f303 	mul.w	r3, r1, r3
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	00db      	lsls	r3, r3, #3
 8003a2c:	3332      	adds	r3, #50	@ 0x32
 8003a2e:	4a08      	ldr	r2, [pc, #32]	@ (8003a50 <UART_SetConfig+0x2d4>)
 8003a30:	fba2 2303 	umull	r2, r3, r2, r3
 8003a34:	095b      	lsrs	r3, r3, #5
 8003a36:	f003 0207 	and.w	r2, r3, #7
 8003a3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4422      	add	r2, r4
 8003a42:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003a44:	e106      	b.n	8003c54 <UART_SetConfig+0x4d8>
 8003a46:	bf00      	nop
 8003a48:	40011000 	.word	0x40011000
 8003a4c:	40011400 	.word	0x40011400
 8003a50:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003a58:	2200      	movs	r2, #0
 8003a5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003a5e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003a62:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003a66:	4642      	mov	r2, r8
 8003a68:	464b      	mov	r3, r9
 8003a6a:	1891      	adds	r1, r2, r2
 8003a6c:	6239      	str	r1, [r7, #32]
 8003a6e:	415b      	adcs	r3, r3
 8003a70:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a72:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003a76:	4641      	mov	r1, r8
 8003a78:	1854      	adds	r4, r2, r1
 8003a7a:	4649      	mov	r1, r9
 8003a7c:	eb43 0501 	adc.w	r5, r3, r1
 8003a80:	f04f 0200 	mov.w	r2, #0
 8003a84:	f04f 0300 	mov.w	r3, #0
 8003a88:	00eb      	lsls	r3, r5, #3
 8003a8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a8e:	00e2      	lsls	r2, r4, #3
 8003a90:	4614      	mov	r4, r2
 8003a92:	461d      	mov	r5, r3
 8003a94:	4643      	mov	r3, r8
 8003a96:	18e3      	adds	r3, r4, r3
 8003a98:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003a9c:	464b      	mov	r3, r9
 8003a9e:	eb45 0303 	adc.w	r3, r5, r3
 8003aa2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003aa6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003ab2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003ab6:	f04f 0200 	mov.w	r2, #0
 8003aba:	f04f 0300 	mov.w	r3, #0
 8003abe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003ac2:	4629      	mov	r1, r5
 8003ac4:	008b      	lsls	r3, r1, #2
 8003ac6:	4621      	mov	r1, r4
 8003ac8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003acc:	4621      	mov	r1, r4
 8003ace:	008a      	lsls	r2, r1, #2
 8003ad0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003ad4:	f7fd f854 	bl	8000b80 <__aeabi_uldivmod>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	460b      	mov	r3, r1
 8003adc:	4b60      	ldr	r3, [pc, #384]	@ (8003c60 <UART_SetConfig+0x4e4>)
 8003ade:	fba3 2302 	umull	r2, r3, r3, r2
 8003ae2:	095b      	lsrs	r3, r3, #5
 8003ae4:	011c      	lsls	r4, r3, #4
 8003ae6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003aea:	2200      	movs	r2, #0
 8003aec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003af0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003af4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003af8:	4642      	mov	r2, r8
 8003afa:	464b      	mov	r3, r9
 8003afc:	1891      	adds	r1, r2, r2
 8003afe:	61b9      	str	r1, [r7, #24]
 8003b00:	415b      	adcs	r3, r3
 8003b02:	61fb      	str	r3, [r7, #28]
 8003b04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b08:	4641      	mov	r1, r8
 8003b0a:	1851      	adds	r1, r2, r1
 8003b0c:	6139      	str	r1, [r7, #16]
 8003b0e:	4649      	mov	r1, r9
 8003b10:	414b      	adcs	r3, r1
 8003b12:	617b      	str	r3, [r7, #20]
 8003b14:	f04f 0200 	mov.w	r2, #0
 8003b18:	f04f 0300 	mov.w	r3, #0
 8003b1c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b20:	4659      	mov	r1, fp
 8003b22:	00cb      	lsls	r3, r1, #3
 8003b24:	4651      	mov	r1, sl
 8003b26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003b2a:	4651      	mov	r1, sl
 8003b2c:	00ca      	lsls	r2, r1, #3
 8003b2e:	4610      	mov	r0, r2
 8003b30:	4619      	mov	r1, r3
 8003b32:	4603      	mov	r3, r0
 8003b34:	4642      	mov	r2, r8
 8003b36:	189b      	adds	r3, r3, r2
 8003b38:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003b3c:	464b      	mov	r3, r9
 8003b3e:	460a      	mov	r2, r1
 8003b40:	eb42 0303 	adc.w	r3, r2, r3
 8003b44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003b48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003b52:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003b54:	f04f 0200 	mov.w	r2, #0
 8003b58:	f04f 0300 	mov.w	r3, #0
 8003b5c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003b60:	4649      	mov	r1, r9
 8003b62:	008b      	lsls	r3, r1, #2
 8003b64:	4641      	mov	r1, r8
 8003b66:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003b6a:	4641      	mov	r1, r8
 8003b6c:	008a      	lsls	r2, r1, #2
 8003b6e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003b72:	f7fd f805 	bl	8000b80 <__aeabi_uldivmod>
 8003b76:	4602      	mov	r2, r0
 8003b78:	460b      	mov	r3, r1
 8003b7a:	4611      	mov	r1, r2
 8003b7c:	4b38      	ldr	r3, [pc, #224]	@ (8003c60 <UART_SetConfig+0x4e4>)
 8003b7e:	fba3 2301 	umull	r2, r3, r3, r1
 8003b82:	095b      	lsrs	r3, r3, #5
 8003b84:	2264      	movs	r2, #100	@ 0x64
 8003b86:	fb02 f303 	mul.w	r3, r2, r3
 8003b8a:	1acb      	subs	r3, r1, r3
 8003b8c:	011b      	lsls	r3, r3, #4
 8003b8e:	3332      	adds	r3, #50	@ 0x32
 8003b90:	4a33      	ldr	r2, [pc, #204]	@ (8003c60 <UART_SetConfig+0x4e4>)
 8003b92:	fba2 2303 	umull	r2, r3, r2, r3
 8003b96:	095b      	lsrs	r3, r3, #5
 8003b98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b9c:	441c      	add	r4, r3
 8003b9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	673b      	str	r3, [r7, #112]	@ 0x70
 8003ba6:	677a      	str	r2, [r7, #116]	@ 0x74
 8003ba8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003bac:	4642      	mov	r2, r8
 8003bae:	464b      	mov	r3, r9
 8003bb0:	1891      	adds	r1, r2, r2
 8003bb2:	60b9      	str	r1, [r7, #8]
 8003bb4:	415b      	adcs	r3, r3
 8003bb6:	60fb      	str	r3, [r7, #12]
 8003bb8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003bbc:	4641      	mov	r1, r8
 8003bbe:	1851      	adds	r1, r2, r1
 8003bc0:	6039      	str	r1, [r7, #0]
 8003bc2:	4649      	mov	r1, r9
 8003bc4:	414b      	adcs	r3, r1
 8003bc6:	607b      	str	r3, [r7, #4]
 8003bc8:	f04f 0200 	mov.w	r2, #0
 8003bcc:	f04f 0300 	mov.w	r3, #0
 8003bd0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003bd4:	4659      	mov	r1, fp
 8003bd6:	00cb      	lsls	r3, r1, #3
 8003bd8:	4651      	mov	r1, sl
 8003bda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003bde:	4651      	mov	r1, sl
 8003be0:	00ca      	lsls	r2, r1, #3
 8003be2:	4610      	mov	r0, r2
 8003be4:	4619      	mov	r1, r3
 8003be6:	4603      	mov	r3, r0
 8003be8:	4642      	mov	r2, r8
 8003bea:	189b      	adds	r3, r3, r2
 8003bec:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003bee:	464b      	mov	r3, r9
 8003bf0:	460a      	mov	r2, r1
 8003bf2:	eb42 0303 	adc.w	r3, r2, r3
 8003bf6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	2200      	movs	r2, #0
 8003c00:	663b      	str	r3, [r7, #96]	@ 0x60
 8003c02:	667a      	str	r2, [r7, #100]	@ 0x64
 8003c04:	f04f 0200 	mov.w	r2, #0
 8003c08:	f04f 0300 	mov.w	r3, #0
 8003c0c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003c10:	4649      	mov	r1, r9
 8003c12:	008b      	lsls	r3, r1, #2
 8003c14:	4641      	mov	r1, r8
 8003c16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c1a:	4641      	mov	r1, r8
 8003c1c:	008a      	lsls	r2, r1, #2
 8003c1e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003c22:	f7fc ffad 	bl	8000b80 <__aeabi_uldivmod>
 8003c26:	4602      	mov	r2, r0
 8003c28:	460b      	mov	r3, r1
 8003c2a:	4b0d      	ldr	r3, [pc, #52]	@ (8003c60 <UART_SetConfig+0x4e4>)
 8003c2c:	fba3 1302 	umull	r1, r3, r3, r2
 8003c30:	095b      	lsrs	r3, r3, #5
 8003c32:	2164      	movs	r1, #100	@ 0x64
 8003c34:	fb01 f303 	mul.w	r3, r1, r3
 8003c38:	1ad3      	subs	r3, r2, r3
 8003c3a:	011b      	lsls	r3, r3, #4
 8003c3c:	3332      	adds	r3, #50	@ 0x32
 8003c3e:	4a08      	ldr	r2, [pc, #32]	@ (8003c60 <UART_SetConfig+0x4e4>)
 8003c40:	fba2 2303 	umull	r2, r3, r2, r3
 8003c44:	095b      	lsrs	r3, r3, #5
 8003c46:	f003 020f 	and.w	r2, r3, #15
 8003c4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4422      	add	r2, r4
 8003c52:	609a      	str	r2, [r3, #8]
}
 8003c54:	bf00      	nop
 8003c56:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c60:	51eb851f 	.word	0x51eb851f

08003c64 <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b082      	sub	sp, #8
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
 8003c6c:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 8003c6e:	683a      	ldr	r2, [r7, #0]
 8003c70:	2101      	movs	r1, #1
 8003c72:	482e      	ldr	r0, [pc, #184]	@ (8003d2c <network_configure_activations+0xc8>)
 8003c74:	f000 fa96 	bl	80041a4 <ai_platform_get_activations_map>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d04b      	beq.n	8003d16 <network_configure_activations+0xb2>
    /* Updating activations (byte) offsets */
    
    input_0_output_array.data = AI_PTR(g_network_activations_map[0] + 372);
 8003c7e:	4b2b      	ldr	r3, [pc, #172]	@ (8003d2c <network_configure_activations+0xc8>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f503 73ba 	add.w	r3, r3, #372	@ 0x174
 8003c86:	4a2a      	ldr	r2, [pc, #168]	@ (8003d30 <network_configure_activations+0xcc>)
 8003c88:	6093      	str	r3, [r2, #8]
    input_0_output_array.data_start = AI_PTR(g_network_activations_map[0] + 372);
 8003c8a:	4b28      	ldr	r3, [pc, #160]	@ (8003d2c <network_configure_activations+0xc8>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f503 73ba 	add.w	r3, r3, #372	@ 0x174
 8003c92:	4a27      	ldr	r2, [pc, #156]	@ (8003d30 <network_configure_activations+0xcc>)
 8003c94:	60d3      	str	r3, [r2, #12]
    dense_dense_output_array.data = AI_PTR(g_network_activations_map[0] + 400);
 8003c96:	4b25      	ldr	r3, [pc, #148]	@ (8003d2c <network_configure_activations+0xc8>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8003c9e:	4a25      	ldr	r2, [pc, #148]	@ (8003d34 <network_configure_activations+0xd0>)
 8003ca0:	6093      	str	r3, [r2, #8]
    dense_dense_output_array.data_start = AI_PTR(g_network_activations_map[0] + 400);
 8003ca2:	4b22      	ldr	r3, [pc, #136]	@ (8003d2c <network_configure_activations+0xc8>)
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8003caa:	4a22      	ldr	r2, [pc, #136]	@ (8003d34 <network_configure_activations+0xd0>)
 8003cac:	60d3      	str	r3, [r2, #12]
    dense_output_array.data = AI_PTR(g_network_activations_map[0] + 400);
 8003cae:	4b1f      	ldr	r3, [pc, #124]	@ (8003d2c <network_configure_activations+0xc8>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8003cb6:	4a20      	ldr	r2, [pc, #128]	@ (8003d38 <network_configure_activations+0xd4>)
 8003cb8:	6093      	str	r3, [r2, #8]
    dense_output_array.data_start = AI_PTR(g_network_activations_map[0] + 400);
 8003cba:	4b1c      	ldr	r3, [pc, #112]	@ (8003d2c <network_configure_activations+0xc8>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8003cc2:	4a1d      	ldr	r2, [pc, #116]	@ (8003d38 <network_configure_activations+0xd4>)
 8003cc4:	60d3      	str	r3, [r2, #12]
    dense_1_dense_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8003cc6:	4b19      	ldr	r3, [pc, #100]	@ (8003d2c <network_configure_activations+0xc8>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a1c      	ldr	r2, [pc, #112]	@ (8003d3c <network_configure_activations+0xd8>)
 8003ccc:	6093      	str	r3, [r2, #8]
    dense_1_dense_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8003cce:	4b17      	ldr	r3, [pc, #92]	@ (8003d2c <network_configure_activations+0xc8>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a1a      	ldr	r2, [pc, #104]	@ (8003d3c <network_configure_activations+0xd8>)
 8003cd4:	60d3      	str	r3, [r2, #12]
    dense_1_output_array.data = AI_PTR(g_network_activations_map[0] + 400);
 8003cd6:	4b15      	ldr	r3, [pc, #84]	@ (8003d2c <network_configure_activations+0xc8>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8003cde:	4a18      	ldr	r2, [pc, #96]	@ (8003d40 <network_configure_activations+0xdc>)
 8003ce0:	6093      	str	r3, [r2, #8]
    dense_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 400);
 8003ce2:	4b12      	ldr	r3, [pc, #72]	@ (8003d2c <network_configure_activations+0xc8>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8003cea:	4a15      	ldr	r2, [pc, #84]	@ (8003d40 <network_configure_activations+0xdc>)
 8003cec:	60d3      	str	r3, [r2, #12]
    dense_2_dense_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8003cee:	4b0f      	ldr	r3, [pc, #60]	@ (8003d2c <network_configure_activations+0xc8>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a14      	ldr	r2, [pc, #80]	@ (8003d44 <network_configure_activations+0xe0>)
 8003cf4:	6093      	str	r3, [r2, #8]
    dense_2_dense_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8003cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8003d2c <network_configure_activations+0xc8>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a12      	ldr	r2, [pc, #72]	@ (8003d44 <network_configure_activations+0xe0>)
 8003cfc:	60d3      	str	r3, [r2, #12]
    dense_2_output_array.data = AI_PTR(g_network_activations_map[0] + 40);
 8003cfe:	4b0b      	ldr	r3, [pc, #44]	@ (8003d2c <network_configure_activations+0xc8>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	3328      	adds	r3, #40	@ 0x28
 8003d04:	4a10      	ldr	r2, [pc, #64]	@ (8003d48 <network_configure_activations+0xe4>)
 8003d06:	6093      	str	r3, [r2, #8]
    dense_2_output_array.data_start = AI_PTR(g_network_activations_map[0] + 40);
 8003d08:	4b08      	ldr	r3, [pc, #32]	@ (8003d2c <network_configure_activations+0xc8>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	3328      	adds	r3, #40	@ 0x28
 8003d0e:	4a0e      	ldr	r2, [pc, #56]	@ (8003d48 <network_configure_activations+0xe4>)
 8003d10:	60d3      	str	r3, [r2, #12]
    return true;
 8003d12:	2301      	movs	r3, #1
 8003d14:	e005      	b.n	8003d22 <network_configure_activations+0xbe>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8003d16:	2213      	movs	r2, #19
 8003d18:	2130      	movs	r1, #48	@ 0x30
 8003d1a:	6878      	ldr	r0, [r7, #4]
 8003d1c:	f000 fa96 	bl	800424c <ai_platform_network_set_error>
  return false;
 8003d20:	2300      	movs	r3, #0
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3708      	adds	r7, #8
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	20000b70 	.word	0x20000b70
 8003d30:	2000000c 	.word	0x2000000c
 8003d34:	2000001c 	.word	0x2000001c
 8003d38:	2000002c 	.word	0x2000002c
 8003d3c:	2000003c 	.word	0x2000003c
 8003d40:	2000004c 	.word	0x2000004c
 8003d44:	2000005c 	.word	0x2000005c
 8003d48:	2000006c 	.word	0x2000006c

08003d4c <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b082      	sub	sp, #8
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
 8003d54:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 8003d56:	683a      	ldr	r2, [r7, #0]
 8003d58:	2101      	movs	r1, #1
 8003d5a:	4840      	ldr	r0, [pc, #256]	@ (8003e5c <network_configure_weights+0x110>)
 8003d5c:	f000 f9d0 	bl	8004100 <ai_platform_get_weights_map>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d06f      	beq.n	8003e46 <network_configure_weights+0xfa>
    /* Updating weights (byte) offsets */
    
    dense_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8003d66:	4b3e      	ldr	r3, [pc, #248]	@ (8003e60 <network_configure_weights+0x114>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003d6e:	4a3c      	ldr	r2, [pc, #240]	@ (8003e60 <network_configure_weights+0x114>)
 8003d70:	6013      	str	r3, [r2, #0]
    dense_dense_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 8003d72:	4b3a      	ldr	r3, [pc, #232]	@ (8003e5c <network_configure_weights+0x110>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a3a      	ldr	r2, [pc, #232]	@ (8003e60 <network_configure_weights+0x114>)
 8003d78:	6093      	str	r3, [r2, #8]
    dense_dense_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 8003d7a:	4b38      	ldr	r3, [pc, #224]	@ (8003e5c <network_configure_weights+0x110>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4a38      	ldr	r2, [pc, #224]	@ (8003e60 <network_configure_weights+0x114>)
 8003d80:	60d3      	str	r3, [r2, #12]
    dense_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8003d82:	4b38      	ldr	r3, [pc, #224]	@ (8003e64 <network_configure_weights+0x118>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003d8a:	4a36      	ldr	r2, [pc, #216]	@ (8003e64 <network_configure_weights+0x118>)
 8003d8c:	6013      	str	r3, [r2, #0]
    dense_dense_bias_array.data = AI_PTR(g_network_weights_map[0] + 2800);
 8003d8e:	4b33      	ldr	r3, [pc, #204]	@ (8003e5c <network_configure_weights+0x110>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 8003d96:	4a33      	ldr	r2, [pc, #204]	@ (8003e64 <network_configure_weights+0x118>)
 8003d98:	6093      	str	r3, [r2, #8]
    dense_dense_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 2800);
 8003d9a:	4b30      	ldr	r3, [pc, #192]	@ (8003e5c <network_configure_weights+0x110>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f503 632f 	add.w	r3, r3, #2800	@ 0xaf0
 8003da2:	4a30      	ldr	r2, [pc, #192]	@ (8003e64 <network_configure_weights+0x118>)
 8003da4:	60d3      	str	r3, [r2, #12]
    dense_1_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8003da6:	4b30      	ldr	r3, [pc, #192]	@ (8003e68 <network_configure_weights+0x11c>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003dae:	4a2e      	ldr	r2, [pc, #184]	@ (8003e68 <network_configure_weights+0x11c>)
 8003db0:	6013      	str	r3, [r2, #0]
    dense_1_dense_weights_array.data = AI_PTR(g_network_weights_map[0] + 3200);
 8003db2:	4b2a      	ldr	r3, [pc, #168]	@ (8003e5c <network_configure_weights+0x110>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f503 6348 	add.w	r3, r3, #3200	@ 0xc80
 8003dba:	4a2b      	ldr	r2, [pc, #172]	@ (8003e68 <network_configure_weights+0x11c>)
 8003dbc:	6093      	str	r3, [r2, #8]
    dense_1_dense_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 3200);
 8003dbe:	4b27      	ldr	r3, [pc, #156]	@ (8003e5c <network_configure_weights+0x110>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f503 6348 	add.w	r3, r3, #3200	@ 0xc80
 8003dc6:	4a28      	ldr	r2, [pc, #160]	@ (8003e68 <network_configure_weights+0x11c>)
 8003dc8:	60d3      	str	r3, [r2, #12]
    dense_1_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8003dca:	4b28      	ldr	r3, [pc, #160]	@ (8003e6c <network_configure_weights+0x120>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003dd2:	4a26      	ldr	r2, [pc, #152]	@ (8003e6c <network_configure_weights+0x120>)
 8003dd4:	6013      	str	r3, [r2, #0]
    dense_1_dense_bias_array.data = AI_PTR(g_network_weights_map[0] + 43200);
 8003dd6:	4b21      	ldr	r3, [pc, #132]	@ (8003e5c <network_configure_weights+0x110>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f503 4328 	add.w	r3, r3, #43008	@ 0xa800
 8003dde:	33c0      	adds	r3, #192	@ 0xc0
 8003de0:	4a22      	ldr	r2, [pc, #136]	@ (8003e6c <network_configure_weights+0x120>)
 8003de2:	6093      	str	r3, [r2, #8]
    dense_1_dense_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 43200);
 8003de4:	4b1d      	ldr	r3, [pc, #116]	@ (8003e5c <network_configure_weights+0x110>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f503 4328 	add.w	r3, r3, #43008	@ 0xa800
 8003dec:	33c0      	adds	r3, #192	@ 0xc0
 8003dee:	4a1f      	ldr	r2, [pc, #124]	@ (8003e6c <network_configure_weights+0x120>)
 8003df0:	60d3      	str	r3, [r2, #12]
    dense_2_dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8003df2:	4b1f      	ldr	r3, [pc, #124]	@ (8003e70 <network_configure_weights+0x124>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003dfa:	4a1d      	ldr	r2, [pc, #116]	@ (8003e70 <network_configure_weights+0x124>)
 8003dfc:	6013      	str	r3, [r2, #0]
    dense_2_dense_weights_array.data = AI_PTR(g_network_weights_map[0] + 43600);
 8003dfe:	4b17      	ldr	r3, [pc, #92]	@ (8003e5c <network_configure_weights+0x110>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f503 432a 	add.w	r3, r3, #43520	@ 0xaa00
 8003e06:	3350      	adds	r3, #80	@ 0x50
 8003e08:	4a19      	ldr	r2, [pc, #100]	@ (8003e70 <network_configure_weights+0x124>)
 8003e0a:	6093      	str	r3, [r2, #8]
    dense_2_dense_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 43600);
 8003e0c:	4b13      	ldr	r3, [pc, #76]	@ (8003e5c <network_configure_weights+0x110>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f503 432a 	add.w	r3, r3, #43520	@ 0xaa00
 8003e14:	3350      	adds	r3, #80	@ 0x50
 8003e16:	4a16      	ldr	r2, [pc, #88]	@ (8003e70 <network_configure_weights+0x124>)
 8003e18:	60d3      	str	r3, [r2, #12]
    dense_2_dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8003e1a:	4b16      	ldr	r3, [pc, #88]	@ (8003e74 <network_configure_weights+0x128>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003e22:	4a14      	ldr	r2, [pc, #80]	@ (8003e74 <network_configure_weights+0x128>)
 8003e24:	6013      	str	r3, [r2, #0]
    dense_2_dense_bias_array.data = AI_PTR(g_network_weights_map[0] + 47600);
 8003e26:	4b0d      	ldr	r3, [pc, #52]	@ (8003e5c <network_configure_weights+0x110>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f503 4339 	add.w	r3, r3, #47360	@ 0xb900
 8003e2e:	33f0      	adds	r3, #240	@ 0xf0
 8003e30:	4a10      	ldr	r2, [pc, #64]	@ (8003e74 <network_configure_weights+0x128>)
 8003e32:	6093      	str	r3, [r2, #8]
    dense_2_dense_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 47600);
 8003e34:	4b09      	ldr	r3, [pc, #36]	@ (8003e5c <network_configure_weights+0x110>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f503 4339 	add.w	r3, r3, #47360	@ 0xb900
 8003e3c:	33f0      	adds	r3, #240	@ 0xf0
 8003e3e:	4a0d      	ldr	r2, [pc, #52]	@ (8003e74 <network_configure_weights+0x128>)
 8003e40:	60d3      	str	r3, [r2, #12]
    return true;
 8003e42:	2301      	movs	r3, #1
 8003e44:	e005      	b.n	8003e52 <network_configure_weights+0x106>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8003e46:	2212      	movs	r2, #18
 8003e48:	2130      	movs	r1, #48	@ 0x30
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f000 f9fe 	bl	800424c <ai_platform_network_set_error>
  return false;
 8003e50:	2300      	movs	r3, #0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3708      	adds	r7, #8
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	20000b74 	.word	0x20000b74
 8003e60:	2000007c 	.word	0x2000007c
 8003e64:	2000008c 	.word	0x2000008c
 8003e68:	2000009c 	.word	0x2000009c
 8003e6c:	200000ac 	.word	0x200000ac
 8003e70:	200000bc 	.word	0x200000bc
 8003e74:	200000cc 	.word	0x200000cc

08003e78 <ai_network_create>:


AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b084      	sub	sp, #16
 8003e7c:	af02      	add	r7, sp, #8
 8003e7e:	6078      	str	r0, [r7, #4]
 8003e80:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8003e82:	2300      	movs	r3, #0
 8003e84:	9301      	str	r3, [sp, #4]
 8003e86:	2305      	movs	r3, #5
 8003e88:	9300      	str	r3, [sp, #0]
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	4a04      	ldr	r2, [pc, #16]	@ (8003ea0 <ai_network_create+0x28>)
 8003e8e:	6839      	ldr	r1, [r7, #0]
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f000 fac9 	bl	8004428 <ai_platform_network_create>
 8003e96:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3708      	adds	r7, #8
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}
 8003ea0:	20000698 	.word	0x20000698

08003ea4 <ai_network_inputs_get>:
}


AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
 8003eac:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d104      	bne.n	8003ebe <ai_network_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8003eb4:	4b06      	ldr	r3, [pc, #24]	@ (8003ed0 <ai_network_inputs_get+0x2c>)
 8003eb6:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	4a06      	ldr	r2, [pc, #24]	@ (8003ed4 <ai_network_inputs_get+0x30>)
 8003ebc:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8003ebe:	6839      	ldr	r1, [r7, #0]
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f000 f9c9 	bl	8004258 <ai_platform_inputs_get>
 8003ec6:	4603      	mov	r3, r0
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3708      	adds	r7, #8
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	20000698 	.word	0x20000698
 8003ed4:	a1c00100 	.word	0xa1c00100

08003ed8 <ai_network_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d104      	bne.n	8003ef2 <ai_network_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8003ee8:	4b06      	ldr	r3, [pc, #24]	@ (8003f04 <ai_network_outputs_get+0x2c>)
 8003eea:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	4a06      	ldr	r2, [pc, #24]	@ (8003f08 <ai_network_outputs_get+0x30>)
 8003ef0:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 8003ef2:	6839      	ldr	r1, [r7, #0]
 8003ef4:	6878      	ldr	r0, [r7, #4]
 8003ef6:	f000 fa25 	bl	8004344 <ai_platform_outputs_get>
 8003efa:	4603      	mov	r3, r0
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3708      	adds	r7, #8
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	20000698 	.word	0x20000698
 8003f08:	a1c00100 	.word	0xa1c00100

08003f0c <ai_network_init>:


AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 8003f16:	6839      	ldr	r1, [r7, #0]
 8003f18:	6878      	ldr	r0, [r7, #4]
 8003f1a:	f000 fac7 	bl	80044ac <ai_platform_network_init>
 8003f1e:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 8003f20:	2301      	movs	r3, #1
 8003f22:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d101      	bne.n	8003f2e <ai_network_init+0x22>
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	e026      	b.n	8003f7c <ai_network_init+0x70>
  ok &= network_configure_weights(net_ctx, params);
 8003f2e:	6839      	ldr	r1, [r7, #0]
 8003f30:	68f8      	ldr	r0, [r7, #12]
 8003f32:	f7ff ff0b 	bl	8003d4c <network_configure_weights>
 8003f36:	4603      	mov	r3, r0
 8003f38:	461a      	mov	r2, r3
 8003f3a:	7afb      	ldrb	r3, [r7, #11]
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	bf14      	ite	ne
 8003f42:	2301      	movne	r3, #1
 8003f44:	2300      	moveq	r3, #0
 8003f46:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, params);
 8003f48:	6839      	ldr	r1, [r7, #0]
 8003f4a:	68f8      	ldr	r0, [r7, #12]
 8003f4c:	f7ff fe8a 	bl	8003c64 <network_configure_activations>
 8003f50:	4603      	mov	r3, r0
 8003f52:	461a      	mov	r2, r3
 8003f54:	7afb      	ldrb	r3, [r7, #11]
 8003f56:	4013      	ands	r3, r2
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	bf14      	ite	ne
 8003f5c:	2301      	movne	r3, #1
 8003f5e:	2300      	moveq	r3, #0
 8003f60:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f000 fb3a 	bl	80045dc <ai_platform_network_post_init>
 8003f68:	4603      	mov	r3, r0
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	7afb      	ldrb	r3, [r7, #11]
 8003f6e:	4013      	ands	r3, r2
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	bf14      	ite	ne
 8003f74:	2301      	movne	r3, #1
 8003f76:	2300      	moveq	r3, #0
 8003f78:	72fb      	strb	r3, [r7, #11]

  return ok;
 8003f7a:	7afb      	ldrb	r3, [r7, #11]
}
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	3710      	adds	r7, #16
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bd80      	pop	{r7, pc}

08003f84 <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8003f90:	687a      	ldr	r2, [r7, #4]
 8003f92:	68b9      	ldr	r1, [r7, #8]
 8003f94:	68f8      	ldr	r0, [r7, #12]
 8003f96:	f000 fb4f 	bl	8004638 <ai_platform_network_process>
 8003f9a:	4603      	mov	r3, r0
}
 8003f9c:	4618      	mov	r0, r3
 8003f9e:	3710      	adds	r7, #16
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	bd80      	pop	{r7, pc}

08003fa4 <ai_network_data_activations_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_activations_buffer_get(const ai_handle ptr)
{
 8003fa4:	b4b0      	push	{r4, r5, r7}
 8003fa6:	b08f      	sub	sp, #60	@ 0x3c
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
 8003fac:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 8003fae:	4b15      	ldr	r3, [pc, #84]	@ (8004004 <ai_network_data_activations_buffer_get+0x60>)
 8003fb0:	61fb      	str	r3, [r7, #28]
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	623b      	str	r3, [r7, #32]
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fba:	2300      	movs	r3, #0
 8003fbc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003fbe:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8003fc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8003fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fcc:	2204      	movs	r2, #4
 8003fce:	f362 231f 	bfi	r3, r2, #8, #24
 8003fd2:	633b      	str	r3, [r7, #48]	@ 0x30
 8003fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8004008 <ai_network_data_activations_buffer_get+0x64>)
 8003fd6:	f107 040c 	add.w	r4, r7, #12
 8003fda:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003fdc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003fe0:	f107 030c 	add.w	r3, r7, #12
 8003fe4:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_ACTIVATIONS_SIZE, 1, AI_NETWORK_DATA_ACTIVATIONS_COUNT),
    AI_NETWORK_DATA_ACTIVATIONS_SIZE,
    NULL, ptr);
  return buf;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	461d      	mov	r5, r3
 8003fea:	f107 041c 	add.w	r4, r7, #28
 8003fee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003ff0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ff2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8003ff6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8003ffa:	6878      	ldr	r0, [r7, #4]
 8003ffc:	373c      	adds	r7, #60	@ 0x3c
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bcb0      	pop	{r4, r5, r7}
 8004002:	4770      	bx	lr
 8004004:	00040440 	.word	0x00040440
 8004008:	08006cc0 	.word	0x08006cc0

0800400c <ai_network_data_weights_buffer_get>:
 * @return an ai_buffer initialized struct
 */
AI_DEPRECATED
AI_API_ENTRY
ai_buffer ai_network_data_weights_buffer_get(const ai_handle ptr)
{
 800400c:	b4b0      	push	{r4, r5, r7}
 800400e:	b08f      	sub	sp, #60	@ 0x3c
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
 8004014:	6039      	str	r1, [r7, #0]
  ai_buffer buf = AI_BUFFER_INIT(
 8004016:	4b15      	ldr	r3, [pc, #84]	@ (800406c <ai_network_data_weights_buffer_get+0x60>)
 8004018:	61fb      	str	r3, [r7, #28]
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	623b      	str	r3, [r7, #32]
 800401e:	2300      	movs	r3, #0
 8004020:	627b      	str	r3, [r7, #36]	@ 0x24
 8004022:	2300      	movs	r3, #0
 8004024:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004026:	f64b 2318 	movw	r3, #47640	@ 0xba18
 800402a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800402c:	2301      	movs	r3, #1
 800402e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8004032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004034:	2204      	movs	r2, #4
 8004036:	f362 231f 	bfi	r3, r2, #8, #24
 800403a:	633b      	str	r3, [r7, #48]	@ 0x30
 800403c:	4b0c      	ldr	r3, [pc, #48]	@ (8004070 <ai_network_data_weights_buffer_get+0x64>)
 800403e:	f107 040c 	add.w	r4, r7, #12
 8004042:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004044:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8004048:	f107 030c 	add.w	r3, r7, #12
 800404c:	637b      	str	r3, [r7, #52]	@ 0x34
    AI_FLAG_NONE, AI_BUFFER_FORMAT_U8|AI_BUFFER_FMT_FLAG_CONST,
    AI_BUFFER_SHAPE_INIT(AI_SHAPE_BCWH, 4, 1, AI_NETWORK_DATA_WEIGHTS_SIZE, 1, AI_NETWORK_DATA_WEIGHTS_COUNT),
    AI_NETWORK_DATA_WEIGHTS_SIZE,
    NULL, ptr);
  return buf;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	461d      	mov	r5, r3
 8004052:	f107 041c 	add.w	r4, r7, #28
 8004056:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004058:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800405a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800405e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	373c      	adds	r7, #60	@ 0x3c
 8004066:	46bd      	mov	sp, r7
 8004068:	bcb0      	pop	{r4, r5, r7}
 800406a:	4770      	bx	lr
 800406c:	40040440 	.word	0x40040440
 8004070:	08006cd0 	.word	0x08006cd0

08004074 <ai_network_data_weights_get>:
 * @return a ai_handle pointer to the weights array
 */
AI_DEPRECATED
AI_API_ENTRY
ai_handle ai_network_data_weights_get(void)
{
 8004074:	b480      	push	{r7}
 8004076:	af00      	add	r7, sp, #0
  return AI_HANDLE_PTR(g_network_weights_table);
 8004078:	4b02      	ldr	r3, [pc, #8]	@ (8004084 <ai_network_data_weights_get+0x10>)

}
 800407a:	4618      	mov	r0, r3
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr
 8004084:	2000073c 	.word	0x2000073c

08004088 <ai_buffer_get_size>:
 8004088:	b360      	cbz	r0, 80040e4 <ai_buffer_get_size+0x5c>
 800408a:	b430      	push	{r4, r5}
 800408c:	6803      	ldr	r3, [r0, #0]
 800408e:	4d16      	ldr	r5, [pc, #88]	@ (80040e8 <ai_buffer_get_size+0x60>)
 8004090:	6984      	ldr	r4, [r0, #24]
 8004092:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 8004096:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800409a:	42ab      	cmp	r3, r5
 800409c:	6862      	ldr	r2, [r4, #4]
 800409e:	d01b      	beq.n	80040d8 <ai_buffer_get_size+0x50>
 80040a0:	7d03      	ldrb	r3, [r0, #20]
 80040a2:	6941      	ldr	r1, [r0, #20]
 80040a4:	f1a3 0301 	sub.w	r3, r3, #1
 80040a8:	fab3 f383 	clz	r3, r3
 80040ac:	095b      	lsrs	r3, r3, #5
 80040ae:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 80040b2:	f3c1 2017 	ubfx	r0, r1, #8, #24
 80040b6:	da0b      	bge.n	80040d0 <ai_buffer_get_size+0x48>
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d102      	bne.n	80040c2 <ai_buffer_get_size+0x3a>
 80040bc:	2802      	cmp	r0, #2
 80040be:	d007      	beq.n	80040d0 <ai_buffer_get_size+0x48>
 80040c0:	2302      	movs	r3, #2
 80040c2:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 80040c6:	3301      	adds	r3, #1
 80040c8:	4298      	cmp	r0, r3
 80040ca:	fb01 f202 	mul.w	r2, r1, r2
 80040ce:	d1f3      	bne.n	80040b8 <ai_buffer_get_size+0x30>
 80040d0:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 80040d4:	bc30      	pop	{r4, r5}
 80040d6:	4770      	bx	lr
 80040d8:	2900      	cmp	r1, #0
 80040da:	d0e1      	beq.n	80040a0 <ai_buffer_get_size+0x18>
 80040dc:	321f      	adds	r2, #31
 80040de:	f022 021f 	bic.w	r2, r2, #31
 80040e2:	e7dd      	b.n	80040a0 <ai_buffer_get_size+0x18>
 80040e4:	4770      	bx	lr
 80040e6:	bf00      	nop
 80040e8:	000400c0 	.word	0x000400c0

080040ec <ai_buffer_array_sane>:
 80040ec:	b138      	cbz	r0, 80040fe <ai_buffer_array_sane+0x12>
 80040ee:	6843      	ldr	r3, [r0, #4]
 80040f0:	b123      	cbz	r3, 80040fc <ai_buffer_array_sane+0x10>
 80040f2:	8840      	ldrh	r0, [r0, #2]
 80040f4:	3800      	subs	r0, #0
 80040f6:	bf18      	it	ne
 80040f8:	2001      	movne	r0, #1
 80040fa:	4770      	bx	lr
 80040fc:	4618      	mov	r0, r3
 80040fe:	4770      	bx	lr

08004100 <ai_platform_get_weights_map>:
 8004100:	b1f2      	cbz	r2, 8004140 <ai_platform_get_weights_map+0x40>
 8004102:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004104:	4605      	mov	r5, r0
 8004106:	b1c8      	cbz	r0, 800413c <ai_platform_get_weights_map+0x3c>
 8004108:	460c      	mov	r4, r1
 800410a:	b1b9      	cbz	r1, 800413c <ai_platform_get_weights_map+0x3c>
 800410c:	4b24      	ldr	r3, [pc, #144]	@ (80041a0 <ai_platform_get_weights_map+0xa0>)
 800410e:	6811      	ldr	r1, [r2, #0]
 8004110:	4299      	cmp	r1, r3
 8004112:	4616      	mov	r6, r2
 8004114:	d00b      	beq.n	800412e <ai_platform_get_weights_map+0x2e>
 8004116:	6856      	ldr	r6, [r2, #4]
 8004118:	b186      	cbz	r6, 800413c <ai_platform_get_weights_map+0x3c>
 800411a:	6837      	ldr	r7, [r6, #0]
 800411c:	429f      	cmp	r7, r3
 800411e:	d011      	beq.n	8004144 <ai_platform_get_weights_map+0x44>
 8004120:	6006      	str	r6, [r0, #0]
 8004122:	f1a4 0001 	sub.w	r0, r4, #1
 8004126:	fab0 f080 	clz	r0, r0
 800412a:	0940      	lsrs	r0, r0, #5
 800412c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800412e:	1d10      	adds	r0, r2, #4
 8004130:	f7ff ffdc 	bl	80040ec <ai_buffer_array_sane>
 8004134:	b110      	cbz	r0, 800413c <ai_platform_get_weights_map+0x3c>
 8004136:	88f3      	ldrh	r3, [r6, #6]
 8004138:	429c      	cmp	r4, r3
 800413a:	d01b      	beq.n	8004174 <ai_platform_get_weights_map+0x74>
 800413c:	2000      	movs	r0, #0
 800413e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004140:	2000      	movs	r0, #0
 8004142:	4770      	bx	lr
 8004144:	4631      	mov	r1, r6
 8004146:	3804      	subs	r0, #4
 8004148:	2300      	movs	r3, #0
 800414a:	e004      	b.n	8004156 <ai_platform_get_weights_map+0x56>
 800414c:	3301      	adds	r3, #1
 800414e:	429c      	cmp	r4, r3
 8004150:	f840 2f04 	str.w	r2, [r0, #4]!
 8004154:	d005      	beq.n	8004162 <ai_platform_get_weights_map+0x62>
 8004156:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800415a:	42ba      	cmp	r2, r7
 800415c:	d1f6      	bne.n	800414c <ai_platform_get_weights_map+0x4c>
 800415e:	429c      	cmp	r4, r3
 8004160:	d1ec      	bne.n	800413c <ai_platform_get_weights_map+0x3c>
 8004162:	3401      	adds	r4, #1
 8004164:	4b0e      	ldr	r3, [pc, #56]	@ (80041a0 <ai_platform_get_weights_map+0xa0>)
 8004166:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800416a:	1ac0      	subs	r0, r0, r3
 800416c:	fab0 f080 	clz	r0, r0
 8004170:	0940      	lsrs	r0, r0, #5
 8004172:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004174:	2100      	movs	r1, #0
 8004176:	1f28      	subs	r0, r5, #4
 8004178:	468c      	mov	ip, r1
 800417a:	e005      	b.n	8004188 <ai_platform_get_weights_map+0x88>
 800417c:	f10c 0c01 	add.w	ip, ip, #1
 8004180:	4564      	cmp	r4, ip
 8004182:	f840 3f04 	str.w	r3, [r0, #4]!
 8004186:	d005      	beq.n	8004194 <ai_platform_get_weights_map+0x94>
 8004188:	68b3      	ldr	r3, [r6, #8]
 800418a:	440b      	add	r3, r1
 800418c:	311c      	adds	r1, #28
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d1f3      	bne.n	800417c <ai_platform_get_weights_map+0x7c>
 8004194:	eba4 000c 	sub.w	r0, r4, ip
 8004198:	fab0 f080 	clz	r0, r0
 800419c:	0940      	lsrs	r0, r0, #5
 800419e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041a0:	a1facade 	.word	0xa1facade

080041a4 <ai_platform_get_activations_map>:
 80041a4:	b1fa      	cbz	r2, 80041e6 <ai_platform_get_activations_map+0x42>
 80041a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041a8:	4605      	mov	r5, r0
 80041aa:	b1d0      	cbz	r0, 80041e2 <ai_platform_get_activations_map+0x3e>
 80041ac:	460c      	mov	r4, r1
 80041ae:	b1c1      	cbz	r1, 80041e2 <ai_platform_get_activations_map+0x3e>
 80041b0:	4b25      	ldr	r3, [pc, #148]	@ (8004248 <ai_platform_get_activations_map+0xa4>)
 80041b2:	6811      	ldr	r1, [r2, #0]
 80041b4:	4299      	cmp	r1, r3
 80041b6:	4616      	mov	r6, r2
 80041b8:	d00b      	beq.n	80041d2 <ai_platform_get_activations_map+0x2e>
 80041ba:	6a16      	ldr	r6, [r2, #32]
 80041bc:	b18e      	cbz	r6, 80041e2 <ai_platform_get_activations_map+0x3e>
 80041be:	6837      	ldr	r7, [r6, #0]
 80041c0:	429f      	cmp	r7, r3
 80041c2:	d012      	beq.n	80041ea <ai_platform_get_activations_map+0x46>
 80041c4:	6006      	str	r6, [r0, #0]
 80041c6:	f1a4 0001 	sub.w	r0, r4, #1
 80041ca:	fab0 f080 	clz	r0, r0
 80041ce:	0940      	lsrs	r0, r0, #5
 80041d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041d2:	f102 000c 	add.w	r0, r2, #12
 80041d6:	f7ff ff89 	bl	80040ec <ai_buffer_array_sane>
 80041da:	b110      	cbz	r0, 80041e2 <ai_platform_get_activations_map+0x3e>
 80041dc:	89f3      	ldrh	r3, [r6, #14]
 80041de:	429c      	cmp	r4, r3
 80041e0:	d01b      	beq.n	800421a <ai_platform_get_activations_map+0x76>
 80041e2:	2000      	movs	r0, #0
 80041e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041e6:	2000      	movs	r0, #0
 80041e8:	4770      	bx	lr
 80041ea:	4631      	mov	r1, r6
 80041ec:	3804      	subs	r0, #4
 80041ee:	2300      	movs	r3, #0
 80041f0:	e004      	b.n	80041fc <ai_platform_get_activations_map+0x58>
 80041f2:	3301      	adds	r3, #1
 80041f4:	429c      	cmp	r4, r3
 80041f6:	f840 2f04 	str.w	r2, [r0, #4]!
 80041fa:	d005      	beq.n	8004208 <ai_platform_get_activations_map+0x64>
 80041fc:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8004200:	42ba      	cmp	r2, r7
 8004202:	d1f6      	bne.n	80041f2 <ai_platform_get_activations_map+0x4e>
 8004204:	429c      	cmp	r4, r3
 8004206:	d1ec      	bne.n	80041e2 <ai_platform_get_activations_map+0x3e>
 8004208:	3401      	adds	r4, #1
 800420a:	4b0f      	ldr	r3, [pc, #60]	@ (8004248 <ai_platform_get_activations_map+0xa4>)
 800420c:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004210:	1ac0      	subs	r0, r0, r3
 8004212:	fab0 f080 	clz	r0, r0
 8004216:	0940      	lsrs	r0, r0, #5
 8004218:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800421a:	2100      	movs	r1, #0
 800421c:	1f28      	subs	r0, r5, #4
 800421e:	468c      	mov	ip, r1
 8004220:	e005      	b.n	800422e <ai_platform_get_activations_map+0x8a>
 8004222:	f10c 0c01 	add.w	ip, ip, #1
 8004226:	4564      	cmp	r4, ip
 8004228:	f840 3f04 	str.w	r3, [r0, #4]!
 800422c:	d005      	beq.n	800423a <ai_platform_get_activations_map+0x96>
 800422e:	6933      	ldr	r3, [r6, #16]
 8004230:	440b      	add	r3, r1
 8004232:	311c      	adds	r1, #28
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d1f3      	bne.n	8004222 <ai_platform_get_activations_map+0x7e>
 800423a:	eba4 000c 	sub.w	r0, r4, ip
 800423e:	fab0 f080 	clz	r0, r0
 8004242:	0940      	lsrs	r0, r0, #5
 8004244:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004246:	bf00      	nop
 8004248:	a1facade 	.word	0xa1facade

0800424c <ai_platform_network_set_error>:
 800424c:	b110      	cbz	r0, 8004254 <ai_platform_network_set_error+0x8>
 800424e:	300c      	adds	r0, #12
 8004250:	f000 bc10 	b.w	8004a74 <core_set_error>
 8004254:	4770      	bx	lr
 8004256:	bf00      	nop

08004258 <ai_platform_inputs_get>:
 8004258:	4b39      	ldr	r3, [pc, #228]	@ (8004340 <ai_platform_inputs_get+0xe8>)
 800425a:	6802      	ldr	r2, [r0, #0]
 800425c:	4393      	bics	r3, r2
 800425e:	d163      	bne.n	8004328 <ai_platform_inputs_get+0xd0>
 8004260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004264:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8004266:	b085      	sub	sp, #20
 8004268:	4605      	mov	r5, r0
 800426a:	460c      	mov	r4, r1
 800426c:	2b00      	cmp	r3, #0
 800426e:	d04e      	beq.n	800430e <ai_platform_inputs_get+0xb6>
 8004270:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 8004272:	2f00      	cmp	r7, #0
 8004274:	d04b      	beq.n	800430e <ai_platform_inputs_get+0xb6>
 8004276:	f04f 0b00 	mov.w	fp, #0
 800427a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800427e:	465e      	mov	r6, fp
 8004280:	46ba      	mov	sl, r7
 8004282:	e016      	b.n	80042b2 <ai_platform_inputs_get+0x5a>
 8004284:	9901      	ldr	r1, [sp, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	507a      	str	r2, [r7, r1]
 800428a:	69a1      	ldr	r1, [r4, #24]
 800428c:	684c      	ldr	r4, [r1, #4]
 800428e:	6028      	str	r0, [r5, #0]
 8004290:	f04f 0201 	mov.w	r2, #1
 8004294:	752a      	strb	r2, [r5, #20]
 8004296:	6968      	ldr	r0, [r5, #20]
 8004298:	60ab      	str	r3, [r5, #8]
 800429a:	f368 201f 	bfi	r0, r8, #8, #24
 800429e:	2300      	movs	r3, #0
 80042a0:	e9c5 3403 	strd	r3, r4, [r5, #12]
 80042a4:	e9c5 0905 	strd	r0, r9, [r5, #20]
 80042a8:	f8c5 c004 	str.w	ip, [r5, #4]
 80042ac:	3601      	adds	r6, #1
 80042ae:	f10b 0b1c 	add.w	fp, fp, #28
 80042b2:	f8ba 3000 	ldrh.w	r3, [sl]
 80042b6:	00f2      	lsls	r2, r6, #3
 80042b8:	42b3      	cmp	r3, r6
 80042ba:	9201      	str	r2, [sp, #4]
 80042bc:	d936      	bls.n	800432c <ai_platform_inputs_get+0xd4>
 80042be:	f8da 3004 	ldr.w	r3, [sl, #4]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d032      	beq.n	800432c <ai_platform_inputs_get+0xd4>
 80042c6:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 80042ca:	b37c      	cbz	r4, 800432c <ai_platform_inputs_get+0xd4>
 80042cc:	f8da 3008 	ldr.w	r3, [sl, #8]
 80042d0:	69a2      	ldr	r2, [r4, #24]
 80042d2:	f8d4 900c 	ldr.w	r9, [r4, #12]
 80042d6:	6810      	ldr	r0, [r2, #0]
 80042d8:	e9d3 5701 	ldrd	r5, r7, [r3, #4]
 80042dc:	68a3      	ldr	r3, [r4, #8]
 80042de:	f3c3 2817 	ubfx	r8, r3, #8, #24
 80042e2:	f001 fb75 	bl	80059d0 <ai_array_to_buffer_fmt>
 80042e6:	69a1      	ldr	r1, [r4, #24]
 80042e8:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 80042ec:	f8d1 c008 	ldr.w	ip, [r1, #8]
 80042f0:	445d      	add	r5, fp
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d0ca      	beq.n	800428c <ai_platform_inputs_get+0x34>
 80042f6:	2100      	movs	r1, #0
 80042f8:	f847 1036 	str.w	r1, [r7, r6, lsl #3]
 80042fc:	6821      	ldr	r1, [r4, #0]
 80042fe:	6059      	str	r1, [r3, #4]
 8004300:	b111      	cbz	r1, 8004308 <ai_platform_inputs_get+0xb0>
 8004302:	8849      	ldrh	r1, [r1, #2]
 8004304:	2900      	cmp	r1, #0
 8004306:	d1bd      	bne.n	8004284 <ai_platform_inputs_get+0x2c>
 8004308:	69a1      	ldr	r1, [r4, #24]
 800430a:	2300      	movs	r3, #0
 800430c:	e7be      	b.n	800428c <ai_platform_inputs_get+0x34>
 800430e:	2218      	movs	r2, #24
 8004310:	2111      	movs	r1, #17
 8004312:	f105 000c 	add.w	r0, r5, #12
 8004316:	2600      	movs	r6, #0
 8004318:	f000 fbac 	bl	8004a74 <core_set_error>
 800431c:	4630      	mov	r0, r6
 800431e:	b104      	cbz	r4, 8004322 <ai_platform_inputs_get+0xca>
 8004320:	8026      	strh	r6, [r4, #0]
 8004322:	b005      	add	sp, #20
 8004324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004328:	2000      	movs	r0, #0
 800432a:	4770      	bx	lr
 800432c:	b2b6      	uxth	r6, r6
 800432e:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 8004332:	2e00      	cmp	r6, #0
 8004334:	d0eb      	beq.n	800430e <ai_platform_inputs_get+0xb6>
 8004336:	f8da 3008 	ldr.w	r3, [sl, #8]
 800433a:	6858      	ldr	r0, [r3, #4]
 800433c:	e7ef      	b.n	800431e <ai_platform_inputs_get+0xc6>
 800433e:	bf00      	nop
 8004340:	a1c00100 	.word	0xa1c00100

08004344 <ai_platform_outputs_get>:
 8004344:	4b37      	ldr	r3, [pc, #220]	@ (8004424 <ai_platform_outputs_get+0xe0>)
 8004346:	6802      	ldr	r2, [r0, #0]
 8004348:	4393      	bics	r3, r2
 800434a:	d169      	bne.n	8004420 <ai_platform_outputs_get+0xdc>
 800434c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004350:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 8004352:	2b01      	cmp	r3, #1
 8004354:	b085      	sub	sp, #20
 8004356:	4605      	mov	r5, r0
 8004358:	460c      	mov	r4, r1
 800435a:	d94b      	bls.n	80043f4 <ai_platform_outputs_get+0xb0>
 800435c:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 800435e:	f04f 0b00 	mov.w	fp, #0
 8004362:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004366:	465e      	mov	r6, fp
 8004368:	46d8      	mov	r8, fp
 800436a:	46ba      	mov	sl, r7
 800436c:	e016      	b.n	800439c <ai_platform_outputs_get+0x58>
 800436e:	9901      	ldr	r1, [sp, #4]
 8004370:	2201      	movs	r2, #1
 8004372:	507a      	str	r2, [r7, r1]
 8004374:	69a9      	ldr	r1, [r5, #24]
 8004376:	684d      	ldr	r5, [r1, #4]
 8004378:	6020      	str	r0, [r4, #0]
 800437a:	f04f 0201 	mov.w	r2, #1
 800437e:	7522      	strb	r2, [r4, #20]
 8004380:	6960      	ldr	r0, [r4, #20]
 8004382:	f8c4 c004 	str.w	ip, [r4, #4]
 8004386:	f369 201f 	bfi	r0, r9, #8, #24
 800438a:	e9c4 5004 	strd	r5, r0, [r4, #16]
 800438e:	e9c4 3802 	strd	r3, r8, [r4, #8]
 8004392:	9b00      	ldr	r3, [sp, #0]
 8004394:	61a3      	str	r3, [r4, #24]
 8004396:	3601      	adds	r6, #1
 8004398:	f10b 0b1c 	add.w	fp, fp, #28
 800439c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80043a0:	00f2      	lsls	r2, r6, #3
 80043a2:	42b3      	cmp	r3, r6
 80043a4:	9201      	str	r2, [sp, #4]
 80043a6:	d932      	bls.n	800440e <ai_platform_outputs_get+0xca>
 80043a8:	f8da 3010 	ldr.w	r3, [sl, #16]
 80043ac:	b37b      	cbz	r3, 800440e <ai_platform_outputs_get+0xca>
 80043ae:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 80043b2:	b365      	cbz	r5, 800440e <ai_platform_outputs_get+0xca>
 80043b4:	f8da 3014 	ldr.w	r3, [sl, #20]
 80043b8:	69aa      	ldr	r2, [r5, #24]
 80043ba:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 80043be:	68ab      	ldr	r3, [r5, #8]
 80043c0:	6810      	ldr	r0, [r2, #0]
 80043c2:	f3c3 2917 	ubfx	r9, r3, #8, #24
 80043c6:	68eb      	ldr	r3, [r5, #12]
 80043c8:	9300      	str	r3, [sp, #0]
 80043ca:	f001 fb01 	bl	80059d0 <ai_array_to_buffer_fmt>
 80043ce:	69a9      	ldr	r1, [r5, #24]
 80043d0:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 80043d4:	f8d1 c008 	ldr.w	ip, [r1, #8]
 80043d8:	445c      	add	r4, fp
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d0cb      	beq.n	8004376 <ai_platform_outputs_get+0x32>
 80043de:	f847 8036 	str.w	r8, [r7, r6, lsl #3]
 80043e2:	6829      	ldr	r1, [r5, #0]
 80043e4:	6059      	str	r1, [r3, #4]
 80043e6:	b111      	cbz	r1, 80043ee <ai_platform_outputs_get+0xaa>
 80043e8:	8849      	ldrh	r1, [r1, #2]
 80043ea:	2900      	cmp	r1, #0
 80043ec:	d1bf      	bne.n	800436e <ai_platform_outputs_get+0x2a>
 80043ee:	69a9      	ldr	r1, [r5, #24]
 80043f0:	2300      	movs	r3, #0
 80043f2:	e7c0      	b.n	8004376 <ai_platform_outputs_get+0x32>
 80043f4:	2218      	movs	r2, #24
 80043f6:	2111      	movs	r1, #17
 80043f8:	f105 000c 	add.w	r0, r5, #12
 80043fc:	2600      	movs	r6, #0
 80043fe:	f000 fb39 	bl	8004a74 <core_set_error>
 8004402:	4630      	mov	r0, r6
 8004404:	b104      	cbz	r4, 8004408 <ai_platform_outputs_get+0xc4>
 8004406:	8026      	strh	r6, [r4, #0]
 8004408:	b005      	add	sp, #20
 800440a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800440e:	b2b6      	uxth	r6, r6
 8004410:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 8004414:	2e00      	cmp	r6, #0
 8004416:	d0ed      	beq.n	80043f4 <ai_platform_outputs_get+0xb0>
 8004418:	f8da 3014 	ldr.w	r3, [sl, #20]
 800441c:	6858      	ldr	r0, [r3, #4]
 800441e:	e7f1      	b.n	8004404 <ai_platform_outputs_get+0xc0>
 8004420:	2000      	movs	r0, #0
 8004422:	4770      	bx	lr
 8004424:	a1c00100 	.word	0xa1c00100

08004428 <ai_platform_network_create>:
 8004428:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800442c:	b083      	sub	sp, #12
 800442e:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 8004432:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 8004436:	b320      	cbz	r0, 8004482 <ai_platform_network_create+0x5a>
 8004438:	6002      	str	r2, [r0, #0]
 800443a:	4616      	mov	r6, r2
 800443c:	461f      	mov	r7, r3
 800443e:	4604      	mov	r4, r0
 8004440:	f000 fb16 	bl	8004a70 <core_init>
 8004444:	b970      	cbnz	r0, 8004464 <ai_platform_network_create+0x3c>
 8004446:	2530      	movs	r5, #48	@ 0x30
 8004448:	2300      	movs	r3, #0
 800444a:	6023      	str	r3, [r4, #0]
 800444c:	2410      	movs	r4, #16
 800444e:	464a      	mov	r2, r9
 8004450:	4641      	mov	r1, r8
 8004452:	4638      	mov	r0, r7
 8004454:	f001 fb3e 	bl	8005ad4 <ai_version_get>
 8004458:	60b0      	str	r0, [r6, #8]
 800445a:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 800445e:	b003      	add	sp, #12
 8004460:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004464:	2200      	movs	r2, #0
 8004466:	4641      	mov	r1, r8
 8004468:	4638      	mov	r0, r7
 800446a:	f001 fb33 	bl	8005ad4 <ai_version_get>
 800446e:	2200      	movs	r2, #0
 8004470:	4605      	mov	r5, r0
 8004472:	2105      	movs	r1, #5
 8004474:	2001      	movs	r0, #1
 8004476:	f001 fb2d 	bl	8005ad4 <ai_version_get>
 800447a:	4285      	cmp	r5, r0
 800447c:	d008      	beq.n	8004490 <ai_platform_network_create+0x68>
 800447e:	2501      	movs	r5, #1
 8004480:	e7e2      	b.n	8004448 <ai_platform_network_create+0x20>
 8004482:	2510      	movs	r5, #16
 8004484:	462c      	mov	r4, r5
 8004486:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 800448a:	b003      	add	sp, #12
 800448c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004490:	4b05      	ldr	r3, [pc, #20]	@ (80044a8 <ai_platform_network_create+0x80>)
 8004492:	9301      	str	r3, [sp, #4]
 8004494:	a801      	add	r0, sp, #4
 8004496:	f000 faf9 	bl	8004a8c <ai_check_custom_types>
 800449a:	b110      	cbz	r0, 80044a2 <ai_platform_network_create+0x7a>
 800449c:	2400      	movs	r4, #0
 800449e:	4625      	mov	r5, r4
 80044a0:	e7d5      	b.n	800444e <ai_platform_network_create+0x26>
 80044a2:	2502      	movs	r5, #2
 80044a4:	e7d0      	b.n	8004448 <ai_platform_network_create+0x20>
 80044a6:	bf00      	nop
 80044a8:	84048403 	.word	0x84048403

080044ac <ai_platform_network_init>:
 80044ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80044b0:	4a48      	ldr	r2, [pc, #288]	@ (80045d4 <ai_platform_network_init+0x128>)
 80044b2:	4604      	mov	r4, r0
 80044b4:	6800      	ldr	r0, [r0, #0]
 80044b6:	460b      	mov	r3, r1
 80044b8:	ea00 0102 	and.w	r1, r0, r2
 80044bc:	4382      	bics	r2, r0
 80044be:	d13b      	bne.n	8004538 <ai_platform_network_init+0x8c>
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d078      	beq.n	80045b6 <ai_platform_network_init+0x10a>
 80044c4:	4a44      	ldr	r2, [pc, #272]	@ (80045d8 <ai_platform_network_init+0x12c>)
 80044c6:	681d      	ldr	r5, [r3, #0]
 80044c8:	4295      	cmp	r5, r2
 80044ca:	d10a      	bne.n	80044e2 <ai_platform_network_init+0x36>
 80044cc:	4288      	cmp	r0, r1
 80044ce:	e9d3 2503 	ldrd	r2, r5, [r3, #12]
 80044d2:	e9d3 6301 	ldrd	r6, r3, [r3, #4]
 80044d6:	d03d      	beq.n	8004554 <ai_platform_network_init+0xa8>
 80044d8:	2303      	movs	r3, #3
 80044da:	6123      	str	r3, [r4, #16]
 80044dc:	4620      	mov	r0, r4
 80044de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80044e2:	2101      	movs	r1, #1
 80044e4:	4618      	mov	r0, r3
 80044e6:	461d      	mov	r5, r3
 80044e8:	f8d3 8004 	ldr.w	r8, [r3, #4]
 80044ec:	f7ff fdcc 	bl	8004088 <ai_buffer_get_size>
 80044f0:	f105 071c 	add.w	r7, r5, #28
 80044f4:	4606      	mov	r6, r0
 80044f6:	2101      	movs	r1, #1
 80044f8:	4638      	mov	r0, r7
 80044fa:	f8d5 9020 	ldr.w	r9, [r5, #32]
 80044fe:	f7ff fdc3 	bl	8004088 <ai_buffer_get_size>
 8004502:	2e00      	cmp	r6, #0
 8004504:	bf0a      	itet	eq
 8004506:	4631      	moveq	r1, r6
 8004508:	2101      	movne	r1, #1
 800450a:	4635      	moveq	r5, r6
 800450c:	b1b0      	cbz	r0, 800453c <ai_platform_network_init+0x90>
 800450e:	f1b9 0f00 	cmp.w	r9, #0
 8004512:	d057      	beq.n	80045c4 <ai_platform_network_init+0x118>
 8004514:	f04f 0e01 	mov.w	lr, #1
 8004518:	f1b8 0f00 	cmp.w	r8, #0
 800451c:	d011      	beq.n	8004542 <ai_platform_network_init+0x96>
 800451e:	4b2d      	ldr	r3, [pc, #180]	@ (80045d4 <ai_platform_network_init+0x128>)
 8004520:	6822      	ldr	r2, [r4, #0]
 8004522:	429a      	cmp	r2, r3
 8004524:	d1d8      	bne.n	80044d8 <ai_platform_network_init+0x2c>
 8004526:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 8004528:	428b      	cmp	r3, r1
 800452a:	d21b      	bcs.n	8004564 <ai_platform_network_init+0xb8>
 800452c:	2212      	movs	r2, #18
 800452e:	2116      	movs	r1, #22
 8004530:	f104 000c 	add.w	r0, r4, #12
 8004534:	f000 fa9e 	bl	8004a74 <core_set_error>
 8004538:	2000      	movs	r0, #0
 800453a:	e7d0      	b.n	80044de <ai_platform_network_init+0x32>
 800453c:	4607      	mov	r7, r0
 800453e:	4686      	mov	lr, r0
 8004540:	e7ea      	b.n	8004518 <ai_platform_network_init+0x6c>
 8004542:	2e00      	cmp	r6, #0
 8004544:	d0eb      	beq.n	800451e <ai_platform_network_init+0x72>
 8004546:	2212      	movs	r2, #18
 8004548:	2110      	movs	r1, #16
 800454a:	f104 000c 	add.w	r0, r4, #12
 800454e:	f000 fa91 	bl	8004a74 <core_set_error>
 8004552:	e7f1      	b.n	8004538 <ai_platform_network_init+0x8c>
 8004554:	e9c4 6308 	strd	r6, r3, [r4, #32]
 8004558:	62e5      	str	r5, [r4, #44]	@ 0x2c
 800455a:	62a2      	str	r2, [r4, #40]	@ 0x28
 800455c:	4620      	mov	r0, r4
 800455e:	f000 fabf 	bl	8004ae0 <ai_layers_init_all>
 8004562:	e7b9      	b.n	80044d8 <ai_platform_network_init+0x2c>
 8004564:	b1e1      	cbz	r1, 80045a0 <ai_platform_network_init+0xf4>
 8004566:	46ac      	mov	ip, r5
 8004568:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800456c:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800456e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004570:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 8004574:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8004578:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800457a:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 800457e:	4573      	cmp	r3, lr
 8004580:	6226      	str	r6, [r4, #32]
 8004582:	d311      	bcc.n	80045a8 <ai_platform_network_init+0xfc>
 8004584:	f1be 0f00 	cmp.w	lr, #0
 8004588:	d007      	beq.n	800459a <ai_platform_network_init+0xee>
 800458a:	463e      	mov	r6, r7
 800458c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800458e:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8004590:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004592:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8004596:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800459a:	ea4f 420e 	mov.w	r2, lr, lsl #16
 800459e:	e7dc      	b.n	800455a <ai_platform_network_init+0xae>
 80045a0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80045a2:	6221      	str	r1, [r4, #32]
 80045a4:	4573      	cmp	r3, lr
 80045a6:	d2ed      	bcs.n	8004584 <ai_platform_network_init+0xd8>
 80045a8:	2213      	movs	r2, #19
 80045aa:	2116      	movs	r1, #22
 80045ac:	f104 000c 	add.w	r0, r4, #12
 80045b0:	f000 fa60 	bl	8004a74 <core_set_error>
 80045b4:	e7c0      	b.n	8004538 <ai_platform_network_init+0x8c>
 80045b6:	2211      	movs	r2, #17
 80045b8:	2110      	movs	r1, #16
 80045ba:	f104 000c 	add.w	r0, r4, #12
 80045be:	f000 fa59 	bl	8004a74 <core_set_error>
 80045c2:	e7b9      	b.n	8004538 <ai_platform_network_init+0x8c>
 80045c4:	2213      	movs	r2, #19
 80045c6:	2110      	movs	r1, #16
 80045c8:	f104 000c 	add.w	r0, r4, #12
 80045cc:	f000 fa52 	bl	8004a74 <core_set_error>
 80045d0:	e7b2      	b.n	8004538 <ai_platform_network_init+0x8c>
 80045d2:	bf00      	nop
 80045d4:	a1c00100 	.word	0xa1c00100
 80045d8:	a1facade 	.word	0xa1facade

080045dc <ai_platform_network_post_init>:
 80045dc:	4b15      	ldr	r3, [pc, #84]	@ (8004634 <ai_platform_network_post_init+0x58>)
 80045de:	6802      	ldr	r2, [r0, #0]
 80045e0:	ea02 0103 	and.w	r1, r2, r3
 80045e4:	4393      	bics	r3, r2
 80045e6:	d123      	bne.n	8004630 <ai_platform_network_post_init+0x54>
 80045e8:	b570      	push	{r4, r5, r6, lr}
 80045ea:	6903      	ldr	r3, [r0, #16]
 80045ec:	079b      	lsls	r3, r3, #30
 80045ee:	4604      	mov	r4, r0
 80045f0:	d503      	bpl.n	80045fa <ai_platform_network_post_init+0x1e>
 80045f2:	428a      	cmp	r2, r1
 80045f4:	d008      	beq.n	8004608 <ai_platform_network_post_init+0x2c>
 80045f6:	2001      	movs	r0, #1
 80045f8:	bd70      	pop	{r4, r5, r6, pc}
 80045fa:	2210      	movs	r2, #16
 80045fc:	2111      	movs	r1, #17
 80045fe:	300c      	adds	r0, #12
 8004600:	f000 fa38 	bl	8004a74 <core_set_error>
 8004604:	2000      	movs	r0, #0
 8004606:	bd70      	pop	{r4, r5, r6, pc}
 8004608:	f000 fa7a 	bl	8004b00 <ai_layers_post_init_all>
 800460c:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 800460e:	2e00      	cmp	r6, #0
 8004610:	d0f1      	beq.n	80045f6 <ai_platform_network_post_init+0x1a>
 8004612:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 8004614:	2d00      	cmp	r5, #0
 8004616:	d0ee      	beq.n	80045f6 <ai_platform_network_post_init+0x1a>
 8004618:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800461a:	4629      	mov	r1, r5
 800461c:	2000      	movs	r0, #0
 800461e:	47b0      	blx	r6
 8004620:	692b      	ldr	r3, [r5, #16]
 8004622:	42ab      	cmp	r3, r5
 8004624:	d0e7      	beq.n	80045f6 <ai_platform_network_post_init+0x1a>
 8004626:	2b00      	cmp	r3, #0
 8004628:	d0e5      	beq.n	80045f6 <ai_platform_network_post_init+0x1a>
 800462a:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 800462c:	461d      	mov	r5, r3
 800462e:	e7f3      	b.n	8004618 <ai_platform_network_post_init+0x3c>
 8004630:	2000      	movs	r0, #0
 8004632:	4770      	bx	lr
 8004634:	a1c00100 	.word	0xa1c00100

08004638 <ai_platform_network_process>:
 8004638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800463c:	4bb7      	ldr	r3, [pc, #732]	@ (800491c <ai_platform_network_process+0x2e4>)
 800463e:	4607      	mov	r7, r0
 8004640:	6800      	ldr	r0, [r0, #0]
 8004642:	4383      	bics	r3, r0
 8004644:	b085      	sub	sp, #20
 8004646:	f040 812d 	bne.w	80048a4 <ai_platform_network_process+0x26c>
 800464a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800464c:	2b00      	cmp	r3, #0
 800464e:	f000 811d 	beq.w	800488c <ai_platform_network_process+0x254>
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 8004658:	f003 0303 	and.w	r3, r3, #3
 800465c:	2600      	movs	r6, #0
 800465e:	2b03      	cmp	r3, #3
 8004660:	61be      	str	r6, [r7, #24]
 8004662:	f040 8129 	bne.w	80048b8 <ai_platform_network_process+0x280>
 8004666:	2900      	cmp	r1, #0
 8004668:	f000 8116 	beq.w	8004898 <ai_platform_network_process+0x260>
 800466c:	f1b9 0f00 	cmp.w	r9, #0
 8004670:	f000 8112 	beq.w	8004898 <ai_platform_network_process+0x260>
 8004674:	f8b9 3000 	ldrh.w	r3, [r9]
 8004678:	2b00      	cmp	r3, #0
 800467a:	f000 810d 	beq.w	8004898 <ai_platform_network_process+0x260>
 800467e:	698b      	ldr	r3, [r1, #24]
 8004680:	e9cd 7202 	strd	r7, r2, [sp, #8]
 8004684:	f8d3 b000 	ldr.w	fp, [r3]
 8004688:	460c      	mov	r4, r1
 800468a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d072      	beq.n	8004778 <ai_platform_network_process+0x140>
 8004692:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 8004696:	2d00      	cmp	r5, #0
 8004698:	d06e      	beq.n	8004778 <ai_platform_network_process+0x140>
 800469a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800469e:	f8d3 a000 	ldr.w	sl, [r3]
 80046a2:	0133      	lsls	r3, r6, #4
 80046a4:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 80046a8:	9301      	str	r3, [sp, #4]
 80046aa:	f000 81ba 	beq.w	8004a22 <ai_platform_network_process+0x3ea>
 80046ae:	69ab      	ldr	r3, [r5, #24]
 80046b0:	2101      	movs	r1, #1
 80046b2:	4620      	mov	r0, r4
 80046b4:	685f      	ldr	r7, [r3, #4]
 80046b6:	f7ff fce7 	bl	8004088 <ai_buffer_get_size>
 80046ba:	4287      	cmp	r7, r0
 80046bc:	f0c0 8103 	bcc.w	80048c6 <ai_platform_network_process+0x28e>
 80046c0:	68e8      	ldr	r0, [r5, #12]
 80046c2:	69a1      	ldr	r1, [r4, #24]
 80046c4:	68c2      	ldr	r2, [r0, #12]
 80046c6:	68cb      	ldr	r3, [r1, #12]
 80046c8:	429a      	cmp	r2, r3
 80046ca:	f040 80fc 	bne.w	80048c6 <ai_platform_network_process+0x28e>
 80046ce:	6882      	ldr	r2, [r0, #8]
 80046d0:	688b      	ldr	r3, [r1, #8]
 80046d2:	429a      	cmp	r2, r3
 80046d4:	f040 80f7 	bne.w	80048c6 <ai_platform_network_process+0x28e>
 80046d8:	6842      	ldr	r2, [r0, #4]
 80046da:	684b      	ldr	r3, [r1, #4]
 80046dc:	429a      	cmp	r2, r3
 80046de:	f040 80f2 	bne.w	80048c6 <ai_platform_network_process+0x28e>
 80046e2:	69ab      	ldr	r3, [r5, #24]
 80046e4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80046e8:	f001 f9e2 	bl	8005ab0 <ai_array_get_data_byte_size>
 80046ec:	9001      	str	r0, [sp, #4]
 80046ee:	4628      	mov	r0, r5
 80046f0:	f001 f9f6 	bl	8005ae0 <get_tensor_byte_size>
 80046f4:	9b01      	ldr	r3, [sp, #4]
 80046f6:	4283      	cmp	r3, r0
 80046f8:	f0c0 80e5 	bcc.w	80048c6 <ai_platform_network_process+0x28e>
 80046fc:	69ab      	ldr	r3, [r5, #24]
 80046fe:	6818      	ldr	r0, [r3, #0]
 8004700:	f001 f966 	bl	80059d0 <ai_array_to_buffer_fmt>
 8004704:	6823      	ldr	r3, [r4, #0]
 8004706:	4058      	eors	r0, r3
 8004708:	f030 437e 	bics.w	r3, r0, #4261412864	@ 0xfe000000
 800470c:	f040 8193 	bne.w	8004a36 <ai_platform_network_process+0x3fe>
 8004710:	6863      	ldr	r3, [r4, #4]
 8004712:	2b00      	cmp	r3, #0
 8004714:	f000 8185 	beq.w	8004a22 <ai_platform_network_process+0x3ea>
 8004718:	69a3      	ldr	r3, [r4, #24]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2b00      	cmp	r3, #0
 800471e:	f000 8182 	beq.w	8004a26 <ai_platform_network_process+0x3ee>
 8004722:	459b      	cmp	fp, r3
 8004724:	4628      	mov	r0, r5
 8004726:	bf38      	it	cc
 8004728:	469b      	movcc	fp, r3
 800472a:	f001 f9d9 	bl	8005ae0 <get_tensor_byte_size>
 800472e:	f8c8 0008 	str.w	r0, [r8, #8]
 8004732:	69a3      	ldr	r3, [r4, #24]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	fb00 f303 	mul.w	r3, r0, r3
 800473a:	f8c8 300c 	str.w	r3, [r8, #12]
 800473e:	6861      	ldr	r1, [r4, #4]
 8004740:	f8c8 1004 	str.w	r1, [r8, #4]
 8004744:	0132      	lsls	r2, r6, #4
 8004746:	440b      	add	r3, r1
 8004748:	f84a 3002 	str.w	r3, [sl, r2]
 800474c:	69a8      	ldr	r0, [r5, #24]
 800474e:	6803      	ldr	r3, [r0, #0]
 8004750:	009a      	lsls	r2, r3, #2
 8004752:	f106 0601 	add.w	r6, r6, #1
 8004756:	f104 041c 	add.w	r4, r4, #28
 800475a:	f100 80a7 	bmi.w	80048ac <ai_platform_network_process+0x274>
 800475e:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8004762:	1a9b      	subs	r3, r3, r2
 8004764:	4419      	add	r1, r3
 8004766:	6081      	str	r1, [r0, #8]
 8004768:	69ab      	ldr	r3, [r5, #24]
 800476a:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800476e:	60da      	str	r2, [r3, #12]
 8004770:	f8b9 3000 	ldrh.w	r3, [r9]
 8004774:	42b3      	cmp	r3, r6
 8004776:	d888      	bhi.n	800468a <ai_platform_network_process+0x52>
 8004778:	e9dd 7802 	ldrd	r7, r8, [sp, #8]
 800477c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800477e:	f1b8 0f00 	cmp.w	r8, #0
 8004782:	f000 80b5 	beq.w	80048f0 <ai_platform_network_process+0x2b8>
 8004786:	2b01      	cmp	r3, #1
 8004788:	f240 80a5 	bls.w	80048d6 <ai_platform_network_process+0x29e>
 800478c:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 8004790:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004794:	2b00      	cmp	r3, #0
 8004796:	f000 809e 	beq.w	80048d6 <ai_platform_network_process+0x29e>
 800479a:	4645      	mov	r5, r8
 800479c:	2600      	movs	r6, #0
 800479e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	f000 80a3 	beq.w	80048ee <ai_platform_network_process+0x2b6>
 80047a8:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 80047ac:	2c00      	cmp	r4, #0
 80047ae:	f000 809e 	beq.w	80048ee <ai_platform_network_process+0x2b6>
 80047b2:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80047b6:	f8d3 a000 	ldr.w	sl, [r3]
 80047ba:	0133      	lsls	r3, r6, #4
 80047bc:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 80047c0:	9301      	str	r3, [sp, #4]
 80047c2:	f000 8140 	beq.w	8004a46 <ai_platform_network_process+0x40e>
 80047c6:	69a3      	ldr	r3, [r4, #24]
 80047c8:	2101      	movs	r1, #1
 80047ca:	685b      	ldr	r3, [r3, #4]
 80047cc:	9301      	str	r3, [sp, #4]
 80047ce:	4628      	mov	r0, r5
 80047d0:	f7ff fc5a 	bl	8004088 <ai_buffer_get_size>
 80047d4:	9b01      	ldr	r3, [sp, #4]
 80047d6:	4283      	cmp	r3, r0
 80047d8:	d37d      	bcc.n	80048d6 <ai_platform_network_process+0x29e>
 80047da:	68e0      	ldr	r0, [r4, #12]
 80047dc:	69a9      	ldr	r1, [r5, #24]
 80047de:	68c2      	ldr	r2, [r0, #12]
 80047e0:	68cb      	ldr	r3, [r1, #12]
 80047e2:	429a      	cmp	r2, r3
 80047e4:	d177      	bne.n	80048d6 <ai_platform_network_process+0x29e>
 80047e6:	6882      	ldr	r2, [r0, #8]
 80047e8:	688b      	ldr	r3, [r1, #8]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d173      	bne.n	80048d6 <ai_platform_network_process+0x29e>
 80047ee:	6842      	ldr	r2, [r0, #4]
 80047f0:	684b      	ldr	r3, [r1, #4]
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d16f      	bne.n	80048d6 <ai_platform_network_process+0x29e>
 80047f6:	69a3      	ldr	r3, [r4, #24]
 80047f8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80047fc:	f001 f958 	bl	8005ab0 <ai_array_get_data_byte_size>
 8004800:	9001      	str	r0, [sp, #4]
 8004802:	4620      	mov	r0, r4
 8004804:	f001 f96c 	bl	8005ae0 <get_tensor_byte_size>
 8004808:	9b01      	ldr	r3, [sp, #4]
 800480a:	4283      	cmp	r3, r0
 800480c:	d363      	bcc.n	80048d6 <ai_platform_network_process+0x29e>
 800480e:	69a3      	ldr	r3, [r4, #24]
 8004810:	6818      	ldr	r0, [r3, #0]
 8004812:	f001 f8dd 	bl	80059d0 <ai_array_to_buffer_fmt>
 8004816:	682b      	ldr	r3, [r5, #0]
 8004818:	4043      	eors	r3, r0
 800481a:	f033 437e 	bics.w	r3, r3, #4261412864	@ 0xfe000000
 800481e:	f040 8119 	bne.w	8004a54 <ai_platform_network_process+0x41c>
 8004822:	686b      	ldr	r3, [r5, #4]
 8004824:	2b00      	cmp	r3, #0
 8004826:	f000 810e 	beq.w	8004a46 <ai_platform_network_process+0x40e>
 800482a:	69ab      	ldr	r3, [r5, #24]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	2b00      	cmp	r3, #0
 8004830:	f000 8117 	beq.w	8004a62 <ai_platform_network_process+0x42a>
 8004834:	459b      	cmp	fp, r3
 8004836:	4620      	mov	r0, r4
 8004838:	bf38      	it	cc
 800483a:	469b      	movcc	fp, r3
 800483c:	f001 f950 	bl	8005ae0 <get_tensor_byte_size>
 8004840:	f8c8 0008 	str.w	r0, [r8, #8]
 8004844:	69aa      	ldr	r2, [r5, #24]
 8004846:	6812      	ldr	r2, [r2, #0]
 8004848:	4603      	mov	r3, r0
 800484a:	fb02 f303 	mul.w	r3, r2, r3
 800484e:	f8c8 300c 	str.w	r3, [r8, #12]
 8004852:	6869      	ldr	r1, [r5, #4]
 8004854:	f8c8 1004 	str.w	r1, [r8, #4]
 8004858:	0132      	lsls	r2, r6, #4
 800485a:	440b      	add	r3, r1
 800485c:	f84a 3002 	str.w	r3, [sl, r2]
 8004860:	69a0      	ldr	r0, [r4, #24]
 8004862:	6803      	ldr	r3, [r0, #0]
 8004864:	009b      	lsls	r3, r3, #2
 8004866:	f106 0601 	add.w	r6, r6, #1
 800486a:	f105 051c 	add.w	r5, r5, #28
 800486e:	d439      	bmi.n	80048e4 <ai_platform_network_process+0x2ac>
 8004870:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8004874:	1a9b      	subs	r3, r3, r2
 8004876:	4419      	add	r1, r3
 8004878:	6081      	str	r1, [r0, #8]
 800487a:	69a3      	ldr	r3, [r4, #24]
 800487c:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8004880:	60da      	str	r2, [r3, #12]
 8004882:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8004886:	429e      	cmp	r6, r3
 8004888:	d389      	bcc.n	800479e <ai_platform_network_process+0x166>
 800488a:	e030      	b.n	80048ee <ai_platform_network_process+0x2b6>
 800488c:	693a      	ldr	r2, [r7, #16]
 800488e:	61bb      	str	r3, [r7, #24]
 8004890:	f002 0203 	and.w	r2, r2, #3
 8004894:	2a03      	cmp	r2, #3
 8004896:	d10f      	bne.n	80048b8 <ai_platform_network_process+0x280>
 8004898:	2217      	movs	r2, #23
 800489a:	2112      	movs	r1, #18
 800489c:	f107 000c 	add.w	r0, r7, #12
 80048a0:	f000 f8e8 	bl	8004a74 <core_set_error>
 80048a4:	2000      	movs	r0, #0
 80048a6:	b005      	add	sp, #20
 80048a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048ac:	f8b9 3000 	ldrh.w	r3, [r9]
 80048b0:	429e      	cmp	r6, r3
 80048b2:	f4ff aeea 	bcc.w	800468a <ai_platform_network_process+0x52>
 80048b6:	e75f      	b.n	8004778 <ai_platform_network_process+0x140>
 80048b8:	2230      	movs	r2, #48	@ 0x30
 80048ba:	2111      	movs	r1, #17
 80048bc:	f107 000c 	add.w	r0, r7, #12
 80048c0:	f000 f8d8 	bl	8004a74 <core_set_error>
 80048c4:	e7ee      	b.n	80048a4 <ai_platform_network_process+0x26c>
 80048c6:	9f02      	ldr	r7, [sp, #8]
 80048c8:	2218      	movs	r2, #24
 80048ca:	2112      	movs	r1, #18
 80048cc:	f107 000c 	add.w	r0, r7, #12
 80048d0:	f000 f8d0 	bl	8004a74 <core_set_error>
 80048d4:	e7e6      	b.n	80048a4 <ai_platform_network_process+0x26c>
 80048d6:	2218      	movs	r2, #24
 80048d8:	2113      	movs	r1, #19
 80048da:	f107 000c 	add.w	r0, r7, #12
 80048de:	f000 f8c9 	bl	8004a74 <core_set_error>
 80048e2:	e7df      	b.n	80048a4 <ai_platform_network_process+0x26c>
 80048e4:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80048e8:	429e      	cmp	r6, r3
 80048ea:	f4ff af58 	bcc.w	800479e <ai_platform_network_process+0x166>
 80048ee:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80048f0:	fa1f fb8b 	uxth.w	fp, fp
 80048f4:	f8a7 b018 	strh.w	fp, [r7, #24]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	f000 808c 	beq.w	8004a16 <ai_platform_network_process+0x3de>
 80048fe:	2b01      	cmp	r3, #1
 8004900:	6b7e      	ldr	r6, [r7, #52]	@ 0x34
 8004902:	f000 808b 	beq.w	8004a1c <ai_platform_network_process+0x3e4>
 8004906:	f106 080c 	add.w	r8, r6, #12
 800490a:	8b78      	ldrh	r0, [r7, #26]
 800490c:	4583      	cmp	fp, r0
 800490e:	d9ca      	bls.n	80048a6 <ai_platform_network_process+0x26e>
 8004910:	4645      	mov	r5, r8
 8004912:	46bb      	mov	fp, r7
 8004914:	f04f 0800 	mov.w	r8, #0
 8004918:	b9ae      	cbnz	r6, 8004946 <ai_platform_network_process+0x30e>
 800491a:	e02d      	b.n	8004978 <ai_platform_network_process+0x340>
 800491c:	a1c00100 	.word	0xa1c00100
 8004920:	68df      	ldr	r7, [r3, #12]
 8004922:	1bc9      	subs	r1, r1, r7
 8004924:	4408      	add	r0, r1
 8004926:	6098      	str	r0, [r3, #8]
 8004928:	6993      	ldr	r3, [r2, #24]
 800492a:	6862      	ldr	r2, [r4, #4]
 800492c:	60da      	str	r2, [r3, #12]
 800492e:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 8004932:	f859 200a 	ldr.w	r2, [r9, sl]
 8004936:	440b      	add	r3, r1
 8004938:	4293      	cmp	r3, r2
 800493a:	bf24      	itt	cs
 800493c:	68e3      	ldrcs	r3, [r4, #12]
 800493e:	1ad3      	subcs	r3, r2, r3
 8004940:	6063      	str	r3, [r4, #4]
 8004942:	f108 0801 	add.w	r8, r8, #1
 8004946:	8833      	ldrh	r3, [r6, #0]
 8004948:	4543      	cmp	r3, r8
 800494a:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 800494e:	d913      	bls.n	8004978 <ai_platform_network_process+0x340>
 8004950:	6873      	ldr	r3, [r6, #4]
 8004952:	b18b      	cbz	r3, 8004978 <ai_platform_network_process+0x340>
 8004954:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 8004958:	b172      	cbz	r2, 8004978 <ai_platform_network_process+0x340>
 800495a:	68b1      	ldr	r1, [r6, #8]
 800495c:	6993      	ldr	r3, [r2, #24]
 800495e:	f8d1 9000 	ldr.w	r9, [r1]
 8004962:	681f      	ldr	r7, [r3, #0]
 8004964:	6899      	ldr	r1, [r3, #8]
 8004966:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 800496a:	00bf      	lsls	r7, r7, #2
 800496c:	6860      	ldr	r0, [r4, #4]
 800496e:	d5d7      	bpl.n	8004920 <ai_platform_network_process+0x2e8>
 8004970:	68a2      	ldr	r2, [r4, #8]
 8004972:	f000 ff8f 	bl	8005894 <st_int8_copy>
 8004976:	e7da      	b.n	800492e <ai_platform_network_process+0x2f6>
 8004978:	4658      	mov	r0, fp
 800497a:	f000 f8df 	bl	8004b3c <ai_layers_forward_all>
 800497e:	2400      	movs	r4, #0
 8004980:	b9b5      	cbnz	r5, 80049b0 <ai_platform_network_process+0x378>
 8004982:	e03b      	b.n	80049fc <ai_platform_network_process+0x3c4>
 8004984:	f859 300a 	ldr.w	r3, [r9, sl]
 8004988:	eb01 020c 	add.w	r2, r1, ip
 800498c:	429a      	cmp	r2, r3
 800498e:	bf24      	itt	cs
 8004990:	f8d8 200c 	ldrcs.w	r2, [r8, #12]
 8004994:	1a9a      	subcs	r2, r3, r2
 8004996:	f8c8 2004 	str.w	r2, [r8, #4]
 800499a:	6981      	ldr	r1, [r0, #24]
 800499c:	e9d1 3702 	ldrd	r3, r7, [r1, #8]
 80049a0:	1bdb      	subs	r3, r3, r7
 80049a2:	441a      	add	r2, r3
 80049a4:	608a      	str	r2, [r1, #8]
 80049a6:	6983      	ldr	r3, [r0, #24]
 80049a8:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80049ac:	60da      	str	r2, [r3, #12]
 80049ae:	3401      	adds	r4, #1
 80049b0:	882b      	ldrh	r3, [r5, #0]
 80049b2:	42a3      	cmp	r3, r4
 80049b4:	d922      	bls.n	80049fc <ai_platform_network_process+0x3c4>
 80049b6:	686b      	ldr	r3, [r5, #4]
 80049b8:	b303      	cbz	r3, 80049fc <ai_platform_network_process+0x3c4>
 80049ba:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80049be:	b1e8      	cbz	r0, 80049fc <ai_platform_network_process+0x3c4>
 80049c0:	68ab      	ldr	r3, [r5, #8]
 80049c2:	6982      	ldr	r2, [r0, #24]
 80049c4:	f8d3 9000 	ldr.w	r9, [r3]
 80049c8:	6813      	ldr	r3, [r2, #0]
 80049ca:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 80049ce:	009b      	lsls	r3, r3, #2
 80049d0:	e9d8 1c01 	ldrd	r1, ip, [r8, #4]
 80049d4:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 80049d8:	d5d4      	bpl.n	8004984 <ai_platform_network_process+0x34c>
 80049da:	6890      	ldr	r0, [r2, #8]
 80049dc:	4662      	mov	r2, ip
 80049de:	f000 ff59 	bl	8005894 <st_int8_copy>
 80049e2:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 80049e6:	f859 200a 	ldr.w	r2, [r9, sl]
 80049ea:	440b      	add	r3, r1
 80049ec:	4293      	cmp	r3, r2
 80049ee:	bf24      	itt	cs
 80049f0:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 80049f4:	1ad3      	subcs	r3, r2, r3
 80049f6:	f8c8 3004 	str.w	r3, [r8, #4]
 80049fa:	e7d8      	b.n	80049ae <ai_platform_network_process+0x376>
 80049fc:	f8bb 001a 	ldrh.w	r0, [fp, #26]
 8004a00:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 8004a04:	3001      	adds	r0, #1
 8004a06:	b280      	uxth	r0, r0
 8004a08:	4283      	cmp	r3, r0
 8004a0a:	f8ab 001a 	strh.w	r0, [fp, #26]
 8004a0e:	d881      	bhi.n	8004914 <ai_platform_network_process+0x2dc>
 8004a10:	b005      	add	sp, #20
 8004a12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a16:	461e      	mov	r6, r3
 8004a18:	4698      	mov	r8, r3
 8004a1a:	e776      	b.n	800490a <ai_platform_network_process+0x2d2>
 8004a1c:	f04f 0800 	mov.w	r8, #0
 8004a20:	e773      	b.n	800490a <ai_platform_network_process+0x2d2>
 8004a22:	9f02      	ldr	r7, [sp, #8]
 8004a24:	e738      	b.n	8004898 <ai_platform_network_process+0x260>
 8004a26:	9f02      	ldr	r7, [sp, #8]
 8004a28:	2221      	movs	r2, #33	@ 0x21
 8004a2a:	2112      	movs	r1, #18
 8004a2c:	f107 000c 	add.w	r0, r7, #12
 8004a30:	f000 f820 	bl	8004a74 <core_set_error>
 8004a34:	e736      	b.n	80048a4 <ai_platform_network_process+0x26c>
 8004a36:	9f02      	ldr	r7, [sp, #8]
 8004a38:	2219      	movs	r2, #25
 8004a3a:	2112      	movs	r1, #18
 8004a3c:	f107 000c 	add.w	r0, r7, #12
 8004a40:	f000 f818 	bl	8004a74 <core_set_error>
 8004a44:	e72e      	b.n	80048a4 <ai_platform_network_process+0x26c>
 8004a46:	2217      	movs	r2, #23
 8004a48:	2113      	movs	r1, #19
 8004a4a:	f107 000c 	add.w	r0, r7, #12
 8004a4e:	f000 f811 	bl	8004a74 <core_set_error>
 8004a52:	e727      	b.n	80048a4 <ai_platform_network_process+0x26c>
 8004a54:	2219      	movs	r2, #25
 8004a56:	2113      	movs	r1, #19
 8004a58:	f107 000c 	add.w	r0, r7, #12
 8004a5c:	f000 f80a 	bl	8004a74 <core_set_error>
 8004a60:	e720      	b.n	80048a4 <ai_platform_network_process+0x26c>
 8004a62:	2221      	movs	r2, #33	@ 0x21
 8004a64:	2113      	movs	r1, #19
 8004a66:	f107 000c 	add.w	r0, r7, #12
 8004a6a:	f000 f803 	bl	8004a74 <core_set_error>
 8004a6e:	e719      	b.n	80048a4 <ai_platform_network_process+0x26c>

08004a70 <core_init>:
 8004a70:	2001      	movs	r0, #1
 8004a72:	4770      	bx	lr

08004a74 <core_set_error>:
 8004a74:	4603      	mov	r3, r0
 8004a76:	7800      	ldrb	r0, [r0, #0]
 8004a78:	b108      	cbz	r0, 8004a7e <core_set_error+0xa>
 8004a7a:	2000      	movs	r0, #0
 8004a7c:	4770      	bx	lr
 8004a7e:	7019      	strb	r1, [r3, #0]
 8004a80:	6819      	ldr	r1, [r3, #0]
 8004a82:	f362 211f 	bfi	r1, r2, #8, #24
 8004a86:	2001      	movs	r0, #1
 8004a88:	6019      	str	r1, [r3, #0]
 8004a8a:	4770      	bx	lr

08004a8c <ai_check_custom_types>:
 8004a8c:	b082      	sub	sp, #8
 8004a8e:	4b13      	ldr	r3, [pc, #76]	@ (8004adc <ai_check_custom_types+0x50>)
 8004a90:	9301      	str	r3, [sp, #4]
 8004a92:	b118      	cbz	r0, 8004a9c <ai_check_custom_types+0x10>
 8004a94:	7803      	ldrb	r3, [r0, #0]
 8004a96:	2b03      	cmp	r3, #3
 8004a98:	d002      	beq.n	8004aa0 <ai_check_custom_types+0x14>
 8004a9a:	2000      	movs	r0, #0
 8004a9c:	b002      	add	sp, #8
 8004a9e:	4770      	bx	lr
 8004aa0:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d004      	beq.n	8004ab2 <ai_check_custom_types+0x26>
 8004aa8:	2001      	movs	r0, #1
 8004aaa:	f080 0001 	eor.w	r0, r0, #1
 8004aae:	b002      	add	sp, #8
 8004ab0:	4770      	bx	lr
 8004ab2:	7842      	ldrb	r2, [r0, #1]
 8004ab4:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	f100 0001 	add.w	r0, r0, #1
 8004abe:	d1f3      	bne.n	8004aa8 <ai_check_custom_types+0x1c>
 8004ac0:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8004ac4:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d1ed      	bne.n	8004aa8 <ai_check_custom_types+0x1c>
 8004acc:	7842      	ldrb	r2, [r0, #1]
 8004ace:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	d1e8      	bne.n	8004aa8 <ai_check_custom_types+0x1c>
 8004ad6:	2000      	movs	r0, #0
 8004ad8:	e7e7      	b.n	8004aaa <ai_check_custom_types+0x1e>
 8004ada:	bf00      	nop
 8004adc:	84048403 	.word	0x84048403

08004ae0 <ai_layers_init_all>:
 8004ae0:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 8004ae2:	4601      	mov	r1, r0
 8004ae4:	b153      	cbz	r3, 8004afc <ai_layers_init_all+0x1c>
 8004ae6:	2000      	movs	r0, #0
 8004ae8:	461a      	mov	r2, r3
 8004aea:	60d9      	str	r1, [r3, #12]
 8004aec:	691b      	ldr	r3, [r3, #16]
 8004aee:	4293      	cmp	r3, r2
 8004af0:	f100 0001 	add.w	r0, r0, #1
 8004af4:	d003      	beq.n	8004afe <ai_layers_init_all+0x1e>
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d1f6      	bne.n	8004ae8 <ai_layers_init_all+0x8>
 8004afa:	4770      	bx	lr
 8004afc:	4618      	mov	r0, r3
 8004afe:	4770      	bx	lr

08004b00 <ai_layers_post_init_all>:
 8004b00:	b538      	push	{r3, r4, r5, lr}
 8004b02:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8004b04:	b1b4      	cbz	r4, 8004b34 <ai_layers_post_init_all+0x34>
 8004b06:	6863      	ldr	r3, [r4, #4]
 8004b08:	07db      	lsls	r3, r3, #31
 8004b0a:	f04f 0500 	mov.w	r5, #0
 8004b0e:	d504      	bpl.n	8004b1a <ai_layers_post_init_all+0x1a>
 8004b10:	6a23      	ldr	r3, [r4, #32]
 8004b12:	4620      	mov	r0, r4
 8004b14:	b10b      	cbz	r3, 8004b1a <ai_layers_post_init_all+0x1a>
 8004b16:	4798      	blx	r3
 8004b18:	3501      	adds	r5, #1
 8004b1a:	6923      	ldr	r3, [r4, #16]
 8004b1c:	42a3      	cmp	r3, r4
 8004b1e:	d007      	beq.n	8004b30 <ai_layers_post_init_all+0x30>
 8004b20:	b133      	cbz	r3, 8004b30 <ai_layers_post_init_all+0x30>
 8004b22:	461c      	mov	r4, r3
 8004b24:	6863      	ldr	r3, [r4, #4]
 8004b26:	07db      	lsls	r3, r3, #31
 8004b28:	d4f2      	bmi.n	8004b10 <ai_layers_post_init_all+0x10>
 8004b2a:	6923      	ldr	r3, [r4, #16]
 8004b2c:	42a3      	cmp	r3, r4
 8004b2e:	d1f7      	bne.n	8004b20 <ai_layers_post_init_all+0x20>
 8004b30:	4628      	mov	r0, r5
 8004b32:	bd38      	pop	{r3, r4, r5, pc}
 8004b34:	4625      	mov	r5, r4
 8004b36:	4628      	mov	r0, r5
 8004b38:	bd38      	pop	{r3, r4, r5, pc}
 8004b3a:	bf00      	nop

08004b3c <ai_layers_forward_all>:
 8004b3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b40:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 8004b44:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 8004b46:	63c5      	str	r5, [r0, #60]	@ 0x3c
 8004b48:	4604      	mov	r4, r0
 8004b4a:	f1b8 0f00 	cmp.w	r8, #0
 8004b4e:	d02a      	beq.n	8004ba6 <ai_layers_forward_all+0x6a>
 8004b50:	b32d      	cbz	r5, 8004b9e <ai_layers_forward_all+0x62>
 8004b52:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8004b54:	4629      	mov	r1, r5
 8004b56:	2001      	movs	r0, #1
 8004b58:	47c0      	blx	r8
 8004b5a:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 8004b5c:	b1fe      	cbz	r6, 8004b9e <ai_layers_forward_all+0x62>
 8004b5e:	2700      	movs	r7, #0
 8004b60:	4631      	mov	r1, r6
 8004b62:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004b64:	2002      	movs	r0, #2
 8004b66:	47c0      	blx	r8
 8004b68:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 8004b6a:	4628      	mov	r0, r5
 8004b6c:	696b      	ldr	r3, [r5, #20]
 8004b6e:	4798      	blx	r3
 8004b70:	692e      	ldr	r6, [r5, #16]
 8004b72:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8004b74:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8004b76:	42b5      	cmp	r5, r6
 8004b78:	f04f 0003 	mov.w	r0, #3
 8004b7c:	d007      	beq.n	8004b8e <ai_layers_forward_all+0x52>
 8004b7e:	47c0      	blx	r8
 8004b80:	3701      	adds	r7, #1
 8004b82:	63e6      	str	r6, [r4, #60]	@ 0x3c
 8004b84:	2e00      	cmp	r6, #0
 8004b86:	d1eb      	bne.n	8004b60 <ai_layers_forward_all+0x24>
 8004b88:	4638      	mov	r0, r7
 8004b8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b8e:	2003      	movs	r0, #3
 8004b90:	47c0      	blx	r8
 8004b92:	2300      	movs	r3, #0
 8004b94:	3701      	adds	r7, #1
 8004b96:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8004b98:	4638      	mov	r0, r7
 8004b9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004b9e:	2700      	movs	r7, #0
 8004ba0:	4638      	mov	r0, r7
 8004ba2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ba6:	2d00      	cmp	r5, #0
 8004ba8:	d0f9      	beq.n	8004b9e <ai_layers_forward_all+0x62>
 8004baa:	4647      	mov	r7, r8
 8004bac:	696b      	ldr	r3, [r5, #20]
 8004bae:	4628      	mov	r0, r5
 8004bb0:	4798      	blx	r3
 8004bb2:	462b      	mov	r3, r5
 8004bb4:	692d      	ldr	r5, [r5, #16]
 8004bb6:	429d      	cmp	r5, r3
 8004bb8:	d004      	beq.n	8004bc4 <ai_layers_forward_all+0x88>
 8004bba:	63e5      	str	r5, [r4, #60]	@ 0x3c
 8004bbc:	3701      	adds	r7, #1
 8004bbe:	2d00      	cmp	r5, #0
 8004bc0:	d1f4      	bne.n	8004bac <ai_layers_forward_all+0x70>
 8004bc2:	e7e1      	b.n	8004b88 <ai_layers_forward_all+0x4c>
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8004bc8:	3701      	adds	r7, #1
 8004bca:	e7dd      	b.n	8004b88 <ai_layers_forward_all+0x4c>

08004bcc <forward_dense>:
 8004bcc:	6982      	ldr	r2, [r0, #24]
 8004bce:	8813      	ldrh	r3, [r2, #0]
 8004bd0:	b90b      	cbnz	r3, 8004bd6 <forward_dense+0xa>
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	deff      	udf	#255	@ 0xff
 8004bd6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bda:	f8d2 a004 	ldr.w	sl, [r2, #4]
 8004bde:	f8da 0004 	ldr.w	r0, [sl, #4]
 8004be2:	b08e      	sub	sp, #56	@ 0x38
 8004be4:	b100      	cbz	r0, 8004be8 <forward_dense+0x1c>
 8004be6:	6800      	ldr	r0, [r0, #0]
 8004be8:	2b01      	cmp	r3, #1
 8004bea:	d061      	beq.n	8004cb0 <forward_dense+0xe4>
 8004bec:	f8da 2010 	ldr.w	r2, [sl, #16]
 8004bf0:	b102      	cbz	r2, 8004bf4 <forward_dense+0x28>
 8004bf2:	6812      	ldr	r2, [r2, #0]
 8004bf4:	2b02      	cmp	r3, #2
 8004bf6:	d035      	beq.n	8004c64 <forward_dense+0x98>
 8004bf8:	f8da 501c 	ldr.w	r5, [sl, #28]
 8004bfc:	2d00      	cmp	r5, #0
 8004bfe:	d055      	beq.n	8004cac <forward_dense+0xe0>
 8004c00:	f8ba 4018 	ldrh.w	r4, [sl, #24]
 8004c04:	6829      	ldr	r1, [r5, #0]
 8004c06:	2c01      	cmp	r4, #1
 8004c08:	d955      	bls.n	8004cb6 <forward_dense+0xea>
 8004c0a:	686d      	ldr	r5, [r5, #4]
 8004c0c:	698e      	ldr	r6, [r1, #24]
 8004c0e:	68c4      	ldr	r4, [r0, #12]
 8004c10:	68d1      	ldr	r1, [r2, #12]
 8004c12:	f8d4 e004 	ldr.w	lr, [r4, #4]
 8004c16:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8004c1a:	e9d1 4702 	ldrd	r4, r7, [r1, #8]
 8004c1e:	6831      	ldr	r1, [r6, #0]
 8004c20:	2b03      	cmp	r3, #3
 8004c22:	fb07 f804 	mul.w	r8, r7, r4
 8004c26:	f021 4c7e 	bic.w	ip, r1, #4261412864	@ 0xfe000000
 8004c2a:	d046      	beq.n	8004cba <forward_dense+0xee>
 8004c2c:	f8da 4028 	ldr.w	r4, [sl, #40]	@ 0x28
 8004c30:	b11c      	cbz	r4, 8004c3a <forward_dense+0x6e>
 8004c32:	6824      	ldr	r4, [r4, #0]
 8004c34:	b10c      	cbz	r4, 8004c3a <forward_dense+0x6e>
 8004c36:	69a3      	ldr	r3, [r4, #24]
 8004c38:	689c      	ldr	r4, [r3, #8]
 8004c3a:	6983      	ldr	r3, [r0, #24]
 8004c3c:	6992      	ldr	r2, [r2, #24]
 8004c3e:	6899      	ldr	r1, [r3, #8]
 8004c40:	6890      	ldr	r0, [r2, #8]
 8004c42:	b10d      	cbz	r5, 8004c48 <forward_dense+0x7c>
 8004c44:	69ab      	ldr	r3, [r5, #24]
 8004c46:	689d      	ldr	r5, [r3, #8]
 8004c48:	4f1d      	ldr	r7, [pc, #116]	@ (8004cc0 <forward_dense+0xf4>)
 8004c4a:	45bc      	cmp	ip, r7
 8004c4c:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
 8004c50:	d022      	beq.n	8004c98 <forward_dense+0xcc>
 8004c52:	4e1c      	ldr	r6, [pc, #112]	@ (8004cc4 <forward_dense+0xf8>)
 8004c54:	45b4      	cmp	ip, r6
 8004c56:	d015      	beq.n	8004c84 <forward_dense+0xb8>
 8004c58:	4b1b      	ldr	r3, [pc, #108]	@ (8004cc8 <forward_dense+0xfc>)
 8004c5a:	459c      	cmp	ip, r3
 8004c5c:	d005      	beq.n	8004c6a <forward_dense+0x9e>
 8004c5e:	b00e      	add	sp, #56	@ 0x38
 8004c60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c64:	2300      	movs	r3, #0
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	deff      	udf	#255	@ 0xff
 8004c6a:	e9cd 0107 	strd	r0, r1, [sp, #28]
 8004c6e:	a807      	add	r0, sp, #28
 8004c70:	e9cd 5e0a 	strd	r5, lr, [sp, #40]	@ 0x28
 8004c74:	e9cd 980c 	strd	r9, r8, [sp, #48]	@ 0x30
 8004c78:	9209      	str	r2, [sp, #36]	@ 0x24
 8004c7a:	f000 f9f3 	bl	8005064 <forward_lite_dense_if32of32wf32>
 8004c7e:	b00e      	add	sp, #56	@ 0x38
 8004c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c84:	e9cd 9803 	strd	r9, r8, [sp, #12]
 8004c88:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 8004c8c:	9400      	str	r4, [sp, #0]
 8004c8e:	f000 fb3f 	bl	8005310 <forward_lite_dense_if32of32wf32_lut4>
 8004c92:	b00e      	add	sp, #56	@ 0x38
 8004c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c98:	e9cd 9803 	strd	r9, r8, [sp, #12]
 8004c9c:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 8004ca0:	9400      	str	r4, [sp, #0]
 8004ca2:	f000 fc79 	bl	8005598 <forward_lite_dense_if32of32wf32_lut8>
 8004ca6:	b00e      	add	sp, #56	@ 0x38
 8004ca8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cac:	4629      	mov	r1, r5
 8004cae:	e7ad      	b.n	8004c0c <forward_dense+0x40>
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	deff      	udf	#255	@ 0xff
 8004cb6:	2500      	movs	r5, #0
 8004cb8:	e7a8      	b.n	8004c0c <forward_dense+0x40>
 8004cba:	2300      	movs	r3, #0
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	deff      	udf	#255	@ 0xff
 8004cc0:	00d01040 	.word	0x00d01040
 8004cc4:	00f01040 	.word	0x00f01040
 8004cc8:	00821040 	.word	0x00821040

08004ccc <forward_relu>:
 8004ccc:	6982      	ldr	r2, [r0, #24]
 8004cce:	8813      	ldrh	r3, [r2, #0]
 8004cd0:	b90b      	cbnz	r3, 8004cd6 <forward_relu+0xa>
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	deff      	udf	#255	@ 0xff
 8004cd6:	b470      	push	{r4, r5, r6}
 8004cd8:	6852      	ldr	r2, [r2, #4]
 8004cda:	6854      	ldr	r4, [r2, #4]
 8004cdc:	b104      	cbz	r4, 8004ce0 <forward_relu+0x14>
 8004cde:	6824      	ldr	r4, [r4, #0]
 8004ce0:	2b01      	cmp	r3, #1
 8004ce2:	f000 8088 	beq.w	8004df6 <forward_relu+0x12a>
 8004ce6:	6913      	ldr	r3, [r2, #16]
 8004ce8:	b103      	cbz	r3, 8004cec <forward_relu+0x20>
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	6999      	ldr	r1, [r3, #24]
 8004cee:	69a2      	ldr	r2, [r4, #24]
 8004cf0:	68a3      	ldr	r3, [r4, #8]
 8004cf2:	69c6      	ldr	r6, [r0, #28]
 8004cf4:	6888      	ldr	r0, [r1, #8]
 8004cf6:	6891      	ldr	r1, [r2, #8]
 8004cf8:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8004cfc:	b196      	cbz	r6, 8004d24 <forward_relu+0x58>
 8004cfe:	6872      	ldr	r2, [r6, #4]
 8004d00:	2a01      	cmp	r2, #1
 8004d02:	d03b      	beq.n	8004d7c <forward_relu+0xb0>
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d06d      	beq.n	8004de4 <forward_relu+0x118>
 8004d08:	68e5      	ldr	r5, [r4, #12]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004d10:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8004d14:	429d      	cmp	r5, r3
 8004d16:	fb04 f202 	mul.w	r2, r4, r2
 8004d1a:	d1f9      	bne.n	8004d10 <forward_relu+0x44>
 8004d1c:	68b3      	ldr	r3, [r6, #8]
 8004d1e:	bc70      	pop	{r4, r5, r6}
 8004d20:	f000 b928 	b.w	8004f74 <forward_lite_nl_relu_generic_if32of32_kernel>
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d05f      	beq.n	8004de8 <forward_relu+0x11c>
 8004d28:	68e5      	ldr	r5, [r4, #12]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004d30:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8004d34:	429d      	cmp	r5, r3
 8004d36:	fb04 f202 	mul.w	r2, r4, r2
 8004d3a:	d1f9      	bne.n	8004d30 <forward_relu+0x64>
 8004d3c:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8004d40:	3a01      	subs	r2, #1
 8004d42:	eb01 0482 	add.w	r4, r1, r2, lsl #2
 8004d46:	428c      	cmp	r4, r1
 8004d48:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8004d4c:	d314      	bcc.n	8004d78 <forward_relu+0xac>
 8004d4e:	1a61      	subs	r1, r4, r1
 8004d50:	f021 0103 	bic.w	r1, r1, #3
 8004d54:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8004dfc <forward_relu+0x130>
 8004d58:	1d23      	adds	r3, r4, #4
 8004d5a:	3004      	adds	r0, #4
 8004d5c:	1a62      	subs	r2, r4, r1
 8004d5e:	ed73 7a01 	vldmdb	r3!, {s15}
 8004d62:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004d66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d6a:	bfb8      	it	lt
 8004d6c:	eef0 7a47 	vmovlt.f32	s15, s14
 8004d70:	429a      	cmp	r2, r3
 8004d72:	ed60 7a01 	vstmdb	r0!, {s15}
 8004d76:	d1f2      	bne.n	8004d5e <forward_relu+0x92>
 8004d78:	bc70      	pop	{r4, r5, r6}
 8004d7a:	4770      	bx	lr
 8004d7c:	b3b3      	cbz	r3, 8004dec <forward_relu+0x120>
 8004d7e:	68e5      	ldr	r5, [r4, #12]
 8004d80:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8004d84:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8004d88:	429d      	cmp	r5, r3
 8004d8a:	fb04 f202 	mul.w	r2, r4, r2
 8004d8e:	d1f9      	bne.n	8004d84 <forward_relu+0xb8>
 8004d90:	f102 4280 	add.w	r2, r2, #1073741824	@ 0x40000000
 8004d94:	3a01      	subs	r2, #1
 8004d96:	68b3      	ldr	r3, [r6, #8]
 8004d98:	eb01 0482 	add.w	r4, r1, r2, lsl #2
 8004d9c:	428c      	cmp	r4, r1
 8004d9e:	ed93 7a00 	vldr	s14, [r3]
 8004da2:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8004da6:	d3e7      	bcc.n	8004d78 <forward_relu+0xac>
 8004da8:	1a61      	subs	r1, r4, r1
 8004daa:	f021 0103 	bic.w	r1, r1, #3
 8004dae:	2500      	movs	r5, #0
 8004db0:	1d23      	adds	r3, r4, #4
 8004db2:	1a62      	subs	r2, r4, r1
 8004db4:	3004      	adds	r0, #4
 8004db6:	ed73 7a01 	vldmdb	r3!, {s15}
 8004dba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004dbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dc2:	d50a      	bpl.n	8004dda <forward_relu+0x10e>
 8004dc4:	429a      	cmp	r2, r3
 8004dc6:	ed60 7a01 	vstmdb	r0!, {s15}
 8004dca:	d0d5      	beq.n	8004d78 <forward_relu+0xac>
 8004dcc:	ed73 7a01 	vldmdb	r3!, {s15}
 8004dd0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004dd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dd8:	d4f4      	bmi.n	8004dc4 <forward_relu+0xf8>
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	f840 5d04 	str.w	r5, [r0, #-4]!
 8004de0:	d1e9      	bne.n	8004db6 <forward_relu+0xea>
 8004de2:	e7c9      	b.n	8004d78 <forward_relu+0xac>
 8004de4:	2201      	movs	r2, #1
 8004de6:	e799      	b.n	8004d1c <forward_relu+0x50>
 8004de8:	460c      	mov	r4, r1
 8004dea:	e7b0      	b.n	8004d4e <forward_relu+0x82>
 8004dec:	68b3      	ldr	r3, [r6, #8]
 8004dee:	460c      	mov	r4, r1
 8004df0:	ed93 7a00 	vldr	s14, [r3]
 8004df4:	e7d8      	b.n	8004da8 <forward_relu+0xdc>
 8004df6:	2300      	movs	r3, #0
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	deff      	udf	#255	@ 0xff
 8004dfc:	00000000 	.word	0x00000000

08004e00 <forward_sm>:
 8004e00:	6982      	ldr	r2, [r0, #24]
 8004e02:	8813      	ldrh	r3, [r2, #0]
 8004e04:	b90b      	cbnz	r3, 8004e0a <forward_sm+0xa>
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	deff      	udf	#255	@ 0xff
 8004e0a:	b570      	push	{r4, r5, r6, lr}
 8004e0c:	6852      	ldr	r2, [r2, #4]
 8004e0e:	6855      	ldr	r5, [r2, #4]
 8004e10:	b082      	sub	sp, #8
 8004e12:	b105      	cbz	r5, 8004e16 <forward_sm+0x16>
 8004e14:	682d      	ldr	r5, [r5, #0]
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d030      	beq.n	8004e7c <forward_sm+0x7c>
 8004e1a:	6916      	ldr	r6, [r2, #16]
 8004e1c:	b106      	cbz	r6, 8004e20 <forward_sm+0x20>
 8004e1e:	6836      	ldr	r6, [r6, #0]
 8004e20:	68ab      	ldr	r3, [r5, #8]
 8004e22:	ea5f 2c13 	movs.w	ip, r3, lsr #8
 8004e26:	d027      	beq.n	8004e78 <forward_sm+0x78>
 8004e28:	68ec      	ldr	r4, [r5, #12]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	eb04 038c 	add.w	r3, r4, ip, lsl #2
 8004e30:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8004e34:	429c      	cmp	r4, r3
 8004e36:	fb01 f202 	mul.w	r2, r1, r2
 8004e3a:	d1f9      	bne.n	8004e30 <forward_sm+0x30>
 8004e3c:	f9b0 3020 	ldrsh.w	r3, [r0, #32]
 8004e40:	69b0      	ldr	r0, [r6, #24]
 8004e42:	4563      	cmp	r3, ip
 8004e44:	bfb8      	it	lt
 8004e46:	68e9      	ldrlt	r1, [r5, #12]
 8004e48:	6880      	ldr	r0, [r0, #8]
 8004e4a:	bfb8      	it	lt
 8004e4c:	f851 4023 	ldrlt.w	r4, [r1, r3, lsl #2]
 8004e50:	6929      	ldr	r1, [r5, #16]
 8004e52:	bfa8      	it	ge
 8004e54:	2401      	movge	r4, #1
 8004e56:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8004e5a:	bfbc      	itt	lt
 8004e5c:	6969      	ldrlt	r1, [r5, #20]
 8004e5e:	f851 3023 	ldrlt.w	r3, [r1, r3, lsl #2]
 8004e62:	69a9      	ldr	r1, [r5, #24]
 8004e64:	bfb8      	it	lt
 8004e66:	089b      	lsrlt	r3, r3, #2
 8004e68:	6889      	ldr	r1, [r1, #8]
 8004e6a:	9400      	str	r4, [sp, #0]
 8004e6c:	bfa8      	it	ge
 8004e6e:	2300      	movge	r3, #0
 8004e70:	f000 fcde 	bl	8005830 <forward_lite_nl_softmax_if32of32>
 8004e74:	b002      	add	sp, #8
 8004e76:	bd70      	pop	{r4, r5, r6, pc}
 8004e78:	2201      	movs	r2, #1
 8004e7a:	e7df      	b.n	8004e3c <forward_sm+0x3c>
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	deff      	udf	#255	@ 0xff
 8004e82:	bf00      	nop

08004e84 <forward_lite_nl_softmax_if32of32_kernel>:
 8004e84:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e88:	ed2d 8b02 	vpush	{d8}
 8004e8c:	2a01      	cmp	r2, #1
 8004e8e:	ed91 8a00 	vldr	s16, [r1]
 8004e92:	460c      	mov	r4, r1
 8004e94:	4690      	mov	r8, r2
 8004e96:	4681      	mov	r9, r0
 8004e98:	469a      	mov	sl, r3
 8004e9a:	d964      	bls.n	8004f66 <forward_lite_nl_softmax_if32of32_kernel+0xe2>
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d14e      	bne.n	8004f3e <forward_lite_nl_softmax_if32of32_kernel+0xba>
 8004ea0:	1d0b      	adds	r3, r1, #4
 8004ea2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8004ea6:	ecf3 7a01 	vldmia	r3!, {s15}
 8004eaa:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8004eae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004eb2:	bfb8      	it	lt
 8004eb4:	eeb0 8a67 	vmovlt.f32	s16, s15
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d1f4      	bne.n	8004ea6 <forward_lite_nl_softmax_if32of32_kernel+0x22>
 8004ebc:	f04f 0b04 	mov.w	fp, #4
 8004ec0:	eddf 8a2b 	vldr	s17, [pc, #172]	@ 8004f70 <forward_lite_nl_softmax_if32of32_kernel+0xec>
 8004ec4:	464f      	mov	r7, r9
 8004ec6:	464e      	mov	r6, r9
 8004ec8:	2500      	movs	r5, #0
 8004eca:	ed94 0a00 	vldr	s0, [r4]
 8004ece:	ee30 0a48 	vsub.f32	s0, s0, s16
 8004ed2:	f000 febf 	bl	8005c54 <expf>
 8004ed6:	462b      	mov	r3, r5
 8004ed8:	3501      	adds	r5, #1
 8004eda:	45a8      	cmp	r8, r5
 8004edc:	ed86 0a00 	vstr	s0, [r6]
 8004ee0:	ee78 8a80 	vadd.f32	s17, s17, s0
 8004ee4:	445c      	add	r4, fp
 8004ee6:	445e      	add	r6, fp
 8004ee8:	d1ef      	bne.n	8004eca <forward_lite_nl_softmax_if32of32_kernel+0x46>
 8004eea:	eef5 8a40 	vcmp.f32	s17, #0.0
 8004eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ef2:	d010      	beq.n	8004f16 <forward_lite_nl_softmax_if32of32_kernel+0x92>
 8004ef4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8004ef8:	f1ba 0f01 	cmp.w	sl, #1
 8004efc:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 8004f00:	d10d      	bne.n	8004f1e <forward_lite_nl_softmax_if32of32_kernel+0x9a>
 8004f02:	eb09 0988 	add.w	r9, r9, r8, lsl #2
 8004f06:	edd7 7a00 	vldr	s15, [r7]
 8004f0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f0e:	ece7 7a01 	vstmia	r7!, {s15}
 8004f12:	45b9      	cmp	r9, r7
 8004f14:	d1f7      	bne.n	8004f06 <forward_lite_nl_softmax_if32of32_kernel+0x82>
 8004f16:	ecbd 8b02 	vpop	{d8}
 8004f1a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f1e:	2100      	movs	r1, #0
 8004f20:	edd7 7a00 	vldr	s15, [r7]
 8004f24:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004f28:	428b      	cmp	r3, r1
 8004f2a:	edc7 7a00 	vstr	s15, [r7]
 8004f2e:	f101 0101 	add.w	r1, r1, #1
 8004f32:	445f      	add	r7, fp
 8004f34:	d1f4      	bne.n	8004f20 <forward_lite_nl_softmax_if32of32_kernel+0x9c>
 8004f36:	ecbd 8b02 	vpop	{d8}
 8004f3a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f3e:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 8004f42:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 8004f46:	2301      	movs	r3, #1
 8004f48:	edd2 7a00 	vldr	s15, [r2]
 8004f4c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8004f50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f54:	f103 0301 	add.w	r3, r3, #1
 8004f58:	bfb8      	it	lt
 8004f5a:	eeb0 8a67 	vmovlt.f32	s16, s15
 8004f5e:	4598      	cmp	r8, r3
 8004f60:	445a      	add	r2, fp
 8004f62:	d1f1      	bne.n	8004f48 <forward_lite_nl_softmax_if32of32_kernel+0xc4>
 8004f64:	e7ac      	b.n	8004ec0 <forward_lite_nl_softmax_if32of32_kernel+0x3c>
 8004f66:	2a00      	cmp	r2, #0
 8004f68:	d0d5      	beq.n	8004f16 <forward_lite_nl_softmax_if32of32_kernel+0x92>
 8004f6a:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 8004f6e:	e7a7      	b.n	8004ec0 <forward_lite_nl_softmax_if32of32_kernel+0x3c>
 8004f70:	00000000 	.word	0x00000000

08004f74 <forward_lite_nl_relu_generic_if32of32_kernel>:
 8004f74:	b500      	push	{lr}
 8004f76:	edd3 6a02 	vldr	s13, [r3, #8]
 8004f7a:	ed93 7a00 	vldr	s14, [r3]
 8004f7e:	ed93 6a01 	vldr	s12, [r3, #4]
 8004f82:	f102 4c80 	add.w	ip, r2, #1073741824	@ 0x40000000
 8004f86:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8004f8a:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004f8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f92:	ea4f 0e8c 	mov.w	lr, ip, lsl #2
 8004f96:	eb01 028c 	add.w	r2, r1, ip, lsl #2
 8004f9a:	eb00 008c 	add.w	r0, r0, ip, lsl #2
 8004f9e:	d422      	bmi.n	8004fe6 <forward_lite_nl_relu_generic_if32of32_kernel+0x72>
 8004fa0:	428a      	cmp	r2, r1
 8004fa2:	d31e      	bcc.n	8004fe2 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8004fa4:	1d13      	adds	r3, r2, #4
 8004fa6:	3004      	adds	r0, #4
 8004fa8:	eba2 020e 	sub.w	r2, r2, lr
 8004fac:	e00c      	b.n	8004fc8 <forward_lite_nl_relu_generic_if32of32_kernel+0x54>
 8004fae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fb6:	ee77 5ac7 	vsub.f32	s11, s15, s14
 8004fba:	db01      	blt.n	8004fc0 <forward_lite_nl_relu_generic_if32of32_kernel+0x4c>
 8004fbc:	ee65 7a86 	vmul.f32	s15, s11, s12
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	ed60 7a01 	vstmdb	r0!, {s15}
 8004fc6:	d00c      	beq.n	8004fe2 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8004fc8:	ed73 7a01 	vldmdb	r3!, {s15}
 8004fcc:	eef4 6ae7 	vcmpe.f32	s13, s15
 8004fd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fd4:	daeb      	bge.n	8004fae <forward_lite_nl_relu_generic_if32of32_kernel+0x3a>
 8004fd6:	eef0 7a66 	vmov.f32	s15, s13
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	ed60 7a01 	vstmdb	r0!, {s15}
 8004fe0:	d1f2      	bne.n	8004fc8 <forward_lite_nl_relu_generic_if32of32_kernel+0x54>
 8004fe2:	f85d fb04 	ldr.w	pc, [sp], #4
 8004fe6:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8004fea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fee:	d015      	beq.n	800501c <forward_lite_nl_relu_generic_if32of32_kernel+0xa8>
 8004ff0:	428a      	cmp	r2, r1
 8004ff2:	d3f6      	bcc.n	8004fe2 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8004ff4:	1d13      	adds	r3, r2, #4
 8004ff6:	3004      	adds	r0, #4
 8004ff8:	eba2 020e 	sub.w	r2, r2, lr
 8004ffc:	ed73 7a01 	vldmdb	r3!, {s15}
 8005000:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8005004:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800500c:	ee66 6a86 	vmul.f32	s13, s13, s12
 8005010:	d822      	bhi.n	8005058 <forward_lite_nl_relu_generic_if32of32_kernel+0xe4>
 8005012:	4293      	cmp	r3, r2
 8005014:	ed60 6a01 	vstmdb	r0!, {s13}
 8005018:	d1f0      	bne.n	8004ffc <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 800501a:	e7e2      	b.n	8004fe2 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 800501c:	428a      	cmp	r2, r1
 800501e:	d3e0      	bcc.n	8004fe2 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8005020:	1d13      	adds	r3, r2, #4
 8005022:	2100      	movs	r1, #0
 8005024:	3004      	adds	r0, #4
 8005026:	eba2 020e 	sub.w	r2, r2, lr
 800502a:	ed73 7a01 	vldmdb	r3!, {s15}
 800502e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005032:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005036:	dd0a      	ble.n	800504e <forward_lite_nl_relu_generic_if32of32_kernel+0xda>
 8005038:	429a      	cmp	r2, r3
 800503a:	ed60 7a01 	vstmdb	r0!, {s15}
 800503e:	d0d0      	beq.n	8004fe2 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8005040:	ed73 7a01 	vldmdb	r3!, {s15}
 8005044:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800504c:	dcf4      	bgt.n	8005038 <forward_lite_nl_relu_generic_if32of32_kernel+0xc4>
 800504e:	429a      	cmp	r2, r3
 8005050:	f840 1d04 	str.w	r1, [r0, #-4]!
 8005054:	d1e9      	bne.n	800502a <forward_lite_nl_relu_generic_if32of32_kernel+0xb6>
 8005056:	e7c4      	b.n	8004fe2 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8005058:	4293      	cmp	r3, r2
 800505a:	ed60 7a01 	vstmdb	r0!, {s15}
 800505e:	d1cd      	bne.n	8004ffc <forward_lite_nl_relu_generic_if32of32_kernel+0x88>
 8005060:	e7bf      	b.n	8004fe2 <forward_lite_nl_relu_generic_if32of32_kernel+0x6e>
 8005062:	bf00      	nop

08005064 <forward_lite_dense_if32of32wf32>:
 8005064:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005068:	e9d0 c305 	ldrd	ip, r3, [r0, #20]
 800506c:	6801      	ldr	r1, [r0, #0]
 800506e:	fb03 f30c 	mul.w	r3, r3, ip
 8005072:	4602      	mov	r2, r0
 8005074:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8005078:	4281      	cmp	r1, r0
 800507a:	6857      	ldr	r7, [r2, #4]
 800507c:	b083      	sub	sp, #12
 800507e:	f080 811f 	bcs.w	80052c0 <forward_lite_dense_if32of32wf32+0x25c>
 8005082:	6915      	ldr	r5, [r2, #16]
 8005084:	ea4f 068c 	mov.w	r6, ip, lsl #2
 8005088:	4664      	mov	r4, ip
 800508a:	eb01 0806 	add.w	r8, r1, r6
 800508e:	4588      	cmp	r8, r1
 8005090:	6896      	ldr	r6, [r2, #8]
 8005092:	f240 8109 	bls.w	80052a8 <forward_lite_dense_if32of32wf32+0x244>
 8005096:	f1a5 0e10 	sub.w	lr, r5, #16
 800509a:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 800509e:	e9cd 0100 	strd	r0, r1, [sp]
 80050a2:	f10e 0e01 	add.w	lr, lr, #1
 80050a6:	ea4f 1b8e 	mov.w	fp, lr, lsl #6
 80050aa:	ea4f 0985 	mov.w	r9, r5, lsl #2
 80050ae:	eb07 1e8e 	add.w	lr, r7, lr, lsl #6
 80050b2:	468c      	mov	ip, r1
 80050b4:	2d0f      	cmp	r5, #15
 80050b6:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 800530c <forward_lite_dense_if32of32wf32+0x2a8>
 80050ba:	f240 8104 	bls.w	80052c6 <forward_lite_dense_if32of32wf32+0x262>
 80050be:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80050c2:	f106 0340 	add.w	r3, r6, #64	@ 0x40
 80050c6:	4628      	mov	r0, r5
 80050c8:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
 80050cc:	ed51 7a0f 	vldr	s15, [r1, #-60]	@ 0xffffffc4
 80050d0:	ed11 6a10 	vldr	s12, [r1, #-64]	@ 0xffffffc0
 80050d4:	ed53 6a10 	vldr	s13, [r3, #-64]	@ 0xffffffc0
 80050d8:	ed53 4a0d 	vldr	s9, [r3, #-52]	@ 0xffffffcc
 80050dc:	ed13 5a0c 	vldr	s10, [r3, #-48]	@ 0xffffffd0
 80050e0:	ed51 3a0a 	vldr	s7, [r1, #-40]	@ 0xffffffd8
 80050e4:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 80050e8:	ed13 4a09 	vldr	s8, [r3, #-36]	@ 0xffffffdc
 80050ec:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 80050f0:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 80050f4:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 80050f8:	ed53 2a05 	vldr	s5, [r3, #-20]	@ 0xffffffec
 80050fc:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005100:	ed51 5a0e 	vldr	s11, [r1, #-56]	@ 0xffffffc8
 8005104:	eee6 7a26 	vfma.f32	s15, s12, s13
 8005108:	3810      	subs	r0, #16
 800510a:	280f      	cmp	r0, #15
 800510c:	ed53 6a0e 	vldr	s13, [r3, #-56]	@ 0xffffffc8
 8005110:	ed11 6a0d 	vldr	s12, [r1, #-52]	@ 0xffffffcc
 8005114:	eee5 7aa6 	vfma.f32	s15, s11, s13
 8005118:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 800511c:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 8005120:	ed51 5a1c 	vldr	s11, [r1, #-112]	@ 0xffffff90
 8005124:	ed51 6a1b 	vldr	s13, [r1, #-108]	@ 0xffffff94
 8005128:	eee4 7a86 	vfma.f32	s15, s9, s12
 800512c:	ed13 6a1b 	vldr	s12, [r3, #-108]	@ 0xffffff94
 8005130:	ed51 4a19 	vldr	s9, [r1, #-100]	@ 0xffffff9c
 8005134:	eee5 7a25 	vfma.f32	s15, s10, s11
 8005138:	ed11 5a18 	vldr	s10, [r1, #-96]	@ 0xffffffa0
 800513c:	ed53 5a18 	vldr	s11, [r3, #-96]	@ 0xffffffa0
 8005140:	eee6 7a26 	vfma.f32	s15, s12, s13
 8005144:	ed11 6a17 	vldr	s12, [r1, #-92]	@ 0xffffffa4
 8005148:	ed53 6a17 	vldr	s13, [r3, #-92]	@ 0xffffffa4
 800514c:	eee3 7a23 	vfma.f32	s15, s6, s7
 8005150:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 8005154:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 8005158:	eee4 7a24 	vfma.f32	s15, s8, s9
 800515c:	ed51 4a13 	vldr	s9, [r1, #-76]	@ 0xffffffb4
 8005160:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 8005164:	eee5 7a25 	vfma.f32	s15, s10, s11
 8005168:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 800516c:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 8005170:	eee6 7a26 	vfma.f32	s15, s12, s13
 8005174:	ed51 6a11 	vldr	s13, [r1, #-68]	@ 0xffffffbc
 8005178:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 800517c:	eee1 7a21 	vfma.f32	s15, s2, s3
 8005180:	eee2 7a22 	vfma.f32	s15, s4, s5
 8005184:	eee3 7a23 	vfma.f32	s15, s6, s7
 8005188:	eee4 7a24 	vfma.f32	s15, s8, s9
 800518c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8005190:	eee6 7a26 	vfma.f32	s15, s12, s13
 8005194:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005198:	d896      	bhi.n	80050c8 <forward_lite_dense_if32of32wf32+0x64>
 800519a:	eb06 010b 	add.w	r1, r6, fp
 800519e:	f005 000f 	and.w	r0, r5, #15
 80051a2:	4673      	mov	r3, lr
 80051a4:	2803      	cmp	r0, #3
 80051a6:	d95f      	bls.n	8005268 <forward_lite_dense_if32of32wf32+0x204>
 80051a8:	edd1 6a01 	vldr	s13, [r1, #4]
 80051ac:	edd3 7a01 	vldr	s15, [r3, #4]
 80051b0:	ed93 6a00 	vldr	s12, [r3]
 80051b4:	ed93 5a02 	vldr	s10, [r3, #8]
 80051b8:	edd1 5a02 	vldr	s11, [r1, #8]
 80051bc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80051c0:	edd1 6a00 	vldr	s13, [r1]
 80051c4:	eee6 7a26 	vfma.f32	s15, s12, s13
 80051c8:	1f04      	subs	r4, r0, #4
 80051ca:	2c03      	cmp	r4, #3
 80051cc:	ed93 6a03 	vldr	s12, [r3, #12]
 80051d0:	edd1 6a03 	vldr	s13, [r1, #12]
 80051d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80051d8:	eee5 7a25 	vfma.f32	s15, s10, s11
 80051dc:	eee6 7a26 	vfma.f32	s15, s12, s13
 80051e0:	eeb0 7a67 	vmov.f32	s14, s15
 80051e4:	d938      	bls.n	8005258 <forward_lite_dense_if32of32wf32+0x1f4>
 80051e6:	edd1 6a05 	vldr	s13, [r1, #20]
 80051ea:	edd3 7a05 	vldr	s15, [r3, #20]
 80051ee:	ed93 6a04 	vldr	s12, [r3, #16]
 80051f2:	ed93 5a06 	vldr	s10, [r3, #24]
 80051f6:	edd1 5a06 	vldr	s11, [r1, #24]
 80051fa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80051fe:	edd1 6a04 	vldr	s13, [r1, #16]
 8005202:	eee6 7a26 	vfma.f32	s15, s12, s13
 8005206:	f1a0 0a08 	sub.w	sl, r0, #8
 800520a:	f1ba 0f03 	cmp.w	sl, #3
 800520e:	ed93 6a07 	vldr	s12, [r3, #28]
 8005212:	edd1 6a07 	vldr	s13, [r1, #28]
 8005216:	eee5 7a25 	vfma.f32	s15, s10, s11
 800521a:	eee6 7a26 	vfma.f32	s15, s12, s13
 800521e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005222:	d919      	bls.n	8005258 <forward_lite_dense_if32of32wf32+0x1f4>
 8005224:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8005228:	edd1 7a09 	vldr	s15, [r1, #36]	@ 0x24
 800522c:	ed91 6a08 	vldr	s12, [r1, #32]
 8005230:	ed91 5a0a 	vldr	s10, [r1, #40]	@ 0x28
 8005234:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 8005238:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800523c:	edd3 6a08 	vldr	s13, [r3, #32]
 8005240:	eee6 7a26 	vfma.f32	s15, s12, s13
 8005244:	ed91 6a0b 	vldr	s12, [r1, #44]	@ 0x2c
 8005248:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 800524c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8005250:	eee6 7a26 	vfma.f32	s15, s12, s13
 8005254:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005258:	08a4      	lsrs	r4, r4, #2
 800525a:	3401      	adds	r4, #1
 800525c:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 8005260:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 8005264:	f000 0003 	and.w	r0, r0, #3
 8005268:	b1a8      	cbz	r0, 8005296 <forward_lite_dense_if32of32wf32+0x232>
 800526a:	edd3 6a00 	vldr	s13, [r3]
 800526e:	edd1 7a00 	vldr	s15, [r1]
 8005272:	2801      	cmp	r0, #1
 8005274:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005278:	d00d      	beq.n	8005296 <forward_lite_dense_if32of32wf32+0x232>
 800527a:	edd3 6a01 	vldr	s13, [r3, #4]
 800527e:	edd1 7a01 	vldr	s15, [r1, #4]
 8005282:	2802      	cmp	r0, #2
 8005284:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005288:	d005      	beq.n	8005296 <forward_lite_dense_if32of32wf32+0x232>
 800528a:	edd1 6a02 	vldr	s13, [r1, #8]
 800528e:	edd3 7a02 	vldr	s15, [r3, #8]
 8005292:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005296:	444e      	add	r6, r9
 8005298:	ecac 7a01 	vstmia	ip!, {s14}
 800529c:	45e0      	cmp	r8, ip
 800529e:	f63f af09 	bhi.w	80050b4 <forward_lite_dense_if32of32wf32+0x50>
 80052a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80052a6:	6954      	ldr	r4, [r2, #20]
 80052a8:	68d3      	ldr	r3, [r2, #12]
 80052aa:	b983      	cbnz	r3, 80052ce <forward_lite_dense_if32of32wf32+0x26a>
 80052ac:	6915      	ldr	r5, [r2, #16]
 80052ae:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80052b2:	4288      	cmp	r0, r1
 80052b4:	eb07 0785 	add.w	r7, r7, r5, lsl #2
 80052b8:	ea4f 0684 	mov.w	r6, r4, lsl #2
 80052bc:	f63f aee5 	bhi.w	800508a <forward_lite_dense_if32of32wf32+0x26>
 80052c0:	b003      	add	sp, #12
 80052c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052c6:	4628      	mov	r0, r5
 80052c8:	4631      	mov	r1, r6
 80052ca:	463b      	mov	r3, r7
 80052cc:	e76a      	b.n	80051a4 <forward_lite_dense_if32of32wf32+0x140>
 80052ce:	2c00      	cmp	r4, #0
 80052d0:	d0ec      	beq.n	80052ac <forward_lite_dense_if32of32wf32+0x248>
 80052d2:	edd1 7a00 	vldr	s15, [r1]
 80052d6:	ed93 7a00 	vldr	s14, [r3]
 80052da:	ee77 7a87 	vadd.f32	s15, s15, s14
 80052de:	edc1 7a00 	vstr	s15, [r1]
 80052e2:	6954      	ldr	r4, [r2, #20]
 80052e4:	2c01      	cmp	r4, #1
 80052e6:	d9e1      	bls.n	80052ac <forward_lite_dense_if32of32wf32+0x248>
 80052e8:	1d0d      	adds	r5, r1, #4
 80052ea:	2301      	movs	r3, #1
 80052ec:	68d4      	ldr	r4, [r2, #12]
 80052ee:	ed95 7a00 	vldr	s14, [r5]
 80052f2:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80052f6:	edd4 7a00 	vldr	s15, [r4]
 80052fa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80052fe:	3301      	adds	r3, #1
 8005300:	ece5 7a01 	vstmia	r5!, {s15}
 8005304:	6954      	ldr	r4, [r2, #20]
 8005306:	429c      	cmp	r4, r3
 8005308:	d8f0      	bhi.n	80052ec <forward_lite_dense_if32of32wf32+0x288>
 800530a:	e7cf      	b.n	80052ac <forward_lite_dense_if32of32wf32+0x248>
 800530c:	00000000 	.word	0x00000000

08005310 <forward_lite_dense_if32of32wf32_lut4>:
 8005310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005314:	b08d      	sub	sp, #52	@ 0x34
 8005316:	4604      	mov	r4, r0
 8005318:	920a      	str	r2, [sp, #40]	@ 0x28
 800531a:	4618      	mov	r0, r3
 800531c:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	@ 0x64
 8005320:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005324:	fb02 f303 	mul.w	r3, r2, r3
 8005328:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800532c:	e9dd 6717 	ldrd	r6, r7, [sp, #92]	@ 0x5c
 8005330:	460d      	mov	r5, r1
 8005332:	9308      	str	r3, [sp, #32]
 8005334:	f1b8 0f00 	cmp.w	r8, #0
 8005338:	d004      	beq.n	8005344 <forward_lite_dense_if32of32wf32_lut4+0x34>
 800533a:	2240      	movs	r2, #64	@ 0x40
 800533c:	4641      	mov	r1, r8
 800533e:	f000 faa9 	bl	8005894 <st_int8_copy>
 8005342:	4640      	mov	r0, r8
 8005344:	9b08      	ldr	r3, [sp, #32]
 8005346:	429c      	cmp	r4, r3
 8005348:	f080 8108 	bcs.w	800555c <forward_lite_dense_if32of32wf32_lut4+0x24c>
 800534c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800534e:	9405      	str	r4, [sp, #20]
 8005350:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 8005354:	f007 0301 	and.w	r3, r7, #1
 8005358:	08fa      	lsrs	r2, r7, #3
 800535a:	9303      	str	r3, [sp, #12]
 800535c:	00bb      	lsls	r3, r7, #2
 800535e:	eb05 1b42 	add.w	fp, r5, r2, lsl #5
 8005362:	9202      	str	r2, [sp, #8]
 8005364:	f027 0901 	bic.w	r9, r7, #1
 8005368:	0092      	lsls	r2, r2, #2
 800536a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800536c:	9b05      	ldr	r3, [sp, #20]
 800536e:	9204      	str	r2, [sp, #16]
 8005370:	eb05 0989 	add.w	r9, r5, r9, lsl #2
 8005374:	f105 0120 	add.w	r1, r5, #32
 8005378:	46e6      	mov	lr, ip
 800537a:	f8cd c01c 	str.w	ip, [sp, #28]
 800537e:	465c      	mov	r4, fp
 8005380:	9617      	str	r6, [sp, #92]	@ 0x5c
 8005382:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 8005386:	9a07      	ldr	r2, [sp, #28]
 8005388:	eb03 0a02 	add.w	sl, r3, r2
 800538c:	459a      	cmp	sl, r3
 800538e:	f1a1 0220 	sub.w	r2, r1, #32
 8005392:	9206      	str	r2, [sp, #24]
 8005394:	f240 80e5 	bls.w	8005562 <forward_lite_dense_if32of32wf32_lut4+0x252>
 8005398:	f109 3bff 	add.w	fp, r9, #4294967295
 800539c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800539e:	4698      	mov	r8, r3
 80053a0:	465d      	mov	r5, fp
 80053a2:	9b02      	ldr	r3, [sp, #8]
 80053a4:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 8005594 <forward_lite_dense_if32of32wf32_lut4+0x284>
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	f000 80bc 	beq.w	8005526 <forward_lite_dense_if32of32wf32_lut4+0x216>
 80053ae:	9b04      	ldr	r3, [sp, #16]
 80053b0:	eb02 0c03 	add.w	ip, r2, r3
 80053b4:	460b      	mov	r3, r1
 80053b6:	7817      	ldrb	r7, [r2, #0]
 80053b8:	ed53 2a07 	vldr	s5, [r3, #-28]	@ 0xffffffe4
 80053bc:	7856      	ldrb	r6, [r2, #1]
 80053be:	ed53 3a08 	vldr	s7, [r3, #-32]	@ 0xffffffe0
 80053c2:	ed13 4a06 	vldr	s8, [r3, #-24]	@ 0xffffffe8
 80053c6:	ed53 4a05 	vldr	s9, [r3, #-20]	@ 0xffffffec
 80053ca:	ed13 5a04 	vldr	s10, [r3, #-16]
 80053ce:	ed53 5a03 	vldr	s11, [r3, #-12]
 80053d2:	ed13 6a02 	vldr	s12, [r3, #-8]
 80053d6:	ed53 6a01 	vldr	s13, [r3, #-4]
 80053da:	f007 0e0f 	and.w	lr, r7, #15
 80053de:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80053e2:	edde 7a00 	vldr	s15, [lr]
 80053e6:	093f      	lsrs	r7, r7, #4
 80053e8:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 80053ec:	ed97 3a00 	vldr	s6, [r7]
 80053f0:	ee67 7aa2 	vmul.f32	s15, s15, s5
 80053f4:	0937      	lsrs	r7, r6, #4
 80053f6:	eee3 7a23 	vfma.f32	s15, s6, s7
 80053fa:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 80053fe:	f006 060f 	and.w	r6, r6, #15
 8005402:	edd7 3a00 	vldr	s7, [r7]
 8005406:	7897      	ldrb	r7, [r2, #2]
 8005408:	eee3 7a84 	vfma.f32	s15, s7, s8
 800540c:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8005410:	ea4f 1e17 	mov.w	lr, r7, lsr #4
 8005414:	ed96 4a00 	vldr	s8, [r6]
 8005418:	78d6      	ldrb	r6, [r2, #3]
 800541a:	eee4 7a24 	vfma.f32	s15, s8, s9
 800541e:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8005422:	f007 070f 	and.w	r7, r7, #15
 8005426:	edde 4a00 	vldr	s9, [lr]
 800542a:	eee4 7a85 	vfma.f32	s15, s9, s10
 800542e:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8005432:	3204      	adds	r2, #4
 8005434:	ed97 5a00 	vldr	s10, [r7]
 8005438:	0937      	lsrs	r7, r6, #4
 800543a:	eee5 7a25 	vfma.f32	s15, s10, s11
 800543e:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8005442:	f006 060f 	and.w	r6, r6, #15
 8005446:	edd7 5a00 	vldr	s11, [r7]
 800544a:	eee5 7a86 	vfma.f32	s15, s11, s12
 800544e:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8005452:	4562      	cmp	r2, ip
 8005454:	ed96 6a00 	vldr	s12, [r6]
 8005458:	eee6 7a26 	vfma.f32	s15, s12, s13
 800545c:	f103 0320 	add.w	r3, r3, #32
 8005460:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005464:	d1a7      	bne.n	80053b6 <forward_lite_dense_if32of32wf32_lut4+0xa6>
 8005466:	46a6      	mov	lr, r4
 8005468:	45ce      	cmp	lr, r9
 800546a:	d261      	bcs.n	8005530 <forward_lite_dense_if32of32wf32_lut4+0x220>
 800546c:	eba5 070e 	sub.w	r7, r5, lr
 8005470:	ea4f 0bd7 	mov.w	fp, r7, lsr #3
 8005474:	f10e 0208 	add.w	r2, lr, #8
 8005478:	f10c 36ff 	add.w	r6, ip, #4294967295
 800547c:	eb0c 07d7 	add.w	r7, ip, r7, lsr #3
 8005480:	f8cd a004 	str.w	sl, [sp, #4]
 8005484:	f816 3f01 	ldrb.w	r3, [r6, #1]!
 8005488:	ed52 5a01 	vldr	s11, [r2, #-4]
 800548c:	ed52 6a02 	vldr	s13, [r2, #-8]
 8005490:	f003 0a0f 	and.w	sl, r3, #15
 8005494:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 8005498:	edda 7a00 	vldr	s15, [sl]
 800549c:	091b      	lsrs	r3, r3, #4
 800549e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80054a2:	ed93 6a00 	vldr	s12, [r3]
 80054a6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80054aa:	42b7      	cmp	r7, r6
 80054ac:	eee6 7a26 	vfma.f32	s15, s12, s13
 80054b0:	f102 0208 	add.w	r2, r2, #8
 80054b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80054b8:	d1e4      	bne.n	8005484 <forward_lite_dense_if32of32wf32_lut4+0x174>
 80054ba:	f10b 0b01 	add.w	fp, fp, #1
 80054be:	f8dd a004 	ldr.w	sl, [sp, #4]
 80054c2:	eb0c 020b 	add.w	r2, ip, fp
 80054c6:	eb0e 0ecb 	add.w	lr, lr, fp, lsl #3
 80054ca:	9b03      	ldr	r3, [sp, #12]
 80054cc:	b30b      	cbz	r3, 8005512 <forward_lite_dense_if32of32wf32_lut4+0x202>
 80054ce:	f812 3b01 	ldrb.w	r3, [r2], #1
 80054d2:	edde 7a00 	vldr	s15, [lr]
 80054d6:	091b      	lsrs	r3, r3, #4
 80054d8:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80054dc:	edd3 6a00 	vldr	s13, [r3]
 80054e0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80054e4:	eca8 7a01 	vstmia	r8!, {s14}
 80054e8:	45c2      	cmp	sl, r8
 80054ea:	f63f af5a 	bhi.w	80053a2 <forward_lite_dense_if32of32wf32_lut4+0x92>
 80054ee:	9b05      	ldr	r3, [sp, #20]
 80054f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80054f2:	189d      	adds	r5, r3, r2
 80054f4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80054f6:	b9eb      	cbnz	r3, 8005534 <forward_lite_dense_if32of32wf32_lut4+0x224>
 80054f8:	9b08      	ldr	r3, [sp, #32]
 80054fa:	42ab      	cmp	r3, r5
 80054fc:	d92e      	bls.n	800555c <forward_lite_dense_if32of32wf32_lut4+0x24c>
 80054fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005500:	4499      	add	r9, r3
 8005502:	441c      	add	r4, r3
 8005504:	4419      	add	r1, r3
 8005506:	9b05      	ldr	r3, [sp, #20]
 8005508:	459a      	cmp	sl, r3
 800550a:	d92c      	bls.n	8005566 <forward_lite_dense_if32of32wf32_lut4+0x256>
 800550c:	9505      	str	r5, [sp, #20]
 800550e:	462b      	mov	r3, r5
 8005510:	e739      	b.n	8005386 <forward_lite_dense_if32of32wf32_lut4+0x76>
 8005512:	eca8 7a01 	vstmia	r8!, {s14}
 8005516:	45c2      	cmp	sl, r8
 8005518:	d9e9      	bls.n	80054ee <forward_lite_dense_if32of32wf32_lut4+0x1de>
 800551a:	9b02      	ldr	r3, [sp, #8]
 800551c:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8005594 <forward_lite_dense_if32of32wf32_lut4+0x284>
 8005520:	2b00      	cmp	r3, #0
 8005522:	f47f af44 	bne.w	80053ae <forward_lite_dense_if32of32wf32_lut4+0x9e>
 8005526:	f8dd e018 	ldr.w	lr, [sp, #24]
 800552a:	45ce      	cmp	lr, r9
 800552c:	4694      	mov	ip, r2
 800552e:	d39d      	bcc.n	800546c <forward_lite_dense_if32of32wf32_lut4+0x15c>
 8005530:	4662      	mov	r2, ip
 8005532:	e7ca      	b.n	80054ca <forward_lite_dense_if32of32wf32_lut4+0x1ba>
 8005534:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005536:	2b00      	cmp	r3, #0
 8005538:	d0de      	beq.n	80054f8 <forward_lite_dense_if32of32wf32_lut4+0x1e8>
 800553a:	9b07      	ldr	r3, [sp, #28]
 800553c:	f8dd c05c 	ldr.w	ip, [sp, #92]	@ 0x5c
 8005540:	1aea      	subs	r2, r5, r3
 8005542:	edd2 7a00 	vldr	s15, [r2]
 8005546:	ecbc 7a01 	vldmia	ip!, {s14}
 800554a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800554e:	ece2 7a01 	vstmia	r2!, {s15}
 8005552:	42aa      	cmp	r2, r5
 8005554:	d1f5      	bne.n	8005542 <forward_lite_dense_if32of32wf32_lut4+0x232>
 8005556:	9b08      	ldr	r3, [sp, #32]
 8005558:	42ab      	cmp	r3, r5
 800555a:	d8d0      	bhi.n	80054fe <forward_lite_dense_if32of32wf32_lut4+0x1ee>
 800555c:	b00d      	add	sp, #52	@ 0x34
 800555e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005562:	461d      	mov	r5, r3
 8005564:	e7c6      	b.n	80054f4 <forward_lite_dense_if32of32wf32_lut4+0x1e4>
 8005566:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800556a:	9919      	ldr	r1, [sp, #100]	@ 0x64
 800556c:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 800556e:	eba5 0c0c 	sub.w	ip, r5, ip
 8005572:	b169      	cbz	r1, 8005590 <forward_lite_dense_if32of32wf32_lut4+0x280>
 8005574:	4663      	mov	r3, ip
 8005576:	4632      	mov	r2, r6
 8005578:	ed93 7a00 	vldr	s14, [r3]
 800557c:	ecf2 7a01 	vldmia	r2!, {s15}
 8005580:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005584:	ece3 7a01 	vstmia	r3!, {s15}
 8005588:	429d      	cmp	r5, r3
 800558a:	d1f5      	bne.n	8005578 <forward_lite_dense_if32of32wf32_lut4+0x268>
 800558c:	2900      	cmp	r1, #0
 800558e:	d1f1      	bne.n	8005574 <forward_lite_dense_if32of32wf32_lut4+0x264>
 8005590:	e7fe      	b.n	8005590 <forward_lite_dense_if32of32wf32_lut4+0x280>
 8005592:	bf00      	nop
 8005594:	00000000 	.word	0x00000000

08005598 <forward_lite_dense_if32of32wf32_lut8>:
 8005598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800559c:	b087      	sub	sp, #28
 800559e:	4605      	mov	r5, r0
 80055a0:	9205      	str	r2, [sp, #20]
 80055a2:	4618      	mov	r0, r3
 80055a4:	e9dd 2313 	ldrd	r2, r3, [sp, #76]	@ 0x4c
 80055a8:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 80055aa:	fb02 f303 	mul.w	r3, r2, r3
 80055ae:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80055b2:	e9dd b611 	ldrd	fp, r6, [sp, #68]	@ 0x44
 80055b6:	460f      	mov	r7, r1
 80055b8:	9303      	str	r3, [sp, #12]
 80055ba:	b12c      	cbz	r4, 80055c8 <forward_lite_dense_if32of32wf32_lut8+0x30>
 80055bc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80055c0:	4621      	mov	r1, r4
 80055c2:	f000 f967 	bl	8005894 <st_int8_copy>
 80055c6:	4620      	mov	r0, r4
 80055c8:	9b03      	ldr	r3, [sp, #12]
 80055ca:	429d      	cmp	r5, r3
 80055cc:	f080 8115 	bcs.w	80057fa <forward_lite_dense_if32of32wf32_lut8+0x262>
 80055d0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80055d2:	9500      	str	r5, [sp, #0]
 80055d4:	ea4f 09d6 	mov.w	r9, r6, lsr #3
 80055d8:	0099      	lsls	r1, r3, #2
 80055da:	9b00      	ldr	r3, [sp, #0]
 80055dc:	9104      	str	r1, [sp, #16]
 80055de:	00b2      	lsls	r2, r6, #2
 80055e0:	eb07 1849 	add.w	r8, r7, r9, lsl #5
 80055e4:	ea4f 0ac9 	mov.w	sl, r9, lsl #3
 80055e8:	464d      	mov	r5, r9
 80055ea:	4689      	mov	r9, r1
 80055ec:	4611      	mov	r1, r2
 80055ee:	465a      	mov	r2, fp
 80055f0:	eb03 0b09 	add.w	fp, r3, r9
 80055f4:	3720      	adds	r7, #32
 80055f6:	459b      	cmp	fp, r3
 80055f8:	f006 0407 	and.w	r4, r6, #7
 80055fc:	f1a7 0e20 	sub.w	lr, r7, #32
 8005600:	f240 80d6 	bls.w	80057b0 <forward_lite_dense_if32of32wf32_lut8+0x218>
 8005604:	e9cd 9e01 	strd	r9, lr, [sp, #4]
 8005608:	469c      	mov	ip, r3
 800560a:	9b05      	ldr	r3, [sp, #20]
 800560c:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 800582c <forward_lite_dense_if32of32wf32_lut8+0x294>
 8005610:	2d00      	cmp	r5, #0
 8005612:	f000 80db 	beq.w	80057cc <forward_lite_dense_if32of32wf32_lut8+0x234>
 8005616:	eb03 090a 	add.w	r9, r3, sl
 800561a:	463e      	mov	r6, r7
 800561c:	f893 e001 	ldrb.w	lr, [r3, #1]
 8005620:	ed16 3a07 	vldr	s6, [r6, #-28]	@ 0xffffffe4
 8005624:	ed56 3a08 	vldr	s7, [r6, #-32]	@ 0xffffffe0
 8005628:	ed16 4a06 	vldr	s8, [r6, #-24]	@ 0xffffffe8
 800562c:	ed56 4a05 	vldr	s9, [r6, #-20]	@ 0xffffffec
 8005630:	ed16 5a04 	vldr	s10, [r6, #-16]
 8005634:	ed56 5a03 	vldr	s11, [r6, #-12]
 8005638:	ed16 6a02 	vldr	s12, [r6, #-8]
 800563c:	ed56 6a01 	vldr	s13, [r6, #-4]
 8005640:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8005644:	edde 7a00 	vldr	s15, [lr]
 8005648:	f893 e000 	ldrb.w	lr, [r3]
 800564c:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8005650:	ee67 7a83 	vmul.f32	s15, s15, s6
 8005654:	ed9e 3a00 	vldr	s6, [lr]
 8005658:	f893 e002 	ldrb.w	lr, [r3, #2]
 800565c:	eee3 7a23 	vfma.f32	s15, s6, s7
 8005660:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8005664:	3308      	adds	r3, #8
 8005666:	edde 3a00 	vldr	s7, [lr]
 800566a:	f813 ec05 	ldrb.w	lr, [r3, #-5]
 800566e:	eee3 7a84 	vfma.f32	s15, s7, s8
 8005672:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8005676:	3620      	adds	r6, #32
 8005678:	ed9e 4a00 	vldr	s8, [lr]
 800567c:	f813 ec04 	ldrb.w	lr, [r3, #-4]
 8005680:	eee4 7a24 	vfma.f32	s15, s8, s9
 8005684:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8005688:	edde 4a00 	vldr	s9, [lr]
 800568c:	f813 ec03 	ldrb.w	lr, [r3, #-3]
 8005690:	eee4 7a85 	vfma.f32	s15, s9, s10
 8005694:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 8005698:	ed9e 5a00 	vldr	s10, [lr]
 800569c:	f813 ec02 	ldrb.w	lr, [r3, #-2]
 80056a0:	eee5 7a25 	vfma.f32	s15, s10, s11
 80056a4:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80056a8:	edde 5a00 	vldr	s11, [lr]
 80056ac:	f813 ec01 	ldrb.w	lr, [r3, #-1]
 80056b0:	eee5 7a86 	vfma.f32	s15, s11, s12
 80056b4:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 80056b8:	454b      	cmp	r3, r9
 80056ba:	ed9e 6a00 	vldr	s12, [lr]
 80056be:	eee6 7a26 	vfma.f32	s15, s12, s13
 80056c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80056c6:	d1a9      	bne.n	800561c <forward_lite_dense_if32of32wf32_lut8+0x84>
 80056c8:	4643      	mov	r3, r8
 80056ca:	2c00      	cmp	r4, #0
 80056cc:	d07c      	beq.n	80057c8 <forward_lite_dense_if32of32wf32_lut8+0x230>
 80056ce:	f899 6000 	ldrb.w	r6, [r9]
 80056d2:	edd3 7a00 	vldr	s15, [r3]
 80056d6:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80056da:	edd6 6a00 	vldr	s13, [r6]
 80056de:	2c01      	cmp	r4, #1
 80056e0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80056e4:	d045      	beq.n	8005772 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 80056e6:	f899 6001 	ldrb.w	r6, [r9, #1]
 80056ea:	edd3 7a01 	vldr	s15, [r3, #4]
 80056ee:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 80056f2:	edd6 6a00 	vldr	s13, [r6]
 80056f6:	2c02      	cmp	r4, #2
 80056f8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80056fc:	d039      	beq.n	8005772 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 80056fe:	f899 6002 	ldrb.w	r6, [r9, #2]
 8005702:	edd3 7a02 	vldr	s15, [r3, #8]
 8005706:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800570a:	edd6 6a00 	vldr	s13, [r6]
 800570e:	2c03      	cmp	r4, #3
 8005710:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005714:	d02d      	beq.n	8005772 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8005716:	f899 6003 	ldrb.w	r6, [r9, #3]
 800571a:	edd3 6a03 	vldr	s13, [r3, #12]
 800571e:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8005722:	edd6 7a00 	vldr	s15, [r6]
 8005726:	2c04      	cmp	r4, #4
 8005728:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800572c:	d021      	beq.n	8005772 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800572e:	f899 6004 	ldrb.w	r6, [r9, #4]
 8005732:	edd3 6a04 	vldr	s13, [r3, #16]
 8005736:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800573a:	edd6 7a00 	vldr	s15, [r6]
 800573e:	2c05      	cmp	r4, #5
 8005740:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005744:	d015      	beq.n	8005772 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 8005746:	f899 6005 	ldrb.w	r6, [r9, #5]
 800574a:	edd3 6a05 	vldr	s13, [r3, #20]
 800574e:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8005752:	edd6 7a00 	vldr	s15, [r6]
 8005756:	2c06      	cmp	r4, #6
 8005758:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800575c:	d009      	beq.n	8005772 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800575e:	edd3 7a06 	vldr	s15, [r3, #24]
 8005762:	f899 3006 	ldrb.w	r3, [r9, #6]
 8005766:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800576a:	edd3 6a00 	vldr	s13, [r3]
 800576e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8005772:	eb09 0304 	add.w	r3, r9, r4
 8005776:	ecac 7a01 	vstmia	ip!, {s14}
 800577a:	45e3      	cmp	fp, ip
 800577c:	f63f af46 	bhi.w	800560c <forward_lite_dense_if32of32wf32_lut8+0x74>
 8005780:	e9dd 3900 	ldrd	r3, r9, [sp]
 8005784:	9e04      	ldr	r6, [sp, #16]
 8005786:	eb03 0e06 	add.w	lr, r3, r6
 800578a:	bb1a      	cbnz	r2, 80057d4 <forward_lite_dense_if32of32wf32_lut8+0x23c>
 800578c:	9b03      	ldr	r3, [sp, #12]
 800578e:	4573      	cmp	r3, lr
 8005790:	d933      	bls.n	80057fa <forward_lite_dense_if32of32wf32_lut8+0x262>
 8005792:	9b00      	ldr	r3, [sp, #0]
 8005794:	459b      	cmp	fp, r3
 8005796:	4488      	add	r8, r1
 8005798:	440f      	add	r7, r1
 800579a:	d942      	bls.n	8005822 <forward_lite_dense_if32of32wf32_lut8+0x28a>
 800579c:	4673      	mov	r3, lr
 800579e:	eb03 0b09 	add.w	fp, r3, r9
 80057a2:	459b      	cmp	fp, r3
 80057a4:	f8cd e000 	str.w	lr, [sp]
 80057a8:	f1a7 0e20 	sub.w	lr, r7, #32
 80057ac:	f63f af2a 	bhi.w	8005604 <forward_lite_dense_if32of32wf32_lut8+0x6c>
 80057b0:	b97a      	cbnz	r2, 80057d2 <forward_lite_dense_if32of32wf32_lut8+0x23a>
 80057b2:	461d      	mov	r5, r3
 80057b4:	9b03      	ldr	r3, [sp, #12]
 80057b6:	42ab      	cmp	r3, r5
 80057b8:	4649      	mov	r1, r9
 80057ba:	4693      	mov	fp, r2
 80057bc:	d91d      	bls.n	80057fa <forward_lite_dense_if32of32wf32_lut8+0x262>
 80057be:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80057c0:	4249      	negs	r1, r1
 80057c2:	465b      	mov	r3, fp
 80057c4:	b9e3      	cbnz	r3, 8005800 <forward_lite_dense_if32of32wf32_lut8+0x268>
 80057c6:	e7fe      	b.n	80057c6 <forward_lite_dense_if32of32wf32_lut8+0x22e>
 80057c8:	464b      	mov	r3, r9
 80057ca:	e7d4      	b.n	8005776 <forward_lite_dense_if32of32wf32_lut8+0x1de>
 80057cc:	4699      	mov	r9, r3
 80057ce:	9b02      	ldr	r3, [sp, #8]
 80057d0:	e77b      	b.n	80056ca <forward_lite_dense_if32of32wf32_lut8+0x132>
 80057d2:	469e      	mov	lr, r3
 80057d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d0d8      	beq.n	800578c <forward_lite_dense_if32of32wf32_lut8+0x1f4>
 80057da:	ebae 0309 	sub.w	r3, lr, r9
 80057de:	4616      	mov	r6, r2
 80057e0:	edd3 7a00 	vldr	s15, [r3]
 80057e4:	ecb6 7a01 	vldmia	r6!, {s14}
 80057e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80057ec:	ece3 7a01 	vstmia	r3!, {s15}
 80057f0:	4573      	cmp	r3, lr
 80057f2:	d1f5      	bne.n	80057e0 <forward_lite_dense_if32of32wf32_lut8+0x248>
 80057f4:	9b03      	ldr	r3, [sp, #12]
 80057f6:	4573      	cmp	r3, lr
 80057f8:	d8cb      	bhi.n	8005792 <forward_lite_dense_if32of32wf32_lut8+0x1fa>
 80057fa:	b007      	add	sp, #28
 80057fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005800:	2a00      	cmp	r2, #0
 8005802:	d0df      	beq.n	80057c4 <forward_lite_dense_if32of32wf32_lut8+0x22c>
 8005804:	469b      	mov	fp, r3
 8005806:	4429      	add	r1, r5
 8005808:	460b      	mov	r3, r1
 800580a:	465a      	mov	r2, fp
 800580c:	ed93 7a00 	vldr	s14, [r3]
 8005810:	ecf2 7a01 	vldmia	r2!, {s15}
 8005814:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005818:	ece3 7a01 	vstmia	r3!, {s15}
 800581c:	42ab      	cmp	r3, r5
 800581e:	d1f5      	bne.n	800580c <forward_lite_dense_if32of32wf32_lut8+0x274>
 8005820:	e7f2      	b.n	8005808 <forward_lite_dense_if32of32wf32_lut8+0x270>
 8005822:	4649      	mov	r1, r9
 8005824:	4693      	mov	fp, r2
 8005826:	4675      	mov	r5, lr
 8005828:	e7c9      	b.n	80057be <forward_lite_dense_if32of32wf32_lut8+0x226>
 800582a:	bf00      	nop
 800582c:	00000000 	.word	0x00000000

08005830 <forward_lite_nl_softmax_if32of32>:
 8005830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005834:	b083      	sub	sp, #12
 8005836:	461f      	mov	r7, r3
 8005838:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 800583c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005840:	4543      	cmp	r3, r8
 8005842:	fbb3 f2f8 	udiv	r2, r3, r8
 8005846:	d322      	bcc.n	800588e <forward_lite_nl_softmax_if32of32+0x5e>
 8005848:	fb08 f307 	mul.w	r3, r8, r7
 800584c:	009b      	lsls	r3, r3, #2
 800584e:	b1f7      	cbz	r7, 800588e <forward_lite_nl_softmax_if32of32+0x5e>
 8005850:	9201      	str	r2, [sp, #4]
 8005852:	4681      	mov	r9, r0
 8005854:	f04f 0b00 	mov.w	fp, #0
 8005858:	460a      	mov	r2, r1
 800585a:	469a      	mov	sl, r3
 800585c:	4616      	mov	r6, r2
 800585e:	464d      	mov	r5, r9
 8005860:	2400      	movs	r4, #0
 8005862:	9200      	str	r2, [sp, #0]
 8005864:	4631      	mov	r1, r6
 8005866:	4628      	mov	r0, r5
 8005868:	463b      	mov	r3, r7
 800586a:	3401      	adds	r4, #1
 800586c:	4642      	mov	r2, r8
 800586e:	f7ff fb09 	bl	8004e84 <forward_lite_nl_softmax_if32of32_kernel>
 8005872:	42a7      	cmp	r7, r4
 8005874:	f106 0604 	add.w	r6, r6, #4
 8005878:	f105 0504 	add.w	r5, r5, #4
 800587c:	d1f2      	bne.n	8005864 <forward_lite_nl_softmax_if32of32+0x34>
 800587e:	9b01      	ldr	r3, [sp, #4]
 8005880:	9a00      	ldr	r2, [sp, #0]
 8005882:	f10b 0b01 	add.w	fp, fp, #1
 8005886:	455b      	cmp	r3, fp
 8005888:	4452      	add	r2, sl
 800588a:	44d1      	add	r9, sl
 800588c:	d8e6      	bhi.n	800585c <forward_lite_nl_softmax_if32of32+0x2c>
 800588e:	b003      	add	sp, #12
 8005890:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005894 <st_int8_copy>:
 8005894:	4288      	cmp	r0, r1
 8005896:	d021      	beq.n	80058dc <st_int8_copy+0x48>
 8005898:	b302      	cbz	r2, 80058dc <st_int8_copy+0x48>
 800589a:	4288      	cmp	r0, r1
 800589c:	d313      	bcc.n	80058c6 <st_int8_copy+0x32>
 800589e:	2a03      	cmp	r2, #3
 80058a0:	d81d      	bhi.n	80058de <st_int8_copy+0x4a>
 80058a2:	3a01      	subs	r2, #1
 80058a4:	f810 3b01 	ldrb.w	r3, [r0], #1
 80058a8:	f801 3b01 	strb.w	r3, [r1], #1
 80058ac:	b1b2      	cbz	r2, 80058dc <st_int8_copy+0x48>
 80058ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80058b2:	f801 3b01 	strb.w	r3, [r1], #1
 80058b6:	2a01      	cmp	r2, #1
 80058b8:	f000 8088 	beq.w	80059cc <st_int8_copy+0x138>
 80058bc:	f810 3b01 	ldrb.w	r3, [r0], #1
 80058c0:	f801 3b01 	strb.w	r3, [r1], #1
 80058c4:	4770      	bx	lr
 80058c6:	1883      	adds	r3, r0, r2
 80058c8:	428b      	cmp	r3, r1
 80058ca:	d9e8      	bls.n	800589e <st_int8_copy+0xa>
 80058cc:	440a      	add	r2, r1
 80058ce:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 80058d2:	f802 1d01 	strb.w	r1, [r2, #-1]!
 80058d6:	4298      	cmp	r0, r3
 80058d8:	d1f9      	bne.n	80058ce <st_int8_copy+0x3a>
 80058da:	4770      	bx	lr
 80058dc:	4770      	bx	lr
 80058de:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80058e2:	f001 0e03 	and.w	lr, r1, #3
 80058e6:	f1ce 0304 	rsb	r3, lr, #4
 80058ea:	eba2 0c03 	sub.w	ip, r2, r3
 80058ee:	f000 0803 	and.w	r8, r0, #3
 80058f2:	f1ce 0203 	rsb	r2, lr, #3
 80058f6:	f810 3b01 	ldrb.w	r3, [r0], #1
 80058fa:	f801 3b01 	strb.w	r3, [r1], #1
 80058fe:	b182      	cbz	r2, 8005922 <st_int8_copy+0x8e>
 8005900:	f810 3b01 	ldrb.w	r3, [r0], #1
 8005904:	f801 3b01 	strb.w	r3, [r1], #1
 8005908:	2a01      	cmp	r2, #1
 800590a:	d00a      	beq.n	8005922 <st_int8_copy+0x8e>
 800590c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8005910:	f801 3b01 	strb.w	r3, [r1], #1
 8005914:	f1be 0f01 	cmp.w	lr, #1
 8005918:	d003      	beq.n	8005922 <st_int8_copy+0x8e>
 800591a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800591e:	f801 3b01 	strb.w	r3, [r1], #1
 8005922:	45c6      	cmp	lr, r8
 8005924:	d02a      	beq.n	800597c <st_int8_copy+0xe8>
 8005926:	ea5f 121c 	movs.w	r2, ip, lsr #4
 800592a:	d00a      	beq.n	8005942 <st_int8_copy+0xae>
 800592c:	f850 3b04 	ldr.w	r3, [r0], #4
 8005930:	f850 4b04 	ldr.w	r4, [r0], #4
 8005934:	f850 5b04 	ldr.w	r5, [r0], #4
 8005938:	f850 6b04 	ldr.w	r6, [r0], #4
 800593c:	c178      	stmia	r1!, {r3, r4, r5, r6}
 800593e:	3a01      	subs	r2, #1
 8005940:	d1f4      	bne.n	800592c <st_int8_copy+0x98>
 8005942:	f01c 0f08 	tst.w	ip, #8
 8005946:	d004      	beq.n	8005952 <st_int8_copy+0xbe>
 8005948:	f850 3b04 	ldr.w	r3, [r0], #4
 800594c:	f850 4b04 	ldr.w	r4, [r0], #4
 8005950:	c118      	stmia	r1!, {r3, r4}
 8005952:	f01c 0f04 	tst.w	ip, #4
 8005956:	d003      	beq.n	8005960 <st_int8_copy+0xcc>
 8005958:	f850 3b04 	ldr.w	r3, [r0], #4
 800595c:	f841 3b04 	str.w	r3, [r1], #4
 8005960:	f01c 0f02 	tst.w	ip, #2
 8005964:	d003      	beq.n	800596e <st_int8_copy+0xda>
 8005966:	f830 3b02 	ldrh.w	r3, [r0], #2
 800596a:	f821 3b02 	strh.w	r3, [r1], #2
 800596e:	f01c 0f01 	tst.w	ip, #1
 8005972:	d001      	beq.n	8005978 <st_int8_copy+0xe4>
 8005974:	7803      	ldrb	r3, [r0, #0]
 8005976:	700b      	strb	r3, [r1, #0]
 8005978:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800597c:	ea5f 199c 	movs.w	r9, ip, lsr #6
 8005980:	d00e      	beq.n	80059a0 <st_int8_copy+0x10c>
 8005982:	4688      	mov	r8, r1
 8005984:	4686      	mov	lr, r0
 8005986:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800598a:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800598e:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8005992:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 8005996:	f1b9 0901 	subs.w	r9, r9, #1
 800599a:	4641      	mov	r1, r8
 800599c:	4670      	mov	r0, lr
 800599e:	d1f0      	bne.n	8005982 <st_int8_copy+0xee>
 80059a0:	f01c 0f20 	tst.w	ip, #32
 80059a4:	d007      	beq.n	80059b6 <st_int8_copy+0x122>
 80059a6:	4688      	mov	r8, r1
 80059a8:	4686      	mov	lr, r0
 80059aa:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 80059ae:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 80059b2:	4641      	mov	r1, r8
 80059b4:	4670      	mov	r0, lr
 80059b6:	f01c 0f10 	tst.w	ip, #16
 80059ba:	d001      	beq.n	80059c0 <st_int8_copy+0x12c>
 80059bc:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 80059be:	c178      	stmia	r1!, {r3, r4, r5, r6}
 80059c0:	f01c 0f08 	tst.w	ip, #8
 80059c4:	d0c5      	beq.n	8005952 <st_int8_copy+0xbe>
 80059c6:	c818      	ldmia	r0!, {r3, r4}
 80059c8:	c118      	stmia	r1!, {r3, r4}
 80059ca:	e7c2      	b.n	8005952 <st_int8_copy+0xbe>
 80059cc:	4770      	bx	lr
 80059ce:	bf00      	nop

080059d0 <ai_array_to_buffer_fmt>:
 80059d0:	f3c0 4343 	ubfx	r3, r0, #17, #4
 80059d4:	2b02      	cmp	r3, #2
 80059d6:	d055      	beq.n	8005a84 <ai_array_to_buffer_fmt+0xb4>
 80059d8:	4a2d      	ldr	r2, [pc, #180]	@ (8005a90 <ai_array_to_buffer_fmt+0xc0>)
 80059da:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 80059de:	4293      	cmp	r3, r2
 80059e0:	d010      	beq.n	8005a04 <ai_array_to_buffer_fmt+0x34>
 80059e2:	dc21      	bgt.n	8005a28 <ai_array_to_buffer_fmt+0x58>
 80059e4:	4a2b      	ldr	r2, [pc, #172]	@ (8005a94 <ai_array_to_buffer_fmt+0xc4>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d00c      	beq.n	8005a04 <ai_array_to_buffer_fmt+0x34>
 80059ea:	dd0f      	ble.n	8005a0c <ai_array_to_buffer_fmt+0x3c>
 80059ec:	4a2a      	ldr	r2, [pc, #168]	@ (8005a98 <ai_array_to_buffer_fmt+0xc8>)
 80059ee:	4293      	cmp	r3, r2
 80059f0:	d008      	beq.n	8005a04 <ai_array_to_buffer_fmt+0x34>
 80059f2:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d004      	beq.n	8005a04 <ai_array_to_buffer_fmt+0x34>
 80059fa:	4a28      	ldr	r2, [pc, #160]	@ (8005a9c <ai_array_to_buffer_fmt+0xcc>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	bf0c      	ite	eq
 8005a00:	4613      	moveq	r3, r2
 8005a02:	2340      	movne	r3, #64	@ 0x40
 8005a04:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8005a08:	4318      	orrs	r0, r3
 8005a0a:	4770      	bx	lr
 8005a0c:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8005a10:	4293      	cmp	r3, r2
 8005a12:	d0f7      	beq.n	8005a04 <ai_array_to_buffer_fmt+0x34>
 8005a14:	dd2c      	ble.n	8005a70 <ai_array_to_buffer_fmt+0xa0>
 8005a16:	4a22      	ldr	r2, [pc, #136]	@ (8005aa0 <ai_array_to_buffer_fmt+0xd0>)
 8005a18:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	bf0c      	ite	eq
 8005a20:	4613      	moveq	r3, r2
 8005a22:	2340      	movne	r3, #64	@ 0x40
 8005a24:	4318      	orrs	r0, r3
 8005a26:	4770      	bx	lr
 8005a28:	4a1e      	ldr	r2, [pc, #120]	@ (8005aa4 <ai_array_to_buffer_fmt+0xd4>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d0ea      	beq.n	8005a04 <ai_array_to_buffer_fmt+0x34>
 8005a2e:	dd10      	ble.n	8005a52 <ai_array_to_buffer_fmt+0x82>
 8005a30:	4a1d      	ldr	r2, [pc, #116]	@ (8005aa8 <ai_array_to_buffer_fmt+0xd8>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d0e6      	beq.n	8005a04 <ai_array_to_buffer_fmt+0x34>
 8005a36:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d0e2      	beq.n	8005a04 <ai_array_to_buffer_fmt+0x34>
 8005a3e:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 8005a42:	4293      	cmp	r3, r2
 8005a44:	bf0c      	ite	eq
 8005a46:	4613      	moveq	r3, r2
 8005a48:	2340      	movne	r3, #64	@ 0x40
 8005a4a:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 8005a4e:	4318      	orrs	r0, r3
 8005a50:	4770      	bx	lr
 8005a52:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d0d4      	beq.n	8005a04 <ai_array_to_buffer_fmt+0x34>
 8005a5a:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d0d0      	beq.n	8005a04 <ai_array_to_buffer_fmt+0x34>
 8005a62:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8005a66:	4293      	cmp	r3, r2
 8005a68:	bf0c      	ite	eq
 8005a6a:	4613      	moveq	r3, r2
 8005a6c:	2340      	movne	r3, #64	@ 0x40
 8005a6e:	e7c9      	b.n	8005a04 <ai_array_to_buffer_fmt+0x34>
 8005a70:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d0c5      	beq.n	8005a04 <ai_array_to_buffer_fmt+0x34>
 8005a78:	3280      	adds	r2, #128	@ 0x80
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	bf0c      	ite	eq
 8005a7e:	4613      	moveq	r3, r2
 8005a80:	2340      	movne	r3, #64	@ 0x40
 8005a82:	e7bf      	b.n	8005a04 <ai_array_to_buffer_fmt+0x34>
 8005a84:	4b09      	ldr	r3, [pc, #36]	@ (8005aac <ai_array_to_buffer_fmt+0xdc>)
 8005a86:	4003      	ands	r3, r0
 8005a88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a8c:	e7ba      	b.n	8005a04 <ai_array_to_buffer_fmt+0x34>
 8005a8e:	bf00      	nop
 8005a90:	00821040 	.word	0x00821040
 8005a94:	00040840 	.word	0x00040840
 8005a98:	00041040 	.word	0x00041040
 8005a9c:	0004084f 	.word	0x0004084f
 8005aa0:	00040447 	.word	0x00040447
 8005aa4:	00840447 	.word	0x00840447
 8005aa8:	0084084f 	.word	0x0084084f
 8005aac:	00803fff 	.word	0x00803fff

08005ab0 <ai_array_get_data_byte_size>:
 8005ab0:	b169      	cbz	r1, 8005ace <ai_array_get_data_byte_size+0x1e>
 8005ab2:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8005ab6:	fb01 f303 	mul.w	r3, r1, r3
 8005aba:	3307      	adds	r3, #7
 8005abc:	f023 0307 	bic.w	r3, r3, #7
 8005ac0:	f3c0 5041 	ubfx	r0, r0, #21, #2
 8005ac4:	fa23 f000 	lsr.w	r0, r3, r0
 8005ac8:	3007      	adds	r0, #7
 8005aca:	08c0      	lsrs	r0, r0, #3
 8005acc:	4770      	bx	lr
 8005ace:	4608      	mov	r0, r1
 8005ad0:	4770      	bx	lr
 8005ad2:	bf00      	nop

08005ad4 <ai_version_get>:
 8005ad4:	0212      	lsls	r2, r2, #8
 8005ad6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8005ada:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 8005ade:	4770      	bx	lr

08005ae0 <get_tensor_byte_size>:
 8005ae0:	b410      	push	{r4}
 8005ae2:	6983      	ldr	r3, [r0, #24]
 8005ae4:	68c4      	ldr	r4, [r0, #12]
 8005ae6:	6941      	ldr	r1, [r0, #20]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	68e0      	ldr	r0, [r4, #12]
 8005aec:	4a07      	ldr	r2, [pc, #28]	@ (8005b0c <get_tensor_byte_size+0x2c>)
 8005aee:	68c9      	ldr	r1, [r1, #12]
 8005af0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005af4:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 8005af8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005afc:	fb01 f000 	mul.w	r0, r1, r0
 8005b00:	4293      	cmp	r3, r2
 8005b02:	bf04      	itt	eq
 8005b04:	3007      	addeq	r0, #7
 8005b06:	08c0      	lsreq	r0, r0, #3
 8005b08:	4770      	bx	lr
 8005b0a:	bf00      	nop
 8005b0c:	000400c0 	.word	0x000400c0

08005b10 <memset>:
 8005b10:	4402      	add	r2, r0
 8005b12:	4603      	mov	r3, r0
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d100      	bne.n	8005b1a <memset+0xa>
 8005b18:	4770      	bx	lr
 8005b1a:	f803 1b01 	strb.w	r1, [r3], #1
 8005b1e:	e7f9      	b.n	8005b14 <memset+0x4>

08005b20 <__errno>:
 8005b20:	4b01      	ldr	r3, [pc, #4]	@ (8005b28 <__errno+0x8>)
 8005b22:	6818      	ldr	r0, [r3, #0]
 8005b24:	4770      	bx	lr
 8005b26:	bf00      	nop
 8005b28:	20000748 	.word	0x20000748

08005b2c <__libc_init_array>:
 8005b2c:	b570      	push	{r4, r5, r6, lr}
 8005b2e:	4d0d      	ldr	r5, [pc, #52]	@ (8005b64 <__libc_init_array+0x38>)
 8005b30:	4c0d      	ldr	r4, [pc, #52]	@ (8005b68 <__libc_init_array+0x3c>)
 8005b32:	1b64      	subs	r4, r4, r5
 8005b34:	10a4      	asrs	r4, r4, #2
 8005b36:	2600      	movs	r6, #0
 8005b38:	42a6      	cmp	r6, r4
 8005b3a:	d109      	bne.n	8005b50 <__libc_init_array+0x24>
 8005b3c:	4d0b      	ldr	r5, [pc, #44]	@ (8005b6c <__libc_init_array+0x40>)
 8005b3e:	4c0c      	ldr	r4, [pc, #48]	@ (8005b70 <__libc_init_array+0x44>)
 8005b40:	f001 f8a6 	bl	8006c90 <_init>
 8005b44:	1b64      	subs	r4, r4, r5
 8005b46:	10a4      	asrs	r4, r4, #2
 8005b48:	2600      	movs	r6, #0
 8005b4a:	42a6      	cmp	r6, r4
 8005b4c:	d105      	bne.n	8005b5a <__libc_init_array+0x2e>
 8005b4e:	bd70      	pop	{r4, r5, r6, pc}
 8005b50:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b54:	4798      	blx	r3
 8005b56:	3601      	adds	r6, #1
 8005b58:	e7ee      	b.n	8005b38 <__libc_init_array+0xc>
 8005b5a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b5e:	4798      	blx	r3
 8005b60:	3601      	adds	r6, #1
 8005b62:	e7f2      	b.n	8005b4a <__libc_init_array+0x1e>
 8005b64:	08012af8 	.word	0x08012af8
 8005b68:	08012af8 	.word	0x08012af8
 8005b6c:	08012af8 	.word	0x08012af8
 8005b70:	08012afc 	.word	0x08012afc

08005b74 <pow>:
 8005b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b76:	ed2d 8b02 	vpush	{d8}
 8005b7a:	eeb0 8a40 	vmov.f32	s16, s0
 8005b7e:	eef0 8a60 	vmov.f32	s17, s1
 8005b82:	ec55 4b11 	vmov	r4, r5, d1
 8005b86:	f000 f913 	bl	8005db0 <__ieee754_pow>
 8005b8a:	4622      	mov	r2, r4
 8005b8c:	462b      	mov	r3, r5
 8005b8e:	4620      	mov	r0, r4
 8005b90:	4629      	mov	r1, r5
 8005b92:	ec57 6b10 	vmov	r6, r7, d0
 8005b96:	f7fa ff8d 	bl	8000ab4 <__aeabi_dcmpun>
 8005b9a:	2800      	cmp	r0, #0
 8005b9c:	d13b      	bne.n	8005c16 <pow+0xa2>
 8005b9e:	ec51 0b18 	vmov	r0, r1, d8
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	f7fa ff53 	bl	8000a50 <__aeabi_dcmpeq>
 8005baa:	b1b8      	cbz	r0, 8005bdc <pow+0x68>
 8005bac:	2200      	movs	r2, #0
 8005bae:	2300      	movs	r3, #0
 8005bb0:	4620      	mov	r0, r4
 8005bb2:	4629      	mov	r1, r5
 8005bb4:	f7fa ff4c 	bl	8000a50 <__aeabi_dcmpeq>
 8005bb8:	2800      	cmp	r0, #0
 8005bba:	d146      	bne.n	8005c4a <pow+0xd6>
 8005bbc:	ec45 4b10 	vmov	d0, r4, r5
 8005bc0:	f000 f87e 	bl	8005cc0 <finite>
 8005bc4:	b338      	cbz	r0, 8005c16 <pow+0xa2>
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	2300      	movs	r3, #0
 8005bca:	4620      	mov	r0, r4
 8005bcc:	4629      	mov	r1, r5
 8005bce:	f7fa ff49 	bl	8000a64 <__aeabi_dcmplt>
 8005bd2:	b300      	cbz	r0, 8005c16 <pow+0xa2>
 8005bd4:	f7ff ffa4 	bl	8005b20 <__errno>
 8005bd8:	2322      	movs	r3, #34	@ 0x22
 8005bda:	e01b      	b.n	8005c14 <pow+0xa0>
 8005bdc:	ec47 6b10 	vmov	d0, r6, r7
 8005be0:	f000 f86e 	bl	8005cc0 <finite>
 8005be4:	b9e0      	cbnz	r0, 8005c20 <pow+0xac>
 8005be6:	eeb0 0a48 	vmov.f32	s0, s16
 8005bea:	eef0 0a68 	vmov.f32	s1, s17
 8005bee:	f000 f867 	bl	8005cc0 <finite>
 8005bf2:	b1a8      	cbz	r0, 8005c20 <pow+0xac>
 8005bf4:	ec45 4b10 	vmov	d0, r4, r5
 8005bf8:	f000 f862 	bl	8005cc0 <finite>
 8005bfc:	b180      	cbz	r0, 8005c20 <pow+0xac>
 8005bfe:	4632      	mov	r2, r6
 8005c00:	463b      	mov	r3, r7
 8005c02:	4630      	mov	r0, r6
 8005c04:	4639      	mov	r1, r7
 8005c06:	f7fa ff55 	bl	8000ab4 <__aeabi_dcmpun>
 8005c0a:	2800      	cmp	r0, #0
 8005c0c:	d0e2      	beq.n	8005bd4 <pow+0x60>
 8005c0e:	f7ff ff87 	bl	8005b20 <__errno>
 8005c12:	2321      	movs	r3, #33	@ 0x21
 8005c14:	6003      	str	r3, [r0, #0]
 8005c16:	ecbd 8b02 	vpop	{d8}
 8005c1a:	ec47 6b10 	vmov	d0, r6, r7
 8005c1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c20:	2200      	movs	r2, #0
 8005c22:	2300      	movs	r3, #0
 8005c24:	4630      	mov	r0, r6
 8005c26:	4639      	mov	r1, r7
 8005c28:	f7fa ff12 	bl	8000a50 <__aeabi_dcmpeq>
 8005c2c:	2800      	cmp	r0, #0
 8005c2e:	d0f2      	beq.n	8005c16 <pow+0xa2>
 8005c30:	eeb0 0a48 	vmov.f32	s0, s16
 8005c34:	eef0 0a68 	vmov.f32	s1, s17
 8005c38:	f000 f842 	bl	8005cc0 <finite>
 8005c3c:	2800      	cmp	r0, #0
 8005c3e:	d0ea      	beq.n	8005c16 <pow+0xa2>
 8005c40:	ec45 4b10 	vmov	d0, r4, r5
 8005c44:	f000 f83c 	bl	8005cc0 <finite>
 8005c48:	e7c3      	b.n	8005bd2 <pow+0x5e>
 8005c4a:	4f01      	ldr	r7, [pc, #4]	@ (8005c50 <pow+0xdc>)
 8005c4c:	2600      	movs	r6, #0
 8005c4e:	e7e2      	b.n	8005c16 <pow+0xa2>
 8005c50:	3ff00000 	.word	0x3ff00000

08005c54 <expf>:
 8005c54:	b508      	push	{r3, lr}
 8005c56:	ed2d 8b02 	vpush	{d8}
 8005c5a:	eef0 8a40 	vmov.f32	s17, s0
 8005c5e:	f000 fdf9 	bl	8006854 <__ieee754_expf>
 8005c62:	eeb0 8a40 	vmov.f32	s16, s0
 8005c66:	eeb0 0a68 	vmov.f32	s0, s17
 8005c6a:	f000 f871 	bl	8005d50 <finitef>
 8005c6e:	b160      	cbz	r0, 8005c8a <expf+0x36>
 8005c70:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 8005cb0 <expf+0x5c>
 8005c74:	eef4 8ae7 	vcmpe.f32	s17, s15
 8005c78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c7c:	dd0a      	ble.n	8005c94 <expf+0x40>
 8005c7e:	f7ff ff4f 	bl	8005b20 <__errno>
 8005c82:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 8005cb4 <expf+0x60>
 8005c86:	2322      	movs	r3, #34	@ 0x22
 8005c88:	6003      	str	r3, [r0, #0]
 8005c8a:	eeb0 0a48 	vmov.f32	s0, s16
 8005c8e:	ecbd 8b02 	vpop	{d8}
 8005c92:	bd08      	pop	{r3, pc}
 8005c94:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8005cb8 <expf+0x64>
 8005c98:	eef4 8ae7 	vcmpe.f32	s17, s15
 8005c9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ca0:	d5f3      	bpl.n	8005c8a <expf+0x36>
 8005ca2:	f7ff ff3d 	bl	8005b20 <__errno>
 8005ca6:	2322      	movs	r3, #34	@ 0x22
 8005ca8:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 8005cbc <expf+0x68>
 8005cac:	6003      	str	r3, [r0, #0]
 8005cae:	e7ec      	b.n	8005c8a <expf+0x36>
 8005cb0:	42b17217 	.word	0x42b17217
 8005cb4:	7f800000 	.word	0x7f800000
 8005cb8:	c2cff1b5 	.word	0xc2cff1b5
 8005cbc:	00000000 	.word	0x00000000

08005cc0 <finite>:
 8005cc0:	b082      	sub	sp, #8
 8005cc2:	ed8d 0b00 	vstr	d0, [sp]
 8005cc6:	9801      	ldr	r0, [sp, #4]
 8005cc8:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8005ccc:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8005cd0:	0fc0      	lsrs	r0, r0, #31
 8005cd2:	b002      	add	sp, #8
 8005cd4:	4770      	bx	lr

08005cd6 <with_errno>:
 8005cd6:	b510      	push	{r4, lr}
 8005cd8:	ed2d 8b02 	vpush	{d8}
 8005cdc:	eeb0 8a40 	vmov.f32	s16, s0
 8005ce0:	eef0 8a60 	vmov.f32	s17, s1
 8005ce4:	4604      	mov	r4, r0
 8005ce6:	f7ff ff1b 	bl	8005b20 <__errno>
 8005cea:	eeb0 0a48 	vmov.f32	s0, s16
 8005cee:	eef0 0a68 	vmov.f32	s1, s17
 8005cf2:	ecbd 8b02 	vpop	{d8}
 8005cf6:	6004      	str	r4, [r0, #0]
 8005cf8:	bd10      	pop	{r4, pc}

08005cfa <xflow>:
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	b507      	push	{r0, r1, r2, lr}
 8005cfe:	ec51 0b10 	vmov	r0, r1, d0
 8005d02:	b183      	cbz	r3, 8005d26 <xflow+0x2c>
 8005d04:	4602      	mov	r2, r0
 8005d06:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005d0a:	e9cd 2300 	strd	r2, r3, [sp]
 8005d0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d12:	f7fa fc35 	bl	8000580 <__aeabi_dmul>
 8005d16:	ec41 0b10 	vmov	d0, r0, r1
 8005d1a:	2022      	movs	r0, #34	@ 0x22
 8005d1c:	b003      	add	sp, #12
 8005d1e:	f85d eb04 	ldr.w	lr, [sp], #4
 8005d22:	f7ff bfd8 	b.w	8005cd6 <with_errno>
 8005d26:	4602      	mov	r2, r0
 8005d28:	460b      	mov	r3, r1
 8005d2a:	e7ee      	b.n	8005d0a <xflow+0x10>
 8005d2c:	0000      	movs	r0, r0
	...

08005d30 <__math_uflow>:
 8005d30:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8005d38 <__math_uflow+0x8>
 8005d34:	f7ff bfe1 	b.w	8005cfa <xflow>
 8005d38:	00000000 	.word	0x00000000
 8005d3c:	10000000 	.word	0x10000000

08005d40 <__math_oflow>:
 8005d40:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8005d48 <__math_oflow+0x8>
 8005d44:	f7ff bfd9 	b.w	8005cfa <xflow>
 8005d48:	00000000 	.word	0x00000000
 8005d4c:	70000000 	.word	0x70000000

08005d50 <finitef>:
 8005d50:	ee10 3a10 	vmov	r3, s0
 8005d54:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8005d58:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8005d5c:	bfac      	ite	ge
 8005d5e:	2000      	movge	r0, #0
 8005d60:	2001      	movlt	r0, #1
 8005d62:	4770      	bx	lr

08005d64 <with_errnof>:
 8005d64:	b510      	push	{r4, lr}
 8005d66:	ed2d 8b02 	vpush	{d8}
 8005d6a:	eeb0 8a40 	vmov.f32	s16, s0
 8005d6e:	4604      	mov	r4, r0
 8005d70:	f7ff fed6 	bl	8005b20 <__errno>
 8005d74:	eeb0 0a48 	vmov.f32	s0, s16
 8005d78:	ecbd 8b02 	vpop	{d8}
 8005d7c:	6004      	str	r4, [r0, #0]
 8005d7e:	bd10      	pop	{r4, pc}

08005d80 <xflowf>:
 8005d80:	b130      	cbz	r0, 8005d90 <xflowf+0x10>
 8005d82:	eef1 7a40 	vneg.f32	s15, s0
 8005d86:	ee27 0a80 	vmul.f32	s0, s15, s0
 8005d8a:	2022      	movs	r0, #34	@ 0x22
 8005d8c:	f7ff bfea 	b.w	8005d64 <with_errnof>
 8005d90:	eef0 7a40 	vmov.f32	s15, s0
 8005d94:	e7f7      	b.n	8005d86 <xflowf+0x6>
	...

08005d98 <__math_uflowf>:
 8005d98:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005da0 <__math_uflowf+0x8>
 8005d9c:	f7ff bff0 	b.w	8005d80 <xflowf>
 8005da0:	10000000 	.word	0x10000000

08005da4 <__math_oflowf>:
 8005da4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005dac <__math_oflowf+0x8>
 8005da8:	f7ff bfea 	b.w	8005d80 <xflowf>
 8005dac:	70000000 	.word	0x70000000

08005db0 <__ieee754_pow>:
 8005db0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005db4:	b091      	sub	sp, #68	@ 0x44
 8005db6:	ed8d 1b00 	vstr	d1, [sp]
 8005dba:	e9dd 1900 	ldrd	r1, r9, [sp]
 8005dbe:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8005dc2:	ea5a 0001 	orrs.w	r0, sl, r1
 8005dc6:	ec57 6b10 	vmov	r6, r7, d0
 8005dca:	d113      	bne.n	8005df4 <__ieee754_pow+0x44>
 8005dcc:	19b3      	adds	r3, r6, r6
 8005dce:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8005dd2:	4152      	adcs	r2, r2
 8005dd4:	4298      	cmp	r0, r3
 8005dd6:	4b9a      	ldr	r3, [pc, #616]	@ (8006040 <__ieee754_pow+0x290>)
 8005dd8:	4193      	sbcs	r3, r2
 8005dda:	f080 84ee 	bcs.w	80067ba <__ieee754_pow+0xa0a>
 8005dde:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005de2:	4630      	mov	r0, r6
 8005de4:	4639      	mov	r1, r7
 8005de6:	f7fa fa15 	bl	8000214 <__adddf3>
 8005dea:	ec41 0b10 	vmov	d0, r0, r1
 8005dee:	b011      	add	sp, #68	@ 0x44
 8005df0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005df4:	4a93      	ldr	r2, [pc, #588]	@ (8006044 <__ieee754_pow+0x294>)
 8005df6:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 8005dfa:	4295      	cmp	r5, r2
 8005dfc:	46b8      	mov	r8, r7
 8005dfe:	4633      	mov	r3, r6
 8005e00:	d80a      	bhi.n	8005e18 <__ieee754_pow+0x68>
 8005e02:	d104      	bne.n	8005e0e <__ieee754_pow+0x5e>
 8005e04:	2e00      	cmp	r6, #0
 8005e06:	d1ea      	bne.n	8005dde <__ieee754_pow+0x2e>
 8005e08:	45aa      	cmp	sl, r5
 8005e0a:	d8e8      	bhi.n	8005dde <__ieee754_pow+0x2e>
 8005e0c:	e001      	b.n	8005e12 <__ieee754_pow+0x62>
 8005e0e:	4592      	cmp	sl, r2
 8005e10:	d802      	bhi.n	8005e18 <__ieee754_pow+0x68>
 8005e12:	4592      	cmp	sl, r2
 8005e14:	d10f      	bne.n	8005e36 <__ieee754_pow+0x86>
 8005e16:	b171      	cbz	r1, 8005e36 <__ieee754_pow+0x86>
 8005e18:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8005e1c:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8005e20:	ea58 0803 	orrs.w	r8, r8, r3
 8005e24:	d1db      	bne.n	8005dde <__ieee754_pow+0x2e>
 8005e26:	e9dd 3200 	ldrd	r3, r2, [sp]
 8005e2a:	18db      	adds	r3, r3, r3
 8005e2c:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8005e30:	4152      	adcs	r2, r2
 8005e32:	4598      	cmp	r8, r3
 8005e34:	e7cf      	b.n	8005dd6 <__ieee754_pow+0x26>
 8005e36:	f1b8 0f00 	cmp.w	r8, #0
 8005e3a:	46ab      	mov	fp, r5
 8005e3c:	da43      	bge.n	8005ec6 <__ieee754_pow+0x116>
 8005e3e:	4a82      	ldr	r2, [pc, #520]	@ (8006048 <__ieee754_pow+0x298>)
 8005e40:	4592      	cmp	sl, r2
 8005e42:	d856      	bhi.n	8005ef2 <__ieee754_pow+0x142>
 8005e44:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8005e48:	4592      	cmp	sl, r2
 8005e4a:	f240 84c5 	bls.w	80067d8 <__ieee754_pow+0xa28>
 8005e4e:	ea4f 522a 	mov.w	r2, sl, asr #20
 8005e52:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8005e56:	2a14      	cmp	r2, #20
 8005e58:	dd18      	ble.n	8005e8c <__ieee754_pow+0xdc>
 8005e5a:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8005e5e:	fa21 f402 	lsr.w	r4, r1, r2
 8005e62:	fa04 f202 	lsl.w	r2, r4, r2
 8005e66:	428a      	cmp	r2, r1
 8005e68:	f040 84b6 	bne.w	80067d8 <__ieee754_pow+0xa28>
 8005e6c:	f004 0401 	and.w	r4, r4, #1
 8005e70:	f1c4 0402 	rsb	r4, r4, #2
 8005e74:	2900      	cmp	r1, #0
 8005e76:	d159      	bne.n	8005f2c <__ieee754_pow+0x17c>
 8005e78:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8005e7c:	d148      	bne.n	8005f10 <__ieee754_pow+0x160>
 8005e7e:	4632      	mov	r2, r6
 8005e80:	463b      	mov	r3, r7
 8005e82:	4630      	mov	r0, r6
 8005e84:	4639      	mov	r1, r7
 8005e86:	f7fa fb7b 	bl	8000580 <__aeabi_dmul>
 8005e8a:	e7ae      	b.n	8005dea <__ieee754_pow+0x3a>
 8005e8c:	2900      	cmp	r1, #0
 8005e8e:	d14c      	bne.n	8005f2a <__ieee754_pow+0x17a>
 8005e90:	f1c2 0214 	rsb	r2, r2, #20
 8005e94:	fa4a f402 	asr.w	r4, sl, r2
 8005e98:	fa04 f202 	lsl.w	r2, r4, r2
 8005e9c:	4552      	cmp	r2, sl
 8005e9e:	f040 8498 	bne.w	80067d2 <__ieee754_pow+0xa22>
 8005ea2:	f004 0401 	and.w	r4, r4, #1
 8005ea6:	f1c4 0402 	rsb	r4, r4, #2
 8005eaa:	4a68      	ldr	r2, [pc, #416]	@ (800604c <__ieee754_pow+0x29c>)
 8005eac:	4592      	cmp	sl, r2
 8005eae:	d1e3      	bne.n	8005e78 <__ieee754_pow+0xc8>
 8005eb0:	f1b9 0f00 	cmp.w	r9, #0
 8005eb4:	f280 8489 	bge.w	80067ca <__ieee754_pow+0xa1a>
 8005eb8:	4964      	ldr	r1, [pc, #400]	@ (800604c <__ieee754_pow+0x29c>)
 8005eba:	4632      	mov	r2, r6
 8005ebc:	463b      	mov	r3, r7
 8005ebe:	2000      	movs	r0, #0
 8005ec0:	f7fa fc88 	bl	80007d4 <__aeabi_ddiv>
 8005ec4:	e791      	b.n	8005dea <__ieee754_pow+0x3a>
 8005ec6:	2400      	movs	r4, #0
 8005ec8:	bb81      	cbnz	r1, 8005f2c <__ieee754_pow+0x17c>
 8005eca:	4a5e      	ldr	r2, [pc, #376]	@ (8006044 <__ieee754_pow+0x294>)
 8005ecc:	4592      	cmp	sl, r2
 8005ece:	d1ec      	bne.n	8005eaa <__ieee754_pow+0xfa>
 8005ed0:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 8005ed4:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8005ed8:	431a      	orrs	r2, r3
 8005eda:	f000 846e 	beq.w	80067ba <__ieee754_pow+0xa0a>
 8005ede:	4b5c      	ldr	r3, [pc, #368]	@ (8006050 <__ieee754_pow+0x2a0>)
 8005ee0:	429d      	cmp	r5, r3
 8005ee2:	d908      	bls.n	8005ef6 <__ieee754_pow+0x146>
 8005ee4:	f1b9 0f00 	cmp.w	r9, #0
 8005ee8:	f280 846b 	bge.w	80067c2 <__ieee754_pow+0xa12>
 8005eec:	2000      	movs	r0, #0
 8005eee:	2100      	movs	r1, #0
 8005ef0:	e77b      	b.n	8005dea <__ieee754_pow+0x3a>
 8005ef2:	2402      	movs	r4, #2
 8005ef4:	e7e8      	b.n	8005ec8 <__ieee754_pow+0x118>
 8005ef6:	f1b9 0f00 	cmp.w	r9, #0
 8005efa:	f04f 0000 	mov.w	r0, #0
 8005efe:	f04f 0100 	mov.w	r1, #0
 8005f02:	f6bf af72 	bge.w	8005dea <__ieee754_pow+0x3a>
 8005f06:	e9dd 0300 	ldrd	r0, r3, [sp]
 8005f0a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8005f0e:	e76c      	b.n	8005dea <__ieee754_pow+0x3a>
 8005f10:	4a50      	ldr	r2, [pc, #320]	@ (8006054 <__ieee754_pow+0x2a4>)
 8005f12:	4591      	cmp	r9, r2
 8005f14:	d10a      	bne.n	8005f2c <__ieee754_pow+0x17c>
 8005f16:	f1b8 0f00 	cmp.w	r8, #0
 8005f1a:	db07      	blt.n	8005f2c <__ieee754_pow+0x17c>
 8005f1c:	ec47 6b10 	vmov	d0, r6, r7
 8005f20:	b011      	add	sp, #68	@ 0x44
 8005f22:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f26:	f000 bddd 	b.w	8006ae4 <__ieee754_sqrt>
 8005f2a:	2400      	movs	r4, #0
 8005f2c:	ec47 6b10 	vmov	d0, r6, r7
 8005f30:	9302      	str	r3, [sp, #8]
 8005f32:	f000 fc87 	bl	8006844 <fabs>
 8005f36:	9b02      	ldr	r3, [sp, #8]
 8005f38:	ec51 0b10 	vmov	r0, r1, d0
 8005f3c:	bb43      	cbnz	r3, 8005f90 <__ieee754_pow+0x1e0>
 8005f3e:	4b43      	ldr	r3, [pc, #268]	@ (800604c <__ieee754_pow+0x29c>)
 8005f40:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d000      	beq.n	8005f4a <__ieee754_pow+0x19a>
 8005f48:	bb15      	cbnz	r5, 8005f90 <__ieee754_pow+0x1e0>
 8005f4a:	f1b9 0f00 	cmp.w	r9, #0
 8005f4e:	da05      	bge.n	8005f5c <__ieee754_pow+0x1ac>
 8005f50:	4602      	mov	r2, r0
 8005f52:	460b      	mov	r3, r1
 8005f54:	2000      	movs	r0, #0
 8005f56:	493d      	ldr	r1, [pc, #244]	@ (800604c <__ieee754_pow+0x29c>)
 8005f58:	f7fa fc3c 	bl	80007d4 <__aeabi_ddiv>
 8005f5c:	f1b8 0f00 	cmp.w	r8, #0
 8005f60:	f6bf af43 	bge.w	8005dea <__ieee754_pow+0x3a>
 8005f64:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8005f68:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8005f6c:	4325      	orrs	r5, r4
 8005f6e:	d108      	bne.n	8005f82 <__ieee754_pow+0x1d2>
 8005f70:	4602      	mov	r2, r0
 8005f72:	460b      	mov	r3, r1
 8005f74:	4610      	mov	r0, r2
 8005f76:	4619      	mov	r1, r3
 8005f78:	f7fa f94a 	bl	8000210 <__aeabi_dsub>
 8005f7c:	4602      	mov	r2, r0
 8005f7e:	460b      	mov	r3, r1
 8005f80:	e79e      	b.n	8005ec0 <__ieee754_pow+0x110>
 8005f82:	2c01      	cmp	r4, #1
 8005f84:	f47f af31 	bne.w	8005dea <__ieee754_pow+0x3a>
 8005f88:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005f8c:	4619      	mov	r1, r3
 8005f8e:	e72c      	b.n	8005dea <__ieee754_pow+0x3a>
 8005f90:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8005f94:	3b01      	subs	r3, #1
 8005f96:	ea53 0204 	orrs.w	r2, r3, r4
 8005f9a:	d102      	bne.n	8005fa2 <__ieee754_pow+0x1f2>
 8005f9c:	4632      	mov	r2, r6
 8005f9e:	463b      	mov	r3, r7
 8005fa0:	e7e8      	b.n	8005f74 <__ieee754_pow+0x1c4>
 8005fa2:	3c01      	subs	r4, #1
 8005fa4:	431c      	orrs	r4, r3
 8005fa6:	d016      	beq.n	8005fd6 <__ieee754_pow+0x226>
 8005fa8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8006030 <__ieee754_pow+0x280>
 8005fac:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8005fb0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005fb4:	f240 8110 	bls.w	80061d8 <__ieee754_pow+0x428>
 8005fb8:	4b27      	ldr	r3, [pc, #156]	@ (8006058 <__ieee754_pow+0x2a8>)
 8005fba:	459a      	cmp	sl, r3
 8005fbc:	4b24      	ldr	r3, [pc, #144]	@ (8006050 <__ieee754_pow+0x2a0>)
 8005fbe:	d916      	bls.n	8005fee <__ieee754_pow+0x23e>
 8005fc0:	429d      	cmp	r5, r3
 8005fc2:	d80b      	bhi.n	8005fdc <__ieee754_pow+0x22c>
 8005fc4:	f1b9 0f00 	cmp.w	r9, #0
 8005fc8:	da0b      	bge.n	8005fe2 <__ieee754_pow+0x232>
 8005fca:	2000      	movs	r0, #0
 8005fcc:	b011      	add	sp, #68	@ 0x44
 8005fce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fd2:	f7ff beb5 	b.w	8005d40 <__math_oflow>
 8005fd6:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 8006038 <__ieee754_pow+0x288>
 8005fda:	e7e7      	b.n	8005fac <__ieee754_pow+0x1fc>
 8005fdc:	f1b9 0f00 	cmp.w	r9, #0
 8005fe0:	dcf3      	bgt.n	8005fca <__ieee754_pow+0x21a>
 8005fe2:	2000      	movs	r0, #0
 8005fe4:	b011      	add	sp, #68	@ 0x44
 8005fe6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fea:	f7ff bea1 	b.w	8005d30 <__math_uflow>
 8005fee:	429d      	cmp	r5, r3
 8005ff0:	d20c      	bcs.n	800600c <__ieee754_pow+0x25c>
 8005ff2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	2300      	movs	r3, #0
 8005ffa:	f7fa fd33 	bl	8000a64 <__aeabi_dcmplt>
 8005ffe:	3800      	subs	r0, #0
 8006000:	bf18      	it	ne
 8006002:	2001      	movne	r0, #1
 8006004:	f1b9 0f00 	cmp.w	r9, #0
 8006008:	daec      	bge.n	8005fe4 <__ieee754_pow+0x234>
 800600a:	e7df      	b.n	8005fcc <__ieee754_pow+0x21c>
 800600c:	4b0f      	ldr	r3, [pc, #60]	@ (800604c <__ieee754_pow+0x29c>)
 800600e:	429d      	cmp	r5, r3
 8006010:	f04f 0200 	mov.w	r2, #0
 8006014:	d922      	bls.n	800605c <__ieee754_pow+0x2ac>
 8006016:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800601a:	2300      	movs	r3, #0
 800601c:	f7fa fd22 	bl	8000a64 <__aeabi_dcmplt>
 8006020:	3800      	subs	r0, #0
 8006022:	bf18      	it	ne
 8006024:	2001      	movne	r0, #1
 8006026:	f1b9 0f00 	cmp.w	r9, #0
 800602a:	dccf      	bgt.n	8005fcc <__ieee754_pow+0x21c>
 800602c:	e7da      	b.n	8005fe4 <__ieee754_pow+0x234>
 800602e:	bf00      	nop
 8006030:	00000000 	.word	0x00000000
 8006034:	3ff00000 	.word	0x3ff00000
 8006038:	00000000 	.word	0x00000000
 800603c:	bff00000 	.word	0xbff00000
 8006040:	fff00000 	.word	0xfff00000
 8006044:	7ff00000 	.word	0x7ff00000
 8006048:	433fffff 	.word	0x433fffff
 800604c:	3ff00000 	.word	0x3ff00000
 8006050:	3fefffff 	.word	0x3fefffff
 8006054:	3fe00000 	.word	0x3fe00000
 8006058:	43f00000 	.word	0x43f00000
 800605c:	4b5a      	ldr	r3, [pc, #360]	@ (80061c8 <__ieee754_pow+0x418>)
 800605e:	f7fa f8d7 	bl	8000210 <__aeabi_dsub>
 8006062:	a351      	add	r3, pc, #324	@ (adr r3, 80061a8 <__ieee754_pow+0x3f8>)
 8006064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006068:	4604      	mov	r4, r0
 800606a:	460d      	mov	r5, r1
 800606c:	f7fa fa88 	bl	8000580 <__aeabi_dmul>
 8006070:	a34f      	add	r3, pc, #316	@ (adr r3, 80061b0 <__ieee754_pow+0x400>)
 8006072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006076:	4606      	mov	r6, r0
 8006078:	460f      	mov	r7, r1
 800607a:	4620      	mov	r0, r4
 800607c:	4629      	mov	r1, r5
 800607e:	f7fa fa7f 	bl	8000580 <__aeabi_dmul>
 8006082:	4b52      	ldr	r3, [pc, #328]	@ (80061cc <__ieee754_pow+0x41c>)
 8006084:	4682      	mov	sl, r0
 8006086:	468b      	mov	fp, r1
 8006088:	2200      	movs	r2, #0
 800608a:	4620      	mov	r0, r4
 800608c:	4629      	mov	r1, r5
 800608e:	f7fa fa77 	bl	8000580 <__aeabi_dmul>
 8006092:	4602      	mov	r2, r0
 8006094:	460b      	mov	r3, r1
 8006096:	a148      	add	r1, pc, #288	@ (adr r1, 80061b8 <__ieee754_pow+0x408>)
 8006098:	e9d1 0100 	ldrd	r0, r1, [r1]
 800609c:	f7fa f8b8 	bl	8000210 <__aeabi_dsub>
 80060a0:	4622      	mov	r2, r4
 80060a2:	462b      	mov	r3, r5
 80060a4:	f7fa fa6c 	bl	8000580 <__aeabi_dmul>
 80060a8:	4602      	mov	r2, r0
 80060aa:	460b      	mov	r3, r1
 80060ac:	2000      	movs	r0, #0
 80060ae:	4948      	ldr	r1, [pc, #288]	@ (80061d0 <__ieee754_pow+0x420>)
 80060b0:	f7fa f8ae 	bl	8000210 <__aeabi_dsub>
 80060b4:	4622      	mov	r2, r4
 80060b6:	4680      	mov	r8, r0
 80060b8:	4689      	mov	r9, r1
 80060ba:	462b      	mov	r3, r5
 80060bc:	4620      	mov	r0, r4
 80060be:	4629      	mov	r1, r5
 80060c0:	f7fa fa5e 	bl	8000580 <__aeabi_dmul>
 80060c4:	4602      	mov	r2, r0
 80060c6:	460b      	mov	r3, r1
 80060c8:	4640      	mov	r0, r8
 80060ca:	4649      	mov	r1, r9
 80060cc:	f7fa fa58 	bl	8000580 <__aeabi_dmul>
 80060d0:	a33b      	add	r3, pc, #236	@ (adr r3, 80061c0 <__ieee754_pow+0x410>)
 80060d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d6:	f7fa fa53 	bl	8000580 <__aeabi_dmul>
 80060da:	4602      	mov	r2, r0
 80060dc:	460b      	mov	r3, r1
 80060de:	4650      	mov	r0, sl
 80060e0:	4659      	mov	r1, fp
 80060e2:	f7fa f895 	bl	8000210 <__aeabi_dsub>
 80060e6:	4602      	mov	r2, r0
 80060e8:	460b      	mov	r3, r1
 80060ea:	4680      	mov	r8, r0
 80060ec:	4689      	mov	r9, r1
 80060ee:	4630      	mov	r0, r6
 80060f0:	4639      	mov	r1, r7
 80060f2:	f7fa f88f 	bl	8000214 <__adddf3>
 80060f6:	2400      	movs	r4, #0
 80060f8:	4632      	mov	r2, r6
 80060fa:	463b      	mov	r3, r7
 80060fc:	4620      	mov	r0, r4
 80060fe:	460d      	mov	r5, r1
 8006100:	f7fa f886 	bl	8000210 <__aeabi_dsub>
 8006104:	4602      	mov	r2, r0
 8006106:	460b      	mov	r3, r1
 8006108:	4640      	mov	r0, r8
 800610a:	4649      	mov	r1, r9
 800610c:	f7fa f880 	bl	8000210 <__aeabi_dsub>
 8006110:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006114:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006118:	2300      	movs	r3, #0
 800611a:	9304      	str	r3, [sp, #16]
 800611c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8006120:	4606      	mov	r6, r0
 8006122:	460f      	mov	r7, r1
 8006124:	465b      	mov	r3, fp
 8006126:	4652      	mov	r2, sl
 8006128:	e9dd 0100 	ldrd	r0, r1, [sp]
 800612c:	f7fa f870 	bl	8000210 <__aeabi_dsub>
 8006130:	4622      	mov	r2, r4
 8006132:	462b      	mov	r3, r5
 8006134:	f7fa fa24 	bl	8000580 <__aeabi_dmul>
 8006138:	e9dd 2300 	ldrd	r2, r3, [sp]
 800613c:	4680      	mov	r8, r0
 800613e:	4689      	mov	r9, r1
 8006140:	4630      	mov	r0, r6
 8006142:	4639      	mov	r1, r7
 8006144:	f7fa fa1c 	bl	8000580 <__aeabi_dmul>
 8006148:	4602      	mov	r2, r0
 800614a:	460b      	mov	r3, r1
 800614c:	4640      	mov	r0, r8
 800614e:	4649      	mov	r1, r9
 8006150:	f7fa f860 	bl	8000214 <__adddf3>
 8006154:	465b      	mov	r3, fp
 8006156:	4606      	mov	r6, r0
 8006158:	460f      	mov	r7, r1
 800615a:	4652      	mov	r2, sl
 800615c:	4620      	mov	r0, r4
 800615e:	4629      	mov	r1, r5
 8006160:	f7fa fa0e 	bl	8000580 <__aeabi_dmul>
 8006164:	460b      	mov	r3, r1
 8006166:	4602      	mov	r2, r0
 8006168:	4680      	mov	r8, r0
 800616a:	4689      	mov	r9, r1
 800616c:	4630      	mov	r0, r6
 800616e:	4639      	mov	r1, r7
 8006170:	f7fa f850 	bl	8000214 <__adddf3>
 8006174:	4b17      	ldr	r3, [pc, #92]	@ (80061d4 <__ieee754_pow+0x424>)
 8006176:	4299      	cmp	r1, r3
 8006178:	4604      	mov	r4, r0
 800617a:	460d      	mov	r5, r1
 800617c:	468b      	mov	fp, r1
 800617e:	f340 820b 	ble.w	8006598 <__ieee754_pow+0x7e8>
 8006182:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8006186:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800618a:	4303      	orrs	r3, r0
 800618c:	f000 81ea 	beq.w	8006564 <__ieee754_pow+0x7b4>
 8006190:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006194:	2200      	movs	r2, #0
 8006196:	2300      	movs	r3, #0
 8006198:	f7fa fc64 	bl	8000a64 <__aeabi_dcmplt>
 800619c:	3800      	subs	r0, #0
 800619e:	bf18      	it	ne
 80061a0:	2001      	movne	r0, #1
 80061a2:	e713      	b.n	8005fcc <__ieee754_pow+0x21c>
 80061a4:	f3af 8000 	nop.w
 80061a8:	60000000 	.word	0x60000000
 80061ac:	3ff71547 	.word	0x3ff71547
 80061b0:	f85ddf44 	.word	0xf85ddf44
 80061b4:	3e54ae0b 	.word	0x3e54ae0b
 80061b8:	55555555 	.word	0x55555555
 80061bc:	3fd55555 	.word	0x3fd55555
 80061c0:	652b82fe 	.word	0x652b82fe
 80061c4:	3ff71547 	.word	0x3ff71547
 80061c8:	3ff00000 	.word	0x3ff00000
 80061cc:	3fd00000 	.word	0x3fd00000
 80061d0:	3fe00000 	.word	0x3fe00000
 80061d4:	408fffff 	.word	0x408fffff
 80061d8:	4bd5      	ldr	r3, [pc, #852]	@ (8006530 <__ieee754_pow+0x780>)
 80061da:	ea08 0303 	and.w	r3, r8, r3
 80061de:	2200      	movs	r2, #0
 80061e0:	b92b      	cbnz	r3, 80061ee <__ieee754_pow+0x43e>
 80061e2:	4bd4      	ldr	r3, [pc, #848]	@ (8006534 <__ieee754_pow+0x784>)
 80061e4:	f7fa f9cc 	bl	8000580 <__aeabi_dmul>
 80061e8:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 80061ec:	468b      	mov	fp, r1
 80061ee:	ea4f 532b 	mov.w	r3, fp, asr #20
 80061f2:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 80061f6:	4413      	add	r3, r2
 80061f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80061fa:	4bcf      	ldr	r3, [pc, #828]	@ (8006538 <__ieee754_pow+0x788>)
 80061fc:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8006200:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8006204:	459b      	cmp	fp, r3
 8006206:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800620a:	dd08      	ble.n	800621e <__ieee754_pow+0x46e>
 800620c:	4bcb      	ldr	r3, [pc, #812]	@ (800653c <__ieee754_pow+0x78c>)
 800620e:	459b      	cmp	fp, r3
 8006210:	f340 81a5 	ble.w	800655e <__ieee754_pow+0x7ae>
 8006214:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006216:	3301      	adds	r3, #1
 8006218:	930a      	str	r3, [sp, #40]	@ 0x28
 800621a:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800621e:	f04f 0a00 	mov.w	sl, #0
 8006222:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8006226:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006228:	4bc5      	ldr	r3, [pc, #788]	@ (8006540 <__ieee754_pow+0x790>)
 800622a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800622e:	ed93 7b00 	vldr	d7, [r3]
 8006232:	4629      	mov	r1, r5
 8006234:	ec53 2b17 	vmov	r2, r3, d7
 8006238:	ed8d 7b06 	vstr	d7, [sp, #24]
 800623c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006240:	f7f9 ffe6 	bl	8000210 <__aeabi_dsub>
 8006244:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006248:	4606      	mov	r6, r0
 800624a:	460f      	mov	r7, r1
 800624c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006250:	f7f9 ffe0 	bl	8000214 <__adddf3>
 8006254:	4602      	mov	r2, r0
 8006256:	460b      	mov	r3, r1
 8006258:	2000      	movs	r0, #0
 800625a:	49ba      	ldr	r1, [pc, #744]	@ (8006544 <__ieee754_pow+0x794>)
 800625c:	f7fa faba 	bl	80007d4 <__aeabi_ddiv>
 8006260:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8006264:	4602      	mov	r2, r0
 8006266:	460b      	mov	r3, r1
 8006268:	4630      	mov	r0, r6
 800626a:	4639      	mov	r1, r7
 800626c:	f7fa f988 	bl	8000580 <__aeabi_dmul>
 8006270:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006274:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8006278:	106d      	asrs	r5, r5, #1
 800627a:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800627e:	f04f 0b00 	mov.w	fp, #0
 8006282:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8006286:	4661      	mov	r1, ip
 8006288:	2200      	movs	r2, #0
 800628a:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800628e:	4658      	mov	r0, fp
 8006290:	46e1      	mov	r9, ip
 8006292:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8006296:	4614      	mov	r4, r2
 8006298:	461d      	mov	r5, r3
 800629a:	f7fa f971 	bl	8000580 <__aeabi_dmul>
 800629e:	4602      	mov	r2, r0
 80062a0:	460b      	mov	r3, r1
 80062a2:	4630      	mov	r0, r6
 80062a4:	4639      	mov	r1, r7
 80062a6:	f7f9 ffb3 	bl	8000210 <__aeabi_dsub>
 80062aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80062ae:	4606      	mov	r6, r0
 80062b0:	460f      	mov	r7, r1
 80062b2:	4620      	mov	r0, r4
 80062b4:	4629      	mov	r1, r5
 80062b6:	f7f9 ffab 	bl	8000210 <__aeabi_dsub>
 80062ba:	4602      	mov	r2, r0
 80062bc:	460b      	mov	r3, r1
 80062be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80062c2:	f7f9 ffa5 	bl	8000210 <__aeabi_dsub>
 80062c6:	465a      	mov	r2, fp
 80062c8:	464b      	mov	r3, r9
 80062ca:	f7fa f959 	bl	8000580 <__aeabi_dmul>
 80062ce:	4602      	mov	r2, r0
 80062d0:	460b      	mov	r3, r1
 80062d2:	4630      	mov	r0, r6
 80062d4:	4639      	mov	r1, r7
 80062d6:	f7f9 ff9b 	bl	8000210 <__aeabi_dsub>
 80062da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80062de:	f7fa f94f 	bl	8000580 <__aeabi_dmul>
 80062e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80062e6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80062ea:	4610      	mov	r0, r2
 80062ec:	4619      	mov	r1, r3
 80062ee:	f7fa f947 	bl	8000580 <__aeabi_dmul>
 80062f2:	a37d      	add	r3, pc, #500	@ (adr r3, 80064e8 <__ieee754_pow+0x738>)
 80062f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062f8:	4604      	mov	r4, r0
 80062fa:	460d      	mov	r5, r1
 80062fc:	f7fa f940 	bl	8000580 <__aeabi_dmul>
 8006300:	a37b      	add	r3, pc, #492	@ (adr r3, 80064f0 <__ieee754_pow+0x740>)
 8006302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006306:	f7f9 ff85 	bl	8000214 <__adddf3>
 800630a:	4622      	mov	r2, r4
 800630c:	462b      	mov	r3, r5
 800630e:	f7fa f937 	bl	8000580 <__aeabi_dmul>
 8006312:	a379      	add	r3, pc, #484	@ (adr r3, 80064f8 <__ieee754_pow+0x748>)
 8006314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006318:	f7f9 ff7c 	bl	8000214 <__adddf3>
 800631c:	4622      	mov	r2, r4
 800631e:	462b      	mov	r3, r5
 8006320:	f7fa f92e 	bl	8000580 <__aeabi_dmul>
 8006324:	a376      	add	r3, pc, #472	@ (adr r3, 8006500 <__ieee754_pow+0x750>)
 8006326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800632a:	f7f9 ff73 	bl	8000214 <__adddf3>
 800632e:	4622      	mov	r2, r4
 8006330:	462b      	mov	r3, r5
 8006332:	f7fa f925 	bl	8000580 <__aeabi_dmul>
 8006336:	a374      	add	r3, pc, #464	@ (adr r3, 8006508 <__ieee754_pow+0x758>)
 8006338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800633c:	f7f9 ff6a 	bl	8000214 <__adddf3>
 8006340:	4622      	mov	r2, r4
 8006342:	462b      	mov	r3, r5
 8006344:	f7fa f91c 	bl	8000580 <__aeabi_dmul>
 8006348:	a371      	add	r3, pc, #452	@ (adr r3, 8006510 <__ieee754_pow+0x760>)
 800634a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800634e:	f7f9 ff61 	bl	8000214 <__adddf3>
 8006352:	4622      	mov	r2, r4
 8006354:	4606      	mov	r6, r0
 8006356:	460f      	mov	r7, r1
 8006358:	462b      	mov	r3, r5
 800635a:	4620      	mov	r0, r4
 800635c:	4629      	mov	r1, r5
 800635e:	f7fa f90f 	bl	8000580 <__aeabi_dmul>
 8006362:	4602      	mov	r2, r0
 8006364:	460b      	mov	r3, r1
 8006366:	4630      	mov	r0, r6
 8006368:	4639      	mov	r1, r7
 800636a:	f7fa f909 	bl	8000580 <__aeabi_dmul>
 800636e:	465a      	mov	r2, fp
 8006370:	4604      	mov	r4, r0
 8006372:	460d      	mov	r5, r1
 8006374:	464b      	mov	r3, r9
 8006376:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800637a:	f7f9 ff4b 	bl	8000214 <__adddf3>
 800637e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006382:	f7fa f8fd 	bl	8000580 <__aeabi_dmul>
 8006386:	4622      	mov	r2, r4
 8006388:	462b      	mov	r3, r5
 800638a:	f7f9 ff43 	bl	8000214 <__adddf3>
 800638e:	465a      	mov	r2, fp
 8006390:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006394:	464b      	mov	r3, r9
 8006396:	4658      	mov	r0, fp
 8006398:	4649      	mov	r1, r9
 800639a:	f7fa f8f1 	bl	8000580 <__aeabi_dmul>
 800639e:	4b6a      	ldr	r3, [pc, #424]	@ (8006548 <__ieee754_pow+0x798>)
 80063a0:	2200      	movs	r2, #0
 80063a2:	4606      	mov	r6, r0
 80063a4:	460f      	mov	r7, r1
 80063a6:	f7f9 ff35 	bl	8000214 <__adddf3>
 80063aa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80063ae:	f7f9 ff31 	bl	8000214 <__adddf3>
 80063b2:	46d8      	mov	r8, fp
 80063b4:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 80063b8:	460d      	mov	r5, r1
 80063ba:	465a      	mov	r2, fp
 80063bc:	460b      	mov	r3, r1
 80063be:	4640      	mov	r0, r8
 80063c0:	4649      	mov	r1, r9
 80063c2:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 80063c6:	f7fa f8db 	bl	8000580 <__aeabi_dmul>
 80063ca:	465c      	mov	r4, fp
 80063cc:	4680      	mov	r8, r0
 80063ce:	4689      	mov	r9, r1
 80063d0:	4b5d      	ldr	r3, [pc, #372]	@ (8006548 <__ieee754_pow+0x798>)
 80063d2:	2200      	movs	r2, #0
 80063d4:	4620      	mov	r0, r4
 80063d6:	4629      	mov	r1, r5
 80063d8:	f7f9 ff1a 	bl	8000210 <__aeabi_dsub>
 80063dc:	4632      	mov	r2, r6
 80063de:	463b      	mov	r3, r7
 80063e0:	f7f9 ff16 	bl	8000210 <__aeabi_dsub>
 80063e4:	4602      	mov	r2, r0
 80063e6:	460b      	mov	r3, r1
 80063e8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80063ec:	f7f9 ff10 	bl	8000210 <__aeabi_dsub>
 80063f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80063f4:	f7fa f8c4 	bl	8000580 <__aeabi_dmul>
 80063f8:	4622      	mov	r2, r4
 80063fa:	4606      	mov	r6, r0
 80063fc:	460f      	mov	r7, r1
 80063fe:	462b      	mov	r3, r5
 8006400:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006404:	f7fa f8bc 	bl	8000580 <__aeabi_dmul>
 8006408:	4602      	mov	r2, r0
 800640a:	460b      	mov	r3, r1
 800640c:	4630      	mov	r0, r6
 800640e:	4639      	mov	r1, r7
 8006410:	f7f9 ff00 	bl	8000214 <__adddf3>
 8006414:	4606      	mov	r6, r0
 8006416:	460f      	mov	r7, r1
 8006418:	4602      	mov	r2, r0
 800641a:	460b      	mov	r3, r1
 800641c:	4640      	mov	r0, r8
 800641e:	4649      	mov	r1, r9
 8006420:	f7f9 fef8 	bl	8000214 <__adddf3>
 8006424:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8006428:	a33b      	add	r3, pc, #236	@ (adr r3, 8006518 <__ieee754_pow+0x768>)
 800642a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800642e:	4658      	mov	r0, fp
 8006430:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8006434:	460d      	mov	r5, r1
 8006436:	f7fa f8a3 	bl	8000580 <__aeabi_dmul>
 800643a:	465c      	mov	r4, fp
 800643c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006440:	4642      	mov	r2, r8
 8006442:	464b      	mov	r3, r9
 8006444:	4620      	mov	r0, r4
 8006446:	4629      	mov	r1, r5
 8006448:	f7f9 fee2 	bl	8000210 <__aeabi_dsub>
 800644c:	4602      	mov	r2, r0
 800644e:	460b      	mov	r3, r1
 8006450:	4630      	mov	r0, r6
 8006452:	4639      	mov	r1, r7
 8006454:	f7f9 fedc 	bl	8000210 <__aeabi_dsub>
 8006458:	a331      	add	r3, pc, #196	@ (adr r3, 8006520 <__ieee754_pow+0x770>)
 800645a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800645e:	f7fa f88f 	bl	8000580 <__aeabi_dmul>
 8006462:	a331      	add	r3, pc, #196	@ (adr r3, 8006528 <__ieee754_pow+0x778>)
 8006464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006468:	4606      	mov	r6, r0
 800646a:	460f      	mov	r7, r1
 800646c:	4620      	mov	r0, r4
 800646e:	4629      	mov	r1, r5
 8006470:	f7fa f886 	bl	8000580 <__aeabi_dmul>
 8006474:	4602      	mov	r2, r0
 8006476:	460b      	mov	r3, r1
 8006478:	4630      	mov	r0, r6
 800647a:	4639      	mov	r1, r7
 800647c:	f7f9 feca 	bl	8000214 <__adddf3>
 8006480:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006482:	4b32      	ldr	r3, [pc, #200]	@ (800654c <__ieee754_pow+0x79c>)
 8006484:	4413      	add	r3, r2
 8006486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800648a:	f7f9 fec3 	bl	8000214 <__adddf3>
 800648e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006492:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8006494:	f7fa f80a 	bl	80004ac <__aeabi_i2d>
 8006498:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800649a:	4b2d      	ldr	r3, [pc, #180]	@ (8006550 <__ieee754_pow+0x7a0>)
 800649c:	4413      	add	r3, r2
 800649e:	e9d3 8900 	ldrd	r8, r9, [r3]
 80064a2:	4606      	mov	r6, r0
 80064a4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80064a8:	460f      	mov	r7, r1
 80064aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80064ae:	f7f9 feb1 	bl	8000214 <__adddf3>
 80064b2:	4642      	mov	r2, r8
 80064b4:	464b      	mov	r3, r9
 80064b6:	f7f9 fead 	bl	8000214 <__adddf3>
 80064ba:	4632      	mov	r2, r6
 80064bc:	463b      	mov	r3, r7
 80064be:	f7f9 fea9 	bl	8000214 <__adddf3>
 80064c2:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 80064c6:	4632      	mov	r2, r6
 80064c8:	463b      	mov	r3, r7
 80064ca:	4658      	mov	r0, fp
 80064cc:	460d      	mov	r5, r1
 80064ce:	f7f9 fe9f 	bl	8000210 <__aeabi_dsub>
 80064d2:	4642      	mov	r2, r8
 80064d4:	464b      	mov	r3, r9
 80064d6:	f7f9 fe9b 	bl	8000210 <__aeabi_dsub>
 80064da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064de:	f7f9 fe97 	bl	8000210 <__aeabi_dsub>
 80064e2:	465c      	mov	r4, fp
 80064e4:	e036      	b.n	8006554 <__ieee754_pow+0x7a4>
 80064e6:	bf00      	nop
 80064e8:	4a454eef 	.word	0x4a454eef
 80064ec:	3fca7e28 	.word	0x3fca7e28
 80064f0:	93c9db65 	.word	0x93c9db65
 80064f4:	3fcd864a 	.word	0x3fcd864a
 80064f8:	a91d4101 	.word	0xa91d4101
 80064fc:	3fd17460 	.word	0x3fd17460
 8006500:	518f264d 	.word	0x518f264d
 8006504:	3fd55555 	.word	0x3fd55555
 8006508:	db6fabff 	.word	0xdb6fabff
 800650c:	3fdb6db6 	.word	0x3fdb6db6
 8006510:	33333303 	.word	0x33333303
 8006514:	3fe33333 	.word	0x3fe33333
 8006518:	e0000000 	.word	0xe0000000
 800651c:	3feec709 	.word	0x3feec709
 8006520:	dc3a03fd 	.word	0xdc3a03fd
 8006524:	3feec709 	.word	0x3feec709
 8006528:	145b01f5 	.word	0x145b01f5
 800652c:	be3e2fe0 	.word	0xbe3e2fe0
 8006530:	7ff00000 	.word	0x7ff00000
 8006534:	43400000 	.word	0x43400000
 8006538:	0003988e 	.word	0x0003988e
 800653c:	000bb679 	.word	0x000bb679
 8006540:	08012ab8 	.word	0x08012ab8
 8006544:	3ff00000 	.word	0x3ff00000
 8006548:	40080000 	.word	0x40080000
 800654c:	08012a98 	.word	0x08012a98
 8006550:	08012aa8 	.word	0x08012aa8
 8006554:	4602      	mov	r2, r0
 8006556:	460b      	mov	r3, r1
 8006558:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800655c:	e5d6      	b.n	800610c <__ieee754_pow+0x35c>
 800655e:	f04f 0a01 	mov.w	sl, #1
 8006562:	e65e      	b.n	8006222 <__ieee754_pow+0x472>
 8006564:	a3b5      	add	r3, pc, #724	@ (adr r3, 800683c <__ieee754_pow+0xa8c>)
 8006566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800656a:	4630      	mov	r0, r6
 800656c:	4639      	mov	r1, r7
 800656e:	f7f9 fe51 	bl	8000214 <__adddf3>
 8006572:	4642      	mov	r2, r8
 8006574:	e9cd 0100 	strd	r0, r1, [sp]
 8006578:	464b      	mov	r3, r9
 800657a:	4620      	mov	r0, r4
 800657c:	4629      	mov	r1, r5
 800657e:	f7f9 fe47 	bl	8000210 <__aeabi_dsub>
 8006582:	4602      	mov	r2, r0
 8006584:	460b      	mov	r3, r1
 8006586:	e9dd 0100 	ldrd	r0, r1, [sp]
 800658a:	f7fa fa89 	bl	8000aa0 <__aeabi_dcmpgt>
 800658e:	2800      	cmp	r0, #0
 8006590:	f47f adfe 	bne.w	8006190 <__ieee754_pow+0x3e0>
 8006594:	4ba2      	ldr	r3, [pc, #648]	@ (8006820 <__ieee754_pow+0xa70>)
 8006596:	e022      	b.n	80065de <__ieee754_pow+0x82e>
 8006598:	4ca2      	ldr	r4, [pc, #648]	@ (8006824 <__ieee754_pow+0xa74>)
 800659a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800659e:	42a3      	cmp	r3, r4
 80065a0:	d919      	bls.n	80065d6 <__ieee754_pow+0x826>
 80065a2:	4ba1      	ldr	r3, [pc, #644]	@ (8006828 <__ieee754_pow+0xa78>)
 80065a4:	440b      	add	r3, r1
 80065a6:	4303      	orrs	r3, r0
 80065a8:	d009      	beq.n	80065be <__ieee754_pow+0x80e>
 80065aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065ae:	2200      	movs	r2, #0
 80065b0:	2300      	movs	r3, #0
 80065b2:	f7fa fa57 	bl	8000a64 <__aeabi_dcmplt>
 80065b6:	3800      	subs	r0, #0
 80065b8:	bf18      	it	ne
 80065ba:	2001      	movne	r0, #1
 80065bc:	e512      	b.n	8005fe4 <__ieee754_pow+0x234>
 80065be:	4642      	mov	r2, r8
 80065c0:	464b      	mov	r3, r9
 80065c2:	f7f9 fe25 	bl	8000210 <__aeabi_dsub>
 80065c6:	4632      	mov	r2, r6
 80065c8:	463b      	mov	r3, r7
 80065ca:	f7fa fa5f 	bl	8000a8c <__aeabi_dcmpge>
 80065ce:	2800      	cmp	r0, #0
 80065d0:	d1eb      	bne.n	80065aa <__ieee754_pow+0x7fa>
 80065d2:	4b96      	ldr	r3, [pc, #600]	@ (800682c <__ieee754_pow+0xa7c>)
 80065d4:	e003      	b.n	80065de <__ieee754_pow+0x82e>
 80065d6:	4a96      	ldr	r2, [pc, #600]	@ (8006830 <__ieee754_pow+0xa80>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	f240 80e7 	bls.w	80067ac <__ieee754_pow+0x9fc>
 80065de:	151b      	asrs	r3, r3, #20
 80065e0:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 80065e4:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 80065e8:	fa4a fa03 	asr.w	sl, sl, r3
 80065ec:	44da      	add	sl, fp
 80065ee:	f3ca 510a 	ubfx	r1, sl, #20, #11
 80065f2:	4890      	ldr	r0, [pc, #576]	@ (8006834 <__ieee754_pow+0xa84>)
 80065f4:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 80065f8:	4108      	asrs	r0, r1
 80065fa:	ea00 030a 	and.w	r3, r0, sl
 80065fe:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8006602:	f1c1 0114 	rsb	r1, r1, #20
 8006606:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800660a:	fa4a fa01 	asr.w	sl, sl, r1
 800660e:	f1bb 0f00 	cmp.w	fp, #0
 8006612:	4640      	mov	r0, r8
 8006614:	4649      	mov	r1, r9
 8006616:	f04f 0200 	mov.w	r2, #0
 800661a:	bfb8      	it	lt
 800661c:	f1ca 0a00 	rsblt	sl, sl, #0
 8006620:	f7f9 fdf6 	bl	8000210 <__aeabi_dsub>
 8006624:	4680      	mov	r8, r0
 8006626:	4689      	mov	r9, r1
 8006628:	4632      	mov	r2, r6
 800662a:	463b      	mov	r3, r7
 800662c:	4640      	mov	r0, r8
 800662e:	4649      	mov	r1, r9
 8006630:	f7f9 fdf0 	bl	8000214 <__adddf3>
 8006634:	2400      	movs	r4, #0
 8006636:	a36a      	add	r3, pc, #424	@ (adr r3, 80067e0 <__ieee754_pow+0xa30>)
 8006638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800663c:	4620      	mov	r0, r4
 800663e:	460d      	mov	r5, r1
 8006640:	f7f9 ff9e 	bl	8000580 <__aeabi_dmul>
 8006644:	4642      	mov	r2, r8
 8006646:	e9cd 0100 	strd	r0, r1, [sp]
 800664a:	464b      	mov	r3, r9
 800664c:	4620      	mov	r0, r4
 800664e:	4629      	mov	r1, r5
 8006650:	f7f9 fdde 	bl	8000210 <__aeabi_dsub>
 8006654:	4602      	mov	r2, r0
 8006656:	460b      	mov	r3, r1
 8006658:	4630      	mov	r0, r6
 800665a:	4639      	mov	r1, r7
 800665c:	f7f9 fdd8 	bl	8000210 <__aeabi_dsub>
 8006660:	a361      	add	r3, pc, #388	@ (adr r3, 80067e8 <__ieee754_pow+0xa38>)
 8006662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006666:	f7f9 ff8b 	bl	8000580 <__aeabi_dmul>
 800666a:	a361      	add	r3, pc, #388	@ (adr r3, 80067f0 <__ieee754_pow+0xa40>)
 800666c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006670:	4680      	mov	r8, r0
 8006672:	4689      	mov	r9, r1
 8006674:	4620      	mov	r0, r4
 8006676:	4629      	mov	r1, r5
 8006678:	f7f9 ff82 	bl	8000580 <__aeabi_dmul>
 800667c:	4602      	mov	r2, r0
 800667e:	460b      	mov	r3, r1
 8006680:	4640      	mov	r0, r8
 8006682:	4649      	mov	r1, r9
 8006684:	f7f9 fdc6 	bl	8000214 <__adddf3>
 8006688:	4604      	mov	r4, r0
 800668a:	460d      	mov	r5, r1
 800668c:	4602      	mov	r2, r0
 800668e:	460b      	mov	r3, r1
 8006690:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006694:	f7f9 fdbe 	bl	8000214 <__adddf3>
 8006698:	e9dd 2300 	ldrd	r2, r3, [sp]
 800669c:	4680      	mov	r8, r0
 800669e:	4689      	mov	r9, r1
 80066a0:	f7f9 fdb6 	bl	8000210 <__aeabi_dsub>
 80066a4:	4602      	mov	r2, r0
 80066a6:	460b      	mov	r3, r1
 80066a8:	4620      	mov	r0, r4
 80066aa:	4629      	mov	r1, r5
 80066ac:	f7f9 fdb0 	bl	8000210 <__aeabi_dsub>
 80066b0:	4642      	mov	r2, r8
 80066b2:	4606      	mov	r6, r0
 80066b4:	460f      	mov	r7, r1
 80066b6:	464b      	mov	r3, r9
 80066b8:	4640      	mov	r0, r8
 80066ba:	4649      	mov	r1, r9
 80066bc:	f7f9 ff60 	bl	8000580 <__aeabi_dmul>
 80066c0:	a34d      	add	r3, pc, #308	@ (adr r3, 80067f8 <__ieee754_pow+0xa48>)
 80066c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066c6:	4604      	mov	r4, r0
 80066c8:	460d      	mov	r5, r1
 80066ca:	f7f9 ff59 	bl	8000580 <__aeabi_dmul>
 80066ce:	a34c      	add	r3, pc, #304	@ (adr r3, 8006800 <__ieee754_pow+0xa50>)
 80066d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066d4:	f7f9 fd9c 	bl	8000210 <__aeabi_dsub>
 80066d8:	4622      	mov	r2, r4
 80066da:	462b      	mov	r3, r5
 80066dc:	f7f9 ff50 	bl	8000580 <__aeabi_dmul>
 80066e0:	a349      	add	r3, pc, #292	@ (adr r3, 8006808 <__ieee754_pow+0xa58>)
 80066e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066e6:	f7f9 fd95 	bl	8000214 <__adddf3>
 80066ea:	4622      	mov	r2, r4
 80066ec:	462b      	mov	r3, r5
 80066ee:	f7f9 ff47 	bl	8000580 <__aeabi_dmul>
 80066f2:	a347      	add	r3, pc, #284	@ (adr r3, 8006810 <__ieee754_pow+0xa60>)
 80066f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066f8:	f7f9 fd8a 	bl	8000210 <__aeabi_dsub>
 80066fc:	4622      	mov	r2, r4
 80066fe:	462b      	mov	r3, r5
 8006700:	f7f9 ff3e 	bl	8000580 <__aeabi_dmul>
 8006704:	a344      	add	r3, pc, #272	@ (adr r3, 8006818 <__ieee754_pow+0xa68>)
 8006706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800670a:	f7f9 fd83 	bl	8000214 <__adddf3>
 800670e:	4622      	mov	r2, r4
 8006710:	462b      	mov	r3, r5
 8006712:	f7f9 ff35 	bl	8000580 <__aeabi_dmul>
 8006716:	4602      	mov	r2, r0
 8006718:	460b      	mov	r3, r1
 800671a:	4640      	mov	r0, r8
 800671c:	4649      	mov	r1, r9
 800671e:	f7f9 fd77 	bl	8000210 <__aeabi_dsub>
 8006722:	4604      	mov	r4, r0
 8006724:	460d      	mov	r5, r1
 8006726:	4602      	mov	r2, r0
 8006728:	460b      	mov	r3, r1
 800672a:	4640      	mov	r0, r8
 800672c:	4649      	mov	r1, r9
 800672e:	f7f9 ff27 	bl	8000580 <__aeabi_dmul>
 8006732:	2200      	movs	r2, #0
 8006734:	e9cd 0100 	strd	r0, r1, [sp]
 8006738:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800673c:	4620      	mov	r0, r4
 800673e:	4629      	mov	r1, r5
 8006740:	f7f9 fd66 	bl	8000210 <__aeabi_dsub>
 8006744:	4602      	mov	r2, r0
 8006746:	460b      	mov	r3, r1
 8006748:	e9dd 0100 	ldrd	r0, r1, [sp]
 800674c:	f7fa f842 	bl	80007d4 <__aeabi_ddiv>
 8006750:	4632      	mov	r2, r6
 8006752:	4604      	mov	r4, r0
 8006754:	460d      	mov	r5, r1
 8006756:	463b      	mov	r3, r7
 8006758:	4640      	mov	r0, r8
 800675a:	4649      	mov	r1, r9
 800675c:	f7f9 ff10 	bl	8000580 <__aeabi_dmul>
 8006760:	4632      	mov	r2, r6
 8006762:	463b      	mov	r3, r7
 8006764:	f7f9 fd56 	bl	8000214 <__adddf3>
 8006768:	4602      	mov	r2, r0
 800676a:	460b      	mov	r3, r1
 800676c:	4620      	mov	r0, r4
 800676e:	4629      	mov	r1, r5
 8006770:	f7f9 fd4e 	bl	8000210 <__aeabi_dsub>
 8006774:	4642      	mov	r2, r8
 8006776:	464b      	mov	r3, r9
 8006778:	f7f9 fd4a 	bl	8000210 <__aeabi_dsub>
 800677c:	460b      	mov	r3, r1
 800677e:	4602      	mov	r2, r0
 8006780:	492d      	ldr	r1, [pc, #180]	@ (8006838 <__ieee754_pow+0xa88>)
 8006782:	2000      	movs	r0, #0
 8006784:	f7f9 fd44 	bl	8000210 <__aeabi_dsub>
 8006788:	ec41 0b10 	vmov	d0, r0, r1
 800678c:	ee10 3a90 	vmov	r3, s1
 8006790:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8006794:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006798:	da0b      	bge.n	80067b2 <__ieee754_pow+0xa02>
 800679a:	4650      	mov	r0, sl
 800679c:	f000 f928 	bl	80069f0 <scalbn>
 80067a0:	ec51 0b10 	vmov	r0, r1, d0
 80067a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80067a8:	f7ff bb6d 	b.w	8005e86 <__ieee754_pow+0xd6>
 80067ac:	f8dd a010 	ldr.w	sl, [sp, #16]
 80067b0:	e73a      	b.n	8006628 <__ieee754_pow+0x878>
 80067b2:	ec51 0b10 	vmov	r0, r1, d0
 80067b6:	4619      	mov	r1, r3
 80067b8:	e7f4      	b.n	80067a4 <__ieee754_pow+0x9f4>
 80067ba:	491f      	ldr	r1, [pc, #124]	@ (8006838 <__ieee754_pow+0xa88>)
 80067bc:	2000      	movs	r0, #0
 80067be:	f7ff bb14 	b.w	8005dea <__ieee754_pow+0x3a>
 80067c2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80067c6:	f7ff bb10 	b.w	8005dea <__ieee754_pow+0x3a>
 80067ca:	4630      	mov	r0, r6
 80067cc:	4639      	mov	r1, r7
 80067ce:	f7ff bb0c 	b.w	8005dea <__ieee754_pow+0x3a>
 80067d2:	460c      	mov	r4, r1
 80067d4:	f7ff bb69 	b.w	8005eaa <__ieee754_pow+0xfa>
 80067d8:	2400      	movs	r4, #0
 80067da:	f7ff bb4b 	b.w	8005e74 <__ieee754_pow+0xc4>
 80067de:	bf00      	nop
 80067e0:	00000000 	.word	0x00000000
 80067e4:	3fe62e43 	.word	0x3fe62e43
 80067e8:	fefa39ef 	.word	0xfefa39ef
 80067ec:	3fe62e42 	.word	0x3fe62e42
 80067f0:	0ca86c39 	.word	0x0ca86c39
 80067f4:	be205c61 	.word	0xbe205c61
 80067f8:	72bea4d0 	.word	0x72bea4d0
 80067fc:	3e663769 	.word	0x3e663769
 8006800:	c5d26bf1 	.word	0xc5d26bf1
 8006804:	3ebbbd41 	.word	0x3ebbbd41
 8006808:	af25de2c 	.word	0xaf25de2c
 800680c:	3f11566a 	.word	0x3f11566a
 8006810:	16bebd93 	.word	0x16bebd93
 8006814:	3f66c16c 	.word	0x3f66c16c
 8006818:	5555553e 	.word	0x5555553e
 800681c:	3fc55555 	.word	0x3fc55555
 8006820:	40900000 	.word	0x40900000
 8006824:	4090cbff 	.word	0x4090cbff
 8006828:	3f6f3400 	.word	0x3f6f3400
 800682c:	4090cc00 	.word	0x4090cc00
 8006830:	3fe00000 	.word	0x3fe00000
 8006834:	fff00000 	.word	0xfff00000
 8006838:	3ff00000 	.word	0x3ff00000
 800683c:	652b82fe 	.word	0x652b82fe
 8006840:	3c971547 	.word	0x3c971547

08006844 <fabs>:
 8006844:	ec51 0b10 	vmov	r0, r1, d0
 8006848:	4602      	mov	r2, r0
 800684a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800684e:	ec43 2b10 	vmov	d0, r2, r3
 8006852:	4770      	bx	lr

08006854 <__ieee754_expf>:
 8006854:	ee10 2a10 	vmov	r2, s0
 8006858:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 800685c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006860:	d902      	bls.n	8006868 <__ieee754_expf+0x14>
 8006862:	ee30 0a00 	vadd.f32	s0, s0, s0
 8006866:	4770      	bx	lr
 8006868:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 800686c:	d106      	bne.n	800687c <__ieee754_expf+0x28>
 800686e:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 80069a8 <__ieee754_expf+0x154>
 8006872:	2900      	cmp	r1, #0
 8006874:	bf18      	it	ne
 8006876:	eeb0 0a67 	vmovne.f32	s0, s15
 800687a:	4770      	bx	lr
 800687c:	484b      	ldr	r0, [pc, #300]	@ (80069ac <__ieee754_expf+0x158>)
 800687e:	4282      	cmp	r2, r0
 8006880:	dd02      	ble.n	8006888 <__ieee754_expf+0x34>
 8006882:	2000      	movs	r0, #0
 8006884:	f7ff ba8e 	b.w	8005da4 <__math_oflowf>
 8006888:	2a00      	cmp	r2, #0
 800688a:	da05      	bge.n	8006898 <__ieee754_expf+0x44>
 800688c:	4a48      	ldr	r2, [pc, #288]	@ (80069b0 <__ieee754_expf+0x15c>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d902      	bls.n	8006898 <__ieee754_expf+0x44>
 8006892:	2000      	movs	r0, #0
 8006894:	f7ff ba80 	b.w	8005d98 <__math_uflowf>
 8006898:	4a46      	ldr	r2, [pc, #280]	@ (80069b4 <__ieee754_expf+0x160>)
 800689a:	4293      	cmp	r3, r2
 800689c:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 80068a0:	d952      	bls.n	8006948 <__ieee754_expf+0xf4>
 80068a2:	4a45      	ldr	r2, [pc, #276]	@ (80069b8 <__ieee754_expf+0x164>)
 80068a4:	4293      	cmp	r3, r2
 80068a6:	ea4f 0281 	mov.w	r2, r1, lsl #2
 80068aa:	d834      	bhi.n	8006916 <__ieee754_expf+0xc2>
 80068ac:	4b43      	ldr	r3, [pc, #268]	@ (80069bc <__ieee754_expf+0x168>)
 80068ae:	4413      	add	r3, r2
 80068b0:	ed93 7a00 	vldr	s14, [r3]
 80068b4:	4b42      	ldr	r3, [pc, #264]	@ (80069c0 <__ieee754_expf+0x16c>)
 80068b6:	4413      	add	r3, r2
 80068b8:	ee30 7a47 	vsub.f32	s14, s0, s14
 80068bc:	f081 0201 	eor.w	r2, r1, #1
 80068c0:	edd3 7a00 	vldr	s15, [r3]
 80068c4:	1a52      	subs	r2, r2, r1
 80068c6:	ee37 0a67 	vsub.f32	s0, s14, s15
 80068ca:	ee20 6a00 	vmul.f32	s12, s0, s0
 80068ce:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 80069c4 <__ieee754_expf+0x170>
 80068d2:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80069c8 <__ieee754_expf+0x174>
 80068d6:	eee6 6a05 	vfma.f32	s13, s12, s10
 80068da:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 80069cc <__ieee754_expf+0x178>
 80068de:	eea6 5a86 	vfma.f32	s10, s13, s12
 80068e2:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80069d0 <__ieee754_expf+0x17c>
 80068e6:	eee5 6a06 	vfma.f32	s13, s10, s12
 80068ea:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 80069d4 <__ieee754_expf+0x180>
 80068ee:	eea6 5a86 	vfma.f32	s10, s13, s12
 80068f2:	eef0 6a40 	vmov.f32	s13, s0
 80068f6:	eee5 6a46 	vfms.f32	s13, s10, s12
 80068fa:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80068fe:	ee20 5a26 	vmul.f32	s10, s0, s13
 8006902:	bb92      	cbnz	r2, 800696a <__ieee754_expf+0x116>
 8006904:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8006908:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800690c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8006910:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8006914:	4770      	bx	lr
 8006916:	4b30      	ldr	r3, [pc, #192]	@ (80069d8 <__ieee754_expf+0x184>)
 8006918:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80069dc <__ieee754_expf+0x188>
 800691c:	eddf 6a30 	vldr	s13, [pc, #192]	@ 80069e0 <__ieee754_expf+0x18c>
 8006920:	4413      	add	r3, r2
 8006922:	edd3 7a00 	vldr	s15, [r3]
 8006926:	eee0 7a07 	vfma.f32	s15, s0, s14
 800692a:	eeb0 7a40 	vmov.f32	s14, s0
 800692e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006932:	ee17 2a90 	vmov	r2, s15
 8006936:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800693a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800693e:	eddf 6a29 	vldr	s13, [pc, #164]	@ 80069e4 <__ieee754_expf+0x190>
 8006942:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006946:	e7be      	b.n	80068c6 <__ieee754_expf+0x72>
 8006948:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 800694c:	d20b      	bcs.n	8006966 <__ieee754_expf+0x112>
 800694e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80069e8 <__ieee754_expf+0x194>
 8006952:	ee70 6a26 	vadd.f32	s13, s0, s13
 8006956:	eef4 6ae5 	vcmpe.f32	s13, s11
 800695a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800695e:	dd02      	ble.n	8006966 <__ieee754_expf+0x112>
 8006960:	ee30 0a25 	vadd.f32	s0, s0, s11
 8006964:	4770      	bx	lr
 8006966:	2200      	movs	r2, #0
 8006968:	e7af      	b.n	80068ca <__ieee754_expf+0x76>
 800696a:	ee36 6a66 	vsub.f32	s12, s12, s13
 800696e:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 8006972:	eec5 6a06 	vdiv.f32	s13, s10, s12
 8006976:	bfb8      	it	lt
 8006978:	3264      	addlt	r2, #100	@ 0x64
 800697a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800697e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006982:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8006986:	ee17 3a90 	vmov	r3, s15
 800698a:	bfab      	itete	ge
 800698c:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8006990:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8006994:	ee00 3a10 	vmovge	s0, r3
 8006998:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 80069ec <__ieee754_expf+0x198>
 800699c:	bfbc      	itt	lt
 800699e:	ee00 3a10 	vmovlt	s0, r3
 80069a2:	ee20 0a27 	vmullt.f32	s0, s0, s15
 80069a6:	4770      	bx	lr
 80069a8:	00000000 	.word	0x00000000
 80069ac:	42b17217 	.word	0x42b17217
 80069b0:	42cff1b5 	.word	0x42cff1b5
 80069b4:	3eb17218 	.word	0x3eb17218
 80069b8:	3f851591 	.word	0x3f851591
 80069bc:	08012ad0 	.word	0x08012ad0
 80069c0:	08012ac8 	.word	0x08012ac8
 80069c4:	3331bb4c 	.word	0x3331bb4c
 80069c8:	b5ddea0e 	.word	0xb5ddea0e
 80069cc:	388ab355 	.word	0x388ab355
 80069d0:	bb360b61 	.word	0xbb360b61
 80069d4:	3e2aaaab 	.word	0x3e2aaaab
 80069d8:	08012ad8 	.word	0x08012ad8
 80069dc:	3fb8aa3b 	.word	0x3fb8aa3b
 80069e0:	3f317180 	.word	0x3f317180
 80069e4:	3717f7d1 	.word	0x3717f7d1
 80069e8:	7149f2ca 	.word	0x7149f2ca
 80069ec:	0d800000 	.word	0x0d800000

080069f0 <scalbn>:
 80069f0:	b570      	push	{r4, r5, r6, lr}
 80069f2:	ec55 4b10 	vmov	r4, r5, d0
 80069f6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80069fa:	4606      	mov	r6, r0
 80069fc:	462b      	mov	r3, r5
 80069fe:	b991      	cbnz	r1, 8006a26 <scalbn+0x36>
 8006a00:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8006a04:	4323      	orrs	r3, r4
 8006a06:	d03b      	beq.n	8006a80 <scalbn+0x90>
 8006a08:	4b33      	ldr	r3, [pc, #204]	@ (8006ad8 <scalbn+0xe8>)
 8006a0a:	4620      	mov	r0, r4
 8006a0c:	4629      	mov	r1, r5
 8006a0e:	2200      	movs	r2, #0
 8006a10:	f7f9 fdb6 	bl	8000580 <__aeabi_dmul>
 8006a14:	4b31      	ldr	r3, [pc, #196]	@ (8006adc <scalbn+0xec>)
 8006a16:	429e      	cmp	r6, r3
 8006a18:	4604      	mov	r4, r0
 8006a1a:	460d      	mov	r5, r1
 8006a1c:	da0f      	bge.n	8006a3e <scalbn+0x4e>
 8006a1e:	a326      	add	r3, pc, #152	@ (adr r3, 8006ab8 <scalbn+0xc8>)
 8006a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a24:	e01e      	b.n	8006a64 <scalbn+0x74>
 8006a26:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8006a2a:	4291      	cmp	r1, r2
 8006a2c:	d10b      	bne.n	8006a46 <scalbn+0x56>
 8006a2e:	4622      	mov	r2, r4
 8006a30:	4620      	mov	r0, r4
 8006a32:	4629      	mov	r1, r5
 8006a34:	f7f9 fbee 	bl	8000214 <__adddf3>
 8006a38:	4604      	mov	r4, r0
 8006a3a:	460d      	mov	r5, r1
 8006a3c:	e020      	b.n	8006a80 <scalbn+0x90>
 8006a3e:	460b      	mov	r3, r1
 8006a40:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8006a44:	3936      	subs	r1, #54	@ 0x36
 8006a46:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8006a4a:	4296      	cmp	r6, r2
 8006a4c:	dd0d      	ble.n	8006a6a <scalbn+0x7a>
 8006a4e:	2d00      	cmp	r5, #0
 8006a50:	a11b      	add	r1, pc, #108	@ (adr r1, 8006ac0 <scalbn+0xd0>)
 8006a52:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a56:	da02      	bge.n	8006a5e <scalbn+0x6e>
 8006a58:	a11b      	add	r1, pc, #108	@ (adr r1, 8006ac8 <scalbn+0xd8>)
 8006a5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a5e:	a318      	add	r3, pc, #96	@ (adr r3, 8006ac0 <scalbn+0xd0>)
 8006a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a64:	f7f9 fd8c 	bl	8000580 <__aeabi_dmul>
 8006a68:	e7e6      	b.n	8006a38 <scalbn+0x48>
 8006a6a:	1872      	adds	r2, r6, r1
 8006a6c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8006a70:	428a      	cmp	r2, r1
 8006a72:	dcec      	bgt.n	8006a4e <scalbn+0x5e>
 8006a74:	2a00      	cmp	r2, #0
 8006a76:	dd06      	ble.n	8006a86 <scalbn+0x96>
 8006a78:	f36f 531e 	bfc	r3, #20, #11
 8006a7c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006a80:	ec45 4b10 	vmov	d0, r4, r5
 8006a84:	bd70      	pop	{r4, r5, r6, pc}
 8006a86:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8006a8a:	da08      	bge.n	8006a9e <scalbn+0xae>
 8006a8c:	2d00      	cmp	r5, #0
 8006a8e:	a10a      	add	r1, pc, #40	@ (adr r1, 8006ab8 <scalbn+0xc8>)
 8006a90:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a94:	dac3      	bge.n	8006a1e <scalbn+0x2e>
 8006a96:	a10e      	add	r1, pc, #56	@ (adr r1, 8006ad0 <scalbn+0xe0>)
 8006a98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a9c:	e7bf      	b.n	8006a1e <scalbn+0x2e>
 8006a9e:	3236      	adds	r2, #54	@ 0x36
 8006aa0:	f36f 531e 	bfc	r3, #20, #11
 8006aa4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006aa8:	4620      	mov	r0, r4
 8006aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8006ae0 <scalbn+0xf0>)
 8006aac:	4629      	mov	r1, r5
 8006aae:	2200      	movs	r2, #0
 8006ab0:	e7d8      	b.n	8006a64 <scalbn+0x74>
 8006ab2:	bf00      	nop
 8006ab4:	f3af 8000 	nop.w
 8006ab8:	c2f8f359 	.word	0xc2f8f359
 8006abc:	01a56e1f 	.word	0x01a56e1f
 8006ac0:	8800759c 	.word	0x8800759c
 8006ac4:	7e37e43c 	.word	0x7e37e43c
 8006ac8:	8800759c 	.word	0x8800759c
 8006acc:	fe37e43c 	.word	0xfe37e43c
 8006ad0:	c2f8f359 	.word	0xc2f8f359
 8006ad4:	81a56e1f 	.word	0x81a56e1f
 8006ad8:	43500000 	.word	0x43500000
 8006adc:	ffff3cb0 	.word	0xffff3cb0
 8006ae0:	3c900000 	.word	0x3c900000

08006ae4 <__ieee754_sqrt>:
 8006ae4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ae8:	4a66      	ldr	r2, [pc, #408]	@ (8006c84 <__ieee754_sqrt+0x1a0>)
 8006aea:	ec55 4b10 	vmov	r4, r5, d0
 8006aee:	43aa      	bics	r2, r5
 8006af0:	462b      	mov	r3, r5
 8006af2:	4621      	mov	r1, r4
 8006af4:	d110      	bne.n	8006b18 <__ieee754_sqrt+0x34>
 8006af6:	4622      	mov	r2, r4
 8006af8:	4620      	mov	r0, r4
 8006afa:	4629      	mov	r1, r5
 8006afc:	f7f9 fd40 	bl	8000580 <__aeabi_dmul>
 8006b00:	4602      	mov	r2, r0
 8006b02:	460b      	mov	r3, r1
 8006b04:	4620      	mov	r0, r4
 8006b06:	4629      	mov	r1, r5
 8006b08:	f7f9 fb84 	bl	8000214 <__adddf3>
 8006b0c:	4604      	mov	r4, r0
 8006b0e:	460d      	mov	r5, r1
 8006b10:	ec45 4b10 	vmov	d0, r4, r5
 8006b14:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b18:	2d00      	cmp	r5, #0
 8006b1a:	dc0e      	bgt.n	8006b3a <__ieee754_sqrt+0x56>
 8006b1c:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8006b20:	4322      	orrs	r2, r4
 8006b22:	d0f5      	beq.n	8006b10 <__ieee754_sqrt+0x2c>
 8006b24:	b19d      	cbz	r5, 8006b4e <__ieee754_sqrt+0x6a>
 8006b26:	4622      	mov	r2, r4
 8006b28:	4620      	mov	r0, r4
 8006b2a:	4629      	mov	r1, r5
 8006b2c:	f7f9 fb70 	bl	8000210 <__aeabi_dsub>
 8006b30:	4602      	mov	r2, r0
 8006b32:	460b      	mov	r3, r1
 8006b34:	f7f9 fe4e 	bl	80007d4 <__aeabi_ddiv>
 8006b38:	e7e8      	b.n	8006b0c <__ieee754_sqrt+0x28>
 8006b3a:	152a      	asrs	r2, r5, #20
 8006b3c:	d115      	bne.n	8006b6a <__ieee754_sqrt+0x86>
 8006b3e:	2000      	movs	r0, #0
 8006b40:	e009      	b.n	8006b56 <__ieee754_sqrt+0x72>
 8006b42:	0acb      	lsrs	r3, r1, #11
 8006b44:	3a15      	subs	r2, #21
 8006b46:	0549      	lsls	r1, r1, #21
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d0fa      	beq.n	8006b42 <__ieee754_sqrt+0x5e>
 8006b4c:	e7f7      	b.n	8006b3e <__ieee754_sqrt+0x5a>
 8006b4e:	462a      	mov	r2, r5
 8006b50:	e7fa      	b.n	8006b48 <__ieee754_sqrt+0x64>
 8006b52:	005b      	lsls	r3, r3, #1
 8006b54:	3001      	adds	r0, #1
 8006b56:	02dc      	lsls	r4, r3, #11
 8006b58:	d5fb      	bpl.n	8006b52 <__ieee754_sqrt+0x6e>
 8006b5a:	1e44      	subs	r4, r0, #1
 8006b5c:	1b12      	subs	r2, r2, r4
 8006b5e:	f1c0 0420 	rsb	r4, r0, #32
 8006b62:	fa21 f404 	lsr.w	r4, r1, r4
 8006b66:	4323      	orrs	r3, r4
 8006b68:	4081      	lsls	r1, r0
 8006b6a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b6e:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8006b72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006b76:	07d2      	lsls	r2, r2, #31
 8006b78:	bf5c      	itt	pl
 8006b7a:	005b      	lslpl	r3, r3, #1
 8006b7c:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8006b80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006b84:	bf58      	it	pl
 8006b86:	0049      	lslpl	r1, r1, #1
 8006b88:	2600      	movs	r6, #0
 8006b8a:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8006b8e:	107f      	asrs	r7, r7, #1
 8006b90:	0049      	lsls	r1, r1, #1
 8006b92:	2016      	movs	r0, #22
 8006b94:	4632      	mov	r2, r6
 8006b96:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8006b9a:	1915      	adds	r5, r2, r4
 8006b9c:	429d      	cmp	r5, r3
 8006b9e:	bfde      	ittt	le
 8006ba0:	192a      	addle	r2, r5, r4
 8006ba2:	1b5b      	suble	r3, r3, r5
 8006ba4:	1936      	addle	r6, r6, r4
 8006ba6:	0fcd      	lsrs	r5, r1, #31
 8006ba8:	3801      	subs	r0, #1
 8006baa:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8006bae:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006bb2:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8006bb6:	d1f0      	bne.n	8006b9a <__ieee754_sqrt+0xb6>
 8006bb8:	4605      	mov	r5, r0
 8006bba:	2420      	movs	r4, #32
 8006bbc:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	eb0c 0e00 	add.w	lr, ip, r0
 8006bc6:	dc02      	bgt.n	8006bce <__ieee754_sqrt+0xea>
 8006bc8:	d113      	bne.n	8006bf2 <__ieee754_sqrt+0x10e>
 8006bca:	458e      	cmp	lr, r1
 8006bcc:	d811      	bhi.n	8006bf2 <__ieee754_sqrt+0x10e>
 8006bce:	f1be 0f00 	cmp.w	lr, #0
 8006bd2:	eb0e 000c 	add.w	r0, lr, ip
 8006bd6:	da3f      	bge.n	8006c58 <__ieee754_sqrt+0x174>
 8006bd8:	2800      	cmp	r0, #0
 8006bda:	db3d      	blt.n	8006c58 <__ieee754_sqrt+0x174>
 8006bdc:	f102 0801 	add.w	r8, r2, #1
 8006be0:	1a9b      	subs	r3, r3, r2
 8006be2:	458e      	cmp	lr, r1
 8006be4:	bf88      	it	hi
 8006be6:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8006bea:	eba1 010e 	sub.w	r1, r1, lr
 8006bee:	4465      	add	r5, ip
 8006bf0:	4642      	mov	r2, r8
 8006bf2:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8006bf6:	3c01      	subs	r4, #1
 8006bf8:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8006bfc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006c00:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8006c04:	d1dc      	bne.n	8006bc0 <__ieee754_sqrt+0xdc>
 8006c06:	4319      	orrs	r1, r3
 8006c08:	d01b      	beq.n	8006c42 <__ieee754_sqrt+0x15e>
 8006c0a:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8006c88 <__ieee754_sqrt+0x1a4>
 8006c0e:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8006c8c <__ieee754_sqrt+0x1a8>
 8006c12:	e9da 0100 	ldrd	r0, r1, [sl]
 8006c16:	e9db 2300 	ldrd	r2, r3, [fp]
 8006c1a:	f7f9 faf9 	bl	8000210 <__aeabi_dsub>
 8006c1e:	e9da 8900 	ldrd	r8, r9, [sl]
 8006c22:	4602      	mov	r2, r0
 8006c24:	460b      	mov	r3, r1
 8006c26:	4640      	mov	r0, r8
 8006c28:	4649      	mov	r1, r9
 8006c2a:	f7f9 ff25 	bl	8000a78 <__aeabi_dcmple>
 8006c2e:	b140      	cbz	r0, 8006c42 <__ieee754_sqrt+0x15e>
 8006c30:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006c34:	e9da 0100 	ldrd	r0, r1, [sl]
 8006c38:	e9db 2300 	ldrd	r2, r3, [fp]
 8006c3c:	d10e      	bne.n	8006c5c <__ieee754_sqrt+0x178>
 8006c3e:	3601      	adds	r6, #1
 8006c40:	4625      	mov	r5, r4
 8006c42:	1073      	asrs	r3, r6, #1
 8006c44:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8006c48:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8006c4c:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8006c50:	086b      	lsrs	r3, r5, #1
 8006c52:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8006c56:	e759      	b.n	8006b0c <__ieee754_sqrt+0x28>
 8006c58:	4690      	mov	r8, r2
 8006c5a:	e7c1      	b.n	8006be0 <__ieee754_sqrt+0xfc>
 8006c5c:	f7f9 fada 	bl	8000214 <__adddf3>
 8006c60:	e9da 8900 	ldrd	r8, r9, [sl]
 8006c64:	4602      	mov	r2, r0
 8006c66:	460b      	mov	r3, r1
 8006c68:	4640      	mov	r0, r8
 8006c6a:	4649      	mov	r1, r9
 8006c6c:	f7f9 fefa 	bl	8000a64 <__aeabi_dcmplt>
 8006c70:	b120      	cbz	r0, 8006c7c <__ieee754_sqrt+0x198>
 8006c72:	1cab      	adds	r3, r5, #2
 8006c74:	bf08      	it	eq
 8006c76:	3601      	addeq	r6, #1
 8006c78:	3502      	adds	r5, #2
 8006c7a:	e7e2      	b.n	8006c42 <__ieee754_sqrt+0x15e>
 8006c7c:	1c6b      	adds	r3, r5, #1
 8006c7e:	f023 0501 	bic.w	r5, r3, #1
 8006c82:	e7de      	b.n	8006c42 <__ieee754_sqrt+0x15e>
 8006c84:	7ff00000 	.word	0x7ff00000
 8006c88:	08012ae8 	.word	0x08012ae8
 8006c8c:	08012ae0 	.word	0x08012ae0

08006c90 <_init>:
 8006c90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c92:	bf00      	nop
 8006c94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c96:	bc08      	pop	{r3}
 8006c98:	469e      	mov	lr, r3
 8006c9a:	4770      	bx	lr

08006c9c <_fini>:
 8006c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c9e:	bf00      	nop
 8006ca0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ca2:	bc08      	pop	{r3}
 8006ca4:	469e      	mov	lr, r3
 8006ca6:	4770      	bx	lr
