{
    "param_set": {
        "DAC_freq": 4848000000,
        "ADC_freq": 2424000000,
        "fddc": 4,
        "cddc": 2,
        "fduc": 8,
        "cduc": 2
    },
    "status": "failed",
    "cfg": {
        "clock": {
            "r2": 128,
            "n2": 2525,
            "out_dividers": [
                44,
                256,
                1024,
                4,
                4
            ],
            "output_clocks": {
                "AD9081_ref_clk": {
                    "rate": 55090909.09090909,
                    "divider": 44
                },
                "adc_sysref": {
                    "rate": 9468750.0,
                    "divider": 256
                },
                "dac_sysref": {
                    "rate": 2367187.5,
                    "divider": 1024
                },
                "adc_fpga_ref_clk": {
                    "rate": 606000000.0,
                    "divider": 4
                },
                "dac_fpga_ref_clk": {
                    "rate": 606000000.0,
                    "divider": 4
                }
            },
            "vco": 2424000000,
            "vcxo": 122880000,
            "vcxo_doubler": 1
        },
        "converter": {
            "clocking_option": "integrated_pll",
            "pll_config": {
                "m_vco": 11,
                "n_vco": 32,
                "r": 2,
                "d": 2
            },
            "jesd": {
                "bit_clock": 12120000000.0,
                "multiframe_clock": 9468750.0,
                "sample_clock": 303000000,
                "F": 4,
                "HD": 0,
                "K": 32,
                "L": 4,
                "M": 8,
                "Np": 16,
                "S": 1,
                "CS": 0,
                "jesd_class": "jesd204b",
                "converter_clock": 2424000000,
                "jesd_mode": "10",
                "jesd_class_int": 1
            },
            "datapath": {
                "cddc": {
                    "enabled": [
                        true,
                        true,
                        true,
                        true
                    ],
                    "decimations": [
                        2,
                        2,
                        2,
                        2
                    ],
                    "nco_frequencies": [
                        0,
                        0,
                        0,
                        0
                    ],
                    "nco_phases": [
                        0,
                        0,
                        0,
                        0
                    ]
                },
                "fddc": {
                    "enabled": [
                        true,
                        true,
                        false,
                        false,
                        true,
                        true,
                        false,
                        false
                    ],
                    "decimations": [
                        4,
                        4,
                        4,
                        4,
                        4,
                        4,
                        4,
                        4
                    ],
                    "nco_frequencies": [
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0
                    ],
                    "nco_phases": [
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0,
                        0
                    ],
                    "source": [
                        1,
                        1,
                        2,
                        2,
                        3,
                        3,
                        4,
                        4
                    ]
                }
            }
        },
        "fpga_adc": {
            "type": "qpll",
            "m": 4,
            "d": 1,
            "n": 80,
            "band": 1,
            "vco": 12120000000.0,
            "qty4_full_rate_enabled": 0,
            "sys_clk_select": "XCVR_QPLL",
            "progdiv": 40.0,
            "out_clk_select": "XCVR_PROGDIV_CLK"
        },
        "jesd_adc": {
            "bit_clock": 12120000000.0,
            "multiframe_clock": 9468750.0,
            "sample_clock": 303000000,
            "F": 4,
            "HD": 0,
            "K": 32,
            "L": 4,
            "M": 8,
            "Np": 16,
            "S": 1,
            "CS": 0,
            "jesd_class": "jesd204b",
            "converter_clock": 2424000000,
            "jesd_mode": "10",
            "jesd_class_int": 1
        },
        "datapath_adc": {
            "cddc": {
                "enabled": [
                    true,
                    true,
                    true,
                    true
                ],
                "decimations": [
                    2,
                    2,
                    2,
                    2
                ],
                "nco_frequencies": [
                    0,
                    0,
                    0,
                    0
                ],
                "nco_phases": [
                    0,
                    0,
                    0,
                    0
                ]
            },
            "fddc": {
                "enabled": [
                    true,
                    true,
                    false,
                    false,
                    true,
                    true,
                    false,
                    false
                ],
                "decimations": [
                    4,
                    4,
                    4,
                    4,
                    4,
                    4,
                    4,
                    4
                ],
                "nco_frequencies": [
                    0,
                    0,
                    0,
                    0,
                    0,
                    0,
                    0,
                    0
                ],
                "nco_phases": [
                    0,
                    0,
                    0,
                    0,
                    0,
                    0,
                    0,
                    0
                ],
                "source": [
                    1,
                    1,
                    2,
                    2,
                    3,
                    3,
                    4,
                    4
                ]
            }
        },
        "fpga_dac": {
            "type": "qpll",
            "m": 2,
            "d": 1,
            "n": 40,
            "band": 1,
            "vco": 12120000000.0,
            "qty4_full_rate_enabled": 0,
            "sys_clk_select": "XCVR_QPLL",
            "out_clk_select": "XCVR_REFCLK_DIV2"
        },
        "jesd_dac": {
            "bit_clock": 12120000000.0,
            "multiframe_clock": 9468750.0,
            "sample_clock": 303000000,
            "F": 4,
            "HD": 0,
            "K": 32,
            "L": 4,
            "M": 8,
            "Np": 16,
            "S": 1,
            "CS": 0,
            "jesd_class": "jesd204b",
            "converter_clock": 4848000000,
            "jesd_mode": "9",
            "jesd_class_int": 1
        },
        "datapath_dac": {
            "cduc": {
                "enabled": [
                    true,
                    true,
                    true,
                    true
                ],
                "interpolation": 2,
                "nco_frequencies": [
                    0,
                    0,
                    0,
                    0
                ],
                "nco_phases": [
                    0,
                    0,
                    0,
                    0
                ],
                "sources": [
                    [
                        1
                    ],
                    [
                        1
                    ],
                    [
                        3
                    ],
                    [
                        3
                    ]
                ]
            },
            "fduc": {
                "enabled": [
                    true,
                    true,
                    true,
                    true
                ],
                "interpolation": 8,
                "nco_frequencies": [
                    0,
                    0,
                    0,
                    0,
                    0,
                    0,
                    0,
                    0
                ],
                "nco_phases": [
                    0,
                    0,
                    0,
                    0,
                    0,
                    0,
                    0,
                    0
                ]
            }
        }
    }
}