INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/local/Documents/GitHub/source/_vhdl/source/fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/local/Documents/GitHub/source/_vhdl/source/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/local/Documents/GitHub/source/_vhdl/sim/uart_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart_tb
