$date
	Wed Sep 26 23:06:06 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testRegDesEsq $end
$var reg 1 ! data $end
$upscope $end
$scope module testRegDesEsq $end
$var wire 1 " a $end
$upscope $end
$scope module testRegDesEsq $end
$var wire 1 # b $end
$upscope $end
$scope module testRegDesEsq $end
$var wire 1 $ c $end
$upscope $end
$scope module testRegDesEsq $end
$var wire 1 % d $end
$upscope $end
$scope module testRegDesEsq $end
$var wire 1 & e $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
x$
x#
x"
x!
$end
#12
0!
#16
1&
1!
#24
0!
#28
1%
0&
1!
#40
0!
#64
1&
0%
1$
1!
#72
0!
#76
1#
0$
1%
0&
1!
#88
0!
#112
1&
0%
1$
0#
1"
1!
#120
0!
#124
0"
1#
0$
1%
0&
1!
#136
0!
#160
1&
0%
1$
0#
1"
1!
#168
0!
#172
0"
1#
0$
1%
0&
1!
#184
0!
#208
1&
0%
1$
0#
1"
1!
#216
0!
#220
0"
1#
0$
1%
0&
1!
#232
0!
#256
1&
0%
1$
0#
1"
1!
#264
0!
#268
0"
1#
0$
1%
0&
1!
#280
0!
#304
1&
0%
1$
0#
1"
1!
#312
0!
#316
0"
1#
0$
1%
0&
1!
#328
0!
#352
1&
0%
1$
0#
1"
1!
#360
0!
#364
0"
1#
0$
1%
0&
1!
#376
0!
#400
1&
0%
1$
0#
1"
1!
#408
0!
#412
0"
1#
0$
1%
0&
1!
#424
0!
#448
1&
0%
1$
0#
1"
1!
#456
0!
#460
0"
1#
0$
1%
0&
1!
#472
0!
#480
