// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
// Date        : Thu May  4 14:55:22 2023
// Host        : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               c:/Users/jakob/PWM_MOD_TEST/PWM_MOD_TEST.gen/sources_1/bd/PWM_BLOCK/ip/PWM_BLOCK_BlockRAM_0_0/PWM_BLOCK_BlockRAM_0_0_stub.v
// Design      : PWM_BLOCK_BlockRAM_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "BlockRAM,Vivado 2022.2" *)
module PWM_BLOCK_BlockRAM_0_0(SYSCLK, MCUCLK, Addr, RW, DataIn, DataOut, 
  I_DataReg9, I_DataReg10, I_DataReg11, I_DataReg12, DataReg0, DataReg1, DataReg2, DataReg3, 
  DataReg4, DataReg5, DataReg6, DataReg7, DataReg8, DataReg9O, DataReg10O, DataReg11O, DataReg12O, 
  DataReg13, DataReg14, DataReg15, DataReg16, DataReg17, DataReg18, DataReg19, DataReg20, 
  DataReg21, DataReg22, DataReg23, DataReg24, DataReg25, DataReg26, DataReg27, DataReg28, 
  DataReg29, DataReg30, DataReg31)
/* synthesis syn_black_box black_box_pad_pin="SYSCLK,MCUCLK,Addr[4:0],RW,DataIn[7:0],DataOut[7:0],I_DataReg9[7:0],I_DataReg10[7:0],I_DataReg11[7:0],I_DataReg12[7:0],DataReg0[7:0],DataReg1[7:0],DataReg2[7:0],DataReg3[7:0],DataReg4[7:0],DataReg5[7:0],DataReg6[7:0],DataReg7[7:0],DataReg8[7:0],DataReg9O[7:0],DataReg10O[7:0],DataReg11O[7:0],DataReg12O[7:0],DataReg13[7:0],DataReg14[7:0],DataReg15[7:0],DataReg16[7:0],DataReg17[7:0],DataReg18[7:0],DataReg19[7:0],DataReg20[7:0],DataReg21[7:0],DataReg22[7:0],DataReg23[7:0],DataReg24[7:0],DataReg25[7:0],DataReg26[7:0],DataReg27[7:0],DataReg28[7:0],DataReg29[7:0],DataReg30[7:0],DataReg31[7:0]" */;
  input SYSCLK;
  input MCUCLK;
  input [4:0]Addr;
  input RW;
  input [7:0]DataIn;
  output [7:0]DataOut;
  input [7:0]I_DataReg9;
  input [7:0]I_DataReg10;
  input [7:0]I_DataReg11;
  input [7:0]I_DataReg12;
  output [7:0]DataReg0;
  output [7:0]DataReg1;
  output [7:0]DataReg2;
  output [7:0]DataReg3;
  output [7:0]DataReg4;
  output [7:0]DataReg5;
  output [7:0]DataReg6;
  output [7:0]DataReg7;
  output [7:0]DataReg8;
  output [7:0]DataReg9O;
  output [7:0]DataReg10O;
  output [7:0]DataReg11O;
  output [7:0]DataReg12O;
  output [7:0]DataReg13;
  output [7:0]DataReg14;
  output [7:0]DataReg15;
  output [7:0]DataReg16;
  output [7:0]DataReg17;
  output [7:0]DataReg18;
  output [7:0]DataReg19;
  output [7:0]DataReg20;
  output [7:0]DataReg21;
  output [7:0]DataReg22;
  output [7:0]DataReg23;
  output [7:0]DataReg24;
  output [7:0]DataReg25;
  output [7:0]DataReg26;
  output [7:0]DataReg27;
  output [7:0]DataReg28;
  output [7:0]DataReg29;
  output [7:0]DataReg30;
  output [7:0]DataReg31;
endmodule
