# DSD LAB 5

*Maha zaib*

*2023-EE-008*

### Report
### Task 1
Truth table of seven segment display circuit
### Task 2
K-maps
### Task 3
Circuit diagram of reduced design inferred from K-Maps.
### Task 4
Circuit diagram inferred by the Xilinx Vivado.
### Task 5
Maximum combinational delay in synthesis.
### Task 6
Maximum combinational delay in Implementation.
### Task 7
Resource Utilization Summary.