0x0200
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/justin/jhai/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/justin/jhai/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_test_hls_server_top glbl -prj test_hls_server.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/justin/jhai/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s test_hls_server 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/justin/jhai/paulchowresearch2020/xvc/test_hls_server/test_hls_server.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/justin/jhai/paulchowresearch2020/xvc/test_hls_server/test_hls_server.prj/solution1/sim/verilog/AESL_autofifo_output_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_output_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/justin/jhai/paulchowresearch2020/xvc/test_hls_server/test_hls_server.prj/solution1/sim/verilog/test_hls_server.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_hls_server
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/justin/jhai/paulchowresearch2020/xvc/test_hls_server/test_hls_server.prj/solution1/sim/verilog/AESL_autofifo_input_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_input_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/justin/jhai/paulchowresearch2020/xvc/test_hls_server/test_hls_server.prj/solution1/sim/verilog/Block_proc24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_proc24
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/justin/jhai/paulchowresearch2020/xvc/test_hls_server/test_hls_server.prj/solution1/sim/verilog/test_hls_server.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_test_hls_server_top
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Block_proc24
Compiling module xil_defaultlib.test_hls_server
Compiling module xil_defaultlib.AESL_autofifo_input_V
Compiling module xil_defaultlib.AESL_autofifo_output_V
Compiling module xil_defaultlib.apatb_test_hls_server_top
Compiling module work.glbl
Built simulation snapshot test_hls_server

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/justin/jhai/paulchowresearch2020/xvc/test_hls_server/test_hls_server.prj/solution1/sim/verilog/xsim.dir/test_hls_server/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jul 27 11:39:45 2020...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/test_hls_server/xsim_script.tcl
# xsim {test_hls_server} -autoloadwcfg -tclbatch {test_hls_server.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_hls_server.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "135000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 175 ns : File "/home/justin/jhai/paulchowresearch2020/xvc/test_hls_server/test_hls_server.prj/solution1/sim/verilog/test_hls_server.autotb.v" Line 248
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jul 27 11:39:55 2020...
0x0200
