/*
 * Mediatek's mt6763 SoC device tree source
 *
 * Copyright (c) 2013 MediaTek Co., Ltd.
 *              http://www.mediatek.com
 *
 */
#include <dt-bindings/clock/mt6763-clk.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/mmc/mt6763-msdc.h>
/* mt6763-pinfunc.h will be removed after DCT auto gen check-in */
#include <dt-bindings/pinctrl/mt6763-pinfunc.h>

/ {
	model = "mt6763";
	compatible = "mediatek,mt6763";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	/* chosen */
	chosen {
		bootargs = "console=tty0 console=ttyMT0,921600n1 root=/dev/ram";
	};

	msdc0:msdc@11230000 {
		compatible = "mediatek,msdc";
		reg = <0x0 0x11230000 0x0 0x10000>;
		interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_LOW>;
	};

	msdc1:msdc@11240000 {
		compatible = "mediatek,msdc";
		reg = <0x0 0x11240000 0x0 0x10000>;
		interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_LOW>;
	};

	msdc2:msdc@11250000 {
		compatible = "mediatek,msdc";
		reg = <0x0 0x11250000 0x0 0x10000>;
		interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_LOW>;
	};

	msdc1_ins: msdc1_ins@0 {
		compatible = "mediatek,mt6763-sdcard-ins";
	};

	psci {
		compatible	= "arm,SHELL ONLY";
		method		= "smc";
	};
	/* ATF logger SW IRQ number 155 = 32 + 123 */
	atf_logger {
		compatible = "mediatek,atf_logger";
		interrupts = <GIC_SPI 123 IRQ_TYPE_EDGE_RISING>;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x000>;
			enable-method = "psci";
			cpu-release-addr = <0x0 0x40000200>;
			clock-frequency = <2000000000>;
		};
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0 0x40000000 0 0x1e605000>;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		pstore-reserved-memory@44410000 {
			compatible = "mediatek,pstore";
			reg = <0 0x44410000 0 0xe0000>;
		};
		ram_console-reserved-memory@44400000 {
			compatible = "ram_console-reserve-memory";
			reg = <0 0x44400000 0 0x10000>;
		};
		/* atf-reserved-memory for ATF image, xlat tab, bss, or ATF DRAM extension */
		/* reserve 128kb for ATF usage */
		atf-reserved-memory@44610000 {
			compatible = "mediatek,mt6799-atf-reserved-memory";
			no-map;
			reg = <0 0x44610000 0 0x20000>;
		};
		reserve-memory-sspm_share {
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			status = "disabled";
			size = <0 0x120000>; /* 1M + 128K */
			alignment = <0 0x400000>;
			alloc-ranges = <0 0x40000000 0 0x60000000>;
		};

	};

	gic: interrupt-controller@40001000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-controller;
		reg = <0 0x0c000000 0 0x40000>, // distributor
		      <0 0x0c100000 0 0x200000>, // redistributor
		      <0 0x0c530620 0 0x001000>, // INTPOL
		      <0 0x0c530690 0 0x001000>; // INTPOL1
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
		mediatek,reg_len_pol0 = <8>; // 8*32 irq polarity setting in INTPOL0

	};

	clocks {
		clk_null: clk_null {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <0>;
		};

		clk26m: clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <26000000>;
		};

		clk32k: clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32000>;
		};
	};

	topckgen: topckgen@10000000 {
		compatible = "mediatek,topckgen";
		reg = <0 0x10000000 0 0x1000>;
		#clock-cells = <1>;
	};

	infracfg_ao: infracfg_ao@10001000 {
		compatible = "mediatek,infracfg_ao";
		reg = <0 0x10001000 0 0x1000>;
		interrupts = <GIC_SPI 147 IRQ_TYPE_EDGE_RISING>;
		#clock-cells = <1>;
	};

	scpsys: scpsys@10001000 {
		compatible = "mediatek,scpsys";
		reg = <0 0x10001000 0 0x1000>,
				<0 0x10006000 0 0x1000>,
				<0 0x1020e000 0 0x1000>,
				<0 0x10000000 0 0x1000>;
		#clock-cells = <1>;
	};

	iocfg_lt@11f20000 {
		compatible = "mediatek,iocfg_lt";
		reg = <0 0x11f20000 0 0x1000>;
	};

	syscfg_pctl_lt: syscfg_pctl_b@11f20000 {
		compatible = "mediatek,mt6763-pctl-lt-syscfg", "syscon";
		reg = <0 0x11f20000 0 0x1000>;
	};

	iocfg_lm@11e80000 {
		compatible = "mediatek,iocfg_lm";
		reg = <0 0x11e80000 0 0x1000>;
	};

	syscfg_pctl_lm: syscfg_pctl_lm@11e80000 {
		compatible = "mediatek,mt6763-pctl-lm-syscfg", "syscon";
		reg = <0 0x11e80000 0 0x1000>;
	};

	iocfg_lb@11e70000 {
		compatible = "mediatek,iocfg_lb";
		reg = <0 0x11e70000 0 0x1000>;
	};

	syscfg_pctl_lb: syscfg_pctl_lb@11e70000 {
		compatible = "mediatek,mt6763-pctl-lb-syscfg", "syscon";
		reg = <0 0x11e70000 0 0x1000>;
	};

	iocfg_bl@11e90000 {
		compatible = "mediatek,iocfg_bl";
		reg = <0 0x11e90000 0 0x1000>;
	};

	syscfg_pctl_bl: syscfg_pctl_bl@11e90000 {
		compatible = "mediatek,mt6763-pctl-bl-syscfg", "syscon";
		reg = <0 0x11e90000 0 0x1000>;
	};

	iocfg_rb@11d30000 {
		compatible = "mediatek,iocfg_rb";
		reg = <0 0x11d30000 0 0x1000>;
	};

	syscfg_pctl_rb: syscfg_pctl_rb@11d30000 {
		compatible = "mediatek,mt6763-pctl-rb-syscfg", "syscon";
		reg = <0 0x11d30000 0 0x1000>;
	};

	iocfg_rm@11d20000 {
		compatible = "mediatek,iocfg_rm";
		reg = <0 0x11d20000 0 0x1000>;
	};

	syscfg_pctl_rm: syscfg_pctl_rm@11d20000 {
		compatible = "mediatek,mt6763-pctl-rm-syscfg", "syscon";
		reg = <0 0x11d20000 0 0x1000>;
	};

	iocfg_rt@11c50000 {
		compatible = "mediatek,iocfg_rt";
		reg = <0 0x11c50000 0 0x1000>;
	};

	syscfg_pctl_rt: syscfg_pctl_rt@11c50000 {
		compatible = "mediatek,mt6763-pctl-rt-syscfg", "syscon";
		reg = <0 0x11c50000 0 0x1000>;
	};

	iocfg_tl@11f30000 {
		compatible = "mediatek,iocfg_tl";
		reg = <0 0x11f30000 0 0x1000>;
	};

	syscfg_pctl_tl: syscfg_pctl_tl@11f30000 {
		compatible = "mediatek,mt6763-pctl-tl-syscfg", "syscon";
		reg = <0 0x11f30000 0 0x1000>;
	};

	pericfg@10003000 {
		compatible = "mediatek,pericfg";
		reg = <0 0x10003000 0 0x1000>;
	};

	cpuxgpt: cpuxgpt@10200000 {
		compatible = "mediatek,mt6797-cpuxgpt";
		reg = <0 0x10200000 0 0x1000>;
		interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 68 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 322 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_SPI 323 IRQ_TYPE_LEVEL_HIGH>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>, /*Secure Physical Timer Event*/
			<GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>, /*Non-Secure Physical Timer Event*/
			<GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>, /*Virtual Timer Event*/
			<GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>; /*Hypervisor Timer Event*/
			clock-frequency = <13000000>;
	};


	dramc0@10004000 {
		compatible = "mediatek,dramc0";
		reg = <0 0x10004000 0 0x1000>;
	};

	gpio_usage_mapping:gpio {
		compatible = "mediatek,gpio_usage_mapping";
	};

	gpio@10005000 {
		compatible = "mediatek,gpio";
		reg = <0 0x10005000 0 0x1000>;
	};

	syscfg_pctl_a: syscfg_pctl_a@10005000 {
		compatible = "mediatek,mt6763-pctl-a-syscfg", "syscon";
		reg = <0 0x10005000 0 0x1000>;
	};

	pio: pinctrl@10005000 {
		compatible = "mediatek,mt6763-pinctrl";
		reg = <0 0x10005000 0 0x1000>;
		mediatek,pctl-regmap = <&syscfg_pctl_a>,
				       <&syscfg_pctl_lt>,
				       <&syscfg_pctl_lm>,
				       <&syscfg_pctl_lb>,
				       <&syscfg_pctl_bl>,
				       <&syscfg_pctl_rb>,
				       <&syscfg_pctl_rm>,
				       <&syscfg_pctl_rt>,
				       <&syscfg_pctl_tl>;
		pins-are-numbered;
		gpio-controller;
		#gpio-cells = <2>;
	};

	dvfsp@10940000 {
		compatible = "mediatek,mt6763-dvfsp";
		reg = <0 0x10940000 0 0x10000>,
		      <0 0x0011bc00 0 0x1400>;
	};

	sleep@10006000 {
		compatible = "mediatek,sleep";
		reg = <0 0x10006000 0 0x1000>;
		interrupts = <GIC_SPI 177 IRQ_TYPE_LEVEL_LOW>;
	};

	toprgu@10007000 {
		compatible = "mediatek,toprgu";
		reg = <0 0x10007000 0 0x1000>;
		interrupts = <GIC_SPI 139 IRQ_TYPE_NONE>;
	};

	rsvd@10009000 {
		compatible = "mediatek,rsvd";
		reg = <0 0x10009000 0 0x1000>;
	};

	sej@1000a000 {
		compatible = "mediatek,sej";
		reg = <0 0x1000a000 0 0x1000>;
		interrupts = <GIC_SPI 185 IRQ_TYPE_LEVEL_LOW>;
	};

	apirq@1000b000 {
		compatible = "mediatek,apirq";
		reg = <0 0x1000b000 0 0x1000>;
		interrupts = <GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>;
	};

	apmixed: apmixed@1000c000 {
		compatible = "mediatek,apmixed";
		reg = <0 0x1000c000 0 0x1000>;
		#clock-cells = <1>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,fhctl";
		reg = <0 0x1000ce00 0 0x1000>;
	};

	pwrap@1000d000 {
		compatible = "mediatek,pwrap";
		reg = <0 0x1000d000 0 0x1000>;
		interrupts = <GIC_SPI 175 IRQ_TYPE_LEVEL_HIGH>;
		main_pmic: pmic_irq {
			compatible = "mediatek,pmic-eint";
			interrupt-controller;
		};
	};

	pwrap_mpu@1000d000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0 0x1000d000 0 0x1000>;
	};

	pwrap_p2p@1005e000 {
		compatible = "mediatek,pwrap_p2p";
		reg = <0 0x1005e000 0 0x1000>;
	};

	pwrap_md32@10448000 {
		compatible = "mediatek,pwrap_md32";
		reg = <0 0x10448000 0 0x1000>;
	};

	devapc_ao_infra_peri@1000e000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0 0x1000e000 0 0x1000>;
	};

	sleep_reg_md@1000f000 {
		compatible = "mediatek,sleep_reg_md";
		reg = <0 0x1000f000 0 0x1000>;
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		reg = <0 0x10010000 0 0x1000>;
		interrupts = <GIC_SPI 176 IRQ_TYPE_EDGE_FALLING>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0 0x10011000 0 0x1000>;
	};

	dvfsrc_top@10012000 {
		compatible = "mediatek,dvfsrc_top";
		reg = <0 0x10012000 0 0x1000>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0 0x10014000 0 0x1000>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0 0x10014400 0 0x1000>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0 0x10014800 0 0x1000>;
	};

	mdcldmain_ao@10015000 {
		compatible = "mediatek,mdcldmain_ao";
		reg = <0 0x10015000 0 0x1000>;
	};

	mdcldmaout_ao@10015400 {
		compatible = "mediatek,mdcldmaout_ao";
		reg = <0 0x10015400 0 0x1000>;
	};

	mdcldmamisc_ao@10015800 {
		compatible = "mediatek,mdcldmamisc_ao";
		reg = <0 0x10015800 0 0x1000>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0 0x10016000 0 0x1000>;
	};

	sys_timer@10017000 {
		compatible = "mediatek,sys_timer";
		reg = <0 0x10017000 0 0x1000>;
		interrupts = <GIC_SPI 190 IRQ_TYPE_LEVEL_HIGH>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0 0x10018000 0 0x1000>;
	};

	devapc_ao_md@10019000 {
		compatible = "mediatek,devapc_ao_md";
		reg = <0 0x10019000 0 0x1000>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0 0x10013000 0 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0 0x1001a000 0 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0 0x1001b000 0 0x1000>;
	};

	devapc_ao_mm@1001c000 {
		compatible = "mediatek,devapc_ao_mm";
		reg = <0 0x1001c000 0 0x1000>;
	};

	dbgapb@0d000000 {
		compatible = "mediatek,dbgapb";
		reg = <0 0x0d000000 0 0x1000>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		reg = <0 0x0c530000 0 0x1000>;
		interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_LOW>;
	};

	mp0_cpucfg@0c530000 {
		compatible = "mediatek,mp0_cpucfg";
		reg = <0 0x0c530000 0 0x1000>;
	};

	mp1_cpucfg@0c530200 {
		compatible = "mediatek,mp1_cpucfg";
		reg = <0 0x0c530200 0 0x1000>;
	};

	mcu_misccfg@0c530400 {
		compatible = "mediatek,mcu_misccfg";
		reg = <0 0x0c530400 0 0x1000>;
	};

	mcu_misc1cfg@0c530800 {
		compatible = "mediatek,mcu_misc1cfg";
		reg = <0 0x0c530800 0 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0 0x1020e000 0 0x1000>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0 0x10214000 0 0x1000>;
	};

	emi@10219000 {
		compatible = "mediatek,emi";
		reg = <0 0x10219000 0 0x1000>;
		interrupts = <GIC_SPI 144 IRQ_TYPE_LEVEL_LOW>;
	};

	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		reg = <0 0x10204000 0 0x1000>;
		interrupts = <GIC_SPI 280 IRQ_TYPE_LEVEL_LOW>;
	};

	m4u@10205000 {
		cell-index = <0>;
		compatible = "mediatek,m4u";
		reg = <0 0x10205000 0 0x1000>;
		interrupts = <GIC_SPI 158 IRQ_TYPE_LEVEL_LOW>;
	};

	devapc@10207000 {
		compatible = "mediatek,devapc";
		reg = <0 0x10207000 0 0x1000>;
		interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_LOW>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg";
		reg = <0 0x10208000 0 0x1000>;
		interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_LOW>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		reg = <0 0x10209000 0 0x1000>;
		interrupts = <GIC_SPI 148 IRQ_TYPE_LEVEL_LOW>;
	};

	md_ccif0@9020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0 0x9020a000 0 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		reg = <0 0x1020b000 0 0x1000>;
		interrupts = <GIC_SPI 150 IRQ_TYPE_LEVEL_LOW>;
	};

	md_ccif1@9020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0 0x9020c000 0 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0 0x1020d000 0 0x1000>;
	};

	dramc_nao@1020e000 {
		compatible = "mediatek,dramc_nao";
		reg = <0 0x1020e000 0 0x1000>;
	};

	trng@1020f000 {
		compatible = "mediatek,trng";
		reg = <0 0x1020f000 0 0x1000>;
		interrupts = <GIC_SPI 161 IRQ_TYPE_LEVEL_LOW>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		reg = <0 0x10210000 0 0x1000>;
		interrupts = <GIC_SPI 162 IRQ_TYPE_LEVEL_HIGH>;
	};

	smi_common_ao@10211000 {
		compatible = "mediatek,smi_common_ao";
		reg = <0 0x10211000 0 0x1000>;
	};

	rccif_ps_c2k@90211000 {
		compatible = "mediatek,rccif_ps_c2k";
		reg = <0 0x90211000 0 0x1000>;
	};

	rccif_l1_c2k@90211400 {
		compatible = "mediatek,rccif_l1_c2k";
		reg = <0 0x90211400 0 0x1000>;
	};

	md2md_pccif_md1@90211800 {
		compatible = "mediatek,md2md_pccif_md1";
		reg = <0 0x90211800 0 0x1000>;
	};

	cq_dma@10212000 {
		compatible = "mediatek,cq_dma";
		reg = <0 0x10212000 0 0x1000>;
	};

	rccif_c2k_ps@90213000 {
		compatible = "mediatek,rccif_c2k_ps";
		reg = <0 0x90213000 0 0x1000>;
	};

	rccif_c2k_l1@90213400 {
		compatible = "mediatek,rccif_c2k_l1";
		reg = <0 0x90213400 0 0x1000>;
	};

	md2md_pccif_md2@90213800 {
		compatible = "mediatek,md2md_pccif_md2";
		reg = <0 0x90213800 0 0x1000>;
	};

	mipi_tx0@11e50000 {
		compatible = "mediatek,mipi_tx0";
		reg = <0 0x11e50000 0 0x1000>;
	};

	mipi_tx1@10216000 {
		compatible = "mediatek,mipi_tx1";
		reg = <0 0x10216000 0 0x1000>;
	};

	mipi_rx_ana_csi0a@11c80000 {
		compatible = "mediatek,mipi_rx_ana_csi0a";
		reg = <0 0x11c80000 0 0x1000>;
	};

	mipi_rx_ana_csi0b@11c81000 {
		compatible = "mediatek,mipi_rx_ana_csi0b";
		reg = <0 0x11c81000 0 0x1000>;
	};

	mipi_rx_ana_csi1a@11c90000 {
		compatible = "mediatek,mipi_rx_ana_csi1a";
		reg = <0 0x11c90000 0 0x1000>;
	};

	mipi_rx_ana_csi1b@11c91000 {
		compatible = "mediatek,mipi_rx_ana_csi1b";
		reg = <0 0x11c91000 0 0x1000>;
	};

	gcpu_rsa@1021a000 {
		compatible = "mediatek,gcpu_rsa";
		reg = <0 0x1021a000 0 0x1000>;
	};

	apcldmain@1021b000 {
		compatible = "mediatek,apcldmain";
		reg = <0 0x1021b000 0 0x1000>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0 0x1021b400 0 0x1000>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		reg = <0 0x1021b800 0 0x1000>;
		interrupts = <GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0 0x1021c000 0 0x1000>;
	};

	mdcldmaout@1021c400 {
		compatible = "mediatek,mdcldmaout";
		reg = <0 0x1021c400 0 0x1000>;
	};

	mdcldmamisc@1021c800 {
		compatible = "mediatek,mdcldmamisc";
		reg = <0 0x1021c800 0 0x1000>;
	};

	infra_md@1021d000 {
		compatible = "mediatek,infra_md";
		reg = <0 0x1021d000 0 0x1000>;
	};

	infra_md_cfg@1021d000 {
		compatible = "mediatek,infra_md_cfg";
		reg = <0 0x1021d000 0 0x1000>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0 0x1021e000 0 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0 0x1021f000 0 0x1000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0 0x10225000 0 0x1000>;
	};

	emi_mpu@10226000 {
		compatible = "mediatek,emi_mpu";
		reg = <0 0x10226000 0 0x1000>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0 0x10227000 0 0x1000>;
		interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_LOW>;
	};

	dramc_ch0_top0@10228000 {
		compatible = "mediatek,dramc_ch0_top0";
		reg = <0 0x10228000 0 0x1000>;
	};

	dramc_ch0_top1@1022a000 {
		compatible = "mediatek,dramc_ch0_top1";
		reg = <0 0x1022a000 0 0x1000>;
	};

	dramc_ch0_top2@1022c000 {
		compatible = "mediatek,dramc_ch0_top2";
		reg = <0 0x1022c000 0 0x1000>;
	};

	dramc_ch0_top3@1022d000 {
		compatible = "mediatek,dramc_ch0_top3";
		reg = <0 0x1022d000 0 0x1000>;
	};

	chn0_emi@1022d000 {
		compatible = "mediatek,chn0_emi";
		reg = <0 0x1022d000 0 0x1000>;
	};

	dramc_ch1_top0@10230000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0 0x10230000 0 0x1000>;
	};

	dramc_ch1_top1@10232000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0 0x10232000 0 0x1000>;
	};

	dramc_ch1_top2@10234000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0 0x10234000 0 0x1000>;
	};

	dramc_ch1_top3@10235000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0 0x10235000 0 0x1000>;
	};

	chn1_emi@10235000 {
		compatible = "mediatek,chn1_emi";
		reg = <0 0x10235000 0 0x1000>;
	};

	fmem_smi@10238000 {
		compatible = "mediatek,fmem_smi";
		reg = <0 0x10238000 0 0x1000>;
	};

	gce@10238000 {
		compatible = "mediatek,gce";
		reg = <0 0x10238000 0 0x1000>;
		interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_LOW>,
				<GIC_SPI 155 IRQ_TYPE_LEVEL_LOW>;
		disp_mutex_reg = <0x14025000 0x1000>;
		g3d_config_base = <0x13000000 0 0xffff0000>;
		mmsys_config_base = <0x14000000 1 0xffff0000>;
		disp_dither_base = <0x14010000 2 0xffff0000>;
		mm_na_base = <0x14020000 3 0xffff0000>;
		imgsys_base = <0x15020000 4 0xffff0000>;
		vdec_gcon_base = <0x18800000 5 0xffff0000>;
		venc_gcon_base = <0x18810000 6 0xffff0000>;
		conn_peri_base = <0x18820000 7 0xffff0000>;
		topckgen_base = <0x18830000 8 0xffff0000>;
		kp_base = <0x18840000 9 0xffff0000>;
		scp_sram_base = <0x10000000 10 0xffff0000>;
		infra_na3_base = <0x10010000 11 0xffff0000>;
		infra_na4_base = <0x10020000 12 0xffff0000>;
		scp_base = <0x10030000 13 0xffff0000>;
		mcucfg_base = <0x10040000 14 0xffff0000>;
		gcpu_base = <0x10050000 15 0xffff0000>;
		usb0_base = <0x10200000 16 0xffff0000>;
		usb_sif_base = <0x10280000 17 0xffff0000>;
		audio_base = <0x17000000 18 0xffff0000>;
		vdec_base = <0x17010000 19 0xffff0000>;
		msdc2_base = <0x17020000 20 0xffff0000>;
		vdec1_base = <0x17030000 21 0xffff0000>;
		msdc3_base = <0x18000000 22 0xffff0000>;
		ap_dma_base = <0x18010000 23 0xffff0000>;
		gce_base = <0x18020000 24 0xffff0000>;
		vdec2_base = <0x18040000 25 0xffff0000>;
		vdec3_base = <0x18050000 26 0xffff0000>;
		camsys_base = <0x18080000 27 0xffff0000>;
		camsys1_base = <0x180a0000 28 0xffff0000>;
		camsys2_base = <0x180b0000 29 0xffff0000>;
		disp_rdma0_sof = <0>;
		disp_rdma1_sof = <1>;
		mdp_rdma0_sof = <2>;
		mdp_rsz0_sof = <4>;
		mdp_rsz1_sof = <5>;
		mdp_tdshp_sof = <6>;
		mdp_wrot0_sof = <7>;
		mdp_wdma_sof = <8>;
		disp_ovl0_sof = <9>;
		disp_2l_ovl0_sof = <10>;
		disp_2l_ovl1_sof = <11>;
		disp_wdma0_sof = <12>;
		disp_color0_sof = <13>;
		disp_ccorr0_sof = <14>;
		disp_aal0_sof = <15>;
		disp_gamma0_sof = <16>;
		disp_dither0_sof = <17>;
		disp_pwm0_sof = <18>;
		disp_dsi0_sof = <19>;
		disp_dpi0_sof = <20>;
		disp_rdma0_frame_done = <23>;
		disp_rdma1_frame_done = <24>;
		mdp_rdma0_frame_done = <25>;
		mdp_rsz0_frame_done = <27>;
		mdp_rsz1_frame_done = <28>;
		mdp_tdshp_frame_done = <29>;
		mdp_wrot0_write_done = <30>;
		mdp_wdma_frame_done = <31>;
		disp_ovl0_frame_done = <32>;
		disp_2l_ovl0_frame_done = <33>;
		disp_2l_ovl1_frame_done = <34>;
		disp_wdma0_frame_done = <35>;
		disp_color0_frame_done = <36>;
		disp_ccorr0_frame_done = <37>;
		disp_aal0_frame_done = <38>;
		disp_gamma0_frame_done = <39>;
		disp_dither0_frame_done = <40>;
		disp_dsi0_frame_done = <41>;
		disp_dpi0_frame_done = <42>;
		stream_done_0 = <130>;
		stream_done_1 = <131>;
		stream_done_2 = <132>;
		stream_done_3 = <133>;
		stream_done_4 = <134>;
		stream_done_5 = <135>;
		stream_done_6 = <136>;
		stream_done_7 = <137>;
		stream_done_8 = <138>;
		stream_done_9 = <139>;
		stream_done_10 = <140>;
		stream_done_11 = <141>;
		buf_underrun_event_0 = <142>;
		buf_underrun_event_1 = <143>;
		dsi0_te_event = <144>;
		dsi0_irq_event = <145>;
		dsi0_done_event = <146>;
		disp_wdma0_rst_done = <150>;
		mdp_wdma_rst_done = <151>;
		mdp_wrot0_rst_done = <152>;
		mdp_rdma0_rst_done = <154>;
		disp_ovl0_frame_rst_done_pusle = <155>;
		disp_ovl0_2l_frame_rst_done_pusle = <156>;
		disp_ovl1_2l_frame_rst_done_pusle = <157>;
		dip_cq_thread0_frame_done = <257>;
		dip_cq_thread1_frame_done = <258>;
		dip_cq_thread2_frame_done = <259>;
		dip_cq_thread3_frame_done = <260>;
		dip_cq_thread4_frame_done = <261>;
		dip_cq_thread5_frame_done = <262>;
		dip_cq_thread6_frame_done = <263>;
		dip_cq_thread7_frame_done = <264>;
		dip_cq_thread8_frame_done = <265>;
		dip_cq_thread9_frame_done = <266>;
		dip_cq_thread10_frame_done = <267>;
		dip_cq_thread11_frame_done = <268>;
		dip_cq_thread12_frame_done = <269>;
		dip_cq_thread13_frame_done = <270>;
		dip_cq_thread14_frame_done = <271>;
		dve_frame_done = <272>;
		wmf_frame_done = <273>;
		gepf_frame_done = <274>;
		gepf_temp_frame_done = <275>;
		gepf_bypass_frame_done = <276>;
		rsc_frame_done = <277>;
		venc_done = <289>;
		jpgenc_done = <290>;
		jpgdec_done = <291>;
		venc_mb_done = <292>;
		venc_128byte_cnt_done = <293>;
		isp_frame_done_a = <321>;
		isp_frame_done_b = <322>;
		camsv_0_pass1_done = <323>;
		camsv_1_pass1_done = <324>;
		camsv_2_pass1_done = <325>;
		tsf_done = <326>;
		seninf_0_fifo_full = <327>;
		seninf_1_fifo_full = <328>;
		seninf_2_fifo_full = <329>;
		seninf_3_fifo_full = <330>;
		seninf_4_fifo_full = <331>;
		seninf_5_fifo_full = <332>;
		seninf_6_fifo_full = <333>;
		seninf_7_fifo_full = <334>;
		dsi0_te_from_infra = <898>;
		max_prefetch_cnt = <4>;
		prefetch_size = <160 32 32 32>;
	};


	sspm@10400000 {
		compatible = "mediatek,sspm";
		reg = <0 0x10400000 0 0x1000>;
		interrupts = <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH>;
	};

	ap_dma@11000000 {
		compatible = "mediatek,ap_dma";
		reg = <0 0x11000000 0 0x1000>;
		interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_LOW>;
	};

	apuart0: apuart0@11002000 {
		cell-index = <0>;
		compatible = "mediatek,mt6735-uart";
		reg = <0 0x11002000 0 0x1000>, /* UART base */
			<0 0x11000600 0 0x80>, /* DMA Tx base */
			<0 0x11000680 0 0x80>; /* DMA Rx base */
		interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_LOW>, /* UART IRQ */
				<GIC_SPI 108 IRQ_TYPE_LEVEL_LOW>, /* DMA Tx */
				<GIC_SPI 109 IRQ_TYPE_LEVEL_LOW>; /* DMA Rx */
		clock-frequency = <26000000>;
		clock-div = <1>;
		clocks = <&infracfg_ao INFRACFG_AO_UART0_CG>, <&infracfg_ao INFRACFG_AO_AP_DMA_CG>;
		clock-names = "uart0-main", "uart-apdma";
	};

	apuart1: apuart1@11003000 {
		cell-index = <1>;
		compatible = "mediatek,mt6735-uart";
		reg = <0 0x11003000 0 0x1000>, /* UART base */
			<0 0x11000700 0 0x80>, /* DMA Tx base */
			<0 0x11000780 0 0x80>; /* DMA Rx base */
		interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_LOW>, /* UART IRQ */
				<GIC_SPI 110 IRQ_TYPE_LEVEL_LOW>, /* DMA Tx */
				<GIC_SPI 111 IRQ_TYPE_LEVEL_LOW>; /* DMA Rx */
		clock-frequency = <26000000>;
		clock-div = <1>;
		clocks = <&infracfg_ao INFRACFG_AO_UART1_CG>;
		clock-names = "uart1-main";
		};

	auxadc@11001000 {
		compatible = "mediatek,auxadc";
		reg = <0 0x11001000 0 0x1000>;
		interrupts = <GIC_SPI 74 IRQ_TYPE_NONE>;
		clocks = <&infracfg_ao INFRACFG_AO_AUXADC_CG>;
		clock-names = "auxadc-main";
	};

	pwm@11006000 {
		compatible = "mediatek,pwm";
		reg = <0 0x11006000 0 0x1000>;
		interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_LOW>;
		clocks = <&infracfg_ao INFRACFG_AO_PWM1_CG>,
			<&infracfg_ao INFRACFG_AO_PWM2_CG>,
			<&infracfg_ao INFRACFG_AO_PWM3_CG>,
			<&infracfg_ao INFRACFG_AO_PWM4_CG>,
			<&infracfg_ao INFRACFG_AO_PWM_HCLK_CG>;

		clock-names = "PWM1-main",
			"PWM2-main",
			"PWM3-main",
			"PWM4-main",
			"PWM-main";
	};

	i2c0: i2c@11007000 {
		compatible = "mediatek,mt6763-i2c";
		id = <0>;
		reg = <0 0x11007000 0 0x1000>,
			<0 0x11000100 0 0x80>;
		interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_LOW>;
		/*clocks = <&infrasys INFRA_I2C0>, <&infrasys INFRA_AP_DMA>;
		 *clock-names = "main", "dma";
		 */
		clock-div = <5>;
	};

	i2c1: i2c@11014000 {
		compatible = "mediatek,mt6763-i2c";
		id = <1>;
		reg = <0 0x11014000 0 0x1000>,
			<0 0x11000380 0 0x80>;
		interrupts = <GIC_SPI 131 IRQ_TYPE_LEVEL_LOW>;
		/*clocks = <&infrasys INFRA_I2C1_IMM>, <&infrasys INFRA_AP_DMA>,
		 *			<&infrasys INFRA_I2C1_ARB>;
		 *clock-names = "main", "dma", "arb";
		 */
		clock-div = <5>;
	};

	i2c2: i2c@11015000 {
		compatible = "mediatek,mt6763-i2c";
		id = <2>;
		reg = <0 0x11015000 0 0x1000>,
			<0 0x11000400 0 0x80>;
		interrupts = <GIC_SPI 132 IRQ_TYPE_LEVEL_LOW>;
		/*clocks = <&infrasys INFRA_I2C2_IMM>, <&infrasys INFRA_AP_DMA>,
		 *			<&infrasys INFRA_I2C2_ARB>;
		 *clock-names = "main", "dma", "arb";
		 */
		clock-div = <5>;
	};

	i2c3: i2c@1100f000 {
		compatible = "mediatek,mt6763-i2c";
		id = <3>;
		reg = <0 0x1100f000 0 0x1000>,
			<0 0x11000280 0 0x80>;
		interrupts = <GIC_SPI 87 IRQ_TYPE_LEVEL_LOW>;
		/*clocks = <&infrasys INFRA_I2C3>, <&infrasys INFRA_AP_DMA>;
		 *clock-names = "main", "dma";
		 */
		clock-div = <5>;
	};

	i2c4: i2c@11011000 {
		compatible = "mediatek,mt6763-i2c";
		id = <4>;
		reg = <0 0x11011000 0 0x1000>,
			<0 0x11000300 0 0x80>;
		interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_LOW>;
		/*clocks = <&infrasys INFRA_I2C5_IMM>, <&infrasys INFRA_AP_DMA>,
		 *			<&infrasys INFRA_I2C5_ARB>;
		 *clock-names = "main", "dma", "arb";
		 */
		clock-div = <5>;
	};

	i2c5: i2c@11017000 {
		compatible = "mediatek,mt6763-i2c";
		id = <5>;
		reg = <0 0x11017000 0 0x1000>,
			<0 0x11000500 0 0x80>;
		interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_LOW>;
		/*clocks = <&infrasys INFRA_I2C_APPM>, <&infrasys INFRA_AP_DMA>;
		 *clock-names = "main", "dma";
		 */
		clock-div = <5>;
	};

	i2c6: i2c@11005000 {
		compatible = "mediatek,mt6763-i2c";
		id = <6>;
		reg = <0 0x11005000 0 0x1000>,
			<0 0x11000580 0 0x80>;
		interrupts = <GIC_SPI 89 IRQ_TYPE_LEVEL_LOW>;
		/*clocks = <&infrasys INFRA_I2C1>, <&infrasys INFRA_AP_DMA>,
		 *			<&infrasys INFRA_I2C1_ARB>;
		 *clock-names = "main", "dma", "arb";
		 */
		clock-div = <5>;
		mediatek,appm_used;
	};

	i2c7: i2c@11008000 {
		compatible = "mediatek,mt6763-i2c";
		id = <7>;
		reg = <0 0x11008000 0 0x1000>,
			<0 0x11000180 0 0x80>;
		interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_LOW>;
		/*clocks = <&infrasys INFRA_I2C2>, <&infrasys INFRA_AP_DMA>,
		 *			<&infrasys INFRA_I2C2_ARB>;
		 *clock-names = "main", "dma", "arb";
		 */
		clock-div = <5>;
		mediatek,buffermode_used;
	};

	i2c8: i2c@11009000 {
		compatible = "mediatek,mt6763-i2c";
		id = <8>;
		reg = <0 0x11009000 0 0x1000>,
			<0 0x11000200 0 0x80>;
		interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_LOW>;
		/*clocks = <&infrasys INFRA_I2C5>, <&infrasys INFRA_AP_DMA>,
		 *			<&infrasys INFRA_I2C5_ARB>;
		 *clock-names = "main", "dma", "arb";
		 */
		clock-div = <5>;
		mediatek,buffermode_used;
	};

	i2c9: i2c@11016000 {
		compatible = "mediatek,mt6763-i2c";
		id = <9>;
		reg = <0 0x11016000 0 0x1000>,
			<0 0x11000480 0 0x80>;
		interrupts = <GIC_SPI 130 IRQ_TYPE_LEVEL_LOW>;
		/*clocks = <&infrasys INFRA_I2C5>, <&infrasys INFRA_AP_DMA>,
		 *			<&infrasys INFRA_I2C5_ARB>;
		 *clock-names = "main", "dma", "arb";
		 */
		clock-div = <5>;
		mediatek,buffermode_used;
	};

	spi0: spi@1100a000 {
		compatible = "mediatek,mt6763-spi";
		cell-index = <0>;
		spi-padmacro = <0>;
		dma_addrmask = <36>;
		reg = <0 0x1100a000 0 0x1000>;
		interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_LOW>;
		/*clocks = <&pericfg CLK_PERICFG_RG_SPI0>;*/
		clock-names = "main";
		clock-frequency = <109000000>;
		clock-div = <1>;
		};

	spi1: spi@11010000 {
		compatible = "mediatek,mt6763-spi";
		cell-index = <1>;
		spi-padmacro = <0>;
		dma_addrmask = <36>;
		reg = <0 0x11010000 0 0x1000>;
		interrupts = <GIC_SPI 122 IRQ_TYPE_LEVEL_LOW>;
		/*clocks = <&pericfg CLK_PERICFG_RG_SPI0>;*/
		clock-names = "main";
		clock-frequency = <109000000>;
		clock-div = <1>;
	};

	spi2: spi@11012000 {
		compatible = "mediatek,mt6763-spi";
		cell-index = <2>;
		spi-padmacro = <0>;
		dma_addrmask = <36>;
		reg = <0 0x11012000 0 0x1000>;
		interrupts = <GIC_SPI 128 IRQ_TYPE_LEVEL_LOW>;
		/*clocks = <&pericfg CLK_PERICFG_RG_SPI0>;*/
		clock-names = "main";
		clock-frequency = <109000000>;
		clock-div = <1>;
	};

		spi3: spi@11013000 {
		compatible = "mediatek,mt6763-spi";
		cell-index = <3>;
		spi-padmacro = <0>;
		dma_addrmask = <36>;
		reg = <0 0x11013000 0 0x1000>;
		interrupts = <GIC_SPI 129 IRQ_TYPE_LEVEL_LOW>;
		/*clocks = <&pericfg CLK_PERICFG_RG_SPI0>;*/
		clock-names = "main";
		clock-frequency = <109000000>;
		clock-div = <1>;
	};

	spi4: spi@11018000 {
		compatible = "mediatek,mt6763-spi";
		cell-index = <4>;
		spi-padmacro = <0>;
		dma_addrmask = <36>;
		reg = <0 0x11018000 0 0x1000>;
		interrupts = <GIC_SPI 134 IRQ_TYPE_LEVEL_LOW>;
		/*clocks = <&pericfg CLK_PERICFG_RG_SPI0>;*/
		clock-names = "main";
		clock-frequency = <109000000>;
		clock-div = <1>;
	};

	spi5: spi@11019000 {
		compatible = "mediatek,mt6763-spi";
		cell-index = <5>;
		spi-padmacro = <0>;
		dma_addrmask = <36>;
		reg = <0 0x11019000 0 0x1000>;
		interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_LOW>;
		/*clocks = <&pericfg CLK_PERICFG_RG_SPI0>;*/
		clock-names = "main";
		clock-frequency = <109000000>;
		clock-div = <1>;
	};

	therm_ctrl@1100b000 {
		compatible = "mediatek,therm_ctrl";
		reg = <0 0x1100b000 0 0x1000>;
		interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_LOW>;
	};

	btif@1100c000 {
		compatible = "mediatek,btif";
		reg = <0 0x1100c000 0 0x1000>;
		interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_LOW>;
	};

	irtx@1100d000 {
		compatible = "mediatek,irtx";
		reg = <0 0x1100d000 0 0x1000>;
		interrupts = <GIC_SPI 127 IRQ_TYPE_NONE>;
	};

	disp_pwm0@1100e000 {
		compatible = "mediatek,disp_pwm0";
		reg = <0 0x1100e000 0 0x1000>;
		interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_LOW>;
	};

	usb0@11200000 {
		compatible = "mediatek,mt6763-usb20";
		reg = <0 0x11200000 0 0x10000>,
		      <0 0x11F40000 0 0x10000>;
		interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_LOW>;
		mode = <2>;
		multipoint = <1>;
		num_eps = <16>;
		/*
		 *clocks = <&perisys PERI_USB0>;
		 *clock-names = "usb0";
		 *vusb33-supply = <&mt_pmic_vusb33_ldo_reg>;
		 *iddig_gpio = <0 1>;
		 *drvvbus_gpio = <83 2>;
		*/
	};

	usb_sif@11210000 {
		compatible = "mediatek,usb_sif";
		reg = <0 0x11210000 0 0x1000>;
	};

	audio: audio@11220000 {
		compatible = "mediatek,audio";
		reg = <0 0x11220000 0 0x1000>;
		#clock-cells = <1>;
	};

	audgpio: mt_soc_dl1_pcm@11220000 {
		compatible = "mediatek,mt_soc_pcm_dl1";
		reg = <0 0x11220000 0 0x1000>;
		interrupts = <GIC_SPI 153 IRQ_TYPE_LEVEL_LOW>;
	};

	audio_sram@11221000 {
		compatible = "mediatek,audio_sram";
		reg = <0 0x11221000 0 0x9000>;
	};

	usb3@11270000 {
		compatible = "mediatek,usb3";
		reg = <0 0x11270000 0 0x1000>;
	};

	usb3_sif@11280000 {
		compatible = "mediatek,usb3_sif";
		reg = <0 0x11280000 0 0x1000>;
	};

	usb3_sif2@11290000 {
		compatible = "mediatek,usb3_sif2";
		reg = <0 0x11290000 0 0x1000>;
	};

	ufshci@11270000 {
		compatible = "mediatek,ufshci";
		reg = <0 0x11270000 0 0x2300>;
		interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_LOW>;

		/* Auto-Hibern8 Timer. Unit: ms	(0 means disabled) */
		mediatek,auto-hibern8-timer = <0>;

		/* System Suspend Level */
		mediatek,spm-level = <3>;

		/* Runtime Suspend Configuration */
		/* 1. Runtime PM on/off (on: 1, off: 0) */
		mediatek,rpm-enable = <0>;

		/* 2. Auto Suspend Delay. Unit: ms */
		mediatek,rpm-autosuspend-delay = <2000>;

		/* 3. Runtime Suspend Level */
		mediatek,rpm-level = <3>;
	};

	ca9peri@10e00000 {
		compatible = "mediatek,ca9peri";
		reg = <0 0x10e00000 0 0x1000>;
	};

	l2c@10f00000 {
		compatible = "mediatek,l2c";
		reg = <0 0x10f00000 0 0x1000>;
	};

	efusec@11f10000 {
		compatible = "mediatek,efusec";
		reg = <0 0x11f10000 0 0x1000>;
	};

	mfgcfg: mfgcfg@13000000 {
		compatible = "mediatek,mfgcfg";
		reg = <0 0x13000000 0 0x1000>;
		#clock-cells = <1>;
	};

	mali@13040000 {
		compatible = "arm,malit860", "arm,mali-t86x", "arm,malit8xx", "arm,mali-midgard";
		reg = <0 0x13040000 0 0x4000>;
		interrupts =
			<GIC_SPI 260 IRQ_TYPE_LEVEL_LOW>,
			<GIC_SPI 259 IRQ_TYPE_LEVEL_LOW>,
			<GIC_SPI 258 IRQ_TYPE_LEVEL_LOW>;
		interrupt-names = "JOB", "MMU", "GPU";
		clocks =
			<&mfgcfg MFGCFG_BG3D>,
			<&scpsys SCP_SYS_MFG_ASYNC>,
			<&scpsys SCP_SYS_MFG>,
			<&scpsys SCP_SYS_MFG_CORE0>,
			<&scpsys SCP_SYS_MFG_CORE1>;
		clock-names =
			"subsys-mfg-cg",
			"mtcmos-mfg-async",
			"mtcmos-mfg",
			"mtcmos-mfg-core0",
			"mtcmos-mfg-core1";
	};

	mali_tb@1307f000 {
		compatible = "mediatek,mali_tb";
		reg = <0 0x1307f000 0 0x1000>;
	};

	mfg_dfp_60@13020000 {
		compatible = "mediatek,mfg_dfp_60";
		reg = <0 0x13020000 0 0x1000>;
		interrupts = <GIC_SPI 262 IRQ_TYPE_LEVEL_LOW>;
	};

	mmsys_config: mmsys_config@14000000 {
		compatible = "mediatek,mmsys_config";
		reg = <0 0x14000000 0 0x1000>;
		interrupts = <GIC_SPI 228 IRQ_TYPE_LEVEL_LOW>;
		#clock-cells = <1>;
	};

	mtkfb: mtkfb@0 {
		compatible = "mediatek,mtkfb";
	};

	touch: touch {
		compatible = "mediatek,mt6763-touch";
		/* VTOUCH-supply = <&mt_pmic_vgp1_ldo_reg>; */
	};

	dispsys: dispsys@14000000 {
		compatible = "mediatek,dispsys";
		reg = <0 0x14000000 0 0x1000>,  /*disp_sys	*/
			<0 0x14008000 0 0x1000>,  /*disp_ovl0	*/
			<0 0x14009000 0 0x1000>,  /*disp_ovl0_2l*/
			<0 0x1400a000 0 0x1000>,  /*disp_ovl1_2l*/
			<0 0x1400b000 0 0x1000>,  /*disp_rdma0	*/
			<0 0x1400c000 0 0x1000>,  /*disp_rdma1	*/
			<0 0x1400d000 0 0x1000>,  /*disp_wdma0	*/
			<0 0x1400e000 0 0x1000>,  /*disp_color0	*/
			<0 0x1400f000 0 0x1000>,  /*disp_ccorr0	*/
			<0 0x14010000 0 0x1000>,  /*disp_aal0	*/
			<0 0x14011000 0 0x1000>,  /*disp_gamma0	*/
			<0 0x14012000 0 0x1000>,  /*disp_dither0*/
			<0 0x14014000 0 0x1000>,  /*disp_dsi0	*/
			<0 0x14015000 0 0x1000>,  /*disp_dpi0	*/
			<0 0x1100e000 0 0x1000>,  /*disp_pwm0	*/
			<0 0x14016000 0 0x1000>,  /*disp_mm_mutex	*/
			<0 0x14017000 0 0x1000>,  /*disp_smi_larb0	*/
			<0 0x14019000 0 0x1000>,  /*disp_smi_commom	*/
			<0 0x11e50000 0 0x10000>;  /*mipitx0	*/

		interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_LOW>, /*disp_sys */
			<GIC_SPI 214 IRQ_TYPE_LEVEL_LOW>, /*disp_ovl0 */
			<GIC_SPI 215 IRQ_TYPE_LEVEL_LOW>, /*disp_ovl0_2l */
			<GIC_SPI 216 IRQ_TYPE_LEVEL_LOW>, /*disp_ovl1_2l */
			<GIC_SPI 217 IRQ_TYPE_LEVEL_LOW>, /*disp_rdma0 */
			<GIC_SPI 218 IRQ_TYPE_LEVEL_LOW>, /*disp_rdma1 */
			<GIC_SPI 219 IRQ_TYPE_LEVEL_LOW>, /*disp_wdma0 */
			<GIC_SPI 220 IRQ_TYPE_LEVEL_LOW>, /*disp_color0 */
			<GIC_SPI 221 IRQ_TYPE_LEVEL_LOW>, /*disp_ccorr0 */
			<GIC_SPI 222 IRQ_TYPE_LEVEL_LOW>, /*disp_aal0 */
			<GIC_SPI 223 IRQ_TYPE_LEVEL_LOW>, /*disp_gamma0 */
			<GIC_SPI 224 IRQ_TYPE_LEVEL_LOW>, /*disp_dither0 */
			<GIC_SPI 225 IRQ_TYPE_LEVEL_LOW>, /*disp_dsi0 */
			<GIC_SPI 226 IRQ_TYPE_LEVEL_LOW>, /*disp_dpi0 */
			<GIC_SPI 126 IRQ_TYPE_LEVEL_LOW>, /*disp_pwm */
			<GIC_SPI 206 IRQ_TYPE_LEVEL_LOW>, /*disp_mutex */
			<GIC_SPI 229 IRQ_TYPE_LEVEL_LOW>, /*disp_smi_larb0 */
			<GIC_SPI 0 IRQ_TYPE_LEVEL_LOW>, /*disp_smi_commom*/
			<GIC_SPI 0 IRQ_TYPE_LEVEL_LOW>; /*mipitx0 */
	};

	mdp_rdma0@14001000 {
		compatible = "mediatek,mdp_rdma0";
		reg = <0 0x14001000 0 0x1000>;
		interrupts = <GIC_SPI 207 IRQ_TYPE_LEVEL_LOW>;
	};

	mdp_rdma1@14002000 {
		compatible = "mediatek,mdp_rdma1";
		reg = <0 0x14002000 0 0x1000>;
		interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_LOW>;
	};

	mdp_rsz0@14003000 {
		compatible = "mediatek,mdp_rsz0";
		reg = <0 0x14003000 0 0x1000>;
		interrupts = <GIC_SPI 209 IRQ_TYPE_LEVEL_LOW>;
	};

	mdp_rsz1@14004000 {
		compatible = "mediatek,mdp_rsz1";
		reg = <0 0x14004000 0 0x1000>;
		interrupts = <GIC_SPI 210 IRQ_TYPE_LEVEL_LOW>;
	};

	mdp_wrot0@14005000 {
		compatible = "mediatek,mdp_wrot0";
		reg = <0 0x14005000 0 0x1000>;
		interrupts = <GIC_SPI 212 IRQ_TYPE_LEVEL_LOW>;
	};

	mdp_wdma@14006000 {
		compatible = "mediatek,mdp_wdma";
		reg = <0 0x14006000 0 0x1000>;
		interrupts = <GIC_SPI 213 IRQ_TYPE_LEVEL_LOW>;
	};

	mdp_tdshp@14007000 {
		compatible = "mediatek,mdp_tdshp";
		reg = <0 0x14007000 0 0x1000>;
		interrupts = <GIC_SPI 211 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_ovl0@14008000 {
		compatible = "mediatek,disp_ovl0";
		reg = <0 0x14008000 0 0x1000>;
		interrupts = <GIC_SPI 214 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_ovl0_2l@14009000 {
		compatible = "mediatek,disp_ovl0_2l";
		reg = <0 0x14009000 0 0x1000>;
		interrupts = <GIC_SPI 215 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_ovl1_2l@1400a000 {
		compatible = "mediatek,disp_ovl1_2l";
		reg = <0 0x1400a000 0 0x1000>;
		interrupts = <GIC_SPI 216 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_rdma0@1400b000 {
		compatible = "mediatek,disp_rdma0";
		reg = <0 0x1400b000 0 0x1000>;
		interrupts = <GIC_SPI 217 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_rdma1@1400c000 {
		compatible = "mediatek,disp_rdma1";
		reg = <0 0x1400c000 0 0x1000>;
		interrupts = <GIC_SPI 218 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_wdma0@1400d000 {
		compatible = "mediatek,disp_wdma0";
		reg = <0 0x1400d000 0 0x1000>;
		interrupts = <GIC_SPI 219 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_color0@1400e000 {
		compatible = "mediatek,disp_color0";
		reg = <0 0x1400e000 0 0x1000>;
		interrupts = <GIC_SPI 220 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_ccorr0@1400f000 {
		compatible = "mediatek,disp_ccorr0";
		reg = <0 0x1400f000 0 0x1000>;
		interrupts = <GIC_SPI 221 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_aal0@14010000 {
		compatible = "mediatek,disp_aal0";
		reg = <0 0x14010000 0 0x1000>;
		interrupts = <GIC_SPI 222 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_gamma0@14011000 {
		compatible = "mediatek,disp_gamma0";
		reg = <0 0x14011000 0 0x1000>;
		interrupts = <GIC_SPI 223 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_dither0@14012000 {
		compatible = "mediatek,disp_dither0";
		reg = <0 0x14012000 0 0x1000>;
		interrupts = <GIC_SPI 224 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_split@14013000 {
		compatible = "mediatek,disp_split";
		reg = <0 0x14013000 0 0x1000>;
	};

	dsi0@14014000 {
		compatible = "mediatek,dsi0";
		reg = <0 0x14014000 0 0x1000>;
		interrupts = <GIC_SPI 225 IRQ_TYPE_LEVEL_LOW>;
	};

	dpi0@14015000 {
		compatible = "mediatek,dpi0";
		reg = <0 0x14015000 0 0x1000>;
		interrupts = <GIC_SPI 226 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_mutex@14016000 {
		compatible = "mediatek,disp_mutex";
		reg = <0 0x14016000 0 0x1000>;
		interrupts = <GIC_SPI 206 IRQ_TYPE_LEVEL_LOW>;
	};

	smi_larb0@14017000 {
		compatible = "mediatek,smi_larb0";
		reg = <0 0x14017000 0 0x1000>;
		interrupts = <GIC_SPI 229 IRQ_TYPE_LEVEL_LOW>;
	};

	smi_common@14019000 {
		compatible = "mediatek,smi_common";
		reg = <0 0x14019000 0 0x1000>;
	};

	disp_rsz@1401a000 {
		compatible = "mediatek,disp_rsz";
		reg = <0 0x1401a000 0 0x1000>;
	};

	disp_dbi@1401b000 {
		compatible = "mediatek,disp_dbi";
		reg = <0 0x1401b000 0 0x1000>;
	};

	i2c@1401c000 {
		compatible = "mediatek,i2c";
		reg = <0 0x1401c000 0 0x1000>;
	};

	dsi1@1401d000 {
		compatible = "mediatek,dsi1";
		reg = <0 0x1401d000 0 0x1000>;
	};

	mdp_wrot1@1401e000 {
		compatible = "mediatek,mdp_wrot1";
		reg = <0 0x1401e000 0 0x1000>;
	};

	vdec_gcon@17000000 {
		compatible = "mediatek,vdec_gcon";
		reg = <0 0x17000000 0 0x1000>;
	};

	vdec@17040000 {
		compatible = "mediatek,vdec";
		reg = <0 0x17040000 0 0x1000>;
		interrupts = <GIC_SPI 233 IRQ_TYPE_LEVEL_LOW>;
	};

	vld@17040000 {
		compatible = "mediatek,vld";
		reg = <0 0x17040000 0 0x1000>;
	};

	vld_top@17040800 {
		compatible = "mediatek,vld_top";
		reg = <0 0x17040800 0 0x1000>;
	};

	mc@17041000 {
		compatible = "mediatek,mc";
		reg = <0 0x17041000 0 0x1000>;
	};

	avc_vld@17042000 {
		compatible = "mediatek,avc_vld";
		reg = <0 0x17042000 0 0x1000>;
	};

	avc_mv@17043000 {
		compatible = "mediatek,avc_mv";
		reg = <0 0x17043000 0 0x1000>;
	};

	vdec_pp@17044000 {
		compatible = "mediatek,vdec_pp";
		reg = <0 0x17044000 0 0x1000>;
	};

	vdtop@17045000 {
		compatible = "mediatek,vdtop";
		reg = <0 0x17045000 0 0x1000>;
	};

	vp6@17046000 {
		compatible = "mediatek,vp6";
		reg = <0 0x17046000 0 0x1000>;
	};

	hevc_vld@17048000 {
		compatible = "mediatek,hevc_vld";
		reg = <0 0x17048000 0 0x1000>;
	};

	vp8_vld@17046800 {
		compatible = "mediatek,vp8_vld";
		reg = <0 0x17046800 0 0x1000>;
	};

	vld2@17047800 {
		compatible = "mediatek,vld2";
		reg = <0 0x17047800 0 0x1000>;
	};

	mc_vmmu@17048000 {
		compatible = "mediatek,mc_vmmu";
		reg = <0 0x17048000 0 0x1000>;
	};

	pp_vmmu@17049000 {
		compatible = "mediatek,pp_vmmu";
		reg = <0 0x17049000 0 0x1000>;
	};

	venc_gcon: venc_gcon@17000000 {
		compatible = "mediatek,venc_gcon";
		reg = <0 0x17000000 0 0x1000>;
		#clock-cells = <1>;
	};

	smi_larb3@17010000 {
		compatible = "mediatek,smi_larb3";
		reg = <0 0x17010000 0 0x1000>;
		interrupts = <GIC_SPI 231 IRQ_TYPE_LEVEL_LOW>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		reg = <0 0x17020000 0 0x1000>;
		interrupts = <GIC_SPI 230 IRQ_TYPE_LEVEL_LOW>;
	};

	jpgenc@17030000 {
		compatible = "mediatek,jpgenc";
		reg = <0 0x17030000 0 0x1000>;
		interrupts = <GIC_SPI 232 IRQ_TYPE_LEVEL_LOW>;
	};

	mbist@17050000 {
		compatible = "mediatek,mbist";
		reg = <0 0x17050000 0 0x1000>;
	};

	mjc_config@12000000 {
		compatible = "mediatek,mjc_config";
		reg = <0 0x12000000 0 0x1000>;
	};

	mjc_top@12001000 {
		compatible = "mediatek,mjc_top";
		reg = <0 0x12001000 0 0x1000>;
	};

	imgsys1_dfp@1502e000 {
		compatible = "mediatek,imgsys1_dfp";
		reg = <0 0x1502e000 0 0x1000>;
	};

	imgsys: imgsys@15020000 {
		compatible = "mediatek,imgsys";
		reg = <0 0x15020000 0 0x1000>;
		#clock-cells = <1>;
	};

	smi_larb1@15021000 {
		compatible = "mediatek,smi_larb1";
		reg = <0 0x15021000 0 0x1000>;
		interrupts = <GIC_SPI 250 IRQ_TYPE_LEVEL_LOW>;
	};

	dip1@15022000 {
		compatible = "mediatek,dip1";
		reg = <0 0x15022000 0 0x1000>;
		interrupts = <GIC_SPI 251 IRQ_TYPE_LEVEL_LOW>;
	};

	dip2@15023000 {
		compatible = "mediatek,dip2";
		reg = <0 0x15023000 0 0x1000>;
	};

	dip3@15024000 {
		compatible = "mediatek,dip3";
		reg = <0 0x15024000 0 0x1000>;
	};

	dpe@15028000 {
		compatible = "mediatek,dpe";
		reg = <0 0x15028000 0 0x1000>;
	};

	dpe_dma@15028000 {
		compatible = "mediatek,dpe_dma";
		reg = <0 0x15028000 0 0x1000>;
	};

	rsc@15029000 {
		compatible = "mediatek,rsc";
		reg = <0 0x15029000 0 0x1000>;
	};

	wpe@1502a000 {
		compatible = "mediatek,wpe";
		reg = <0 0x1502a000 0 0x1000>;
	};

	fdvt@1502b000 {
		compatible = "mediatek,fdvt";
		reg = <0 0x1502b000 0 0x1000>;
		interrupts = <GIC_SPI 252 IRQ_TYPE_LEVEL_LOW>;
	};

	fdvt_dma@1502b000 {
		compatible = "mediatek,fdvt_dma";
		reg = <0 0x1502b000 0 0x1000>;
	};

	gepf@1502c000 {
		compatible = "mediatek,gepf";
		reg = <0 0x1502c000 0 0x1000>;
	};

	gepf_dma@1502c000 {
		compatible = "mediatek,gepf_dma";
		reg = <0 0x1502c000 0 0x1000>;
	};

	eaf@1502d000 {
		compatible = "mediatek,eaf";
		reg = <0 0x1502d000 0 0x1000>;
	};

	eaf_dma@1502d000 {
		compatible = "mediatek,eaf_dma";
		reg = <0 0x1502d000 0 0x1000>;
	};

	imgsys1_vad@1502e000 {
		compatible = "mediatek,imgsys1_vad";
		reg = <0 0x1502e000 0 0x1000>;
	};

	camsys: camsys@1a000000 {
		compatible = "mediatek,camsys";
		reg = <0 0x1a000000 0 0x1000>;
		#clock-cells = <1>;
	};

	smi_larb2@1a001000 {
		compatible = "mediatek,smi_larb2";
		reg = <0 0x1a001000 0 0x1000>;
		interrupts = <GIC_SPI 246 IRQ_TYPE_LEVEL_LOW>;
	};

	cam1@1a003000 {
		compatible = "mediatek,cam1";
		reg = <0 0x1a003000 0 0x1000>;
		interrupts = <GIC_SPI 235 IRQ_TYPE_LEVEL_LOW>;
	};

	cam2@1a004000 {
		compatible = "mediatek,cam2";
		reg = <0 0x1a004000 0 0x1000>;
		interrupts = <GIC_SPI 236 IRQ_TYPE_LEVEL_LOW>;
	};

	cam3@1a005000 {
		compatible = "mediatek,cam3";
		reg = <0 0x1a005000 0 0x1000>;
		interrupts = <GIC_SPI 237 IRQ_TYPE_LEVEL_LOW>;
	};

	cam4@1a006000 {
		compatible = "mediatek,cam4";
		reg = <0 0x1a006000 0 0x1000>;
		interrupts = <GIC_SPI 238 IRQ_TYPE_LEVEL_LOW>;
	};

	cam5@1a024000 {
		compatible = "mediatek,cam5";
		reg = <0 0x1a024000 0 0x1000>;
		interrupts = <GIC_SPI 239 IRQ_TYPE_LEVEL_LOW>;
	};

	cam6@1a025000 {
		compatible = "mediatek,cam6";
		reg = <0 0x1a025000 0 0x1000>;
	};

	camsv_top@1a050000 {
		compatible = "mediatek,camsv_top";
		reg = <0 0x1a050000 0 0x1000>;
	};

	camsv1@1a050000 {
		compatible = "mediatek,camsv1";
		reg = <0 0x1a050000 0 0x1000>;
		interrupts = <GIC_SPI 241 IRQ_TYPE_LEVEL_LOW>;
	};

	camsv2@1a051000 {
		compatible = "mediatek,camsv2";
		reg = <0 0x1a051000 0 0x1000>;
		interrupts = <GIC_SPI 240 IRQ_TYPE_LEVEL_LOW>;
	};

	camsv3@1a052000 {
		compatible = "mediatek,camsv3";
		reg = <0 0x1a052000 0 0x1000>;
		interrupts = <GIC_SPI 243 IRQ_TYPE_LEVEL_LOW>;
	};

	camsv4@1a053000 {
		compatible = "mediatek,camsv4";
		reg = <0 0x1a053000 0 0x1000>;
		interrupts = <GIC_SPI 242 IRQ_TYPE_LEVEL_LOW>;
	};

	camsv5@1a054000 {
		compatible = "mediatek,camsv5";
		reg = <0 0x1a054000 0 0x1000>;
	};

	camsv6@1a055000 {
		compatible = "mediatek,camsv6";
		reg = <0 0x1a055000 0 0x1000>;
	};

	camsys_dfp@1a008000 {
		compatible = "mediatek,camsys_dfp";
		reg = <0 0x1a008000 0 0x1000>;
	};

	seninf1_csi2@1a040000 {
		compatible = "mediatek,seninf1_csi2";
		reg = <0 0x1a040000 0 0x1000>;
	};

	seninf2_csi2@1a041000 {
		compatible = "mediatek,seninf2_csi2";
		reg = <0 0x1a041000 0 0x1000>;
	};

	seninf3_csi2@1a042000 {
		compatible = "mediatek,seninf3_csi2";
		reg = <0 0x1a042000 0 0x1000>;
	};

	seninf4_csi2@1a043000 {
		compatible = "mediatek,seninf4_csi2";
		reg = <0 0x1a043000 0 0x1000>;
	};

	seninf5_csi2@1a044000 {
		compatible = "mediatek,seninf5_csi2";
		reg = <0 0x1a044000 0 0x1000>;
	};

	seninf1@1a040000 {
		compatible = "mediatek,seninf1";
		reg = <0 0x1a040000 0 0x1000>;
	};

	seninf2@1a041000 {
		compatible = "mediatek,seninf2";
		reg = <0 0x1a041000 0 0x1000>;
	};

	seninf3@1a042000 {
		compatible = "mediatek,seninf3";
		reg = <0 0x1a042000 0 0x1000>;
	};

	seninf4@1a043000 {
		compatible = "mediatek,seninf4";
		reg = <0 0x1a043000 0 0x1000>;
	};

	seninf5@1a044000 {
		compatible = "mediatek,seninf5";
		reg = <0 0x1a044000 0 0x1000>;
	};

	seninf1_tg@1a040000 {
		compatible = "mediatek,seninf1_tg";
		reg = <0 0x1a040000 0 0x1000>;
	};

	seninf2_tg@1a041000 {
		compatible = "mediatek,seninf2_tg";
		reg = <0 0x1a041000 0 0x1000>;
	};

	seninf3_tg@1a042000 {
		compatible = "mediatek,seninf3_tg";
		reg = <0 0x1a042000 0 0x1000>;
	};

	seninf4_tg@1a043000 {
		compatible = "mediatek,seninf4_tg";
		reg = <0 0x1a043000 0 0x1000>;
	};

	seninf5_tg@1a044000 {
		compatible = "mediatek,seninf5_tg";
		reg = <0 0x1a044000 0 0x1000>;
	};

	seninf_top@1a040000 {
		compatible = "mediatek,seninf_top";
		reg = <0 0x1a040000 0 0x1000>;
		interrupts = <GIC_SPI 234 IRQ_TYPE_LEVEL_LOW>;
	};

	seninf1_mux@1a040000 {
		compatible = "mediatek,seninf1_mux";
		reg = <0 0x1a040000 0 0x1000>;
	};

	seninf2_mux@1a041000 {
		compatible = "mediatek,seninf2_mux";
		reg = <0 0x1a041000 0 0x1000>;
	};

	seninf3_mux@1a042000 {
		compatible = "mediatek,seninf3_mux";
		reg = <0 0x1a042000 0 0x1000>;
	};

	seninf4_mux@1a043000 {
		compatible = "mediatek,seninf4_mux";
		reg = <0 0x1a043000 0 0x1000>;
	};

	seninf5_mux@1a044000 {
		compatible = "mediatek,seninf5_mux";
		reg = <0 0x1a044000 0 0x1000>;
	};

	seninf6_mux@1a045000 {
		compatible = "mediatek,seninf6_mux";
		reg = <0 0x1a045000 0 0x1000>;
	};

	seninf7_mux@1a046000 {
		compatible = "mediatek,seninf7_mux";
		reg = <0 0x1a046000 0 0x1000>;
	};

	seninf8_mux@1a047000 {
		compatible = "mediatek,seninf8_mux";
		reg = <0 0x1a047000 0 0x1000>;
	};

	mipi_rx_config_csi0@1a040000 {
		compatible = "mediatek,mipi_rx_config_csi0";
		reg = <0 0x1a040000 0 0x1000>;
	};

	mipi_rx_config_csi1@1a041000 {
		compatible = "mediatek,mipi_rx_config_csi1";
		reg = <0 0x1a041000 0 0x1000>;
	};

	mipi_rx_config_csi2@1a042000 {
		compatible = "mediatek,mipi_rx_config_csi2";
		reg = <0 0x1a042000 0 0x1000>;
	};

	mipi_rx_config_csi3@1a043000 {
		compatible = "mediatek,mipi_rx_config_csi3";
		reg = <0 0x1a043000 0 0x1000>;
	};

	mipi_rx_config_csi4@1a044000 {
		compatible = "mediatek,mipi_rx_config_csi4";
		reg = <0 0x1a044000 0 0x1000>;
	};

	cphy_tx_config@1a040000 {
		compatible = "mediatek,cphy_tx_config";
		reg = <0 0x1a040000 0 0x1000>;
	};

	scam@1a044000 {
		compatible = "mediatek,scam";
		reg = <0 0x1a044000 0 0x1000>;
	};

	ccir656@1a044000 {
		compatible = "mediatek,ccir656";
		reg = <0 0x1a044000 0 0x1000>;
	};

	n3d_ctl_a@1a040000 {
		compatible = "mediatek,n3d_ctl_a";
		reg = <0 0x1a040000 0 0x1000>;
	};

	n3d_ctl_b@1a041000 {
		compatible = "mediatek,n3d_ctl_b";
		reg = <0 0x1a041000 0 0x1000>;
	};

	n3d_ctl_c@1a042000 {
		compatible = "mediatek,n3d_ctl_c";
		reg = <0 0x1a042000 0 0x1000>;
	};

	n3d_ctl_d@1a043000 {
		compatible = "mediatek,n3d_ctl_d";
		reg = <0 0x1a043000 0 0x1000>;
	};

	ccu@1a080000 {
		compatible = "mediatek,ccu";
		reg = <0 0x1a080000 0 0x1000>;
		interrupts = <GIC_SPI 248 IRQ_TYPE_LEVEL_LOW>;
	};

	alc@60000000 {
		compatible = "mediatek,alc";
		reg = <0 0x60000000 0 0x1000>;
	};

	md_config@80000000 {
		compatible = "mediatek,md_config";
		reg = <0 0x80000000 0 0x1000>;
	};

	md_uart0@80010000 {
		compatible = "mediatek,md_uart0";
		reg = <0 0x80010000 0 0x1000>;
	};

	md_p_dma@80020000 {
		compatible = "mediatek,md_p_dma";
		reg = <0 0x80020000 0 0x1000>;
	};

	md_gpt@80030000 {
		compatible = "mediatek,md_gpt";
		reg = <0 0x80030000 0 0x1000>;
	};

	simif1@80040000 {
		compatible = "mediatek,simif1";
		reg = <0 0x80040000 0 0x1000>;
		interrupts = <GIC_SPI 264 IRQ_TYPE_LEVEL_LOW>;
	};

	simif2@80050000 {
		compatible = "mediatek,simif2";
		reg = <0 0x80050000 0 0x1000>;
		interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_LOW>;
	};

	md_peri_misc@80060000 {
		compatible = "mediatek,md_peri_misc";
		reg = <0 0x80060000 0 0x1000>;
		interrupts = <GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH>;
	};

	md_cirq@f0070000 {
		compatible = "mediatek,md_cirq";
		reg = <0 0xf0070000 0 0x1000>;
	};

	md_debug1@80080000 {
		compatible = "mediatek,md_debug1";
		reg = <0 0x80080000 0 0x1000>;
	};

	md_debug2@80090000 {
		compatible = "mediatek,md_debug2";
		reg = <0 0x80090000 0 0x1000>;
	};

	md_debug3@800a0000 {
		compatible = "mediatek,md_debug3";
		reg = <0 0x800a0000 0 0x1000>;
	};

	mdpar_dbgmon@800b0000 {
		compatible = "mediatek,mdpar_dbgmon";
		reg = <0 0x800b0000 0 0x1000>;
	};

	md_peri_clk_ctl@800c0000 {
		compatible = "mediatek,md_peri_clk_ctl";
		reg = <0 0x800c0000 0 0x1000>;
	};

	md_topsm@f00d0000 {
		compatible = "mediatek,md_topsm";
		reg = <0 0xf00d0000 0 0x1000>;
	};

	md_ost@f00e0000 {
		compatible = "mediatek,md_ost";
		reg = <0 0xf00e0000 0 0x1000>;
	};

	md_rgu@f00f0000 {
		compatible = "mediatek,md_rgu";
		reg = <0 0xf00f0000 0 0x1000>;
	};

	md_i2c@80100000 {
		compatible = "mediatek,md_i2c";
		reg = <0 0x80100000 0 0x1000>;
	};

	md_eint@80110000 {
		compatible = "mediatek,md_eint";
		reg = <0 0x80110000 0 0x1000>;
	};

	md_clkctl@80120000 {
		compatible = "mediatek,md_clkctl";
		reg = <0 0x80120000 0 0x1000>;
	};

	md_global_con_dcm@80130000 {
		compatible = "mediatek,md_global_con_dcm";
		reg = <0 0x80130000 0 0x1000>;
	};

	md_pll_mixedsys@80140000 {
		compatible = "mediatek,md_pll_mixedsys";
		reg = <0 0x80140000 0 0x1000>;
	};

	md_clksw@80150000 {
		compatible = "mediatek,md_clksw";
		reg = <0 0x80150000 0 0x1000>;
	};

	a7_ost@f0160000 {
		compatible = "mediatek,a7_ost";
		reg = <0 0xf0160000 0 0x1000>;
	};

	md_lite_gpt@80170000 {
		compatible = "mediatek,md_lite_gpt";
		reg = <0 0x80170000 0 0x1000>;
	};

	md_ps2a7_pccif@80180000 {
		compatible = "mediatek,md_ps2a7_pccif";
		reg = <0 0x80180000 0 0x1000>;
	};

	md_a72ps_pccif@80190000 {
		compatible = "mediatek,md_a72ps_pccif";
		reg = <0 0x80190000 0 0x1000>;
	};

	mdperi_mbist_config@801a0000 {
		compatible = "mediatek,mdperi_mbist_config";
		reg = <0 0x801a0000 0 0x1000>;
	};

	md_sdf_top@801b0000 {
		compatible = "mediatek,md_sdf_top";
		reg = <0 0x801b0000 0 0x1000>;
	};

	psmcu_misc@80200000 {
		compatible = "mediatek,psmcu_misc";
		reg = <0 0x80200000 0 0x1000>;
	};

	psmcu_busmon@80210000 {
		compatible = "mediatek,psmcu_busmon";
		reg = <0 0x80210000 0 0x1000>;
	};

	md_pcm@80220000 {
		compatible = "mediatek,md_pcm";
		reg = <0 0x80220000 0 0x1000>;
	};

	psmcu_mbist_config@80240000 {
		compatible = "mediatek,psmcu_mbist_config";
		reg = <0 0x80240000 0 0x1000>;
	};

	md_elm@80250000 {
		compatible = "mediatek,md_elm";
		reg = <0 0x80250000 0 0x1000>;
	};

	md_abm@80260000 {
		compatible = "mediatek,md_abm";
		reg = <0 0x80260000 0 0x1000>;
	};

	md_soe@80310000 {
		compatible = "mediatek,md_soe";
		reg = <0 0x80310000 0 0x1000>;
		interrupts = <GIC_SPI 266 IRQ_TYPE_LEVEL_LOW>;
	};

	md_infra_busmon@80320000 {
		compatible = "mediatek,md_infra_busmon";
		reg = <0 0x80320000 0 0x1000>;
	};

	md_uart1@80330000 {
		compatible = "mediatek,md_uart1";
		reg = <0 0x80330000 0 0x1000>;
	};

	md_uart2@80340000 {
		compatible = "mediatek,md_uart2";
		reg = <0 0x80340000 0 0x1000>;
	};

	mdinfra_mbist_config@80350000 {
		compatible = "mediatek,mdinfra_mbist_config";
		reg = <0 0x80350000 0 0x1000>;
	};

	mdsys_mbist_config@80360000 {
		compatible = "mediatek,mdsys_mbist_config";
		reg = <0 0x80360000 0 0x1000>;
	};

	mdsmicfg@803a0000 {
		compatible = "mediatek,mdsmicfg";
		reg = <0 0x803a0000 0 0x1000>;
	};

	mdinfra_misc@803b0000 {
		compatible = "mediatek,mdinfra_misc";
		reg = <0 0x803b0000 0 0x1000>;
	};

	md_bus_recoder@803c0000 {
		compatible = "mediatek,md_bus_recoder";
		reg = <0 0x803c0000 0 0x1000>;
	};

	md_ppc_top@803d0000 {
		compatible = "mediatek,md_ppc_top";
		reg = <0 0x803d0000 0 0x1000>;
	};

	a7_wdt@f0400000 {
		compatible = "mediatek,a7_wdt";
		reg = <0 0xf0400000 0 0x1000>;
	};

	a7_mbist_config@f0410000 {
		compatible = "mediatek,a7_mbist_config";
		reg = <0 0xf0410000 0 0x1000>;
	};

	a7_cirq@f0420000 {
		compatible = "mediatek,a7_cirq";
		reg = <0 0xf0420000 0 0x1000>;
	};

	pf_bsi_apb1@80200000 {
		compatible = "mediatek,pf_bsi_apb1";
		reg = <0 0x80200000 0 0x1000>;
	};

	pf_bsi_apb2@80201000 {
		compatible = "mediatek,pf_bsi_apb2";
		reg = <0 0x80201000 0 0x1000>;
	};

	rfic1_bsispi@80202000 {
		compatible = "mediatek,rfic1_bsispi";
		reg = <0 0x80202000 0 0x1000>;
	};

	rfic2_bsispi@80203000 {
		compatible = "mediatek,rfic2_bsispi";
		reg = <0 0x80203000 0 0x1000>;
	};

	mipi0_bsispi@80205000 {
		compatible = "mediatek,mipi0_bsispi";
		reg = <0 0x80205000 0 0x1000>;
	};

	mipi1_bsispi@80206000 {
		compatible = "mediatek,mipi1_bsispi";
		reg = <0 0x80206000 0 0x1000>;
	};

	idc_suart@80207000 {
		compatible = "mediatek,idc_suart";
		reg = <0 0x80207000 0 0x1000>;
	};

	mdm_psys_misc@8020d000 {
		compatible = "mediatek,mdm_psys_misc";
		reg = <0 0x8020d000 0 0x1000>;
	};

	mdm_psys_mbistcon@8020e000 {
		compatible = "mediatek,mdm_psys_mbistcon";
		reg = <0 0x8020e000 0 0x1000>;
	};

	md1_abb_mixedsys@8020c000 {
		compatible = "mediatek,md1_abb_mixedsys";
		reg = <0 0x8020c000 0 0x1000>;
	};

	md2_abb_mixedsys@8020c000 {
		compatible = "mediatek,md2_abb_mixedsys";
		reg = <0 0x8020c000 0 0x1000>;
	};

	idma@82000000 {
		compatible = "mediatek,idma";
		reg = <0 0x82000000 0 0x1000>;
	};

	ahb2dspio@82800000 {
		compatible = "mediatek,ahb2dspio";
		reg = <0 0x82800000 0 0x1000>;
	};

	md2g_confg@82c00000 {
		compatible = "mediatek,md2g_confg";
		reg = <0 0x82c00000 0 0x1000>;
	};

	apc@82c30000 {
		compatible = "mediatek,apc";
		reg = <0 0x82c30000 0 0x1000>;
	};

	csd_acc@82c70000 {
		compatible = "mediatek,csd_acc";
		reg = <0 0x82c70000 0 0x1000>;
	};

	share_d1@82ca0000 {
		compatible = "mediatek,share_d1";
		reg = <0 0x82ca0000 0 0x1000>;
	};

	irdma@82cb0000 {
		compatible = "mediatek,irdma";
		reg = <0 0x82cb0000 0 0x1000>;
	};

	patch@82cc0000 {
		compatible = "mediatek,patch";
		reg = <0 0x82cc0000 0 0x1000>;
	};

	mdafe@82cd0000 {
		compatible = "mediatek,mdafe";
		reg = <0 0x82cd0000 0 0x1000>;
	};

	bfe@82ce0000 {
		compatible = "mediatek,bfe";
		reg = <0 0x82ce0000 0 0x1000>;
	};

	modem_lite_confg@83000000 {
		compatible = "mediatek,modem_lite_confg";
		reg = <0 0x83000000 0 0x1000>;
	};

	modem_lite_topsm@83010000 {
		compatible = "mediatek,modem_lite_topsm";
		reg = <0 0x83010000 0 0x1000>;
	};

	tdma@83020000 {
		compatible = "mediatek,tdma";
		reg = <0 0x83020000 0 0x1000>;
	};

	shreg2@83030000 {
		compatible = "mediatek,shreg2";
		reg = <0 0x83030000 0 0x1000>;
	};

	divider@83040000 {
		compatible = "mediatek,divider";
		reg = <0 0x83040000 0 0x1000>;
	};

	fcs@83050000 {
		compatible = "mediatek,fcs";
		reg = <0 0x83050000 0 0x1000>;
	};

	gcu@83060000 {
		compatible = "mediatek,gcu";
		reg = <0 0x83060000 0 0x1000>;
	};

	bsi_2g@83070000 {
		compatible = "mediatek,bsi_2g";
		reg = <0 0x83070000 0 0x1000>;
	};

	bpi_2g@83080000 {
		compatible = "mediatek,bpi_2g";
		reg = <0 0x83080000 0 0x1000>;
	};

	afc_2g@83090000 {
		compatible = "mediatek,afc_2g";
		reg = <0 0x83090000 0 0x1000>;
	};

	tdd@84000000 {
		compatible = "mediatek,tdd";
		reg = <0 0x84000000 0 0x1000>;
	};

	l2ulsbdma@85000000 {
		compatible = "mediatek,l2ulsbdma";
		reg = <0 0x85000000 0 0x1000>;
	};

	l2ulhbdma@85010000 {
		compatible = "mediatek,l2ulhbdma";
		reg = <0 0x85010000 0 0x1000>;
	};

	l2dlsbdma@85020000 {
		compatible = "mediatek,l2dlsbdma";
		reg = <0 0x85020000 0 0x1000>;
	};

	l2dlhbdma@85030000 {
		compatible = "mediatek,l2dlhbdma";
		reg = <0 0x85030000 0 0x1000>;
	};

	l2mbist@85040000 {
		compatible = "mediatek,l2mbist";
		reg = <0 0x85040000 0 0x1000>;
	};

	l2pseuphy@85050000 {
		compatible = "mediatek,l2pseuphy";
		reg = <0 0x85050000 0 0x1000>;
	};

	l2hwlog@85058000 {
		compatible = "mediatek,l2hwlog";
		reg = <0 0x85058000 0 0x1000>;
	};

	l2soindma@85060000 {
		compatible = "mediatek,l2soindma";
		reg = <0 0x85060000 0 0x1000>;
	};

	l2sooutdma@85070000 {
		compatible = "mediatek,l2sooutdma";
		reg = <0 0x85070000 0 0x1000>;
	};

	l2ullmac@85080000 {
		compatible = "mediatek,l2ullmac";
		reg = <0 0x85080000 0 0x1000>;
	};

	l2dllmac@85090000 {
		compatible = "mediatek,l2dllmac";
		reg = <0 0x85090000 0 0x1000>;
	};

	l2calmac@85098000 {
		compatible = "mediatek,l2calmac";
		reg = <0 0x85098000 0 0x1000>;
	};

	l2ulfifomng@850a0000 {
		compatible = "mediatek,l2ulfifomng";
		reg = <0 0x850a0000 0 0x1000>;
	};

	l2dlfifomng@850a4000 {
		compatible = "mediatek,l2dlfifomng";
		reg = <0 0x850a4000 0 0x1000>;
	};

	l2sofifomng@850a8000 {
		compatible = "mediatek,l2sofifomng";
		reg = <0 0x850a8000 0 0x1000>;
	};

	l2sec@850b0000 {
		compatible = "mediatek,l2sec";
		reg = <0 0x850b0000 0 0x1000>;
	};

	l2ulsecctl@850b4000 {
		compatible = "mediatek,l2ulsecctl";
		reg = <0 0x850b4000 0 0x1000>;
	};

	l2dlsecctl@850b8000 {
		compatible = "mediatek,l2dlsecctl";
		reg = <0 0x850b8000 0 0x1000>;
	};

	l2sosecctl@850bc000 {
		compatible = "mediatek,l2sosecctl";
		reg = <0 0x850bc000 0 0x1000>;
	};

	l2misc@850c0000 {
		compatible = "mediatek,l2misc";
		reg = <0 0x850c0000 0 0x1000>;
	};

	l2ulbuf@850e0000 {
		compatible = "mediatek,l2ulbuf";
		reg = <0 0x850e0000 0 0x1000>;
	};

	l2dlbuf@850f0000 {
		compatible = "mediatek,l2dlbuf";
		reg = <0 0x850f0000 0 0x1000>;
	};

	mdl1ao@f60f0000 {
		compatible = "mediatek,mdl1ao";
		reg = <0 0xf60f0000 0 0x1000>;
	};

	modem_confg@87000000 {
		compatible = "mediatek,modem_confg";
		reg = <0 0x87000000 0 0x1000>;
	};

	modem_topsm@87010000 {
		compatible = "mediatek,modem_topsm";
		reg = <0 0x87010000 0 0x1000>;
	};

	bsi_3g@87070000 {
		compatible = "mediatek,bsi_3g";
		reg = <0 0x87070000 0 0x1000>;
	};

	bpi_3g@87080000 {
		compatible = "mediatek,bpi_3g";
		reg = <0 0x87080000 0 0x1000>;
	};

	afc_3g@87090000 {
		compatible = "mediatek,afc_3g";
		reg = <0 0x87090000 0 0x1000>;
	};

	wcdma_timer@870a0000 {
		compatible = "mediatek,wcdma_timer";
		reg = <0 0x870a0000 0 0x1000>;
	};

	dpa_bc@870b0000 {
		compatible = "mediatek,dpa_bc";
		reg = <0 0x870b0000 0 0x1000>;
	};

	pfc_encode@870c0000 {
		compatible = "mediatek,pfc_encode";
		reg = <0 0x870c0000 0 0x1000>;
	};

	pfc_decode@870d0000 {
		compatible = "mediatek,pfc_decode";
		reg = <0 0x870d0000 0 0x1000>;
	};

	hspasys_1_confg@87200000 {
		compatible = "mediatek,hspasys_1_confg";
		reg = <0 0x87200000 0 0x1000>;
	};

	hseq@87210000 {
		compatible = "mediatek,hseq";
		reg = <0 0x87210000 0 0x1000>;
	};

	hsce@87220000 {
		compatible = "mediatek,hsce";
		reg = <0 0x87220000 0 0x1000>;
	};

	hspasys_1_mbist@87230000 {
		compatible = "mediatek,hspasys_1_mbist";
		reg = <0 0x87230000 0 0x1000>;
	};

	hspasys_2_confg@87400000 {
		compatible = "mediatek,hspasys_2_confg";
		reg = <0 0x87400000 0 0x1000>;
	};

	hseq_dc@87410000 {
		compatible = "mediatek,hseq_dc";
		reg = <0 0x87410000 0 0x1000>;
	};

	hsce_dc@87420000 {
		compatible = "mediatek,hsce_dc";
		reg = <0 0x87420000 0 0x1000>;
	};

	rake_dc@87430000 {
		compatible = "mediatek,rake_dc";
		reg = <0 0x87430000 0 0x1000>;
	};

	hspasys_2_mbist@87440000 {
		compatible = "mediatek,hspasys_2_mbist";
		reg = <0 0x87440000 0 0x1000>;
	};

	uea_uia_u0@87600000 {
		compatible = "mediatek,uea_uia_u0";
		reg = <0 0x87600000 0 0x1000>;
	};

	uea_uia_u1@87610000 {
		compatible = "mediatek,uea_uia_u1";
		reg = <0 0x87610000 0 0x1000>;
	};

	dpa_rlc@87620000 {
		compatible = "mediatek,dpa_rlc";
		reg = <0 0x87620000 0 0x1000>;
	};

	dpa_mac@87630000 {
		compatible = "mediatek,dpa_mac";
		reg = <0 0x87630000 0 0x1000>;
	};

	upa@f0920000 {
		compatible = "mediatek,upa";
		reg = <0 0xf0920000 0 0x1000>;
	};

	h_rxbrp@87650000 {
		compatible = "mediatek,h_rxbrp";
		reg = <0 0x87650000 0 0x1000>;
	};

	rxbrp@87660000 {
		compatible = "mediatek,rxbrp";
		reg = <0 0x87660000 0 0x1000>;
	};

	hspasys_3_confg@f0910000 {
		compatible = "mediatek,hspasys_3_confg";
		reg = <0 0xf0910000 0 0x1000>;
	};

	txbrp@87680000 {
		compatible = "mediatek,txbrp";
		reg = <0 0x87680000 0 0x1000>;
	};

	txcrp@87690000 {
		compatible = "mediatek,txcrp";
		reg = <0 0x87690000 0 0x1000>;
	};

	h_txbrp@876a0000 {
		compatible = "mediatek,h_txbrp";
		reg = <0 0x876a0000 0 0x1000>;
	};

	txupc@876b0000 {
		compatible = "mediatek,txupc";
		reg = <0 0x876b0000 0 0x1000>;
	};

	bc@876c0000 {
		compatible = "mediatek,bc";
		reg = <0 0x876c0000 0 0x1000>;
	};

	dbg_tx@876d0000 {
		compatible = "mediatek,dbg_tx";
		reg = <0 0x876d0000 0 0x1000>;
	};

	hspasys_3_mbist@876e0000 {
		compatible = "mediatek,hspasys_3_mbist";
		reg = <0 0x876e0000 0 0x1000>;
	};

	rxsrp@87800000 {
		compatible = "mediatek,rxsrp";
		reg = <0 0x87800000 0 0x1000>;
	};

	indec@87810000 {
		compatible = "mediatek,indec";
		reg = <0 0x87810000 0 0x1000>;
	};

	rake_0@87820000 {
		compatible = "mediatek,rake_0";
		reg = <0 0x87820000 0 0x1000>;
	};

	rake_1@87830000 {
		compatible = "mediatek,rake_1";
		reg = <0 0x87830000 0 0x1000>;
	};

	rake_2@87840000 {
		compatible = "mediatek,rake_2";
		reg = <0 0x87840000 0 0x1000>;
	};

	searcher@87850000 {
		compatible = "mediatek,searcher";
		reg = <0 0x87850000 0 0x1000>;
	};

	rxdfe@87860000 {
		compatible = "mediatek,rxdfe";
		reg = <0 0x87860000 0 0x1000>;
	};

	hspasys_4_confg@87870000 {
		compatible = "mediatek,hspasys_4_confg";
		reg = <0 0x87870000 0 0x1000>;
	};

	dbg@87880000 {
		compatible = "mediatek,dbg";
		reg = <0 0x87880000 0 0x1000>;
	};

	dwrap0@87890000 {
		compatible = "mediatek,dwrap0";
		reg = <0 0x87890000 0 0x1000>;
	};

	log3g@878a0000 {
		compatible = "mediatek,log3g";
		reg = <0 0x878a0000 0 0x1000>;
	};

	hspasys_4_mbist@878b0000 {
		compatible = "mediatek,hspasys_4_mbist";
		reg = <0 0x878b0000 0 0x1000>;
	};

	dwrap1@878c0000 {
		compatible = "mediatek,dwrap1";
		reg = <0 0x878c0000 0 0x1000>;
	};

	c2ksys@38000000 {
		compatible = "mediatek,c2ksys";
		reg = <0 0x38000000 0 0x1000>;
	};

	c2k_rccif_ps_c2k@a0211000 {
		compatible = "mediatek,c2k_rccif_ps_c2k";
		reg = <0 0xa0211000 0 0x1000>;
	};

	c2k_rccif_l1_c2k@a0211400 {
		compatible = "mediatek,c2k_rccif_l1_c2k";
		reg = <0 0xa0211400 0 0x1000>;
	};

	c2k_md2md_pccif_md1@a0211800 {
		compatible = "mediatek,c2k_md2md_pccif_md1";
		reg = <0 0xa0211800 0 0x1000>;
	};

	c2k_rccif_c2k_ps@a0213000 {
		compatible = "mediatek,c2k_rccif_c2k_ps";
		reg = <0 0xa0213000 0 0x1000>;
	};

	c2k_rccif_c2k_l1@a0213400 {
		compatible = "mediatek,c2k_rccif_c2k_l1";
		reg = <0 0xa0213400 0 0x1000>;
	};

	c2k_md2md_pccif_md2@a0213800 {
		compatible = "mediatek,c2k_md2md_pccif_md2";
		reg = <0 0xa0213800 0 0x1000>;
	};

	c2k_ccif1@a020c000 {
		compatible = "mediatek,c2k_ccif1";
		reg = <0 0xa020c000 0 0x1000>;
	};

	mt_soc_ul1_pcm {
		compatible = "mediatek,mt_soc_pcm_capture";
	};

	mt_soc_voice_md1 {
		compatible = "mediatek,mt_soc_pcm_voice_md1";
	};

	mt_soc_hdmi_pcm {
		compatible = "mediatek,mt_soc_pcm_hdmi";
	};

	mt_soc_uldlloopback_pcm {
		compatible = "mediatek,mt_soc_pcm_uldlloopback";
	};

	mt_soc_i2s0_pcm {
		compatible = "mediatek,mt_soc_pcm_dl1_i2s0";
	};

	mt_soc_mrgrx_pcm {
		compatible = "mediatek,mt_soc_pcm_mrgrx";
	};

	mt_soc_mrgrx_awb_pcm {
		compatible = "mediatek,mt_soc_pcm_mrgrx_awb";
	};

	mt_soc_fm_i2s_pcm {
		compatible = "mediatek,mt_soc_pcm_fm_i2s";
	};

	mt_soc_fm_i2s_awb_pcm {
		compatible = "mediatek,mt_soc_pcm_fm_i2s_awb";
	};

	mt_soc_i2s0dl1_pcm {
		compatible = "mediatek,mt_soc_pcm_dl1_i2s0dl1";
	};

	mt_soc_dl1_awb_pcm {
		compatible = "mediatek,mt_soc_pcm_dl1_awb";
	};

	mt_soc_voice_md1_bt {
		compatible = "mediatek,mt_soc_pcm_voice_md1_bt";
	};

	mt_soc_voip_bt_out {
		compatible = "mediatek,mt_soc_pcm_dl1_bt";
	};

	mt_soc_voip_bt_in {
		compatible = "mediatek,mt_soc_pcm_bt_dai";
	};

	mt_soc_tdmrx_pcm {
		compatible = "mediatek,mt_soc_tdm_capture";
	};

	mt_soc_fm_mrgtx_pcm {
		compatible = "mediatek,mt_soc_pcm_fmtx";
	};

	mt_soc_ul2_pcm {
		compatible = "mediatek,mt_soc_pcm_capture2";
	};

	mt_soc_i2s0_awb_pcm {
		compatible = "mediatek,mt_soc_pcm_i2s0_awb";
	};

	mt_soc_voice_md2 {
		compatible = "mediatek,mt_soc_pcm_voice_md2";
	};

	mt_soc_routing_pcm {
		compatible = "mediatek,mt_soc_pcm_routing";
		/*i2s1clk-gpio = <7 6>;*/
		/*i2s1dat-gpio = <5 6>;*/
		/*i2s1mclk-gpio = <9 6>;*/
		/*i2s1ws-gpio = <6 6>;*/
	};

	mt_soc_voice_md2_bt {
		compatible = "mediatek,mt_soc_pcm_voice_md2_bt";
	};

	mt_soc_hp_impedance_pcm {
		compatible = "mediatek,mt_soc_pcm_hp_impedance";
	};

	mt_soc_codec_name {
		compatible = "mediatek,mt_soc_codec_63xx";
		use_hp_depop_flow = <0>; /* select 1: use, 0: not use */
		use_ul_260k = <0>; /* select 1: use, 0: not use */
	};

	mt_soc_dummy_pcm {
		compatible = "mediatek,mt_soc_pcm_dummy";
	};

	mt_soc_codec_dummy_name {
		compatible = "mediatek,mt_soc_codec_dummy";
	};

	mt_soc_routing_dai_name {
		compatible = "mediatek,mt_soc_dai_routing";
	};

	mt_soc_dai_name {
		compatible = "mediatek,mt_soc_dai_stub";
	};

	mt_soc_dl2_pcm {
		compatible = "mediatek,mt_soc_pcm_dl2";
	};

	mt_soc_anc_pcm {
		compatible = "mediatek,mt_soc_pcm_anc";
	};

	mt_soc_pcm_voice_ultra {
		compatible = "mediatek,mt_soc_pcm_voice_ultra";
	};

	mt_soc_pcm_voice_usb {
		compatible = "mediatek,mt_soc_pcm_voice_usb";
	};

	mt_soc_pcm_voice_usb_echoref {
		compatible = "mediatek,mt_soc_pcm_voice_usb_echoref";
	};

	mt_soc_machine {
		compatible = "mediatek,audio";
	};

	irtx_pwm:irtx_pwm {
		compatible = "mediatek,irtx-pwm";
		pwm_ch = <2>;
		pwm_data_invert = <0>;
	};

};

#include "mt6356.dtsi"

#include "cust_mt6763_msdc.dtsi"
