################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2024/05/18 20:45:47)
# requested at line 3 in /student/mwalek/Vivado/uec2_lab3_student/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init

fpga/rtl/clk_wiz_0.v
fpga/rtl/clk_wiz_0_clk_wiz.v
fpga/rtl/top_vga_basys3.sv
rtl/draw_mouse.sv
rtl/hold.sv
rtl/top_vga.sv
rtl/vga_if.sv
sim/common/tiff_writer.sv
sim/top_fpga/top_fpga_tb.sv
sim/top_vga/top_vga_tb.sv
rtl/vga_pkg.sv
sim/vga_timing/vga_timing_tb.sv
rtl/vga_timing.sv
rtl/draw_rect.sv
rtl/draw_bg.sv
sim/common/glbl.v

################ VHDL Auto-config Directives ################

+dvt_init_xilinx+UNISIM
+dvt_env+DVT_XILINX_HOME=/home_local/Xilinx/Vivado/2021.2/

+dvt_init -work work

rtl/Ps2Interface.vhd
rtl/MouseDisplay.vhd
rtl/MouseCtl.vhd

