/*********************************************************************
 *
 *                  OSC API definitions
 *
 *********************************************************************
 * FileName:        OSC.h
 * Dependencies:
 * Processor:       PIC32
 *
 *
 * Complier:        MPLAB C32
 *                  MPLAB IDE
 * Company:         Microchip Technology, Inc.
 *
 * Software License Agreement
 *
 * The software supplied herewith by Microchip Technology Incorporated
 * (the “Company”) for its Daytona/PIC24F Microcontroller is intended
 * and supplied to you, the Company’s customer, for use solely and
 * exclusively on Microchip Daytona/PIC24F Microcontroller products.
 * The software is owned by the Company and/or its supplier, and is
 * protected under applicable copyright laws. All rights are reserved.
 * Any use in violation of the foregoing restrictions may subject the
 * user to criminal sanctions under applicable laws, as well as to
 * civil liability for the breach of the terms and conditions of this
 * license.
 *
 * THIS SOFTWARE IS PROVIDED IN AN “AS IS” CONDITION. NO WARRANTIES,
 * WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED
 * TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
 * PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. THE COMPANY SHALL NOT,
 * IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL OR
 * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
 *
 *
 * $Id: OSC.h,v 1.6 2006/10/13 21:24:31 C12532 Exp $
 * $Name:  $
 ********************************************************************/

#ifndef OSC_H_
#define OSC_H_

#include <p32xxxx.h>
#include <peripheral/lock.h>

#define _OSC_

/*********************************************************************
 * Function:        OSCConfig(unsigned long int32_t source, unsigned long int32_t mult, unsigned long int32_t post, unsigned long int32_t div)
 *
 * Description:	    Sets Osc options and clock source
 *
 * PreCondition:    Interrupts must be disabled and DMA suspended or disabled
 *
 * Inputs:	    	Clock source, PLL multiplier, PLL postscaler, FRC divisor - see below
 *
 * Output:          None
 *
 * Example:	    	OSCConfig( OSC_POSC, OSC_PLL_MULT_24, OSC_PLL_POST_256, OSC_FRC_POST_64 )
 *
 * Note:	    	Forces cpu clock source to FRC(no divisor, no PLL), configures new clock
 * 		     		source and then switches to the new clock source
 *
 *		    		Unused parameters are set to zero/default values.
 ********************************************************************/
void OSCConfig(unsigned long int source, unsigned long int mult, unsigned long int post, unsigned long int div);

	/******************************************************************************
	 * Available options for source parameter
	 *****************************************************************************/
		// CPU Oscillator modes - values are mutually exclusive
		#define OSC_FRC_DIV 	(7 << _OSCCON_NOSC_POSITION)
		#define OSC_FRC_DIV16 	(6 << _OSCCON_NOSC_POSITION)
		#define OSC_LPRC        (5 << _OSCCON_NOSC_POSITION)
		#define OSC_SOSC        (4 << _OSCCON_NOSC_POSITION)
		#define OSC_POSC_PLL 	(3 << _OSCCON_NOSC_POSITION)
		#define OSC_POSC        (2 << _OSCCON_NOSC_POSITION)
		#define OSC_FRC_PLL 	(1 << _OSCCON_NOSC_POSITION)
		#define OSC_FRC         (0 << _OSCCON_NOSC_POSITION)

	/******************************************************************************
	 * Available options for mult parameter
	 *****************************************************************************/
		// CPU PLL multiplier values - values are mutually exclusive
		#define OSC_PLL_MULT_24 (7 << _OSCCON_PLLMULT_POSITION)
		#define OSC_PLL_MULT_21 (6 << _OSCCON_PLLMULT_POSITION)
		#define OSC_PLL_MULT_20 (5 << _OSCCON_PLLMULT_POSITION)
		#define OSC_PLL_MULT_19 (4 << _OSCCON_PLLMULT_POSITION)
		#define OSC_PLL_MULT_18 (3 << _OSCCON_PLLMULT_POSITION)
		#define OSC_PLL_MULT_17 (2 << _OSCCON_PLLMULT_POSITION)
		#define OSC_PLL_MULT_16 (1 << _OSCCON_PLLMULT_POSITION)
		#define OSC_PLL_MULT_15 (0 << _OSCCON_PLLMULT_POSITION)

	/******************************************************************************
	 * Available options for post parameter
	 *****************************************************************************/
		// CPU PLL output divisor values - values are mutuallye exclusive
		#define OSC_PLL_POST_256 (7 << _OSCCON_PLLODIV_POSITION)
		#define OSC_PLL_POST_64  (6 << _OSCCON_PLLODIV_POSITION)
		#define OSC_PLL_POST_32  (5 << _OSCCON_PLLODIV_POSITION)
		#define OSC_PLL_POST_16  (4 << _OSCCON_PLLODIV_POSITION)
		#define OSC_PLL_POST_8   (3 << _OSCCON_PLLODIV_POSITION)
		#define OSC_PLL_POST_4   (2 << _OSCCON_PLLODIV_POSITION)
		#define OSC_PLL_POST_2   (1 << _OSCCON_PLLODIV_POSITION)
		#define OSC_PLL_POST_1   (0 << _OSCCON_PLLODIV_POSITION)

	/******************************************************************************
	 * Available options for div parameter
	 *****************************************************************************/
		// CPU FRC output divisor values - values are mutually exclusive
		#define OSC_FRC_POST_256 (7 << _OSCCON_FRCDIV_POSITION)
		#define OSC_FRC_POST_64  (6 << _OSCCON_FRCDIV_POSITION)
		#define OSC_FRC_POST_32  (5 << _OSCCON_FRCDIV_POSITION)
		#define OSC_FRC_POST_16  (4 << _OSCCON_FRCDIV_POSITION)
		#define OSC_FRC_POST_8   (3 << _OSCCON_FRCDIV_POSITION)
		#define OSC_FRC_POST_4   (2 << _OSCCON_FRCDIV_POSITION)
		#define OSC_FRC_POST_2   (1 << _OSCCON_FRCDIV_POSITION)
		#define OSC_FRC_POST_1   (0 << _OSCCON_FRCDIV_POSITION)
	/***********************************
	 * End parameter values
	 ************************************/

/*********************************************************************
 * Function:    mOSCSetPBDIV(config)
 *
 * Description:	Configures peripheral bus divisor
 *
 * PreCondition:Interrupts must be disabled and DMA suspended or disabled
 *
 * Inputs:	  	Desired configuration
 *
 * Output:      None
 *
 * Example:	  	mOSCSetPBDIV(  OSC_PB_DIV_8 )
 *
 ********************************************************************/
#define mOSCSetPBDIV(config)	mSysUnlockOpLock( (OSCCONSET = _OSCCON_PBDIV_MASK, OSCCONCLR = ((config)^(_OSCCON_PBDIV_MASK))))


	/******************************************************************************
	 * Available options for config parameter
	 *****************************************************************************/
		// CPU Peripheral Bus divisor values - values are mutually exclusive
		#define OSC_PB_DIV_8    (3 << _OSCCON_PBDIV_POSITION)
		#define OSC_PB_DIV_4    (2 << _OSCCON_PBDIV_POSITION)
		#define OSC_PB_DIV_2    (1 << _OSCCON_PBDIV_POSITION)
		#define OSC_PB_DIV_1    (0 << _OSCCON_PBDIV_POSITION)
	/***********************************
	 * End config parameter values
	 ************************************/


/*********************************************************************
 * Function:    mOSCGetPBDIV()
 *
 * Description:	Reads peripheral bus divisor
 *
 * PreCondition:None
 *
 * Inputs:	  	None
 *
 * Output:      None
 *
 * Example:	  	mOSCGetPBDIV()
 *
 ********************************************************************/
#define mOSCGetPBDIV() (OSCCONbits.PBDIV)


/*********************************************************************
 * Function:    mOSCClockFailStatus()
 *
 * Description:	Returns Clock Fail status. 1 = clock fail, 0 = no clock fail
 *
 * PreCondition: None
 *
 * Inputs:	  	None
 *
 * Output:      None
 *
 * Example:	  	mOSCClockFailStatus()
 *
 ********************************************************************/
#define mOSCClockFailStatus (OSCCONbits.CF)


/*********************************************************************
 * Function:      	mOSCEnableSOSC()
 *
 * Description:	  	Enables the LPRC
 *
 * PreCondition:    Interrupts must be disabled and DMA suspended or disabled
 *
 * Inputs:	  		None
 *
 * Output:        	None
 *
 * Example:	  		mOSCEnableSOSC()
 *
 ********************************************************************/
#define mOSCEnableSOSC() mSysUnlockOpLock(OSCCONSET = _OSCCON_SOCEN_MASK)


/*********************************************************************
 * Function:      	mOSCDisableSOSC(config)
 *
 * Description:	  	Disables SOSC
 *
 * PreCondition:    Interrupts must be disabled and DMA suspended or disabled
 *
 * Inputs:	  		None
 *
 * Output:        	None
 *
 * Example:	  		mOSCDisableSOSC()
 *
 ********************************************************************/
#define mOSCDisableSOSC() mSysUnlockOpLock(OSCCONCLR = _OSCCON_SOCEN_MASK)



#endif
