### Please refer to the following links
- Spec: https://github.com/SamChang03/Logic-Design-Lab/blob/main/Lab01/Lab01_Verilog.pdf
- Report: https://github.com/SamChang03/Logic-Design-Lab/blob/main/Lab01/110030039_report.pdf
