Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Oct 13 01:18:08 2024
| Host         : LeeJaePyeongDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.424        0.000                      0                12238        0.048        0.000                      0                12238        9.020        0.000                       0                  4392  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.424        0.000                      0                12238        0.048        0.000                      0                12238        9.020        0.000                       0                  4392  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.687ns  (logic 7.903ns (47.359%)  route 8.784ns (52.641%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        1.645     2.939    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/s00_axi_aclk
    SLICE_X39Y84         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.419     3.358 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel_reg[4]/Q
                         net (fo=25, routed)          1.547     4.905    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel[4]
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.296     5.201 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_55/O
                         net (fo=2, routed)           0.702     5.903    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_55_n_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.027 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_59/O
                         net (fo=1, routed)           0.000     6.027    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_59_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.403 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.403    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_25_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.726 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_75/O[1]
                         net (fo=2, routed)           0.931     7.657    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_75_n_6
    SLICE_X29Y75         LUT4 (Prop_lut4_I3_O)        0.300     7.957 f  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_49/O
                         net (fo=2, routed)           0.739     8.697    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_49_n_0
    SLICE_X31Y73         LUT4 (Prop_lut4_I2_O)        0.326     9.023 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_16/O
                         net (fo=2, routed)           0.483     9.505    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_16_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.901 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.910    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_3_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.129 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_2/O[0]
                         net (fo=1, routed)           1.070    11.200    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/A[11]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      4.012    15.212 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1/P[0]
                         net (fo=2, routed)           1.014    16.226    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_n_105
    SLICE_X36Y65         LUT4 (Prop_lut4_I1_O)        0.124    16.350 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_26/O
                         net (fo=1, routed)           0.000    16.350    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_26_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.863 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.863    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_15_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.980 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.980    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_10_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.097 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.097    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_5_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.214 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_4/CO[3]
                         net (fo=2, routed)           1.334    18.548    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_4_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I2_O)        0.124    18.672 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_1/O
                         net (fo=6, routed)           0.955    19.626    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_1_n_0
    SLICE_X36Y68         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        1.469    22.648    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/s00_axi_aclk
    SLICE_X36Y68         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[1]/C
                         clock pessimism              0.229    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X36Y68         FDRE (Setup_fdre_C_R)       -0.524    22.051    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.051    
                         arrival time                         -19.626    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.424ns  (required time - arrival time)
  Source:                 design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.687ns  (logic 7.903ns (47.359%)  route 8.784ns (52.641%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        1.645     2.939    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/s00_axi_aclk
    SLICE_X39Y84         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.419     3.358 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel_reg[4]/Q
                         net (fo=25, routed)          1.547     4.905    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel[4]
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.296     5.201 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_55/O
                         net (fo=2, routed)           0.702     5.903    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_55_n_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.027 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_59/O
                         net (fo=1, routed)           0.000     6.027    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_59_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.403 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.403    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_25_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.726 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_75/O[1]
                         net (fo=2, routed)           0.931     7.657    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_75_n_6
    SLICE_X29Y75         LUT4 (Prop_lut4_I3_O)        0.300     7.957 f  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_49/O
                         net (fo=2, routed)           0.739     8.697    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_49_n_0
    SLICE_X31Y73         LUT4 (Prop_lut4_I2_O)        0.326     9.023 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_16/O
                         net (fo=2, routed)           0.483     9.505    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_16_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.901 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.910    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_3_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.129 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_2/O[0]
                         net (fo=1, routed)           1.070    11.200    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/A[11]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      4.012    15.212 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1/P[0]
                         net (fo=2, routed)           1.014    16.226    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_n_105
    SLICE_X36Y65         LUT4 (Prop_lut4_I1_O)        0.124    16.350 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_26/O
                         net (fo=1, routed)           0.000    16.350    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_26_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.863 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.863    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_15_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.980 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.980    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_10_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.097 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.097    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_5_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.214 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_4/CO[3]
                         net (fo=2, routed)           1.334    18.548    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_4_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I2_O)        0.124    18.672 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_1/O
                         net (fo=6, routed)           0.955    19.626    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_1_n_0
    SLICE_X36Y68         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        1.469    22.648    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/s00_axi_aclk
    SLICE_X36Y68         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[2]/C
                         clock pessimism              0.229    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X36Y68         FDRE (Setup_fdre_C_R)       -0.524    22.051    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.051    
                         arrival time                         -19.626    
  -------------------------------------------------------------------
                         slack                                  2.424    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.687ns  (logic 7.903ns (47.359%)  route 8.784ns (52.641%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        1.645     2.939    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/s00_axi_aclk
    SLICE_X39Y84         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.419     3.358 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel_reg[4]/Q
                         net (fo=25, routed)          1.547     4.905    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel[4]
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.296     5.201 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_55/O
                         net (fo=2, routed)           0.702     5.903    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_55_n_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.027 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_59/O
                         net (fo=1, routed)           0.000     6.027    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_59_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.403 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.403    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_25_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.726 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_75/O[1]
                         net (fo=2, routed)           0.931     7.657    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_75_n_6
    SLICE_X29Y75         LUT4 (Prop_lut4_I3_O)        0.300     7.957 f  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_49/O
                         net (fo=2, routed)           0.739     8.697    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_49_n_0
    SLICE_X31Y73         LUT4 (Prop_lut4_I2_O)        0.326     9.023 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_16/O
                         net (fo=2, routed)           0.483     9.505    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_16_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.901 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.910    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_3_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.129 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_2/O[0]
                         net (fo=1, routed)           1.070    11.200    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/A[11]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      4.012    15.212 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1/P[0]
                         net (fo=2, routed)           1.014    16.226    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_n_105
    SLICE_X36Y65         LUT4 (Prop_lut4_I1_O)        0.124    16.350 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_26/O
                         net (fo=1, routed)           0.000    16.350    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_26_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.863 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.863    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_15_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.980 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.980    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_10_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.097 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.097    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_5_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.214 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_4/CO[3]
                         net (fo=2, routed)           1.334    18.548    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_4_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I2_O)        0.124    18.672 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_1/O
                         net (fo=6, routed)           0.955    19.626    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_1_n_0
    SLICE_X37Y68         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        1.469    22.648    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/s00_axi_aclk
    SLICE_X37Y68         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[0]/C
                         clock pessimism              0.229    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X37Y68         FDRE (Setup_fdre_C_R)       -0.429    22.146    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.146    
                         arrival time                         -19.626    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.687ns  (logic 7.903ns (47.359%)  route 8.784ns (52.641%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        1.645     2.939    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/s00_axi_aclk
    SLICE_X39Y84         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.419     3.358 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel_reg[4]/Q
                         net (fo=25, routed)          1.547     4.905    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel[4]
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.296     5.201 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_55/O
                         net (fo=2, routed)           0.702     5.903    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_55_n_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.027 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_59/O
                         net (fo=1, routed)           0.000     6.027    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_59_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.403 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.403    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_25_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.726 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_75/O[1]
                         net (fo=2, routed)           0.931     7.657    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_75_n_6
    SLICE_X29Y75         LUT4 (Prop_lut4_I3_O)        0.300     7.957 f  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_49/O
                         net (fo=2, routed)           0.739     8.697    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_49_n_0
    SLICE_X31Y73         LUT4 (Prop_lut4_I2_O)        0.326     9.023 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_16/O
                         net (fo=2, routed)           0.483     9.505    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_16_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.901 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.910    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_3_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.129 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_2/O[0]
                         net (fo=1, routed)           1.070    11.200    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/A[11]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      4.012    15.212 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1/P[0]
                         net (fo=2, routed)           1.014    16.226    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_n_105
    SLICE_X36Y65         LUT4 (Prop_lut4_I1_O)        0.124    16.350 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_26/O
                         net (fo=1, routed)           0.000    16.350    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_26_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.863 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.863    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_15_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.980 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.980    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_10_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.097 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.097    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_5_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.214 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_4/CO[3]
                         net (fo=2, routed)           1.334    18.548    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_4_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I2_O)        0.124    18.672 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_1/O
                         net (fo=6, routed)           0.955    19.626    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_1_n_0
    SLICE_X37Y68         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        1.469    22.648    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/s00_axi_aclk
    SLICE_X37Y68         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[3]/C
                         clock pessimism              0.229    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X37Y68         FDRE (Setup_fdre_C_R)       -0.429    22.146    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[3]
  -------------------------------------------------------------------
                         required time                         22.146    
                         arrival time                         -19.626    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.687ns  (logic 7.903ns (47.359%)  route 8.784ns (52.641%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        1.645     2.939    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/s00_axi_aclk
    SLICE_X39Y84         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.419     3.358 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel_reg[4]/Q
                         net (fo=25, routed)          1.547     4.905    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel[4]
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.296     5.201 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_55/O
                         net (fo=2, routed)           0.702     5.903    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_55_n_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.027 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_59/O
                         net (fo=1, routed)           0.000     6.027    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_59_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.403 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.403    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_25_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.726 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_75/O[1]
                         net (fo=2, routed)           0.931     7.657    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_75_n_6
    SLICE_X29Y75         LUT4 (Prop_lut4_I3_O)        0.300     7.957 f  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_49/O
                         net (fo=2, routed)           0.739     8.697    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_49_n_0
    SLICE_X31Y73         LUT4 (Prop_lut4_I2_O)        0.326     9.023 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_16/O
                         net (fo=2, routed)           0.483     9.505    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_16_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.901 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.910    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_3_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.129 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_2/O[0]
                         net (fo=1, routed)           1.070    11.200    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/A[11]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      4.012    15.212 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1/P[0]
                         net (fo=2, routed)           1.014    16.226    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_n_105
    SLICE_X36Y65         LUT4 (Prop_lut4_I1_O)        0.124    16.350 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_26/O
                         net (fo=1, routed)           0.000    16.350    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_26_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.863 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.863    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_15_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.980 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.980    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_10_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.097 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.097    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_5_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.214 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_4/CO[3]
                         net (fo=2, routed)           1.334    18.548    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_4_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I2_O)        0.124    18.672 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_1/O
                         net (fo=6, routed)           0.955    19.626    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_1_n_0
    SLICE_X37Y68         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        1.469    22.648    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/s00_axi_aclk
    SLICE_X37Y68         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[4]/C
                         clock pessimism              0.229    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X37Y68         FDRE (Setup_fdre_C_R)       -0.429    22.146    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[4]
  -------------------------------------------------------------------
                         required time                         22.146    
                         arrival time                         -19.626    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             2.519ns  (required time - arrival time)
  Source:                 design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.687ns  (logic 7.903ns (47.359%)  route 8.784ns (52.641%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 22.648 - 20.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        1.645     2.939    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/s00_axi_aclk
    SLICE_X39Y84         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.419     3.358 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel_reg[4]/Q
                         net (fo=25, routed)          1.547     4.905    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_channel[4]
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.296     5.201 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_55/O
                         net (fo=2, routed)           0.702     5.903    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_55_n_0
    SLICE_X32Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.027 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_59/O
                         net (fo=1, routed)           0.000     6.027    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_59_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.403 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.403    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_25_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.726 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_75/O[1]
                         net (fo=2, routed)           0.931     7.657    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_75_n_6
    SLICE_X29Y75         LUT4 (Prop_lut4_I3_O)        0.300     7.957 f  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_49/O
                         net (fo=2, routed)           0.739     8.697    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_49_n_0
    SLICE_X31Y73         LUT4 (Prop_lut4_I2_O)        0.326     9.023 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_16/O
                         net (fo=2, routed)           0.483     9.505    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_16_n_0
    SLICE_X30Y74         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.901 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.910    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_3_n_0
    SLICE_X30Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.129 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_i_2/O[0]
                         net (fo=1, routed)           1.070    11.200    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/A[11]
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_A[11]_P[0])
                                                      4.012    15.212 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1/P[0]
                         net (fo=2, routed)           1.014    16.226    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count1_n_105
    SLICE_X36Y65         LUT4 (Prop_lut4_I1_O)        0.124    16.350 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_26/O
                         net (fo=1, routed)           0.000    16.350    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_26_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.863 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_15/CO[3]
                         net (fo=1, routed)           0.000    16.863    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_15_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.980 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    16.980    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_10_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.097 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.097    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_5_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.214 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_4/CO[3]
                         net (fo=2, routed)           1.334    18.548    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]_i_4_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I2_O)        0.124    18.672 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_1/O
                         net (fo=6, routed)           0.955    19.626    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count[5]_i_1_n_0
    SLICE_X37Y68         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        1.469    22.648    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/s00_axi_aclk
    SLICE_X37Y68         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]/C
                         clock pessimism              0.229    22.877    
                         clock uncertainty           -0.302    22.575    
    SLICE_X37Y68         FDRE (Setup_fdre_C_R)       -0.429    22.146    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_image_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.146    
                         arrival time                         -19.626    
  -------------------------------------------------------------------
                         slack                                  2.519    

Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/FSM_onehot_present_state_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 0.580ns (10.248%)  route 5.079ns (89.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        1.886     3.180    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X63Y124        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y124        FDRE (Prop_fdre_C_Q)         0.456     3.636 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.546     6.182    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/s00_axi_aresetn
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.306 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/o_rst_result_ram_INST_0/O
                         net (fo=683, routed)         2.533     8.839    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/SR[0]
    SLICE_X42Y103        FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/FSM_onehot_present_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        1.653    12.832    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/s00_axi_aclk
    SLICE_X42Y103        FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/FSM_onehot_present_state_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.146    12.979    
                         clock uncertainty           -0.302    12.677    
    SLICE_X42Y103        FDRE (Setup_fdre_C_R)       -0.519    12.158    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/FSM_onehot_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  3.318    

Slack (MET) :             3.318ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/FSM_onehot_present_state_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.659ns  (logic 0.580ns (10.248%)  route 5.079ns (89.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        1.886     3.180    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X63Y124        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y124        FDRE (Prop_fdre_C_Q)         0.456     3.636 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.546     6.182    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/s00_axi_aresetn
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.306 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/o_rst_result_ram_INST_0/O
                         net (fo=683, routed)         2.533     8.839    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/SR[0]
    SLICE_X42Y103        FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/FSM_onehot_present_state_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        1.653    12.832    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/s00_axi_aclk
    SLICE_X42Y103        FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/FSM_onehot_present_state_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.146    12.979    
                         clock uncertainty           -0.302    12.677    
    SLICE_X42Y103        FDRE (Setup_fdre_C_R)       -0.519    12.158    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/FSM_onehot_present_state_reg[7]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  3.318    

Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/FSM_onehot_present_state_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 0.580ns (10.267%)  route 5.069ns (89.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        1.886     3.180    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X63Y124        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y124        FDRE (Prop_fdre_C_Q)         0.456     3.636 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.546     6.182    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/s00_axi_aresetn
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.306 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/o_rst_result_ram_INST_0/O
                         net (fo=683, routed)         2.523     8.829    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/SR[0]
    SLICE_X39Y103        FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/FSM_onehot_present_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        1.653    12.832    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/s00_axi_aclk
    SLICE_X39Y103        FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/FSM_onehot_present_state_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.146    12.979    
                         clock uncertainty           -0.302    12.677    
    SLICE_X39Y103        FDRE (Setup_fdre_C_R)       -0.426    12.251    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  3.421    

Slack (MET) :             3.520ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/FSM_onehot_present_state_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.457ns  (logic 0.580ns (10.629%)  route 4.877ns (89.371%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        1.886     3.180    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X63Y124        FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y124        FDRE (Prop_fdre_C_Q)         0.456     3.636 f  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=72, routed)          2.546     6.182    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/s00_axi_aresetn
    SLICE_X58Y90         LUT1 (Prop_lut1_I0_O)        0.124     6.306 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/o_rst_result_ram_INST_0/O
                         net (fo=683, routed)         2.330     8.637    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/SR[0]
    SLICE_X46Y103        FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/FSM_onehot_present_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        1.652    12.831    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/s00_axi_aclk
    SLICE_X46Y103        FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/FSM_onehot_present_state_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.146    12.978    
                         clock uncertainty           -0.302    12.676    
    SLICE_X46Y103        FDRE (Setup_fdre_C_R)       -0.519    12.157    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_FILTER2ROW/F2R_CTRL/FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.157    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  3.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.224ns (44.430%)  route 0.280ns (55.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        0.577     0.913    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[55]/Q
                         net (fo=1, routed)           0.280     1.321    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[55]
    SLICE_X28Y100        LUT3 (Prop_lut3_I2_O)        0.096     1.417 r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[55]_i_1/O
                         net (fo=1, routed)           0.000     1.417    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[55]
    SLICE_X28Y100        FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        0.931     1.297    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.107     1.369    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        0.572     0.908    design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y84         FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.110     1.159    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X30Y84         SRLC32E                                      r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        0.838     1.204    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y84         SRLC32E                                      r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.283     0.921    
    SLICE_X30Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.112%)  route 0.249ns (63.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        0.554     0.890    design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y91         FDRE                                         r  design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg2_reg[15]/Q
                         net (fo=5, routed)           0.249     1.280    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[7]_0[7]
    SLICE_X53Y93         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        0.820     1.186    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/s00_axi_aclk
    SLICE_X53Y93         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[7]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.072     1.223    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.794%)  route 0.253ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        0.554     0.890    design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y91         FDRE                                         r  design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg2_reg[12]/Q
                         net (fo=7, routed)           0.253     1.284    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[7]_0[4]
    SLICE_X52Y92         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        0.819     1.185    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/s00_axi_aclk
    SLICE_X52Y92         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[4]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.072     1.222    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.580%)  route 0.255ns (64.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        0.555     0.891    design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y93         FDRE                                         r  design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg2_reg[13]/Q
                         net (fo=7, routed)           0.255     1.287    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[7]_0[5]
    SLICE_X53Y93         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        0.820     1.186    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/s00_axi_aclk
    SLICE_X53Y93         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[5]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.070     1.221    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_RESULT_RAM_WRITER/r_ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.601%)  route 0.168ns (54.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        0.557     0.893    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_RESULT_RAM_WRITER/s00_axi_aclk
    SLICE_X33Y91         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_RESULT_RAM_WRITER/r_ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_RESULT_RAM_WRITER/r_ram_addr_reg[8]/Q
                         net (fo=3, routed)           0.168     1.202    design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        0.866     1.232    design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.951    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.134    design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.675%)  route 0.254ns (64.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        0.554     0.890    design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y91         FDRE                                         r  design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg2_reg[10]/Q
                         net (fo=8, routed)           0.254     1.285    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[7]_0[2]
    SLICE_X52Y92         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        0.819     1.185    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/s00_axi_aclk
    SLICE_X52Y92         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[2]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.066     1.216    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_IMAGE_RAM_READER/r_ram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.658%)  route 0.168ns (54.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        0.548     0.884    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_IMAGE_RAM_READER/s00_axi_aclk
    SLICE_X33Y77         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_IMAGE_RAM_READER/r_ram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_IMAGE_RAM_READER/r_ram_addr_reg[8]/Q
                         net (fo=3, routed)           0.168     1.192    design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        0.852     1.218    design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.281     0.937    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.120    design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.973%)  route 0.262ns (65.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        0.554     0.890    design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y91         FDRE                                         r  design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg2_reg[11]/Q
                         net (fo=7, routed)           0.262     1.293    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[7]_0[3]
    SLICE_X52Y92         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        0.819     1.185    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/s00_axi_aclk
    SLICE_X52Y92         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[3]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.070     1.220    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_height_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_width_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.238%)  route 0.271ns (65.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        0.554     0.890    design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y89         FDRE                                         r  design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/tinyNPU_0/inst/tinyNPU_v1_0_S00_AXI_inst/slv_reg4_reg[3]/Q
                         net (fo=7, routed)           0.271     1.301    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_width_reg[7]_0[3]
    SLICE_X50Y95         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_width_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4393, routed)        0.820     1.186    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/s00_axi_aclk
    SLICE_X50Y95         FDRE                                         r  design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_width_reg[3]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.063     1.214    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_PU/PROCESSING_UNIT/r_pu_sys_usage_width_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X2Y28    design_1_i/tinyNPU_0/inst/i_TOP_TINY_NPU/i_NPU/i_IM2COL/I2C/r_output_depth_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14   design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y14   design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y17   design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y17   design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y15   design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y15   design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y16   design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y16   design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y18   design_1_i/RESULT_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y88   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y88   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y88   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y88   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y91   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y91   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y91   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y91   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y86   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X30Y86   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y75   design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y75   design_1_i/IMAGE_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y93   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y93   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y94   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y94   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y93   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X32Y93   design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y125  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y75   design_1_i/FILTER_RAM/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



