/* Generated automatically by the program `genoutput'
   from the machine description file `md'.  */

#include "config.h"
#include "system.h"
#include "flags.h"
#include "ggc.h"
#include "rtl.h"
#include "expr.h"
#include "insn-codes.h"
#include "tm_p.h"
#include "function.h"
#include "regs.h"
#include "hard-reg-set.h"
#include "real.h"
#include "insn-config.h"

#include "conditions.h"
#include "insn-attr.h"

#include "recog.h"

#include "toplev.h"
#include "output.h"

static const char * const output_0[] = {
  "cmp.ne %0, p0 = r0, r0",
  "cmp.eq %0, p0 = r0, r0",
  "(%1) cmp.eq.unc %0, p0 = r0, r0",
};

static const char * const output_1[] = {
  "cmp.ne %0, %I0 = r0, r0",
  "cmp.eq %0, %I0 = r0, r0",
  "#",
  "#",
  "tbit.nz %0, %I0 = %1, 0",
  "adds %0 = %1, r0",
  "ld1%O1 %0 = %1%P1",
  "st1%Q0 %0 = %1%P0",
  "mov %0 = %1",
};

static const char * const output_2[] = {
  "mov %0 = %r1",
  "addl %0 = %1, r0",
  "ld1%O1 %0 = %1%P1",
  "st1%Q0 %0 = %r1%P0",
  "getf.sig %0 = %1",
  "setf.sig %0 = %r1",
  "mov %0 = %1",
};

static const char * const output_3[] = {
  "mov %0 = %r1",
  "addl %0 = %1, r0",
  "ld2%O1 %0 = %1%P1",
  "st2%Q0 %0 = %r1%P0",
  "getf.sig %0 = %1",
  "setf.sig %0 = %r1",
  "mov %0 = %1",
};

static const char *output_4 PARAMS ((rtx *, rtx));

static const char *
output_4 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
 abort ();
}

static const char * const output_5[] = {
  "mov %0 = %r1",
  "addl %0 = %1, r0",
  "movl %0 = %1",
  "ld4%O1 %0 = %1%P1",
  "st4%Q0 %0 = %r1%P0",
  "getf.sig %0 = %1",
  "setf.sig %0 = %r1",
  "mov %0 = %1",
  "mov %0 = %1",
  "mov %0 = %r1",
};

static const char *output_6 PARAMS ((rtx *, rtx));

static const char *
output_6 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
 abort ();
}

static const char *output_7 PARAMS ((rtx *, rtx));

static const char *
output_7 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
{
  static const char * const alt[] = {
    "%,mov %0 = %r1",
    "%,addl %0 = %1, r0",
    "%,movl %0 = %1",
    "%,ld8%O1 %0 = %1%P1",
    "%,st8%Q0 %0 = %r1%P0",
    "%,getf.sig %0 = %1",
    "%,setf.sig %0 = %r1",
    "%,mov %0 = %1",
    "%,ldf8 %0 = %1%P1",
    "%,stf8 %0 = %1%P0",
    "%,mov %0 = %1",
    "%,mov %0 = %r1",
    "%,mov %0 = %1",
    "%,mov %0 = %1",
    "%,mov %0 = %1",
    "%,mov %0 = %1",
    "mov %0 = pr",
    "mov pr = %1, -1"
  };

  if (which_alternative == 2 && ! TARGET_NO_PIC
      && symbolic_operand (operands[1], VOIDmode))
    abort ();

  return alt[which_alternative];
}
}

static const char *output_11 PARAMS ((rtx *, rtx));

static const char *
output_11 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
{
  if (HAVE_AS_LTOFFX_LDXMOV_RELOCS)
    return "%,addl %0 = @ltoffx(%1), %2";
  else
    return "%,addl %0 = @ltoff(%1), %2";
}
}

static const char *output_12 PARAMS ((rtx *, rtx));

static const char *
output_12 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
{
  if (HAVE_AS_LTOFFX_LDXMOV_RELOCS)
    return "%,ld8.mov %0 = [%1], %2";
  else
    return "%,ld8 %0 = [%1]";
}
}

static const char * const output_26[] = {
  "mov %0 = %F1",
  "ldfs %0 = %1%P1",
  "stfs %0 = %F1%P0",
  "getf.s %0 = %F1",
  "setf.s %0 = %1",
  "mov %0 = %1",
  "ld4%O1 %0 = %1%P1",
  "st4%Q0 %0 = %1%P0",
};

static const char * const output_27[] = {
  "mov %0 = %F1",
  "ldfd %0 = %1%P1",
  "stfd %0 = %F1%P0",
  "getf.d %0 = %F1",
  "setf.d %0 = %1",
  "mov %0 = %1",
  "ld8%O1 %0 = %1%P1",
  "st8%Q0 %0 = %1%P0",
};

static const char * const output_28[] = {
  "mov %0 = %F1",
  "ldfe %0 = %1%P1",
  "stfe %0 = %F1%P0",
};

static const char * const output_31[] = {
  "sxt4 %0 = %1",
  "fsxt.r %0 = %1, %1",
};

static const char * const output_32[] = {
  "zxt1 %0 = %1",
  "ld1%O1 %0 = %1%P1",
};

static const char * const output_33[] = {
  "zxt2 %0 = %1",
  "ld2%O1 %0 = %1%P1",
};

static const char * const output_34[] = {
  "zxt4 %0 = %1",
  "ld4%O1 %0 = %1%P1",
  "fmix.r %0 = f0, %1",
};

static const char *output_56 PARAMS ((rtx *, rtx));

static const char *
output_56 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
{
  operands[3] = GEN_INT (ia64_depz_field_mask (operands[3], operands[2]));
  return "%,dep.z %0 = %1, %2, %3";
}
}

static const char * const output_61[] = {
  "#",
  "tbit.nz.and.orcm %0, %I0 = %2, 0",
  "and %0 = %2, %1",
};

static const char * const output_62[] = {
  "#",
  "tbit.z.and.orcm %0, %I0 = %1, 0",
  "andcm %0 = %2, %1",
};

static const char * const output_63[] = {
  "#",
  "tbit.nz.or.andcm %0, %I0 = %2, 0",
  "or %0 = %2, %1",
};

static const char * const output_64[] = {
  "#",
  "tbit.z.or.andcm %0, %I0 = %1, 0",
};

static const char * const output_65[] = {
  "tbit.z %0, %I0 = %1, 0",
  "xor %0 = 1, %1",
  "#",
  "#",
};

static const char * const output_91[] = {
  "add %0 = %1, %2",
  "adds %0 = %2, %1",
  "addl %0 = %2, %1",
};

static const char * const output_101[] = {
  "add %0 = %1, %2",
  "adds %0 = %2, %1",
  "addl %0 = %2, %1",
};

static const char * const output_187[] = {
  "shladd %0 = %1, %2, r0",
  "dep.z %0 = %1, %2, %E2",
  "shl %0 = %1, %2",
};

static const char * const output_190[] = {
  "shladd %0 = %1, %2, r0",
  "shl %0 = %1, %2",
  "shl %0 = %1, %2",
};

static const char *output_192 PARAMS ((rtx *, rtx));

static const char *
output_192 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
 abort ();
}

static const char * const output_193[] = {
  "shr %0 = %1, %2",
  "shr %0 = %1, %2",
};

static const char * const output_194[] = {
  "shr.u %0 = %1, %2",
  "shr.u %0 = %1, %2",
};

static const char * const output_198[] = {
  "and %0 = %2, %1",
  "fand %0 = %2, %1",
};

static const char * const output_199[] = {
  "andcm %0 = %2, %1",
  "fandcm %0 = %2, %1",
};

static const char * const output_200[] = {
  "or %0 = %2, %1",
  "for %0 = %2, %1",
};

static const char * const output_201[] = {
  "xor %0 = %2, %1",
  "fxor %0 = %2, %1",
};

static const char *output_217 PARAMS ((rtx *, rtx));

static const char *
output_217 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
{ abort (); }
}

static const char *output_219 PARAMS ((rtx *, rtx));

static const char *
output_219 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
{ abort (); }
}

static const char * const output_236[] = {
  "add %0 = %1, %2",
  "adds %0 = %2, %1",
  "addl %0 = %2, %1",
};

static const char *output_240 PARAMS ((rtx *, rtx));

static const char *
output_240 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
{
  /* Note that we use a C output pattern here to avoid the predicate
     being automatically added before the .mem.offset directive.  */
  return ".mem.offset %2, 0\n\t%,st8.spill %0 = %1%P0";
}
}

static const char *output_241 PARAMS ((rtx *, rtx));

static const char *
output_241 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
{ return ".mem.offset %2, 0\n\t%,ld8.fill %0 = %1%P1"; }
}

static const char *output_244 PARAMS ((rtx *, rtx));

static const char *
output_244 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{

{
  return ";;\n\t%,mov %0 = ar.bsp";
}
}

static const char *output_253 PARAMS ((rtx *, rtx));

static const char *
output_253 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
{ return get_bundle_name (INTVAL (operands[0])); }
}

static const char *output_259 PARAMS ((rtx *, rtx));

static const char *
output_259 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
{
  static const char * const alt[2][4] = {
    {
      "lfetch.nta [%0]",
      "lfetch.nt1 [%0]",
      "lfetch.nt2 [%0]",
      "lfetch [%0]"
    },
    {
      "lfetch.excl.nta [%0]",
      "lfetch.excl.nt1 [%0]",
      "lfetch.excl.nt2 [%0]",
      "lfetch.excl [%0]"
    }
  };
  int i = (INTVAL (operands[1]));
  int j = (INTVAL (operands[2]));

  if (i != 0 && i != 1)
    abort ();
  if (j < 0 || j > 3)
    abort ();
  return alt[i][j];
}
}

static const char *output_270 PARAMS ((rtx *, rtx));

static const char *
output_270 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
{
  emit_safe_across_calls (asm_out_file);
  return "";
}
}

static const char * const output_418[] = {
  "(%J2) cmp.ne %0, %I0 = r0, r0",
  "(%J2) cmp.eq %0, %I0 = r0, r0",
  "#",
  "#",
  "(%J2) tbit.nz %0, %I0 = %1, 0",
  "(%J2) adds %0 = %1, r0",
  "(%J2) ld1%O1 %0 = %1%P1",
  "(%J2) st1%Q0 %0 = %1%P0",
  "(%J2) mov %0 = %1",
};

static const char * const output_419[] = {
  "(%J2) mov %0 = %r1",
  "(%J2) addl %0 = %1, r0",
  "(%J2) ld1%O1 %0 = %1%P1",
  "(%J2) st1%Q0 %0 = %r1%P0",
  "(%J2) getf.sig %0 = %1",
  "(%J2) setf.sig %0 = %r1",
  "(%J2) mov %0 = %1",
};

static const char * const output_420[] = {
  "(%J2) mov %0 = %r1",
  "(%J2) addl %0 = %1, r0",
  "(%J2) ld2%O1 %0 = %1%P1",
  "(%J2) st2%Q0 %0 = %r1%P0",
  "(%J2) getf.sig %0 = %1",
  "(%J2) setf.sig %0 = %r1",
  "(%J2) mov %0 = %1",
};

static const char *output_421 PARAMS ((rtx *, rtx));

static const char *
output_421 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
 abort ();
}

static const char * const output_422[] = {
  "(%J2) mov %0 = %r1",
  "(%J2) addl %0 = %1, r0",
  "(%J2) movl %0 = %1",
  "(%J2) ld4%O1 %0 = %1%P1",
  "(%J2) st4%Q0 %0 = %r1%P0",
  "(%J2) getf.sig %0 = %1",
  "(%J2) setf.sig %0 = %r1",
  "(%J2) mov %0 = %1",
  "(%J2) mov %0 = %1",
  "(%J2) mov %0 = %r1",
};

static const char *output_423 PARAMS ((rtx *, rtx));

static const char *
output_423 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
 abort ();
}

static const char *output_424 PARAMS ((rtx *, rtx));

static const char *
output_424 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
{
  static const char * const alt[] = {
    "%,mov %0 = %r1",
    "%,addl %0 = %1, r0",
    "%,movl %0 = %1",
    "%,ld8%O1 %0 = %1%P1",
    "%,st8%Q0 %0 = %r1%P0",
    "%,getf.sig %0 = %1",
    "%,setf.sig %0 = %r1",
    "%,mov %0 = %1",
    "%,ldf8 %0 = %1%P1",
    "%,stf8 %0 = %1%P0",
    "%,mov %0 = %1",
    "%,mov %0 = %r1",
    "%,mov %0 = %1",
    "%,mov %0 = %1",
    "%,mov %0 = %1",
    "%,mov %0 = %1",
    "mov %0 = pr",
    "mov pr = %1, -1"
  };

  if (which_alternative == 2 && ! TARGET_NO_PIC
      && symbolic_operand (operands[1], VOIDmode))
    abort ();

  return alt[which_alternative];
}
}

static const char *output_428 PARAMS ((rtx *, rtx));

static const char *
output_428 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
{
  if (HAVE_AS_LTOFFX_LDXMOV_RELOCS)
    return "%,addl %0 = @ltoffx(%1), %2";
  else
    return "%,addl %0 = @ltoff(%1), %2";
}
}

static const char *output_429 PARAMS ((rtx *, rtx));

static const char *
output_429 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
{
  if (HAVE_AS_LTOFFX_LDXMOV_RELOCS)
    return "%,ld8.mov %0 = [%1], %2";
  else
    return "%,ld8 %0 = [%1]";
}
}

static const char * const output_441[] = {
  "(%J2) mov %0 = %F1",
  "(%J2) ldfs %0 = %1%P1",
  "(%J2) stfs %0 = %F1%P0",
  "(%J2) getf.s %0 = %F1",
  "(%J2) setf.s %0 = %1",
  "(%J2) mov %0 = %1",
  "(%J2) ld4%O1 %0 = %1%P1",
  "(%J2) st4%Q0 %0 = %1%P0",
};

static const char * const output_442[] = {
  "(%J2) mov %0 = %F1",
  "(%J2) ldfd %0 = %1%P1",
  "(%J2) stfd %0 = %F1%P0",
  "(%J2) getf.d %0 = %F1",
  "(%J2) setf.d %0 = %1",
  "(%J2) mov %0 = %1",
  "(%J2) ld8%O1 %0 = %1%P1",
  "(%J2) st8%Q0 %0 = %1%P0",
};

static const char * const output_443[] = {
  "(%J2) mov %0 = %F1",
  "(%J2) ldfe %0 = %1%P1",
  "(%J2) stfe %0 = %F1%P0",
};

static const char * const output_446[] = {
  "(%J2) sxt4 %0 = %1",
  "(%J2) fsxt.r %0 = %1, %1",
};

static const char * const output_447[] = {
  "(%J2) zxt1 %0 = %1",
  "(%J2) ld1%O1 %0 = %1%P1",
};

static const char * const output_448[] = {
  "(%J2) zxt2 %0 = %1",
  "(%J2) ld2%O1 %0 = %1%P1",
};

static const char * const output_449[] = {
  "(%J2) zxt4 %0 = %1",
  "(%J2) ld4%O1 %0 = %1%P1",
  "(%J2) fmix.r %0 = f0, %1",
};

static const char *output_471 PARAMS ((rtx *, rtx));

static const char *
output_471 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
{
  operands[3] = GEN_INT (ia64_depz_field_mask (operands[3], operands[2]));
  return "%,dep.z %0 = %1, %2, %3";
}
}

static const char * const output_476[] = {
  "#",
  "(%J3) tbit.nz.and.orcm %0, %I0 = %2, 0",
  "(%J3) and %0 = %2, %1",
};

static const char * const output_477[] = {
  "#",
  "(%J3) tbit.z.and.orcm %0, %I0 = %1, 0",
  "(%J3) andcm %0 = %2, %1",
};

static const char * const output_478[] = {
  "#",
  "(%J3) tbit.nz.or.andcm %0, %I0 = %2, 0",
  "(%J3) or %0 = %2, %1",
};

static const char * const output_479[] = {
  "#",
  "(%J3) tbit.z.or.andcm %0, %I0 = %1, 0",
};

static const char * const output_480[] = {
  "(%J3) tbit.z %0, %I0 = %1, 0",
  "(%J3) xor %0 = 1, %1",
  "#",
  "#",
};

static const char * const output_506[] = {
  "(%J3) add %0 = %1, %2",
  "(%J3) adds %0 = %2, %1",
  "(%J3) addl %0 = %2, %1",
};

static const char * const output_515[] = {
  "(%J3) add %0 = %1, %2",
  "(%J3) adds %0 = %2, %1",
  "(%J3) addl %0 = %2, %1",
};

static const char * const output_592[] = {
  "(%J3) shladd %0 = %1, %2, r0",
  "(%J3) dep.z %0 = %1, %2, %E2",
  "(%J3) shl %0 = %1, %2",
};

static const char * const output_595[] = {
  "(%J3) shladd %0 = %1, %2, r0",
  "(%J3) shl %0 = %1, %2",
  "(%J3) shl %0 = %1, %2",
};

static const char *output_597 PARAMS ((rtx *, rtx));

static const char *
output_597 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
 abort ();
}

static const char * const output_598[] = {
  "(%J3) shr %0 = %1, %2",
  "(%J3) shr %0 = %1, %2",
};

static const char * const output_599[] = {
  "(%J3) shr.u %0 = %1, %2",
  "(%J3) shr.u %0 = %1, %2",
};

static const char * const output_603[] = {
  "(%J3) and %0 = %2, %1",
  "(%J3) fand %0 = %2, %1",
};

static const char * const output_604[] = {
  "(%J3) andcm %0 = %2, %1",
  "(%J3) fandcm %0 = %2, %1",
};

static const char * const output_605[] = {
  "(%J3) or %0 = %2, %1",
  "(%J3) for %0 = %2, %1",
};

static const char * const output_606[] = {
  "(%J3) xor %0 = %2, %1",
  "(%J3) fxor %0 = %2, %1",
};

static const char * const output_630[] = {
  "(%J4) add %0 = %1, %2",
  "(%J4) adds %0 = %2, %1",
  "(%J4) addl %0 = %2, %1",
};

static const char *output_632 PARAMS ((rtx *, rtx));

static const char *
output_632 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
{
  /* Note that we use a C output pattern here to avoid the predicate
     being automatically added before the .mem.offset directive.  */
  return ".mem.offset %2, 0\n\t%,st8.spill %0 = %1%P0";
}
}

static const char *output_633 PARAMS ((rtx *, rtx));

static const char *
output_633 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
{ return ".mem.offset %2, 0\n\t%,ld8.fill %0 = %1%P1"; }
}

static const char *output_636 PARAMS ((rtx *, rtx));

static const char *
output_636 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{

{
  return ";;\n\t%,mov %0 = ar.bsp";
}
}

static const char *output_645 PARAMS ((rtx *, rtx));

static const char *
output_645 (operands, insn)
     rtx *operands ATTRIBUTE_UNUSED;
     rtx insn ATTRIBUTE_UNUSED;
{
{
  static const char * const alt[2][4] = {
    {
      "lfetch.nta [%0]",
      "lfetch.nt1 [%0]",
      "lfetch.nt2 [%0]",
      "lfetch [%0]"
    },
    {
      "lfetch.excl.nta [%0]",
      "lfetch.excl.nt1 [%0]",
      "lfetch.excl.nt2 [%0]",
      "lfetch.excl [%0]"
    }
  };
  int i = (INTVAL (operands[1]));
  int j = (INTVAL (operands[2]));

  if (i != 0 && i != 1)
    abort ();
  if (j < 0 || j > 3)
    abort ();
  return alt[i][j];
}
}


extern int register_operand PARAMS ((rtx, enum machine_mode));
extern int nonmemory_operand PARAMS ((rtx, enum machine_mode));
extern int nonimmediate_operand PARAMS ((rtx, enum machine_mode));
extern int move_operand PARAMS ((rtx, enum machine_mode));
extern int destination_operand PARAMS ((rtx, enum machine_mode));
extern int symbolic_operand PARAMS ((rtx, enum machine_mode));
extern int scratch_operand PARAMS ((rtx, enum machine_mode));
extern int function_operand PARAMS ((rtx, enum machine_mode));
extern int sdata_symbolic_operand PARAMS ((rtx, enum machine_mode));
extern int got_symbolic_operand PARAMS ((rtx, enum machine_mode));
extern int general_operand PARAMS ((rtx, enum machine_mode));
extern int destination_tfmode_operand PARAMS ((rtx, enum machine_mode));
extern int general_tfmode_operand PARAMS ((rtx, enum machine_mode));
extern int gr_register_operand PARAMS ((rtx, enum machine_mode));
extern int grfr_register_operand PARAMS ((rtx, enum machine_mode));
extern int gr_nonimmediate_operand PARAMS ((rtx, enum machine_mode));
extern int grfr_nonimmediate_operand PARAMS ((rtx, enum machine_mode));
extern int fr_register_operand PARAMS ((rtx, enum machine_mode));
extern int const_int_operand PARAMS ((rtx, enum machine_mode));
extern int gr_reg_or_0_operand PARAMS ((rtx, enum machine_mode));
extern int gr_reg_or_8bit_operand PARAMS ((rtx, enum machine_mode));
extern int predicate_operator PARAMS ((rtx, enum machine_mode));
extern int signed_inequality_operator PARAMS ((rtx, enum machine_mode));
extern int gr_reg_or_22bit_operand PARAMS ((rtx, enum machine_mode));
extern int shladd_operand PARAMS ((rtx, enum machine_mode));
extern int fr_reg_or_fp01_operand PARAMS ((rtx, enum machine_mode));
extern int tfreg_or_fp01_operand PARAMS ((rtx, enum machine_mode));
extern int gr_reg_or_5bit_operand PARAMS ((rtx, enum machine_mode));
extern int shift_32bit_count_operand PARAMS ((rtx, enum machine_mode));
extern int gr_reg_or_6bit_operand PARAMS ((rtx, enum machine_mode));
extern int shift_count_operand PARAMS ((rtx, enum machine_mode));
extern int grfr_reg_or_8bit_operand PARAMS ((rtx, enum machine_mode));
extern int normal_comparison_operator PARAMS ((rtx, enum machine_mode));
extern int adjusted_comparison_operator PARAMS ((rtx, enum machine_mode));
extern int gr_reg_or_8bit_adjusted_operand PARAMS ((rtx, enum machine_mode));
extern int comparison_operator PARAMS ((rtx, enum machine_mode));
extern int immediate_operand PARAMS ((rtx, enum machine_mode));
extern int ar_lc_reg_operand PARAMS ((rtx, enum machine_mode));
extern int condop_operator PARAMS ((rtx, enum machine_mode));
extern int call_operand PARAMS ((rtx, enum machine_mode));
extern int memory_operand PARAMS ((rtx, enum machine_mode));
extern int address_operand PARAMS ((rtx, enum machine_mode));
extern int not_postinc_memory_operand PARAMS ((rtx, enum machine_mode));
extern int fetchadd_operand PARAMS ((rtx, enum machine_mode));
extern int ar_ccv_reg_operand PARAMS ((rtx, enum machine_mode));
extern int basereg_operand PARAMS ((rtx, enum machine_mode));
extern int gr_reg_or_14bit_operand PARAMS ((rtx, enum machine_mode));
extern int gr_reg_or_8bit_and_adjusted_operand PARAMS ((rtx, enum machine_mode));



static const struct insn_operand_data operand_data[] = 
{
  {
    0,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "=c,c,c",
    CCImode,
    0,
    1
  },
  {
    nonmemory_operand,
    "O,n,c",
    CCImode,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=c,c,?c,?*r,c,*r,*r,*m,*r",
    BImode,
    0,
    1
  },
  {
    move_operand,
    "O,n,c,c,*r,n,*m,*r,*r",
    BImode,
    0,
    1
  },
  {
    destination_operand,
    "=r,r,r,m,r,*f,*f",
    QImode,
    0,
    1
  },
  {
    move_operand,
    "rO,J,m,rO,*f,rO,*f",
    QImode,
    0,
    1
  },
  {
    destination_operand,
    "=r,r,r,m,r,*f,*f",
    HImode,
    0,
    1
  },
  {
    move_operand,
    "rO,J,m,rO,*f,rO,*f",
    HImode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    1
  },
  {
    symbolic_operand,
    "s",
    SImode,
    0,
    1
  },
  {
    scratch_operand,
    "=r",
    DImode,
    0,
    0
  },
  {
    destination_operand,
    "=r,r,r,r,m,r,*f,*f,r,*d",
    SImode,
    0,
    1
  },
  {
    move_operand,
    "rO,J,i,m,rO,*f,rO,*f,*d,rK",
    SImode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    symbolic_operand,
    "s",
    DImode,
    0,
    1
  },
  {
    scratch_operand,
    "=r",
    DImode,
    0,
    0
  },
  {
    destination_operand,
    "=r,r,r,r,m,r,*f,*f,*f,Q,r,*b,r,*e,r,*d,r,*c",
    DImode,
    0,
    1
  },
  {
    move_operand,
    "rO,J,i,m,rO,*f,rO,*f,Q,*f,*b,rO,*e,rK,*d,rK,*c,rO",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    function_operand,
    "s",
    VOIDmode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    sdata_symbolic_operand,
    "s",
    VOIDmode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    symbolic_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    got_symbolic_operand,
    "s",
    VOIDmode,
    0,
    1
  },
  {
    register_operand,
    "a",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    got_symbolic_operand,
    "s",
    VOIDmode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    symbolic_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "a",
    DImode,
    0,
    1
  },
  {
    symbolic_operand,
    "",
    DImode,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=r,r,m",
    TImode,
    0,
    1
  },
  {
    general_operand,
    "ri,m,r",
    TImode,
    0,
    1
  },
  {
    scratch_operand,
    "=X,&r,&r",
    DImode,
    0,
    0
  },
  {
    register_operand,
    "=r",
    TImode,
    0,
    1
  },
  {
    nonmemory_operand,
    "ri",
    TImode,
    0,
    1
  },
  {
    destination_operand,
    "=f,f,Q,*r,f,*r,*r,m",
    SFmode,
    0,
    1
  },
  {
    general_operand,
    "fG,Q,fG,fG,*r,*r,m,*r",
    SFmode,
    0,
    1
  },
  {
    destination_operand,
    "=f,f,Q,*r,f,*r,*r,m",
    DFmode,
    0,
    1
  },
  {
    general_operand,
    "fG,Q,fG,fG,*r,*r,m,*r",
    DFmode,
    0,
    1
  },
  {
    destination_tfmode_operand,
    "=f,f,m",
    TFmode,
    0,
    1
  },
  {
    general_tfmode_operand,
    "fG,m,fG",
    TFmode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    QImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    HImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "=r,?f",
    DImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "r,f",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r,r",
    DImode,
    0,
    1
  },
  {
    gr_nonimmediate_operand,
    "r,m",
    QImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r,r",
    DImode,
    0,
    1
  },
  {
    gr_nonimmediate_operand,
    "r,m",
    HImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "=r,r,?f",
    DImode,
    0,
    1
  },
  {
    grfr_nonimmediate_operand,
    "r,m,f",
    SImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DImode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DImode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DImode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    TFmode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "n",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "n",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "+r",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "n",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "n",
    DImode,
    0,
    1
  },
  {
    nonmemory_operand,
    "rP",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "+r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "+r",
    DImode,
    0,
    1
  },
  {
    gr_reg_or_0_operand,
    "rO",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    register_operand,
    "=c,c,r",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "%0,0,r",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "c,r,r",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=c,c,r",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "c,r,r",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "0,0,r",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=c,c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "c,r",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "0,0",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=c,r,c,&c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "r,r,0,c",
    BImode,
    0,
    1
  },
  {
    scratch_operand,
    "=X,X,c,X",
    BImode,
    0,
    0
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "0",
    BImode,
    0,
    1
  },
  {
    gr_reg_or_0_operand,
    "rO",
    SImode,
    0,
    1
  },
  {
    gr_reg_or_8bit_operand,
    "rK",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    BImode,
    0,
    0
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "0",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    signed_inequality_operator,
    "",
    BImode,
    0,
    0
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "0",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    gr_reg_or_8bit_operand,
    "rK",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    BImode,
    0,
    0
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "0",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    signed_inequality_operator,
    "",
    BImode,
    0,
    0
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "0",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "n",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "0",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    HImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    HImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    HImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r,r,r",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "%r,r,a",
    SImode,
    0,
    1
  },
  {
    gr_reg_or_22bit_operand,
    "r,I,J",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    shladd_operand,
    "n",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    SImode,
    0,
    1
  },
  {
    gr_reg_or_8bit_operand,
    "rK",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "f",
    SImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "f",
    SImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "f",
    SImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=&f",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    TFmode,
    0,
    1
  },
  {
    scratch_operand,
    "=&f",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "=&f",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "=c",
    BImode,
    0,
    0
  },
  {
    gr_register_operand,
    "=r,r,r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "%r,r,a",
    DImode,
    0,
    1
  },
  {
    gr_reg_or_22bit_operand,
    "r,I,J",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    gr_reg_or_8bit_operand,
    "rK",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    scratch_operand,
    "=X",
    DImode,
    0,
    0
  },
  {
    register_operand,
    "=&r",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    nonmemory_operand,
    "rI",
    DImode,
    0,
    1
  },
  {
    scratch_operand,
    "=f",
    DImode,
    0,
    0
  },
  {
    fr_register_operand,
    "=f",
    DImode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=&f",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    TFmode,
    0,
    1
  },
  {
    scratch_operand,
    "=&f",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "=&f",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "=&f",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "=c",
    BImode,
    0,
    0
  },
  {
    fr_register_operand,
    "=&f",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    TFmode,
    0,
    1
  },
  {
    scratch_operand,
    "=&f",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "=f",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "=c",
    BImode,
    0,
    0
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "%f",
    SFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    SFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "%f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    SFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    SFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=&f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    SFmode,
    0,
    1
  },
  {
    scratch_operand,
    "=&f",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "=f",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "=c",
    BImode,
    0,
    0
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "%f",
    DFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "%f",
    DFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=&f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    scratch_operand,
    "=&f",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "=&f",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "=&f",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "=c",
    BImode,
    0,
    0
  },
  {
    fr_register_operand,
    "=&f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    scratch_operand,
    "=&f",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "=f",
    DFmode,
    0,
    0
  },
  {
    scratch_operand,
    "=c",
    BImode,
    0,
    0
  },
  {
    fr_register_operand,
    "=f",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=&f",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    TFmode,
    0,
    1
  },
  {
    scratch_operand,
    "=&f",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "=&f",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "=&f",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "=&f",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "=c",
    BImode,
    0,
    0
  },
  {
    fr_register_operand,
    "=&f",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    TFmode,
    0,
    1
  },
  {
    scratch_operand,
    "=&f",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "=&f",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "=c",
    BImode,
    0,
    0
  },
  {
    fr_register_operand,
    "=f",
    TFmode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    TFmode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r,r,r",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r,r,r",
    SImode,
    0,
    1
  },
  {
    gr_reg_or_5bit_operand,
    "R,n,r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=&r",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    gr_reg_or_5bit_operand,
    "rM",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    shift_32bit_count_operand,
    "n",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r,r,r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r,r,r",
    DImode,
    0,
    1
  },
  {
    gr_reg_or_6bit_operand,
    "R,r,rM",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    shladd_operand,
    "n",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=&r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    shladd_operand,
    "n",
    DImode,
    0,
    1
  },
  {
    nonmemory_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    nonmemory_operand,
    "rI",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r,r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r,r",
    DImode,
    0,
    1
  },
  {
    gr_reg_or_6bit_operand,
    "r,rM",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    shift_count_operand,
    "M",
    DImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "=r,*f",
    DImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "%r,*f",
    DImode,
    0,
    1
  },
  {
    grfr_reg_or_8bit_operand,
    "rK,*f",
    DImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "=r,*f",
    DImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "r,*f",
    DImode,
    0,
    1
  },
  {
    grfr_reg_or_8bit_operand,
    "rK,*f",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    normal_comparison_operator,
    "",
    BImode,
    0,
    0
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    gr_reg_or_8bit_operand,
    "rK",
    SImode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    adjusted_comparison_operator,
    "",
    BImode,
    0,
    0
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    gr_reg_or_8bit_adjusted_operand,
    "rL",
    SImode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    normal_comparison_operator,
    "",
    BImode,
    0,
    0
  },
  {
    gr_reg_or_0_operand,
    "rO",
    DImode,
    0,
    1
  },
  {
    gr_reg_or_8bit_operand,
    "rK",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    adjusted_comparison_operator,
    "",
    BImode,
    0,
    0
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    gr_reg_or_8bit_adjusted_operand,
    "rL",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    comparison_operator,
    "",
    BImode,
    0,
    0
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    SFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    SFmode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    comparison_operator,
    "",
    BImode,
    0,
    0
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    comparison_operator,
    "",
    BImode,
    0,
    0
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    immediate_operand,
    "n",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1
  },
  {
    ar_lc_reg_operand,
    "",
    DImode,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    destination_operand,
    "=r,r,r,r,r,r,r,r,r,r,m,Q,*f,*b,*d*e",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "c,c,c,c,c,c,c,c,c,c,c,c,c,c,c",
    BImode,
    0,
    1
  },
  {
    move_operand,
    "rnm,*f,*b,*d*e,rnm,rnm,rnm,*f,*b,*d*e,rO,*f,rOQ,rO,rK",
    DImode,
    0,
    1
  },
  {
    move_operand,
    "rnm,rnm,rnm,rnm,*f,*b,*d*e,*f,*b,*d*e,rO,*f,rOQ,rO,rK",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    gr_register_operand,
    "=r,r",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "c,c",
    BImode,
    0,
    1
  },
  {
    gr_reg_or_22bit_operand,
    "rI,rI",
    DImode,
    0,
    1
  },
  {
    gr_reg_or_22bit_operand,
    "0,rI",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    destination_operand,
    "=r,m,*f,r,m,*f,r,m,*f",
    SImode,
    0,
    1
  },
  {
    register_operand,
    "c,c,c,c,c,c,c,c,c",
    BImode,
    0,
    1
  },
  {
    move_operand,
    "0,0,0,rnm*f,rO,rO,rnm*f,rO,rO",
    SImode,
    0,
    1
  },
  {
    move_operand,
    "rnm*f,rO,rO,0,0,0,rnm*f,rO,rO",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    gr_register_operand,
    "=r,r",
    SImode,
    0,
    1
  },
  {
    register_operand,
    "c,c",
    BImode,
    0,
    1
  },
  {
    gr_reg_or_22bit_operand,
    "0,rI",
    SImode,
    0,
    1
  },
  {
    gr_reg_or_22bit_operand,
    "rI,rI",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    gr_register_operand,
    "=r",
    SImode,
    0,
    1
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    condop_operator,
    "",
    SImode,
    0,
    0
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    call_operand,
    "?b,i",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "=b,b",
    DImode,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1
  },
  {
    call_operand,
    "?b,i",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "=b,b",
    DImode,
    0,
    1
  },
  {
    call_operand,
    "?r,i",
    VOIDmode,
    0,
    1
  },
  {
    register_operand,
    "=b,b",
    DImode,
    0,
    1
  },
  {
    scratch_operand,
    "=&r,X",
    DImode,
    0,
    0
  },
  {
    scratch_operand,
    "=b,X",
    DImode,
    0,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1
  },
  {
    call_operand,
    "?r,i",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "=b,b",
    DImode,
    0,
    1
  },
  {
    scratch_operand,
    "=&r,X",
    DImode,
    0,
    0
  },
  {
    scratch_operand,
    "=b,X",
    DImode,
    0,
    0
  },
  {
    call_operand,
    "?r,i",
    DImode,
    0,
    1
  },
  {
    scratch_operand,
    "=&r,X",
    DImode,
    0,
    0
  },
  {
    scratch_operand,
    "=b,X",
    DImode,
    0,
    0
  },
  {
    register_operand,
    "b",
    DImode,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1
  },
  {
    register_operand,
    "=r,r,r",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "%r,r,a",
    DImode,
    0,
    1
  },
  {
    gr_reg_or_22bit_operand,
    "r,I,J",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "+r,r,r",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "+r",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "i",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "i",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "i",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "i",
    DImode,
    0,
    1
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    memory_operand,
    "m",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    memory_operand,
    "=m",
    TFmode,
    0,
    1
  },
  {
    register_operand,
    "f",
    TFmode,
    0,
    1
  },
  {
    register_operand,
    "=f",
    TFmode,
    0,
    1
  },
  {
    memory_operand,
    "m",
    TFmode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    1
  },
  {
    address_operand,
    "p",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "n",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "n",
    DImode,
    0,
    1
  },
  {
    0,
    "",
    DImode,
    0,
    1
  },
  {
    0,
    "",
    BLKmode,
    0,
    1
  },
  {
    0,
    "",
    BLKmode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    SImode,
    0,
    1
  },
  {
    not_postinc_memory_operand,
    "+S",
    SImode,
    0,
    1
  },
  {
    fetchadd_operand,
    "n",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    not_postinc_memory_operand,
    "+S",
    DImode,
    0,
    1
  },
  {
    fetchadd_operand,
    "n",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    SImode,
    0,
    1
  },
  {
    not_postinc_memory_operand,
    "+S",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    ar_ccv_reg_operand,
    "",
    VOIDmode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    not_postinc_memory_operand,
    "+S",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    ar_ccv_reg_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "+c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    basereg_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    gr_reg_or_14bit_operand,
    "rI",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    basereg_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    register_operand,
    "",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "",
    BImode,
    0,
    1
  },
  {
    general_operand,
    "",
    QImode,
    0,
    1
  },
  {
    general_operand,
    "",
    QImode,
    0,
    1
  },
  {
    general_operand,
    "",
    HImode,
    0,
    1
  },
  {
    general_operand,
    "",
    HImode,
    0,
    1
  },
  {
    general_operand,
    "",
    SImode,
    0,
    1
  },
  {
    general_operand,
    "",
    SImode,
    0,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    1
  },
  {
    symbolic_operand,
    "",
    SImode,
    0,
    1
  },
  {
    scratch_operand,
    "",
    DImode,
    0,
    0
  },
  {
    general_operand,
    "",
    DImode,
    0,
    1
  },
  {
    general_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    symbolic_operand,
    "",
    DImode,
    0,
    1
  },
  {
    scratch_operand,
    "",
    DImode,
    0,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    function_operand,
    "",
    VOIDmode,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    got_symbolic_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    symbolic_operand,
    "",
    DImode,
    0,
    1
  },
  {
    general_operand,
    "",
    TImode,
    0,
    1
  },
  {
    general_operand,
    "",
    TImode,
    0,
    1
  },
  {
    scratch_operand,
    "",
    DImode,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    TImode,
    0,
    1
  },
  {
    general_operand,
    "",
    TImode,
    0,
    1
  },
  {
    scratch_operand,
    "",
    DImode,
    0,
    0
  },
  {
    register_operand,
    "",
    TImode,
    0,
    1
  },
  {
    nonmemory_operand,
    "",
    TImode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    TImode,
    0,
    1
  },
  {
    0,
    "m",
    TImode,
    0,
    1
  },
  {
    register_operand,
    "=&r",
    TImode,
    0,
    1
  },
  {
    0,
    "=m",
    TImode,
    0,
    1
  },
  {
    register_operand,
    "r",
    TImode,
    0,
    1
  },
  {
    register_operand,
    "=&r",
    TImode,
    0,
    1
  },
  {
    general_operand,
    "",
    SFmode,
    0,
    1
  },
  {
    general_operand,
    "",
    SFmode,
    0,
    1
  },
  {
    general_operand,
    "",
    DFmode,
    0,
    1
  },
  {
    general_operand,
    "",
    DFmode,
    0,
    1
  },
  {
    general_operand,
    "",
    TFmode,
    0,
    1
  },
  {
    general_operand,
    "",
    TFmode,
    0,
    1
  },
  {
    gr_register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    DImode,
    0,
    1
  },
  {
    nonmemory_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "",
    BImode,
    0,
    1
  },
  {
    scratch_operand,
    "",
    BImode,
    0,
    0
  },
  {
    register_operand,
    "",
    BImode,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "",
    BImode,
    0,
    1
  },
  {
    comparison_operator,
    "",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "",
    CCImode,
    0,
    1
  },
  {
    register_operand,
    "",
    CCImode,
    0,
    1
  },
  {
    register_operand,
    "",
    CCImode,
    0,
    1
  },
  {
    register_operand,
    "",
    CCImode,
    0,
    1
  },
  {
    register_operand,
    "",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "",
    SImode,
    0,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    1
  },
  {
    general_operand,
    "",
    SImode,
    0,
    1
  },
  {
    general_operand,
    "",
    SImode,
    0,
    1
  },
  {
    fr_register_operand,
    "",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "",
    TFmode,
    0,
    1
  },
  {
    scratch_operand,
    "",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "",
    BImode,
    0,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    gr_reg_or_14bit_operand,
    "",
    DImode,
    0,
    1
  },
  {
    scratch_operand,
    "",
    DImode,
    0,
    0
  },
  {
    gr_register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    general_operand,
    "",
    DImode,
    0,
    1
  },
  {
    general_operand,
    "",
    DImode,
    0,
    1
  },
  {
    fr_register_operand,
    "",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "",
    TFmode,
    0,
    1
  },
  {
    scratch_operand,
    "",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "",
    BImode,
    0,
    0
  },
  {
    fr_register_operand,
    "",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "",
    SFmode,
    0,
    1
  },
  {
    scratch_operand,
    "",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "",
    BImode,
    0,
    0
  },
  {
    fr_register_operand,
    "",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "",
    DFmode,
    0,
    1
  },
  {
    scratch_operand,
    "",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "",
    BImode,
    0,
    0
  },
  {
    fr_register_operand,
    "",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "",
    DFmode,
    0,
    1
  },
  {
    scratch_operand,
    "",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "",
    DFmode,
    0,
    0
  },
  {
    scratch_operand,
    "",
    BImode,
    0,
    0
  },
  {
    fr_register_operand,
    "",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "",
    TFmode,
    0,
    1
  },
  {
    scratch_operand,
    "",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "",
    TFmode,
    0,
    0
  },
  {
    scratch_operand,
    "",
    BImode,
    0,
    0
  },
  {
    gr_register_operand,
    "",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "",
    SImode,
    0,
    1
  },
  {
    gr_reg_or_5bit_operand,
    "",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "",
    SImode,
    0,
    1
  },
  {
    gr_reg_or_5bit_operand,
    "",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "",
    SImode,
    0,
    1
  },
  {
    shift_32bit_count_operand,
    "",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    shladd_operand,
    "",
    DImode,
    0,
    1
  },
  {
    nonmemory_operand,
    "",
    DImode,
    0,
    1
  },
  {
    nonmemory_operand,
    "",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    nonmemory_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "",
    BImode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "",
    SImode,
    0,
    1
  },
  {
    gr_reg_or_8bit_and_adjusted_operand,
    "",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    gr_reg_or_8bit_and_adjusted_operand,
    "",
    DImode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "",
    SFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "",
    SFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "",
    DFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "",
    DFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "",
    TFmode,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1
  },
  {
    gr_register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "",
    BImode,
    0,
    1
  },
  {
    destination_operand,
    "",
    VOIDmode,
    0,
    1
  },
  {
    register_operand,
    "",
    BImode,
    0,
    1
  },
  {
    move_operand,
    "",
    VOIDmode,
    0,
    1
  },
  {
    move_operand,
    "",
    VOIDmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "c,c",
    BImode,
    0,
    1
  },
  {
    gr_reg_or_22bit_operand,
    "",
    DImode,
    0,
    1
  },
  {
    gr_reg_or_22bit_operand,
    "",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    1
  },
  {
    register_operand,
    "c,c",
    BImode,
    0,
    1
  },
  {
    gr_reg_or_22bit_operand,
    "",
    SImode,
    0,
    1
  },
  {
    gr_reg_or_22bit_operand,
    "",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    gr_register_operand,
    "",
    SImode,
    0,
    1
  },
  {
    register_operand,
    "",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "",
    SImode,
    0,
    1
  },
  {
    condop_operator,
    "",
    SImode,
    0,
    0
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    0,
    "",
    DImode,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1
  },
  {
    0,
    "",
    DImode,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1
  },
  {
    call_operand,
    "",
    VOIDmode,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    scratch_operand,
    "",
    DImode,
    0,
    0
  },
  {
    scratch_operand,
    "",
    DImode,
    0,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1
  },
  {
    call_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    scratch_operand,
    "",
    DImode,
    0,
    0
  },
  {
    scratch_operand,
    "",
    DImode,
    0,
    0
  },
  {
    call_operand,
    "",
    DImode,
    0,
    1
  },
  {
    scratch_operand,
    "",
    DImode,
    0,
    0
  },
  {
    scratch_operand,
    "",
    DImode,
    0,
    0
  },
  {
    memory_operand,
    "",
    DImode,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1
  },
  {
    memory_operand,
    "",
    OImode,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    general_operand,
    "",
    VOIDmode,
    0,
    1
  },
  {
    general_operand,
    "",
    VOIDmode,
    0,
    1
  },
  {
    general_operand,
    "",
    VOIDmode,
    0,
    1
  },
  {
    general_operand,
    "",
    VOIDmode,
    0,
    1
  },
  {
    register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    memory_operand,
    "",
    OImode,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=c,c,?c,?*r,c,*r,*r,*m,*r",
    BImode,
    0,
    1
  },
  {
    move_operand,
    "O,n,c,c,*r,n,*m,*r,*r",
    BImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c,c,c,c,c,c,c,c",
    BImode,
    0,
    1
  },
  {
    destination_operand,
    "=r,r,r,m,r,*f,*f",
    QImode,
    0,
    1
  },
  {
    move_operand,
    "rO,J,m,rO,*f,rO,*f",
    QImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c,c,c,c,c,c",
    BImode,
    0,
    1
  },
  {
    destination_operand,
    "=r,r,r,m,r,*f,*f",
    HImode,
    0,
    1
  },
  {
    move_operand,
    "rO,J,m,rO,*f,rO,*f",
    HImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c,c,c,c,c,c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    1
  },
  {
    symbolic_operand,
    "s",
    SImode,
    0,
    1
  },
  {
    scratch_operand,
    "=r",
    DImode,
    0,
    0
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    destination_operand,
    "=r,r,r,r,m,r,*f,*f,r,*d",
    SImode,
    0,
    1
  },
  {
    move_operand,
    "rO,J,i,m,rO,*f,rO,*f,*d,rK",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c,c,c,c,c,c,c,c,c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    symbolic_operand,
    "s",
    DImode,
    0,
    1
  },
  {
    scratch_operand,
    "=r",
    DImode,
    0,
    0
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    destination_operand,
    "=r,r,r,r,m,r,*f,*f,*f,Q,r,*b,r,*e,r,*d,r,*c",
    DImode,
    0,
    1
  },
  {
    move_operand,
    "rO,J,i,m,rO,*f,rO,*f,Q,*f,*b,rO,*e,rK,*d,rK,*c,rO",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c,c,c,c,c,c,c,c,c,c,c,c,c,c,c,c,c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    function_operand,
    "s",
    VOIDmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    sdata_symbolic_operand,
    "s",
    VOIDmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    symbolic_operand,
    "",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    got_symbolic_operand,
    "s",
    VOIDmode,
    0,
    1
  },
  {
    register_operand,
    "a",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    got_symbolic_operand,
    "s",
    VOIDmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    symbolic_operand,
    "",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "a",
    DImode,
    0,
    1
  },
  {
    symbolic_operand,
    "",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    destination_operand,
    "=f,f,Q,*r,f,*r,*r,m",
    SFmode,
    0,
    1
  },
  {
    general_operand,
    "fG,Q,fG,fG,*r,*r,m,*r",
    SFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c,c,c,c,c,c,c",
    BImode,
    0,
    1
  },
  {
    destination_operand,
    "=f,f,Q,*r,f,*r,*r,m",
    DFmode,
    0,
    1
  },
  {
    general_operand,
    "fG,Q,fG,fG,*r,*r,m,*r",
    DFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c,c,c,c,c,c,c",
    BImode,
    0,
    1
  },
  {
    destination_tfmode_operand,
    "=f,f,m",
    TFmode,
    0,
    1
  },
  {
    general_tfmode_operand,
    "fG,m,fG",
    TFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c,c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    QImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    HImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "=r,?f",
    DImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "r,f",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r,r",
    DImode,
    0,
    1
  },
  {
    gr_nonimmediate_operand,
    "r,m",
    QImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r,r",
    DImode,
    0,
    1
  },
  {
    gr_nonimmediate_operand,
    "r,m",
    HImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c",
    BImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "=r,r,?f",
    DImode,
    0,
    1
  },
  {
    grfr_nonimmediate_operand,
    "r,m,f",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c,c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    SFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    SFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    TFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    TFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    TFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DImode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    SFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DImode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DImode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    TFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DImode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    TFmode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "n",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "n",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "+r",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "n",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "n",
    DImode,
    0,
    1
  },
  {
    nonmemory_operand,
    "rP",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "+r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "+r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "+r",
    DImode,
    0,
    1
  },
  {
    gr_reg_or_0_operand,
    "rO",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=c,c,r",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "%0,0,r",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "c,r,r",
    BImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c,c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=c,c,r",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "c,r,r",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "0,0,r",
    BImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c,c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=c,c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "c,r",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "0,0",
    BImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=c,r,c,&c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "r,r,0,c",
    BImode,
    0,
    1
  },
  {
    scratch_operand,
    "=X,X,c,X",
    BImode,
    0,
    0
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c,c,c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "0",
    BImode,
    0,
    1
  },
  {
    gr_reg_or_0_operand,
    "rO",
    SImode,
    0,
    1
  },
  {
    gr_reg_or_8bit_operand,
    "rK",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    BImode,
    0,
    0
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "0",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    signed_inequality_operator,
    "",
    BImode,
    0,
    0
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "0",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    gr_reg_or_8bit_operand,
    "rK",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    BImode,
    0,
    0
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "0",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    signed_inequality_operator,
    "",
    BImode,
    0,
    0
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "0",
    BImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "n",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "0",
    BImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    HImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    HImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    HImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r,r,r",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "%r,r,a",
    SImode,
    0,
    1
  },
  {
    gr_reg_or_22bit_operand,
    "r,I,J",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c,c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    shladd_operand,
    "n",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    SImode,
    0,
    1
  },
  {
    gr_reg_or_8bit_operand,
    "rK",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "f",
    SImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "f",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "f",
    SImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "f",
    SImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "f",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r,r,r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "%r,r,a",
    DImode,
    0,
    1
  },
  {
    gr_reg_or_22bit_operand,
    "r,I,J",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c,c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    gr_reg_or_8bit_operand,
    "rK",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    scratch_operand,
    "=X",
    DImode,
    0,
    0
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=&r",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    nonmemory_operand,
    "rI",
    DImode,
    0,
    1
  },
  {
    scratch_operand,
    "=f",
    DImode,
    0,
    0
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DImode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "%f",
    SFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    SFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    SFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    SFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "%f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    SFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    SFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    SFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    SFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    SFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    SFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    SFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "%f",
    DFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "%f",
    DFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_register_operand,
    "f",
    DFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    SFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    fr_register_operand,
    "=f",
    DFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r,r,r",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r,r,r",
    SImode,
    0,
    1
  },
  {
    gr_reg_or_5bit_operand,
    "R,n,r",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c,c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=&r",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    gr_reg_or_5bit_operand,
    "rM",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    shift_32bit_count_operand,
    "n",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r,r,r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r,r,r",
    DImode,
    0,
    1
  },
  {
    gr_reg_or_6bit_operand,
    "R,r,rM",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c,c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    shladd_operand,
    "n",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=&r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    shladd_operand,
    "n",
    DImode,
    0,
    1
  },
  {
    nonmemory_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    nonmemory_operand,
    "rI",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r,r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r,r",
    DImode,
    0,
    1
  },
  {
    gr_reg_or_6bit_operand,
    "r,rM",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    shift_count_operand,
    "M",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "=r,*f",
    DImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "%r,*f",
    DImode,
    0,
    1
  },
  {
    grfr_reg_or_8bit_operand,
    "rK,*f",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c",
    BImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "=r,*f",
    DImode,
    0,
    1
  },
  {
    grfr_register_operand,
    "r,*f",
    DImode,
    0,
    1
  },
  {
    grfr_reg_or_8bit_operand,
    "rK,*f",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    normal_comparison_operator,
    "",
    BImode,
    0,
    0
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    gr_reg_or_8bit_operand,
    "rK",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    adjusted_comparison_operator,
    "",
    BImode,
    0,
    0
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    gr_reg_or_8bit_adjusted_operand,
    "rL",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    normal_comparison_operator,
    "",
    BImode,
    0,
    0
  },
  {
    gr_reg_or_0_operand,
    "rO",
    DImode,
    0,
    1
  },
  {
    gr_reg_or_8bit_operand,
    "rK",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    adjusted_comparison_operator,
    "",
    BImode,
    0,
    0
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    gr_reg_or_8bit_adjusted_operand,
    "rL",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    comparison_operator,
    "",
    BImode,
    0,
    0
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    SFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    SFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    comparison_operator,
    "",
    BImode,
    0,
    0
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    fr_reg_or_fp01_operand,
    "fG",
    DFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=c",
    BImode,
    0,
    1
  },
  {
    comparison_operator,
    "",
    BImode,
    0,
    0
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    tfreg_or_fp01_operand,
    "fG",
    TFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    call_operand,
    "?b,i",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "=b,b",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c",
    BImode,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1
  },
  {
    call_operand,
    "?b,i",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "=b,b",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c",
    BImode,
    0,
    1
  },
  {
    call_operand,
    "?b,i",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c",
    BImode,
    0,
    1
  },
  {
    call_operand,
    "?r,i",
    VOIDmode,
    0,
    1
  },
  {
    register_operand,
    "=b,b",
    DImode,
    0,
    1
  },
  {
    scratch_operand,
    "=&r,X",
    DImode,
    0,
    0
  },
  {
    scratch_operand,
    "=b,X",
    DImode,
    0,
    0
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c",
    BImode,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1
  },
  {
    call_operand,
    "?r,i",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "=b,b",
    DImode,
    0,
    1
  },
  {
    scratch_operand,
    "=&r,X",
    DImode,
    0,
    0
  },
  {
    scratch_operand,
    "=b,X",
    DImode,
    0,
    0
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c",
    BImode,
    0,
    1
  },
  {
    call_operand,
    "?r,i",
    DImode,
    0,
    1
  },
  {
    scratch_operand,
    "=&r,X",
    DImode,
    0,
    0
  },
  {
    scratch_operand,
    "=b,X",
    DImode,
    0,
    0
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "b",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "b",
    DImode,
    0,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=r,r,r",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "%r,r,a",
    DImode,
    0,
    1
  },
  {
    gr_reg_or_22bit_operand,
    "r,I,J",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "+r,r,r",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c,c,c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "+r",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    memory_operand,
    "m",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "",
    DImode,
    0,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    memory_operand,
    "=m",
    TFmode,
    0,
    1
  },
  {
    register_operand,
    "f",
    TFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=f",
    TFmode,
    0,
    1
  },
  {
    memory_operand,
    "m",
    TFmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    address_operand,
    "p",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "n",
    DImode,
    0,
    1
  },
  {
    const_int_operand,
    "n",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    0,
    "",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    0,
    "",
    BLKmode,
    0,
    1
  },
  {
    0,
    "",
    BLKmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    SImode,
    0,
    1
  },
  {
    not_postinc_memory_operand,
    "+S",
    SImode,
    0,
    1
  },
  {
    fetchadd_operand,
    "n",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    not_postinc_memory_operand,
    "+S",
    DImode,
    0,
    1
  },
  {
    fetchadd_operand,
    "n",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    SImode,
    0,
    1
  },
  {
    not_postinc_memory_operand,
    "+S",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    ar_ccv_reg_operand,
    "",
    VOIDmode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    not_postinc_memory_operand,
    "+S",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    ar_ccv_reg_operand,
    "",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    SImode,
    0,
    1
  },
  {
    not_postinc_memory_operand,
    "+S",
    SImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    not_postinc_memory_operand,
    "+S",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    DImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    basereg_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    gr_reg_or_14bit_operand,
    "rI",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
  {
    gr_register_operand,
    "=r",
    DImode,
    0,
    1
  },
  {
    gr_register_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    basereg_operand,
    "r",
    SImode,
    0,
    1
  },
  {
    predicate_operator,
    "",
    VOIDmode,
    0,
    0
  },
  {
    register_operand,
    "c",
    BImode,
    0,
    1
  },
};



const struct insn_data insn_data[] = 
{
  {
    "*movcci",
    (const PTR) output_0,
    0,
    &operand_data[1],
    2,
    0,
    3,
    2
  },
  {
    "movbi",
    (const PTR) output_1,
    (insn_gen_fn) gen_movbi,
    &operand_data[3],
    2,
    0,
    9,
    2
  },
  {
    "*movqi_internal",
    (const PTR) output_2,
    0,
    &operand_data[5],
    2,
    0,
    7,
    2
  },
  {
    "*movhi_internal",
    (const PTR) output_3,
    0,
    &operand_data[7],
    2,
    0,
    7,
    2
  },
  {
    "movsi_symbolic",
    (const PTR) output_4,
    (insn_gen_fn) gen_movsi_symbolic,
    &operand_data[9],
    3,
    0,
    1,
    3
  },
  {
    "*movsi_internal",
    (const PTR) output_5,
    0,
    &operand_data[12],
    2,
    0,
    10,
    2
  },
  {
    "movdi_symbolic",
    (const PTR) output_6,
    (insn_gen_fn) gen_movdi_symbolic,
    &operand_data[14],
    3,
    0,
    1,
    3
  },
  {
    "*movdi_internal",
    (const PTR) output_7,
    0,
    &operand_data[17],
    2,
    0,
    18,
    3
  },
  {
    "*load_fptr_internal1",
    "addl %0 = @ltoff(@fptr(%1)), gp",
    0,
    &operand_data[19],
    2,
    0,
    1,
    1
  },
  {
    "load_gprel",
    "addl %0 = @gprel(%1), gp",
    (insn_gen_fn) gen_load_gprel,
    &operand_data[21],
    2,
    0,
    1,
    1
  },
  {
    "gprel64_offset",
    "movl %0 = @gprel(%1)",
    (insn_gen_fn) gen_gprel64_offset,
    &operand_data[23],
    2,
    0,
    1,
    1
  },
  {
    "*load_symptr_high",
    (const PTR) output_11,
    0,
    &operand_data[25],
    3,
    0,
    1,
    3
  },
  {
    "*load_symptr_low",
    (const PTR) output_12,
    0,
    &operand_data[28],
    3,
    0,
    1,
    3
  },
  {
    "load_ltoff_dtpmod",
    "addl %0 = @ltoff(@dtpmod(%1)), gp",
    (insn_gen_fn) gen_load_ltoff_dtpmod,
    &operand_data[23],
    2,
    0,
    1,
    1
  },
  {
    "load_ltoff_dtprel",
    "addl %0 = @ltoff(@dtprel(%1)), gp",
    (insn_gen_fn) gen_load_ltoff_dtprel,
    &operand_data[23],
    2,
    0,
    1,
    1
  },
  {
    "*load_dtprel64",
    "movl %0 = @dtprel(%1)",
    0,
    &operand_data[23],
    2,
    0,
    1,
    1
  },
  {
    "*load_dtprel22",
    "addl %0 = @dtprel(%1), r0",
    0,
    &operand_data[23],
    2,
    0,
    1,
    1
  },
  {
    "*add_dtprel14",
    "adds %0 = @dtprel(%2), %1",
    0,
    &operand_data[31],
    3,
    0,
    1,
    1
  },
  {
    "*add_dtprel22",
    "addl %0 = @dtprel(%2), %1",
    0,
    &operand_data[34],
    3,
    0,
    1,
    1
  },
  {
    "load_ltoff_tprel",
    "addl %0 = @ltoff(@tprel(%1)), gp",
    (insn_gen_fn) gen_load_ltoff_tprel,
    &operand_data[23],
    2,
    0,
    1,
    1
  },
  {
    "*load_tprel64",
    "movl %0 = @tprel(%1)",
    0,
    &operand_data[23],
    2,
    0,
    1,
    1
  },
  {
    "*load_tprel22",
    "addl %0 = @tprel(%1), r0",
    0,
    &operand_data[23],
    2,
    0,
    1,
    1
  },
  {
    "*add_tprel14",
    "adds %0 = @tprel(%2), %1",
    0,
    &operand_data[31],
    3,
    0,
    1,
    1
  },
  {
    "*add_tprel22",
    "addl %0 = @tprel(%2), %1",
    0,
    &operand_data[34],
    3,
    0,
    1,
    1
  },
  {
    "*movti_internal",
    "#",
    0,
    &operand_data[37],
    3,
    0,
    3,
    1
  },
  {
    "*movti_internal_reg",
    "#",
    0,
    &operand_data[40],
    2,
    0,
    1,
    1
  },
  {
    "*movsf_internal",
    (const PTR) output_26,
    0,
    &operand_data[42],
    2,
    0,
    8,
    2
  },
  {
    "*movdf_internal",
    (const PTR) output_27,
    0,
    &operand_data[44],
    2,
    0,
    8,
    2
  },
  {
    "*movtf_internal",
    (const PTR) output_28,
    0,
    &operand_data[46],
    2,
    0,
    3,
    2
  },
  {
    "extendqidi2",
    "sxt1 %0 = %1",
    (insn_gen_fn) gen_extendqidi2,
    &operand_data[48],
    2,
    0,
    1,
    1
  },
  {
    "extendhidi2",
    "sxt2 %0 = %1",
    (insn_gen_fn) gen_extendhidi2,
    &operand_data[50],
    2,
    0,
    1,
    1
  },
  {
    "extendsidi2",
    (const PTR) output_31,
    (insn_gen_fn) gen_extendsidi2,
    &operand_data[52],
    2,
    0,
    2,
    2
  },
  {
    "zero_extendqidi2",
    (const PTR) output_32,
    (insn_gen_fn) gen_zero_extendqidi2,
    &operand_data[54],
    2,
    0,
    2,
    2
  },
  {
    "zero_extendhidi2",
    (const PTR) output_33,
    (insn_gen_fn) gen_zero_extendhidi2,
    &operand_data[56],
    2,
    0,
    2,
    2
  },
  {
    "zero_extendsidi2",
    (const PTR) output_34,
    (insn_gen_fn) gen_zero_extendsidi2,
    &operand_data[58],
    2,
    0,
    3,
    2
  },
  {
    "extendsfdf2",
    "fnorm.d %0 = %1",
    (insn_gen_fn) gen_extendsfdf2,
    &operand_data[60],
    2,
    0,
    1,
    1
  },
  {
    "extendsftf2",
    "fnorm %0 = %1",
    (insn_gen_fn) gen_extendsftf2,
    &operand_data[62],
    2,
    0,
    1,
    1
  },
  {
    "extenddftf2",
    "fnorm %0 = %1",
    (insn_gen_fn) gen_extenddftf2,
    &operand_data[64],
    2,
    0,
    1,
    1
  },
  {
    "truncdfsf2",
    "fnorm.s %0 = %1",
    (insn_gen_fn) gen_truncdfsf2,
    &operand_data[66],
    2,
    0,
    1,
    1
  },
  {
    "trunctfsf2",
    "fnorm.s %0 = %1",
    (insn_gen_fn) gen_trunctfsf2,
    &operand_data[68],
    2,
    0,
    1,
    1
  },
  {
    "trunctfdf2",
    "fnorm.d %0 = %1",
    (insn_gen_fn) gen_trunctfdf2,
    &operand_data[70],
    2,
    0,
    1,
    1
  },
  {
    "floatditf2",
    "fcvt.xf %0 = %1",
    (insn_gen_fn) gen_floatditf2,
    &operand_data[72],
    2,
    0,
    1,
    1
  },
  {
    "fix_truncsfdi2",
    "fcvt.fx.trunc %0 = %1",
    (insn_gen_fn) gen_fix_truncsfdi2,
    &operand_data[74],
    2,
    0,
    1,
    1
  },
  {
    "fix_truncdfdi2",
    "fcvt.fx.trunc %0 = %1",
    (insn_gen_fn) gen_fix_truncdfdi2,
    &operand_data[76],
    2,
    0,
    1,
    1
  },
  {
    "fix_trunctfdi2",
    "fcvt.fx.trunc %0 = %1",
    (insn_gen_fn) gen_fix_trunctfdi2,
    &operand_data[78],
    2,
    0,
    1,
    1
  },
  {
    "fix_trunctfdi2_alts",
    "fcvt.fx.trunc.s%2 %0 = %1",
    (insn_gen_fn) gen_fix_trunctfdi2_alts,
    &operand_data[78],
    3,
    0,
    1,
    1
  },
  {
    "floatunsdisf2",
    "fcvt.xuf.s %0 = %1",
    (insn_gen_fn) gen_floatunsdisf2,
    &operand_data[81],
    2,
    0,
    1,
    1
  },
  {
    "floatunsdidf2",
    "fcvt.xuf.d %0 = %1",
    (insn_gen_fn) gen_floatunsdidf2,
    &operand_data[83],
    2,
    0,
    1,
    1
  },
  {
    "floatunsditf2",
    "fcvt.xuf %0 = %1",
    (insn_gen_fn) gen_floatunsditf2,
    &operand_data[72],
    2,
    0,
    1,
    1
  },
  {
    "fixuns_truncsfdi2",
    "fcvt.fxu.trunc %0 = %1",
    (insn_gen_fn) gen_fixuns_truncsfdi2,
    &operand_data[74],
    2,
    0,
    1,
    1
  },
  {
    "fixuns_truncdfdi2",
    "fcvt.fxu.trunc %0 = %1",
    (insn_gen_fn) gen_fixuns_truncdfdi2,
    &operand_data[76],
    2,
    0,
    1,
    1
  },
  {
    "fixuns_trunctfdi2",
    "fcvt.fxu.trunc %0 = %1",
    (insn_gen_fn) gen_fixuns_trunctfdi2,
    &operand_data[78],
    2,
    0,
    1,
    1
  },
  {
    "fixuns_trunctfdi2_alts",
    "fcvt.fxu.trunc.s%2 %0 = %1",
    (insn_gen_fn) gen_fixuns_trunctfdi2_alts,
    &operand_data[78],
    3,
    0,
    1,
    1
  },
  {
    "extv",
    "extr %0 = %1, %3, %2",
    (insn_gen_fn) gen_extv,
    &operand_data[85],
    4,
    0,
    1,
    1
  },
  {
    "extzv",
    "extr.u %0 = %1, %3, %2",
    (insn_gen_fn) gen_extzv,
    &operand_data[85],
    4,
    0,
    1,
    1
  },
  {
    "*insv_internal",
    "dep %0 = %3, %0, %2, %1",
    0,
    &operand_data[89],
    4,
    0,
    1,
    1
  },
  {
    "*depz_internal",
    (const PTR) output_56,
    0,
    &operand_data[85],
    4,
    0,
    1,
    3
  },
  {
    "shift_mix4left",
    "#",
    (insn_gen_fn) gen_shift_mix4left,
    &operand_data[93],
    3,
    0,
    1,
    1
  },
  {
    "*mix4left",
    "mix4.l %0 = %0, %r1",
    0,
    &operand_data[93],
    2,
    0,
    1,
    1
  },
  {
    "mix4right",
    "mix4.r %0 = %r1, %0",
    (insn_gen_fn) gen_mix4right,
    &operand_data[96],
    2,
    0,
    1,
    1
  },
  {
    "*mix4right_3op",
    "mix4.r %0 = %2, %1",
    0,
    &operand_data[98],
    3,
    0,
    1,
    1
  },
  {
    "andbi3",
    (const PTR) output_61,
    (insn_gen_fn) gen_andbi3,
    &operand_data[101],
    3,
    0,
    3,
    2
  },
  {
    "*andcmbi3",
    (const PTR) output_62,
    0,
    &operand_data[104],
    3,
    0,
    3,
    2
  },
  {
    "iorbi3",
    (const PTR) output_63,
    (insn_gen_fn) gen_iorbi3,
    &operand_data[101],
    3,
    0,
    3,
    2
  },
  {
    "*iorcmbi3",
    (const PTR) output_64,
    0,
    &operand_data[107],
    3,
    0,
    2,
    2
  },
  {
    "one_cmplbi2",
    (const PTR) output_65,
    (insn_gen_fn) gen_one_cmplbi2,
    &operand_data[110],
    3,
    0,
    4,
    2
  },
  {
    "*cmpsi_and_0",
    "cmp4.%C4.and.orcm %0, %I0 = %3, %r2",
    0,
    &operand_data[113],
    5,
    0,
    1,
    1
  },
  {
    "*cmpsi_and_1",
    "cmp4.%C3.and.orcm %0, %I0 = r0, %2",
    0,
    &operand_data[118],
    4,
    0,
    1,
    1
  },
  {
    "*cmpsi_andnot_0",
    "cmp4.%C4.or.andcm %I0, %0 = %3, %r2",
    0,
    &operand_data[113],
    5,
    0,
    1,
    1
  },
  {
    "*cmpsi_andnot_1",
    "cmp4.%C3.or.andcm %I0, %0 = r0, %2",
    0,
    &operand_data[118],
    4,
    0,
    1,
    1
  },
  {
    "*cmpdi_and_0",
    "cmp.%C4.and.orcm %0, %I0 = %3, %2",
    0,
    &operand_data[122],
    5,
    0,
    1,
    1
  },
  {
    "*cmpdi_and_1",
    "cmp.%C3.and.orcm %0, %I0 = r0, %2",
    0,
    &operand_data[127],
    4,
    0,
    1,
    1
  },
  {
    "*cmpdi_andnot_0",
    "cmp.%C4.or.andcm %I0, %0 = %3, %2",
    0,
    &operand_data[122],
    5,
    0,
    1,
    1
  },
  {
    "*cmpdi_andnot_1",
    "cmp.%C3.or.andcm %I0, %0 = r0, %2",
    0,
    &operand_data[127],
    4,
    0,
    1,
    1
  },
  {
    "*tbit_and_0",
    "tbit.nz.and.orcm %0, %I0 = %1, 0",
    0,
    &operand_data[131],
    3,
    0,
    1,
    1
  },
  {
    "*tbit_and_1",
    "tbit.z.and.orcm %0, %I0 = %1, 0",
    0,
    &operand_data[131],
    3,
    0,
    1,
    1
  },
  {
    "*tbit_and_2",
    "tbit.nz.and.orcm %0, %I0 = %1, %2",
    0,
    &operand_data[134],
    4,
    0,
    1,
    1
  },
  {
    "*tbit_and_3",
    "tbit.z.and.orcm %0, %I0 = %1, %2",
    0,
    &operand_data[134],
    4,
    0,
    1,
    1
  },
  {
    "*cmpsi_or_0",
    "cmp4.%C4.or.andcm %0, %I0 = %3, %r2",
    0,
    &operand_data[113],
    5,
    0,
    1,
    1
  },
  {
    "*cmpsi_or_1",
    "cmp4.%C3.or.andcm %0, %I0 = r0, %2",
    0,
    &operand_data[118],
    4,
    0,
    1,
    1
  },
  {
    "*cmpsi_orcm_0",
    "cmp4.%C4.and.orcm %I0, %0 = %3, %r2",
    0,
    &operand_data[113],
    5,
    0,
    1,
    1
  },
  {
    "*cmpsi_orcm_1",
    "cmp4.%C3.and.orcm %I0, %0 = r0, %2",
    0,
    &operand_data[118],
    4,
    0,
    1,
    1
  },
  {
    "*cmpdi_or_0",
    "cmp.%C4.or.andcm %0, %I0 = %3, %2",
    0,
    &operand_data[122],
    5,
    0,
    1,
    1
  },
  {
    "*cmpdi_or_1",
    "cmp.%C3.or.andcm %0, %I0 = r0, %2",
    0,
    &operand_data[127],
    4,
    0,
    1,
    1
  },
  {
    "*cmpdi_orcm_0",
    "cmp.%C4.and.orcm %I0, %0 = %3, %2",
    0,
    &operand_data[122],
    5,
    0,
    1,
    1
  },
  {
    "*cmpdi_orcm_1",
    "cmp.%C3.and.orcm %I0, %0 = r0, %2",
    0,
    &operand_data[127],
    4,
    0,
    1,
    1
  },
  {
    "*tbit_or_0",
    "tbit.nz.or.andcm %0, %I0 = %1, 0",
    0,
    &operand_data[131],
    3,
    0,
    1,
    1
  },
  {
    "*tbit_or_1",
    "tbit.z.or.andcm %0, %I0 = %1, 0",
    0,
    &operand_data[131],
    3,
    0,
    1,
    1
  },
  {
    "*tbit_or_2",
    "tbit.nz.or.andcm %0, %I0 = %1, %2",
    0,
    &operand_data[134],
    4,
    0,
    1,
    1
  },
  {
    "*tbit_or_3",
    "tbit.z.or.andcm %0, %I0 = %1, %2",
    0,
    &operand_data[134],
    4,
    0,
    1,
    1
  },
  {
    "mulhi3",
    "pmpy2.r %0 = %1, %2",
    (insn_gen_fn) gen_mulhi3,
    &operand_data[138],
    3,
    0,
    1,
    1
  },
  {
    "addsi3",
    (const PTR) output_91,
    (insn_gen_fn) gen_addsi3,
    &operand_data[141],
    3,
    0,
    3,
    2
  },
  {
    "*addsi3_plus1",
    "add %0 = %1, %2, 1",
    0,
    &operand_data[144],
    3,
    0,
    1,
    1
  },
  {
    "*addsi3_plus1_alt",
    "add %0 = %1, %1, 1",
    0,
    &operand_data[144],
    2,
    0,
    1,
    1
  },
  {
    "*addsi3_shladd",
    "shladd %0 = %1, %S2, %3",
    0,
    &operand_data[147],
    4,
    0,
    1,
    1
  },
  {
    "subsi3",
    "sub %0 = %1, %2",
    (insn_gen_fn) gen_subsi3,
    &operand_data[151],
    3,
    0,
    1,
    1
  },
  {
    "*subsi3_minus1",
    "sub %0 = %2, %1, 1",
    0,
    &operand_data[144],
    3,
    0,
    1,
    1
  },
  {
    "mulsi3",
    "xmpy.l %0 = %1, %2",
    (insn_gen_fn) gen_mulsi3,
    &operand_data[154],
    3,
    0,
    1,
    1
  },
  {
    "maddsi4",
    "xma.l %0 = %1, %2, %3",
    (insn_gen_fn) gen_maddsi4,
    &operand_data[154],
    4,
    0,
    1,
    1
  },
  {
    "negsi2",
    "sub %0 = r0, %1",
    (insn_gen_fn) gen_negsi2,
    &operand_data[144],
    2,
    0,
    1,
    1
  },
  {
    "divsi3_internal",
    "#",
    (insn_gen_fn) gen_divsi3_internal,
    &operand_data[158],
    7,
    0,
    1,
    1
  },
  {
    "adddi3",
    (const PTR) output_101,
    (insn_gen_fn) gen_adddi3,
    &operand_data[165],
    3,
    0,
    3,
    2
  },
  {
    "*adddi3_plus1",
    "add %0 = %1, %2, 1",
    0,
    &operand_data[168],
    3,
    0,
    1,
    1
  },
  {
    "*adddi3_plus1_alt",
    "add %0 = %1, %1, 1",
    0,
    &operand_data[85],
    2,
    0,
    1,
    1
  },
  {
    "subdi3",
    "sub %0 = %1, %2",
    (insn_gen_fn) gen_subdi3,
    &operand_data[171],
    3,
    0,
    1,
    1
  },
  {
    "*subdi3_minus1",
    "sub %0 = %2, %1, 1",
    0,
    &operand_data[168],
    3,
    0,
    1,
    1
  },
  {
    "muldi3",
    "xmpy.l %0 = %1, %2",
    (insn_gen_fn) gen_muldi3,
    &operand_data[174],
    3,
    0,
    1,
    1
  },
  {
    "madddi4",
    "xma.l %0 = %1, %2, %3",
    (insn_gen_fn) gen_madddi4,
    &operand_data[174],
    5,
    0,
    1,
    1
  },
  {
    "*madddi4_elim",
    "#",
    0,
    &operand_data[179],
    6,
    0,
    1,
    1
  },
  {
    "smuldi3_highpart",
    "xmpy.h %0 = %1, %2",
    (insn_gen_fn) gen_smuldi3_highpart,
    &operand_data[185],
    3,
    0,
    1,
    1
  },
  {
    "umuldi3_highpart",
    "xmpy.hu %0 = %1, %2",
    (insn_gen_fn) gen_umuldi3_highpart,
    &operand_data[185],
    3,
    0,
    1,
    1
  },
  {
    "negdi2",
    "sub %0 = r0, %1",
    (insn_gen_fn) gen_negdi2,
    &operand_data[85],
    2,
    0,
    1,
    1
  },
  {
    "*popcnt",
    "popcnt %0 = %1",
    0,
    &operand_data[85],
    2,
    0,
    1,
    1
  },
  {
    "divdi3_internal_lat",
    "#",
    (insn_gen_fn) gen_divdi3_internal_lat,
    &operand_data[188],
    7,
    0,
    1,
    1
  },
  {
    "divdi3_internal_thr",
    "#",
    (insn_gen_fn) gen_divdi3_internal_thr,
    &operand_data[195],
    6,
    0,
    1,
    1
  },
  {
    "addsf3",
    "fadd.s %0 = %1, %F2",
    (insn_gen_fn) gen_addsf3,
    &operand_data[201],
    3,
    0,
    1,
    1
  },
  {
    "subsf3",
    "fsub.s %0 = %F1, %F2",
    (insn_gen_fn) gen_subsf3,
    &operand_data[204],
    3,
    0,
    1,
    1
  },
  {
    "mulsf3",
    "fmpy.s %0 = %1, %2",
    (insn_gen_fn) gen_mulsf3,
    &operand_data[207],
    3,
    0,
    1,
    1
  },
  {
    "abssf2",
    "fabs %0 = %1",
    (insn_gen_fn) gen_abssf2,
    &operand_data[210],
    2,
    0,
    1,
    1
  },
  {
    "negsf2",
    "fneg %0 = %1",
    (insn_gen_fn) gen_negsf2,
    &operand_data[210],
    2,
    0,
    1,
    1
  },
  {
    "*nabssf2",
    "fnegabs %0 = %1",
    0,
    &operand_data[210],
    2,
    0,
    1,
    1
  },
  {
    "minsf3",
    "fmin %0 = %1, %F2",
    (insn_gen_fn) gen_minsf3,
    &operand_data[210],
    3,
    0,
    1,
    1
  },
  {
    "maxsf3",
    "fmax %0 = %1, %F2",
    (insn_gen_fn) gen_maxsf3,
    &operand_data[210],
    3,
    0,
    1,
    1
  },
  {
    "*maddsf4",
    "fma.s %0 = %1, %2, %F3",
    0,
    &operand_data[213],
    4,
    0,
    1,
    1
  },
  {
    "*msubsf4",
    "fms.s %0 = %1, %2, %F3",
    0,
    &operand_data[213],
    4,
    0,
    1,
    1
  },
  {
    "*nmulsf3",
    "fnmpy.s %0 = %1, %2",
    0,
    &operand_data[213],
    3,
    0,
    1,
    1
  },
  {
    "*nmaddsf4",
    "fnma.s %0 = %1, %2, %F3",
    0,
    &operand_data[213],
    4,
    0,
    1,
    1
  },
  {
    "divsf3_internal_lat",
    "#",
    (insn_gen_fn) gen_divsf3_internal_lat,
    &operand_data[217],
    6,
    0,
    1,
    1
  },
  {
    "divsf3_internal_thr",
    "#",
    (insn_gen_fn) gen_divsf3_internal_thr,
    &operand_data[217],
    6,
    0,
    1,
    1
  },
  {
    "adddf3",
    "fadd.d %0 = %1, %F2",
    (insn_gen_fn) gen_adddf3,
    &operand_data[223],
    3,
    0,
    1,
    1
  },
  {
    "*adddf3_trunc",
    "fadd.s %0 = %1, %F2",
    0,
    &operand_data[226],
    3,
    0,
    1,
    1
  },
  {
    "subdf3",
    "fsub.d %0 = %F1, %F2",
    (insn_gen_fn) gen_subdf3,
    &operand_data[229],
    3,
    0,
    1,
    1
  },
  {
    "*subdf3_trunc",
    "fsub.s %0 = %F1, %F2",
    0,
    &operand_data[232],
    3,
    0,
    1,
    1
  },
  {
    "muldf3",
    "fmpy.d %0 = %1, %2",
    (insn_gen_fn) gen_muldf3,
    &operand_data[235],
    3,
    0,
    1,
    1
  },
  {
    "*muldf3_trunc",
    "fmpy.s %0 = %1, %2",
    0,
    &operand_data[238],
    3,
    0,
    1,
    1
  },
  {
    "absdf2",
    "fabs %0 = %1",
    (insn_gen_fn) gen_absdf2,
    &operand_data[235],
    2,
    0,
    1,
    1
  },
  {
    "negdf2",
    "fneg %0 = %1",
    (insn_gen_fn) gen_negdf2,
    &operand_data[235],
    2,
    0,
    1,
    1
  },
  {
    "*nabsdf2",
    "fnegabs %0 = %1",
    0,
    &operand_data[235],
    2,
    0,
    1,
    1
  },
  {
    "mindf3",
    "fmin %0 = %1, %F2",
    (insn_gen_fn) gen_mindf3,
    &operand_data[241],
    3,
    0,
    1,
    1
  },
  {
    "maxdf3",
    "fmax %0 = %1, %F2",
    (insn_gen_fn) gen_maxdf3,
    &operand_data[241],
    3,
    0,
    1,
    1
  },
  {
    "*madddf4",
    "fma.d %0 = %1, %2, %F3",
    0,
    &operand_data[244],
    4,
    0,
    1,
    1
  },
  {
    "*madddf4_trunc",
    "fma.s %0 = %1, %2, %F3",
    0,
    &operand_data[248],
    4,
    0,
    1,
    1
  },
  {
    "*msubdf4",
    "fms.d %0 = %1, %2, %F3",
    0,
    &operand_data[244],
    4,
    0,
    1,
    1
  },
  {
    "*msubdf4_trunc",
    "fms.s %0 = %1, %2, %F3",
    0,
    &operand_data[248],
    4,
    0,
    1,
    1
  },
  {
    "*nmuldf3",
    "fnmpy.d %0 = %1, %2",
    0,
    &operand_data[235],
    3,
    0,
    1,
    1
  },
  {
    "*nmuldf3_trunc",
    "fnmpy.s %0 = %1, %2",
    0,
    &operand_data[238],
    3,
    0,
    1,
    1
  },
  {
    "*nmadddf4",
    "fnma.d %0 = %1, %2, %F3",
    0,
    &operand_data[244],
    4,
    0,
    1,
    1
  },
  {
    "*nmadddf4_alts",
    "fnma.d.s%4 %0 = %1, %2, %F3",
    0,
    &operand_data[252],
    5,
    0,
    1,
    1
  },
  {
    "*nmadddf4_trunc",
    "fnma.s %0 = %1, %2, %F3",
    0,
    &operand_data[248],
    4,
    0,
    1,
    1
  },
  {
    "divdf3_internal_lat",
    "#",
    (insn_gen_fn) gen_divdf3_internal_lat,
    &operand_data[257],
    7,
    0,
    1,
    1
  },
  {
    "divdf3_internal_thr",
    "#",
    (insn_gen_fn) gen_divdf3_internal_thr,
    &operand_data[264],
    6,
    0,
    1,
    1
  },
  {
    "addtf3",
    "fadd %0 = %F1, %F2",
    (insn_gen_fn) gen_addtf3,
    &operand_data[270],
    3,
    0,
    1,
    1
  },
  {
    "*addtf3_truncsf",
    "fadd.s %0 = %F1, %F2",
    0,
    &operand_data[273],
    3,
    0,
    1,
    1
  },
  {
    "*addtf3_truncdf",
    "fadd.d %0 = %F1, %F2",
    0,
    &operand_data[276],
    3,
    0,
    1,
    1
  },
  {
    "subtf3",
    "fsub %0 = %F1, %F2",
    (insn_gen_fn) gen_subtf3,
    &operand_data[270],
    3,
    0,
    1,
    1
  },
  {
    "*subtf3_truncsf",
    "fsub.s %0 = %F1, %F2",
    0,
    &operand_data[273],
    3,
    0,
    1,
    1
  },
  {
    "*subtf3_truncdf",
    "fsub.d %0 = %F1, %F2",
    0,
    &operand_data[276],
    3,
    0,
    1,
    1
  },
  {
    "multf3",
    "fmpy %0 = %F1, %F2",
    (insn_gen_fn) gen_multf3,
    &operand_data[270],
    3,
    0,
    1,
    1
  },
  {
    "*multf3_truncsf",
    "fmpy.s %0 = %F1, %F2",
    0,
    &operand_data[273],
    3,
    0,
    1,
    1
  },
  {
    "*multf3_truncdf",
    "fmpy.d %0 = %F1, %F2",
    0,
    &operand_data[276],
    3,
    0,
    1,
    1
  },
  {
    "*multf3_alts",
    "fmpy.s%3 %0 = %F1, %F2",
    0,
    &operand_data[279],
    4,
    0,
    1,
    1
  },
  {
    "*multf3_truncsf_alts",
    "fmpy.s.s%3 %0 = %F1, %F2",
    0,
    &operand_data[283],
    4,
    0,
    1,
    1
  },
  {
    "*multf3_truncdf_alts",
    "fmpy.d.s%3 %0 = %F1, %F2",
    0,
    &operand_data[287],
    4,
    0,
    1,
    1
  },
  {
    "abstf2",
    "fabs %0 = %F1",
    (insn_gen_fn) gen_abstf2,
    &operand_data[270],
    2,
    0,
    1,
    1
  },
  {
    "negtf2",
    "fneg %0 = %F1",
    (insn_gen_fn) gen_negtf2,
    &operand_data[270],
    2,
    0,
    1,
    1
  },
  {
    "*nabstf2",
    "fnegabs %0 = %F1",
    0,
    &operand_data[270],
    2,
    0,
    1,
    1
  },
  {
    "mintf3",
    "fmin %0 = %F1, %F2",
    (insn_gen_fn) gen_mintf3,
    &operand_data[270],
    3,
    0,
    1,
    1
  },
  {
    "maxtf3",
    "fmax %0 = %F1, %F2",
    (insn_gen_fn) gen_maxtf3,
    &operand_data[270],
    3,
    0,
    1,
    1
  },
  {
    "*maddtf4",
    "fma %0 = %F1, %F2, %F3",
    0,
    &operand_data[291],
    4,
    0,
    1,
    1
  },
  {
    "*maddtf4_truncsf",
    "fma.s %0 = %F1, %F2, %F3",
    0,
    &operand_data[295],
    4,
    0,
    1,
    1
  },
  {
    "*maddtf4_truncdf",
    "fma.d %0 = %F1, %F2, %F3",
    0,
    &operand_data[299],
    4,
    0,
    1,
    1
  },
  {
    "*maddtf4_alts",
    "fma.s%4 %0 = %F1, %F2, %F3",
    0,
    &operand_data[303],
    5,
    0,
    1,
    1
  },
  {
    "*maddtf4_alts_truncdf",
    "fma.d.s%4 %0 = %F1, %F2, %F3",
    0,
    &operand_data[308],
    5,
    0,
    1,
    1
  },
  {
    "*msubtf4",
    "fms %0 = %F1, %F2, %F3",
    0,
    &operand_data[291],
    4,
    0,
    1,
    1
  },
  {
    "*msubtf4_truncsf",
    "fms.s %0 = %F1, %F2, %F3",
    0,
    &operand_data[295],
    4,
    0,
    1,
    1
  },
  {
    "*msubtf4_truncdf",
    "fms.d %0 = %F1, %F2, %F3",
    0,
    &operand_data[299],
    4,
    0,
    1,
    1
  },
  {
    "*nmultf3",
    "fnmpy %0 = %F1, %F2",
    0,
    &operand_data[270],
    3,
    0,
    1,
    1
  },
  {
    "*nmultf3_truncsf",
    "fnmpy.s %0 = %F1, %F2",
    0,
    &operand_data[273],
    3,
    0,
    1,
    1
  },
  {
    "*nmultf3_truncdf",
    "fnmpy.d %0 = %F1, %F2",
    0,
    &operand_data[276],
    3,
    0,
    1,
    1
  },
  {
    "*nmaddtf4",
    "fnma %0 = %F1, %F2, %F3",
    0,
    &operand_data[291],
    4,
    0,
    1,
    1
  },
  {
    "*nmaddtf4_truncsf",
    "fnma.s %0 = %F1, %F2, %F3",
    0,
    &operand_data[295],
    4,
    0,
    1,
    1
  },
  {
    "*nmaddtf4_truncdf",
    "fnma.d %0 = %F1, %F2, %F3",
    0,
    &operand_data[299],
    4,
    0,
    1,
    1
  },
  {
    "*nmaddtf4_alts",
    "fnma.s%4 %0 = %F1, %F2, %F3",
    0,
    &operand_data[303],
    5,
    0,
    1,
    1
  },
  {
    "*nmaddtf4_truncdf_alts",
    "fnma.d.s%4 %0 = %F1, %F2, %F3",
    0,
    &operand_data[308],
    5,
    0,
    1,
    1
  },
  {
    "divtf3_internal_lat",
    "#",
    (insn_gen_fn) gen_divtf3_internal_lat,
    &operand_data[313],
    8,
    0,
    1,
    1
  },
  {
    "divtf3_internal_thr",
    "#",
    (insn_gen_fn) gen_divtf3_internal_thr,
    &operand_data[321],
    6,
    0,
    1,
    1
  },
  {
    "*recip_approx",
    "frcpa.s%4 %0, %1 = %2, %3",
    0,
    &operand_data[327],
    5,
    1,
    1,
    1
  },
  {
    "*ashlsi3_internal",
    (const PTR) output_187,
    0,
    &operand_data[332],
    3,
    0,
    3,
    2
  },
  {
    "*rotrsi3_internal",
    "#",
    0,
    &operand_data[335],
    3,
    0,
    1,
    1
  },
  {
    "*rotlsi3_internal",
    "#",
    0,
    &operand_data[338],
    3,
    0,
    1,
    1
  },
  {
    "ashldi3",
    (const PTR) output_190,
    (insn_gen_fn) gen_ashldi3,
    &operand_data[341],
    3,
    0,
    3,
    2
  },
  {
    "*shladd",
    "shladd %0 = %1, %S2, %3",
    0,
    &operand_data[344],
    4,
    0,
    1,
    1
  },
  {
    "*shladd_elim",
    (const PTR) output_192,
    0,
    &operand_data[348],
    5,
    0,
    1,
    3
  },
  {
    "ashrdi3",
    (const PTR) output_193,
    (insn_gen_fn) gen_ashrdi3,
    &operand_data[353],
    3,
    0,
    2,
    2
  },
  {
    "lshrdi3",
    (const PTR) output_194,
    (insn_gen_fn) gen_lshrdi3,
    &operand_data[353],
    3,
    0,
    2,
    2
  },
  {
    "*rotrdi3_internal",
    "shrp %0 = %1, %1, %2",
    0,
    &operand_data[356],
    3,
    0,
    1,
    1
  },
  {
    "*rotldi3_internal",
    "shrp %0 = %1, %1, %e2",
    0,
    &operand_data[356],
    3,
    0,
    1,
    1
  },
  {
    "one_cmplsi2",
    "andcm %0 = -1, %1",
    (insn_gen_fn) gen_one_cmplsi2,
    &operand_data[144],
    2,
    0,
    1,
    1
  },
  {
    "anddi3",
    (const PTR) output_198,
    (insn_gen_fn) gen_anddi3,
    &operand_data[359],
    3,
    0,
    2,
    2
  },
  {
    "*andnot",
    (const PTR) output_199,
    0,
    &operand_data[362],
    3,
    0,
    2,
    2
  },
  {
    "iordi3",
    (const PTR) output_200,
    (insn_gen_fn) gen_iordi3,
    &operand_data[359],
    3,
    0,
    2,
    2
  },
  {
    "xordi3",
    (const PTR) output_201,
    (insn_gen_fn) gen_xordi3,
    &operand_data[359],
    3,
    0,
    2,
    2
  },
  {
    "one_cmpldi2",
    "andcm %0 = -1, %1",
    (insn_gen_fn) gen_one_cmpldi2,
    &operand_data[85],
    2,
    0,
    1,
    1
  },
  {
    "*cmpsi_normal",
    "cmp4.%C1 %0, %I0 = %3, %2",
    0,
    &operand_data[365],
    4,
    0,
    1,
    1
  },
  {
    "*cmpsi_adjusted",
    "cmp4.%C1 %0, %I0 = %r3, %2",
    0,
    &operand_data[369],
    4,
    0,
    1,
    1
  },
  {
    "*cmpdi_normal",
    "cmp.%C1 %0, %I0 = %3, %r2",
    0,
    &operand_data[373],
    4,
    0,
    1,
    1
  },
  {
    "*cmpdi_adjusted",
    "cmp.%C1 %0, %I0 = %r3, %2",
    0,
    &operand_data[377],
    4,
    0,
    1,
    1
  },
  {
    "*cmpsf_internal",
    "fcmp.%D1 %0, %I0 = %F2, %F3",
    0,
    &operand_data[381],
    4,
    0,
    1,
    1
  },
  {
    "*cmpdf_internal",
    "fcmp.%D1 %0, %I0 = %F2, %F3",
    0,
    &operand_data[385],
    4,
    0,
    1,
    1
  },
  {
    "*cmptf_internal",
    "fcmp.%D1 %0, %I0 = %F2, %F3",
    0,
    &operand_data[389],
    4,
    0,
    1,
    1
  },
  {
    "*bit_zero",
    "tbit.z %0, %I0 = %1, %2",
    0,
    &operand_data[393],
    3,
    0,
    1,
    1
  },
  {
    "*bit_one",
    "tbit.nz %0, %I0 = %1, %2",
    0,
    &operand_data[393],
    3,
    0,
    1,
    1
  },
  {
    "*br_true",
    "(%J0) br.cond%+ %l2",
    0,
    &operand_data[396],
    3,
    0,
    1,
    1
  },
  {
    "*br_false",
    "(%j0) br.cond%+ %l2",
    0,
    &operand_data[396],
    3,
    0,
    1,
    1
  },
  {
    "doloop_end_internal",
    "br.cloop.sptk.few %l1",
    (insn_gen_fn) gen_doloop_end_internal,
    &operand_data[399],
    2,
    4,
    0,
    1
  },
  {
    "*sne_internal",
    "#",
    0,
    &operand_data[401],
    2,
    0,
    1,
    1
  },
  {
    "*seq_internal",
    "#",
    0,
    &operand_data[401],
    2,
    0,
    1,
    1
  },
  {
    "*cmovdi_internal",
    (const PTR) output_217,
    0,
    &operand_data[403],
    5,
    0,
    15,
    3
  },
  {
    "*absdi2_internal",
    "#",
    0,
    &operand_data[408],
    5,
    0,
    2,
    1
  },
  {
    "*cmovsi_internal",
    (const PTR) output_219,
    0,
    &operand_data[413],
    5,
    0,
    9,
    3
  },
  {
    "*abssi2_internal",
    "#",
    0,
    &operand_data[418],
    5,
    0,
    2,
    1
  },
  {
    "*cond_opsi2_internal",
    "#",
    0,
    &operand_data[423],
    7,
    0,
    1,
    1
  },
  {
    "*cond_opsi2_internal_b",
    "#",
    0,
    &operand_data[423],
    7,
    0,
    1,
    1
  },
  {
    "call_nogp",
    "br.call%+.many %1 = %0",
    (insn_gen_fn) gen_call_nogp,
    &operand_data[430],
    2,
    0,
    2,
    1
  },
  {
    "call_value_nogp",
    "br.call%+.many %2 = %1",
    (insn_gen_fn) gen_call_value_nogp,
    &operand_data[432],
    3,
    0,
    2,
    1
  },
  {
    "sibcall_nogp",
    "br%+.many %0",
    (insn_gen_fn) gen_sibcall_nogp,
    &operand_data[430],
    1,
    0,
    2,
    1
  },
  {
    "call_gp",
    "#",
    (insn_gen_fn) gen_call_gp,
    &operand_data[435],
    4,
    0,
    2,
    1
  },
  {
    "call_value_gp",
    "#",
    (insn_gen_fn) gen_call_value_gp,
    &operand_data[439],
    5,
    0,
    2,
    1
  },
  {
    "sibcall_gp",
    "#",
    (insn_gen_fn) gen_sibcall_gp,
    &operand_data[444],
    3,
    0,
    2,
    1
  },
  {
    "return_internal",
    "br.ret.sptk.many %0",
    (insn_gen_fn) gen_return_internal,
    &operand_data[447],
    1,
    0,
    1,
    1
  },
  {
    "return",
    "br.ret.sptk.many rp",
    (insn_gen_fn) gen_return,
    &operand_data[0],
    0,
    0,
    0,
    1
  },
  {
    "*return_true",
    "(%J0) br.ret%+.many rp",
    0,
    &operand_data[396],
    2,
    0,
    1,
    1
  },
  {
    "*return_false",
    "(%j0) br.ret%+.many rp",
    0,
    &operand_data[396],
    2,
    0,
    1,
    1
  },
  {
    "jump",
    "br %l0",
    (insn_gen_fn) gen_jump,
    &operand_data[398],
    1,
    0,
    0,
    1
  },
  {
    "indirect_jump",
    "br %0",
    (insn_gen_fn) gen_indirect_jump,
    &operand_data[447],
    1,
    0,
    1,
    1
  },
  {
    "*tablejump_internal",
    "br %0",
    0,
    &operand_data[447],
    2,
    0,
    1,
    1
  },
  {
    "prologue_allocate_stack",
    (const PTR) output_236,
    (insn_gen_fn) gen_prologue_allocate_stack,
    &operand_data[449],
    4,
    1,
    3,
    2
  },
  {
    "epilogue_deallocate_stack",
    "mov %0 = %1",
    (insn_gen_fn) gen_epilogue_deallocate_stack,
    &operand_data[453],
    2,
    2,
    1,
    1
  },
  {
    "prologue_use",
    "",
    (insn_gen_fn) gen_prologue_use,
    &operand_data[455],
    1,
    0,
    0,
    1
  },
  {
    "alloc",
    "alloc %0 = ar.pfs, %1, %2, %3, %4",
    (insn_gen_fn) gen_alloc,
    &operand_data[456],
    5,
    0,
    1,
    1
  },
  {
    "gr_spill_internal",
    (const PTR) output_240,
    (insn_gen_fn) gen_gr_spill_internal,
    &operand_data[461],
    4,
    0,
    1,
    3
  },
  {
    "gr_restore_internal",
    (const PTR) output_241,
    (insn_gen_fn) gen_gr_restore_internal,
    &operand_data[465],
    4,
    0,
    1,
    3
  },
  {
    "fr_spill",
    "stf.spill %0 = %1%P0",
    (insn_gen_fn) gen_fr_spill,
    &operand_data[469],
    2,
    0,
    1,
    1
  },
  {
    "fr_restore",
    "ldf.fill %0 = %1%P1",
    (insn_gen_fn) gen_fr_restore,
    &operand_data[471],
    2,
    0,
    1,
    1
  },
  {
    "bsp_value",
    (const PTR) output_244,
    (insn_gen_fn) gen_bsp_value,
    &operand_data[14],
    1,
    0,
    1,
    3
  },
  {
    "set_bsp",
    "flushrs\n\
	mov r19=ar.rsc\n\
	;;\n\
	and r19=0x1c,r19\n\
	;;\n\
	mov ar.rsc=r19\n\
	;;\n\
	mov ar.bspstore=%0\n\
	;;\n\
	or r19=0x3,r19\n\
	;;\n\
	loadrs\n\
	invala\n\
	;;\n\
	mov ar.rsc=r19",
    (insn_gen_fn) gen_set_bsp,
    &operand_data[29],
    1,
    0,
    1,
    1
  },
  {
    "flushrs",
    ";;\n\tflushrs\n\t;;",
    (insn_gen_fn) gen_flushrs,
    &operand_data[0],
    0,
    0,
    0,
    1
  },
  {
    "nop",
    "nop 0",
    (insn_gen_fn) gen_nop,
    &operand_data[0],
    0,
    0,
    0,
    1
  },
  {
    "nop_m",
    "nop.m 0",
    (insn_gen_fn) gen_nop_m,
    &operand_data[0],
    0,
    0,
    0,
    1
  },
  {
    "nop_i",
    "nop.i 0",
    (insn_gen_fn) gen_nop_i,
    &operand_data[0],
    0,
    0,
    0,
    1
  },
  {
    "nop_f",
    "nop.f 0",
    (insn_gen_fn) gen_nop_f,
    &operand_data[0],
    0,
    0,
    0,
    1
  },
  {
    "nop_b",
    "nop.b 0",
    (insn_gen_fn) gen_nop_b,
    &operand_data[0],
    0,
    0,
    0,
    1
  },
  {
    "nop_x",
    "",
    (insn_gen_fn) gen_nop_x,
    &operand_data[0],
    0,
    0,
    0,
    1
  },
  {
    "bundle_selector",
    (const PTR) output_253,
    (insn_gen_fn) gen_bundle_selector,
    &operand_data[473],
    1,
    0,
    0,
    3
  },
  {
    "blockage",
    "",
    (insn_gen_fn) gen_blockage,
    &operand_data[0],
    0,
    0,
    0,
    1
  },
  {
    "insn_group_barrier",
    ";;",
    (insn_gen_fn) gen_insn_group_barrier,
    &operand_data[473],
    1,
    0,
    0,
    1
  },
  {
    "*trap",
    "break %0",
    0,
    &operand_data[473],
    1,
    0,
    0,
    1
  },
  {
    "*conditional_trap",
    "(%J0) break %2",
    0,
    &operand_data[474],
    3,
    0,
    1,
    1
  },
  {
    "break_f",
    "break.f 0",
    (insn_gen_fn) gen_break_f,
    &operand_data[0],
    0,
    0,
    0,
    1
  },
  {
    "prefetch",
    (const PTR) output_259,
    (insn_gen_fn) gen_prefetch,
    &operand_data[477],
    3,
    0,
    1,
    3
  },
  {
    "builtin_setjmp_receiver",
    "#",
    (insn_gen_fn) gen_builtin_setjmp_receiver,
    &operand_data[480],
    1,
    0,
    0,
    1
  },
  {
    "*mf_internal",
    "mf",
    0,
    &operand_data[481],
    2,
    0,
    0,
    1
  },
  {
    "fetchadd_acq_si",
    "fetchadd4.acq %0 = %1, %2",
    (insn_gen_fn) gen_fetchadd_acq_si,
    &operand_data[483],
    3,
    2,
    1,
    1
  },
  {
    "fetchadd_acq_di",
    "fetchadd8.acq %0 = %1, %2",
    (insn_gen_fn) gen_fetchadd_acq_di,
    &operand_data[486],
    3,
    2,
    1,
    1
  },
  {
    "cmpxchg_acq_si",
    "cmpxchg4.acq %0 = %1, %2, %3",
    (insn_gen_fn) gen_cmpxchg_acq_si,
    &operand_data[489],
    4,
    2,
    1,
    1
  },
  {
    "cmpxchg_acq_di",
    "cmpxchg8.acq %0 = %1, %2, %3",
    (insn_gen_fn) gen_cmpxchg_acq_di,
    &operand_data[493],
    4,
    2,
    1,
    1
  },
  {
    "xchgsi",
    "xchg4 %0 = %1, %2",
    (insn_gen_fn) gen_xchgsi,
    &operand_data[489],
    3,
    1,
    1,
    1
  },
  {
    "xchgdi",
    "xchg8 %0 = %1, %2",
    (insn_gen_fn) gen_xchgdi,
    &operand_data[493],
    3,
    1,
    1,
    1
  },
  {
    "pred_rel_mutex",
    ".pred.rel.mutex %0, %I0",
    (insn_gen_fn) gen_pred_rel_mutex,
    &operand_data[497],
    1,
    1,
    1,
    1
  },
  {
    "safe_across_calls_all",
    ".pred.safe_across_calls p1-p63",
    (insn_gen_fn) gen_safe_across_calls_all,
    &operand_data[0],
    0,
    0,
    0,
    1
  },
  {
    "safe_across_calls_normal",
    (const PTR) output_270,
    (insn_gen_fn) gen_safe_across_calls_normal,
    &operand_data[0],
    0,
    0,
    0,
    3
  },
  {
    "ptr_extend",
    "addp4 %0 = 0,%1",
    (insn_gen_fn) gen_ptr_extend,
    &operand_data[98],
    2,
    0,
    1,
    1
  },
  {
    "*ptr_extend_plus_1",
    "addp4 %0 = %2, %1",
    0,
    &operand_data[498],
    3,
    0,
    1,
    1
  },
  {
    "*ptr_extend_plus_2",
    "addp4 %0 = %1, %2",
    0,
    &operand_data[501],
    3,
    0,
    1,
    1
  },
  {
    "*ptr_extend_plus_2+1",
    0,
    0,
    &operand_data[504],
    2,
    0,
    0,
    0
  },
  {
    "movqi-1",
    0,
    0,
    &operand_data[504],
    2,
    0,
    0,
    0
  },
  {
    "movqi",
    0,
    (insn_gen_fn) gen_movqi,
    &operand_data[506],
    2,
    0,
    0,
    0
  },
  {
    "movhi",
    0,
    (insn_gen_fn) gen_movhi,
    &operand_data[508],
    2,
    0,
    0,
    0
  },
  {
    "movsi",
    0,
    (insn_gen_fn) gen_movsi,
    &operand_data[510],
    2,
    0,
    0,
    0
  },
  {
    "movsi+1",
    0,
    0,
    &operand_data[512],
    3,
    0,
    0,
    0
  },
  {
    "movdi",
    0,
    (insn_gen_fn) gen_movdi,
    &operand_data[515],
    2,
    0,
    0,
    0
  },
  {
    "movdi+1",
    0,
    0,
    &operand_data[517],
    3,
    0,
    0,
    0
  },
  {
    "load_fptr-1",
    0,
    0,
    &operand_data[517],
    2,
    0,
    0,
    0
  },
  {
    "load_fptr",
    0,
    (insn_gen_fn) gen_load_fptr,
    &operand_data[520],
    2,
    2,
    0,
    0
  },
  {
    "load_gprel64",
    0,
    (insn_gen_fn) gen_load_gprel64,
    &operand_data[517],
    2,
    4,
    0,
    0
  },
  {
    "load_symptr",
    0,
    (insn_gen_fn) gen_load_symptr,
    &operand_data[522],
    3,
    3,
    0,
    0
  },
  {
    "load_dtprel",
    0,
    (insn_gen_fn) gen_load_dtprel,
    &operand_data[517],
    2,
    0,
    0,
    0
  },
  {
    "add_dtprel",
    0,
    (insn_gen_fn) gen_add_dtprel,
    &operand_data[524],
    3,
    0,
    0,
    0
  },
  {
    "load_tprel",
    0,
    (insn_gen_fn) gen_load_tprel,
    &operand_data[517],
    2,
    0,
    0,
    0
  },
  {
    "add_tprel",
    0,
    (insn_gen_fn) gen_add_tprel,
    &operand_data[524],
    3,
    0,
    0,
    0
  },
  {
    "movti",
    0,
    (insn_gen_fn) gen_movti,
    &operand_data[527],
    3,
    0,
    0,
    0
  },
  {
    "movti+1",
    0,
    0,
    &operand_data[530],
    3,
    0,
    0,
    0
  },
  {
    "reload_inti-1",
    0,
    0,
    &operand_data[533],
    2,
    0,
    0,
    0
  },
  {
    "reload_inti",
    0,
    (insn_gen_fn) gen_reload_inti,
    &operand_data[535],
    3,
    0,
    1,
    0
  },
  {
    "reload_outti",
    0,
    (insn_gen_fn) gen_reload_outti,
    &operand_data[538],
    3,
    0,
    1,
    0
  },
  {
    "movsf",
    0,
    (insn_gen_fn) gen_movsf,
    &operand_data[541],
    2,
    0,
    0,
    0
  },
  {
    "movdf",
    0,
    (insn_gen_fn) gen_movdf,
    &operand_data[543],
    2,
    0,
    0,
    0
  },
  {
    "movtf",
    0,
    (insn_gen_fn) gen_movtf,
    &operand_data[545],
    2,
    0,
    0,
    0
  },
  {
    "insv",
    0,
    (insn_gen_fn) gen_insv,
    &operand_data[547],
    4,
    0,
    0,
    0
  },
  {
    "insv+1",
    0,
    0,
    &operand_data[551],
    3,
    0,
    0,
    0
  },
  {
    "insv+2",
    0,
    0,
    &operand_data[551],
    3,
    0,
    0,
    0
  },
  {
    "insv+3",
    0,
    0,
    &operand_data[554],
    3,
    0,
    0,
    0
  },
  {
    "insv+4",
    0,
    0,
    &operand_data[554],
    3,
    0,
    0,
    0
  },
  {
    "insv+5",
    0,
    0,
    &operand_data[554],
    3,
    0,
    0,
    0
  },
  {
    "insv+6",
    0,
    0,
    &operand_data[554],
    3,
    0,
    0,
    0
  },
  {
    "insv+7",
    0,
    0,
    &operand_data[555],
    3,
    0,
    0,
    0
  },
  {
    "abssi2-6",
    0,
    0,
    &operand_data[555],
    3,
    0,
    0,
    0
  },
  {
    "abssi2-5",
    0,
    0,
    &operand_data[558],
    4,
    0,
    0,
    0
  },
  {
    "abssi2-4",
    0,
    0,
    &operand_data[558],
    4,
    0,
    0,
    0
  },
  {
    "abssi2-3",
    0,
    0,
    &operand_data[558],
    4,
    0,
    0,
    0
  },
  {
    "abssi2-2",
    0,
    0,
    &operand_data[558],
    4,
    0,
    0,
    0
  },
  {
    "abssi2-1",
    0,
    0,
    &operand_data[562],
    7,
    0,
    0,
    0
  },
  {
    "abssi2",
    0,
    (insn_gen_fn) gen_abssi2,
    &operand_data[569],
    2,
    4,
    0,
    0
  },
  {
    "sminsi3",
    0,
    (insn_gen_fn) gen_sminsi3,
    &operand_data[569],
    3,
    4,
    0,
    0
  },
  {
    "smaxsi3",
    0,
    (insn_gen_fn) gen_smaxsi3,
    &operand_data[569],
    3,
    4,
    0,
    0
  },
  {
    "uminsi3",
    0,
    (insn_gen_fn) gen_uminsi3,
    &operand_data[569],
    3,
    4,
    0,
    0
  },
  {
    "umaxsi3",
    0,
    (insn_gen_fn) gen_umaxsi3,
    &operand_data[569],
    3,
    4,
    0,
    0
  },
  {
    "divsi3",
    0,
    (insn_gen_fn) gen_divsi3,
    &operand_data[572],
    3,
    0,
    0,
    0
  },
  {
    "modsi3",
    0,
    (insn_gen_fn) gen_modsi3,
    &operand_data[572],
    3,
    0,
    0,
    0
  },
  {
    "udivsi3",
    0,
    (insn_gen_fn) gen_udivsi3,
    &operand_data[572],
    3,
    0,
    0,
    0
  },
  {
    "umodsi3",
    0,
    (insn_gen_fn) gen_umodsi3,
    &operand_data[572],
    3,
    0,
    0,
    0
  },
  {
    "umodsi3+1",
    0,
    0,
    &operand_data[575],
    7,
    0,
    0,
    0
  },
  {
    "absdi2-1",
    0,
    0,
    &operand_data[582],
    6,
    0,
    0,
    0
  },
  {
    "absdi2",
    0,
    (insn_gen_fn) gen_absdi2,
    &operand_data[588],
    2,
    4,
    0,
    0
  },
  {
    "smindi3",
    0,
    (insn_gen_fn) gen_smindi3,
    &operand_data[588],
    3,
    4,
    0,
    0
  },
  {
    "smaxdi3",
    0,
    (insn_gen_fn) gen_smaxdi3,
    &operand_data[588],
    3,
    4,
    0,
    0
  },
  {
    "umindi3",
    0,
    (insn_gen_fn) gen_umindi3,
    &operand_data[588],
    3,
    4,
    0,
    0
  },
  {
    "umaxdi3",
    0,
    (insn_gen_fn) gen_umaxdi3,
    &operand_data[588],
    3,
    4,
    0,
    0
  },
  {
    "ffsdi2",
    0,
    (insn_gen_fn) gen_ffsdi2,
    &operand_data[588],
    2,
    12,
    0,
    0
  },
  {
    "divdi3",
    0,
    (insn_gen_fn) gen_divdi3,
    &operand_data[591],
    3,
    0,
    0,
    0
  },
  {
    "moddi3",
    0,
    (insn_gen_fn) gen_moddi3,
    &operand_data[591],
    3,
    0,
    0,
    0
  },
  {
    "udivdi3",
    0,
    (insn_gen_fn) gen_udivdi3,
    &operand_data[591],
    3,
    0,
    0,
    0
  },
  {
    "umoddi3",
    0,
    (insn_gen_fn) gen_umoddi3,
    &operand_data[591],
    3,
    0,
    0,
    0
  },
  {
    "umoddi3+1",
    0,
    0,
    &operand_data[594],
    7,
    0,
    0,
    0
  },
  {
    "divsf3-1",
    0,
    0,
    &operand_data[576],
    6,
    0,
    0,
    0
  },
  {
    "divsf3",
    0,
    (insn_gen_fn) gen_divsf3,
    &operand_data[601],
    3,
    0,
    0,
    0
  },
  {
    "divsf3+1",
    0,
    0,
    &operand_data[601],
    6,
    0,
    0,
    0
  },
  {
    "divdf3-1",
    0,
    0,
    &operand_data[601],
    6,
    0,
    0,
    0
  },
  {
    "divdf3",
    0,
    (insn_gen_fn) gen_divdf3,
    &operand_data[607],
    3,
    0,
    0,
    0
  },
  {
    "divdf3+1",
    0,
    0,
    &operand_data[607],
    7,
    0,
    0,
    0
  },
  {
    "divtf3-1",
    0,
    0,
    &operand_data[614],
    6,
    0,
    0,
    0
  },
  {
    "divtf3",
    0,
    (insn_gen_fn) gen_divtf3,
    &operand_data[575],
    3,
    0,
    0,
    0
  },
  {
    "divtf3+1",
    0,
    0,
    &operand_data[620],
    8,
    0,
    0,
    0
  },
  {
    "ashlsi3-1",
    0,
    0,
    &operand_data[576],
    6,
    0,
    0,
    0
  },
  {
    "ashlsi3",
    0,
    (insn_gen_fn) gen_ashlsi3,
    &operand_data[628],
    3,
    0,
    0,
    0
  },
  {
    "ashrsi3",
    0,
    (insn_gen_fn) gen_ashrsi3,
    &operand_data[628],
    3,
    0,
    0,
    0
  },
  {
    "lshrsi3",
    0,
    (insn_gen_fn) gen_lshrsi3,
    &operand_data[628],
    3,
    0,
    0,
    0
  },
  {
    "rotrsi3",
    0,
    (insn_gen_fn) gen_rotrsi3,
    &operand_data[628],
    3,
    0,
    0,
    0
  },
  {
    "rotrsi3+1",
    0,
    0,
    &operand_data[631],
    3,
    0,
    0,
    0
  },
  {
    "rotlsi3",
    0,
    (insn_gen_fn) gen_rotlsi3,
    &operand_data[628],
    3,
    0,
    0,
    0
  },
  {
    "rotlsi3+1",
    0,
    0,
    &operand_data[634],
    3,
    0,
    0,
    0
  },
  {
    "rotrdi3-1",
    0,
    0,
    &operand_data[637],
    5,
    0,
    0,
    0
  },
  {
    "rotrdi3",
    0,
    (insn_gen_fn) gen_rotrdi3,
    &operand_data[642],
    3,
    0,
    0,
    0
  },
  {
    "rotldi3",
    0,
    (insn_gen_fn) gen_rotldi3,
    &operand_data[642],
    3,
    0,
    0,
    0
  },
  {
    "cmpbi",
    0,
    (insn_gen_fn) gen_cmpbi,
    &operand_data[645],
    2,
    0,
    0,
    0
  },
  {
    "cmpsi",
    0,
    (insn_gen_fn) gen_cmpsi,
    &operand_data[647],
    2,
    0,
    0,
    0
  },
  {
    "cmpdi",
    0,
    (insn_gen_fn) gen_cmpdi,
    &operand_data[649],
    2,
    0,
    0,
    0
  },
  {
    "cmpsf",
    0,
    (insn_gen_fn) gen_cmpsf,
    &operand_data[651],
    2,
    0,
    0,
    0
  },
  {
    "cmpdf",
    0,
    (insn_gen_fn) gen_cmpdf,
    &operand_data[653],
    2,
    0,
    0,
    0
  },
  {
    "cmptf",
    0,
    (insn_gen_fn) gen_cmptf,
    &operand_data[655],
    2,
    0,
    0,
    0
  },
  {
    "beq",
    0,
    (insn_gen_fn) gen_beq,
    &operand_data[398],
    1,
    1,
    0,
    0
  },
  {
    "bne",
    0,
    (insn_gen_fn) gen_bne,
    &operand_data[398],
    1,
    1,
    0,
    0
  },
  {
    "blt",
    0,
    (insn_gen_fn) gen_blt,
    &operand_data[398],
    1,
    1,
    0,
    0
  },
  {
    "ble",
    0,
    (insn_gen_fn) gen_ble,
    &operand_data[398],
    1,
    1,
    0,
    0
  },
  {
    "bgt",
    0,
    (insn_gen_fn) gen_bgt,
    &operand_data[398],
    1,
    1,
    0,
    0
  },
  {
    "bge",
    0,
    (insn_gen_fn) gen_bge,
    &operand_data[398],
    1,
    1,
    0,
    0
  },
  {
    "bltu",
    0,
    (insn_gen_fn) gen_bltu,
    &operand_data[398],
    1,
    1,
    0,
    0
  },
  {
    "bleu",
    0,
    (insn_gen_fn) gen_bleu,
    &operand_data[398],
    1,
    1,
    0,
    0
  },
  {
    "bgtu",
    0,
    (insn_gen_fn) gen_bgtu,
    &operand_data[398],
    1,
    1,
    0,
    0
  },
  {
    "bgeu",
    0,
    (insn_gen_fn) gen_bgeu,
    &operand_data[398],
    1,
    1,
    0,
    0
  },
  {
    "bunordered",
    0,
    (insn_gen_fn) gen_bunordered,
    &operand_data[398],
    1,
    1,
    0,
    0
  },
  {
    "bordered",
    0,
    (insn_gen_fn) gen_bordered,
    &operand_data[398],
    1,
    1,
    0,
    0
  },
  {
    "doloop_end",
    0,
    (insn_gen_fn) gen_doloop_end,
    &operand_data[657],
    5,
    0,
    0,
    0
  },
  {
    "seq",
    0,
    (insn_gen_fn) gen_seq,
    &operand_data[547],
    1,
    1,
    0,
    0
  },
  {
    "sne",
    0,
    (insn_gen_fn) gen_sne,
    &operand_data[547],
    1,
    1,
    0,
    0
  },
  {
    "slt",
    0,
    (insn_gen_fn) gen_slt,
    &operand_data[547],
    1,
    1,
    0,
    0
  },
  {
    "sle",
    0,
    (insn_gen_fn) gen_sle,
    &operand_data[547],
    1,
    1,
    0,
    0
  },
  {
    "sgt",
    0,
    (insn_gen_fn) gen_sgt,
    &operand_data[547],
    1,
    1,
    0,
    0
  },
  {
    "sge",
    0,
    (insn_gen_fn) gen_sge,
    &operand_data[547],
    1,
    1,
    0,
    0
  },
  {
    "sltu",
    0,
    (insn_gen_fn) gen_sltu,
    &operand_data[547],
    1,
    1,
    0,
    0
  },
  {
    "sleu",
    0,
    (insn_gen_fn) gen_sleu,
    &operand_data[547],
    1,
    1,
    0,
    0
  },
  {
    "sgtu",
    0,
    (insn_gen_fn) gen_sgtu,
    &operand_data[547],
    1,
    1,
    0,
    0
  },
  {
    "sgeu",
    0,
    (insn_gen_fn) gen_sgeu,
    &operand_data[547],
    1,
    1,
    0,
    0
  },
  {
    "sunordered",
    0,
    (insn_gen_fn) gen_sunordered,
    &operand_data[547],
    1,
    1,
    0,
    0
  },
  {
    "sordered",
    0,
    (insn_gen_fn) gen_sordered,
    &operand_data[547],
    1,
    1,
    0,
    0
  },
  {
    "sordered+1",
    0,
    0,
    &operand_data[662],
    2,
    0,
    0,
    0
  },
  {
    "sordered+2",
    0,
    0,
    &operand_data[662],
    2,
    0,
    0,
    0
  },
  {
    "sordered+3",
    0,
    0,
    &operand_data[664],
    5,
    0,
    0,
    0
  },
  {
    "sordered+4",
    0,
    0,
    &operand_data[669],
    5,
    0,
    0,
    0
  },
  {
    "sordered+5",
    0,
    0,
    &operand_data[669],
    5,
    0,
    0,
    0
  },
  {
    "call-4",
    0,
    0,
    &operand_data[674],
    5,
    0,
    0,
    0
  },
  {
    "call-3",
    0,
    0,
    &operand_data[674],
    5,
    0,
    0,
    0
  },
  {
    "call-2",
    0,
    0,
    &operand_data[679],
    7,
    0,
    0,
    0
  },
  {
    "call-1",
    0,
    0,
    &operand_data[679],
    7,
    0,
    0,
    0
  },
  {
    "call",
    0,
    (insn_gen_fn) gen_call,
    &operand_data[686],
    4,
    0,
    0,
    0
  },
  {
    "sibcall",
    0,
    (insn_gen_fn) gen_sibcall,
    &operand_data[686],
    4,
    0,
    0,
    0
  },
  {
    "call_value",
    0,
    (insn_gen_fn) gen_call_value,
    &operand_data[689],
    5,
    0,
    0,
    0
  },
  {
    "sibcall_value",
    0,
    (insn_gen_fn) gen_sibcall_value,
    &operand_data[689],
    5,
    0,
    0,
    0
  },
  {
    "untyped_call",
    0,
    (insn_gen_fn) gen_untyped_call,
    &operand_data[657],
    3,
    0,
    0,
    0
  },
  {
    "untyped_call+1",
    0,
    0,
    &operand_data[694],
    4,
    0,
    0,
    0
  },
  {
    "untyped_call+2",
    0,
    0,
    &operand_data[694],
    4,
    0,
    0,
    0
  },
  {
    "untyped_call+3",
    0,
    0,
    &operand_data[698],
    5,
    0,
    0,
    0
  },
  {
    "tablejump-2",
    0,
    0,
    &operand_data[698],
    5,
    0,
    0,
    0
  },
  {
    "tablejump-1",
    0,
    0,
    &operand_data[703],
    3,
    0,
    0,
    0
  },
  {
    "tablejump",
    0,
    (insn_gen_fn) gen_tablejump,
    &operand_data[706],
    2,
    0,
    0,
    0
  },
  {
    "prologue",
    0,
    (insn_gen_fn) gen_prologue,
    &operand_data[0],
    0,
    0,
    0,
    0
  },
  {
    "epilogue",
    0,
    (insn_gen_fn) gen_epilogue,
    &operand_data[0],
    0,
    0,
    0,
    0
  },
  {
    "sibcall_epilogue",
    0,
    (insn_gen_fn) gen_sibcall_epilogue,
    &operand_data[0],
    0,
    0,
    0,
    0
  },
  {
    "gr_spill",
    0,
    (insn_gen_fn) gen_gr_spill,
    &operand_data[461],
    3,
    1,
    1,
    0
  },
  {
    "gr_restore",
    0,
    (insn_gen_fn) gen_gr_restore,
    &operand_data[465],
    3,
    1,
    1,
    0
  },
  {
    "trap",
    0,
    (insn_gen_fn) gen_trap,
    &operand_data[0],
    0,
    0,
    0,
    0
  },
  {
    "conditional_trap",
    0,
    (insn_gen_fn) gen_conditional_trap,
    &operand_data[657],
    2,
    0,
    0,
    0
  },
  {
    "save_stack_nonlocal",
    0,
    (insn_gen_fn) gen_save_stack_nonlocal,
    &operand_data[708],
    2,
    0,
    0,
    0
  },
  {
    "nonlocal_goto",
    0,
    (insn_gen_fn) gen_nonlocal_goto,
    &operand_data[710],
    4,
    0,
    0,
    0
  },
  {
    "nonlocal_goto+1",
    0,
    0,
    &operand_data[480],
    1,
    0,
    0,
    0
  },
  {
    "eh_epilogue",
    0,
    (insn_gen_fn) gen_eh_epilogue,
    &operand_data[714],
    3,
    0,
    1,
    0
  },
  {
    "restore_stack_nonlocal",
    0,
    (insn_gen_fn) gen_restore_stack_nonlocal,
    &operand_data[717],
    2,
    0,
    0,
    0
  },
  {
    "mf",
    0,
    (insn_gen_fn) gen_mf,
    &operand_data[0],
    0,
    2,
    0,
    0
  },
  {
    "mf+1",
    (const PTR) output_418,
    0,
    &operand_data[719],
    4,
    0,
    9,
    2
  },
  {
    "mf+2",
    (const PTR) output_419,
    0,
    &operand_data[723],
    4,
    0,
    7,
    2
  },
  {
    "mf+3",
    (const PTR) output_420,
    0,
    &operand_data[727],
    4,
    0,
    7,
    2
  },
  {
    "mf+4",
    (const PTR) output_421,
    0,
    &operand_data[731],
    5,
    0,
    1,
    3
  },
  {
    "mf+5",
    (const PTR) output_422,
    0,
    &operand_data[736],
    4,
    0,
    10,
    2
  },
  {
    "mf+6",
    (const PTR) output_423,
    0,
    &operand_data[740],
    5,
    0,
    1,
    3
  },
  {
    "mf+7",
    (const PTR) output_424,
    0,
    &operand_data[745],
    4,
    0,
    18,
    3
  },
  {
    "mf+8",
    "(%J2) addl %0 = @ltoff(@fptr(%1)), gp",
    0,
    &operand_data[749],
    4,
    0,
    1,
    1
  },
  {
    "mf+9",
    "(%J2) addl %0 = @gprel(%1), gp",
    0,
    &operand_data[753],
    4,
    0,
    1,
    1
  },
  {
    "mf+10",
    "(%J2) movl %0 = @gprel(%1)",
    0,
    &operand_data[757],
    4,
    0,
    1,
    1
  },
  {
    "mf+11",
    (const PTR) output_428,
    0,
    &operand_data[761],
    5,
    0,
    1,
    3
  },
  {
    "mf+12",
    (const PTR) output_429,
    0,
    &operand_data[766],
    5,
    0,
    1,
    3
  },
  {
    "mf+13",
    "(%J2) addl %0 = @ltoff(@dtpmod(%1)), gp",
    0,
    &operand_data[757],
    4,
    0,
    1,
    1
  },
  {
    "mf+14",
    "(%J2) addl %0 = @ltoff(@dtprel(%1)), gp",
    0,
    &operand_data[757],
    4,
    0,
    1,
    1
  },
  {
    "mf+15",
    "(%J2) movl %0 = @dtprel(%1)",
    0,
    &operand_data[757],
    4,
    0,
    1,
    1
  },
  {
    "mf+16",
    "(%J2) addl %0 = @dtprel(%1), r0",
    0,
    &operand_data[757],
    4,
    0,
    1,
    1
  },
  {
    "mf+17",
    "(%J3) adds %0 = @dtprel(%2), %1",
    0,
    &operand_data[771],
    5,
    0,
    1,
    1
  },
  {
    "mf+18",
    "(%J3) addl %0 = @dtprel(%2), %1",
    0,
    &operand_data[776],
    5,
    0,
    1,
    1
  },
  {
    "mf+19",
    "(%J2) addl %0 = @ltoff(@tprel(%1)), gp",
    0,
    &operand_data[757],
    4,
    0,
    1,
    1
  },
  {
    "mf+20",
    "(%J2) movl %0 = @tprel(%1)",
    0,
    &operand_data[757],
    4,
    0,
    1,
    1
  },
  {
    "mf+21",
    "(%J2) addl %0 = @tprel(%1), r0",
    0,
    &operand_data[757],
    4,
    0,
    1,
    1
  },
  {
    "mf+22",
    "(%J3) adds %0 = @tprel(%2), %1",
    0,
    &operand_data[771],
    5,
    0,
    1,
    1
  },
  {
    "mf+23",
    "(%J3) addl %0 = @tprel(%2), %1",
    0,
    &operand_data[776],
    5,
    0,
    1,
    1
  },
  {
    "mf+24",
    (const PTR) output_441,
    0,
    &operand_data[781],
    4,
    0,
    8,
    2
  },
  {
    "mf+25",
    (const PTR) output_442,
    0,
    &operand_data[785],
    4,
    0,
    8,
    2
  },
  {
    "mf+26",
    (const PTR) output_443,
    0,
    &operand_data[789],
    4,
    0,
    3,
    2
  },
  {
    "mf+27",
    "(%J2) sxt1 %0 = %1",
    0,
    &operand_data[793],
    4,
    0,
    1,
    1
  },
  {
    "mf+28",
    "(%J2) sxt2 %0 = %1",
    0,
    &operand_data[797],
    4,
    0,
    1,
    1
  },
  {
    "mf+29",
    (const PTR) output_446,
    0,
    &operand_data[801],
    4,
    0,
    2,
    2
  },
  {
    "mf+30",
    (const PTR) output_447,
    0,
    &operand_data[805],
    4,
    0,
    2,
    2
  },
  {
    "mf+31",
    (const PTR) output_448,
    0,
    &operand_data[809],
    4,
    0,
    2,
    2
  },
  {
    "mf+32",
    (const PTR) output_449,
    0,
    &operand_data[813],
    4,
    0,
    3,
    2
  },
  {
    "mf+33",
    "(%J2) fnorm.d %0 = %1",
    0,
    &operand_data[817],
    4,
    0,
    1,
    1
  },
  {
    "mf+34",
    "(%J2) fnorm %0 = %1",
    0,
    &operand_data[821],
    4,
    0,
    1,
    1
  },
  {
    "mf+35",
    "(%J2) fnorm %0 = %1",
    0,
    &operand_data[825],
    4,
    0,
    1,
    1
  },
  {
    "mf+36",
    "(%J2) fnorm.s %0 = %1",
    0,
    &operand_data[829],
    4,
    0,
    1,
    1
  },
  {
    "mf+37",
    "(%J2) fnorm.s %0 = %1",
    0,
    &operand_data[833],
    4,
    0,
    1,
    1
  },
  {
    "mf+38",
    "(%J2) fnorm.d %0 = %1",
    0,
    &operand_data[837],
    4,
    0,
    1,
    1
  },
  {
    "mf+39",
    "(%J2) fcvt.xf %0 = %1",
    0,
    &operand_data[841],
    4,
    0,
    1,
    1
  },
  {
    "mf+40",
    "(%J2) fcvt.fx.trunc %0 = %1",
    0,
    &operand_data[845],
    4,
    0,
    1,
    1
  },
  {
    "mf+41",
    "(%J2) fcvt.fx.trunc %0 = %1",
    0,
    &operand_data[849],
    4,
    0,
    1,
    1
  },
  {
    "mf+42",
    "(%J2) fcvt.fx.trunc %0 = %1",
    0,
    &operand_data[853],
    4,
    0,
    1,
    1
  },
  {
    "mf+43",
    "(%J3) fcvt.fx.trunc.s%2 %0 = %1",
    0,
    &operand_data[857],
    5,
    0,
    1,
    1
  },
  {
    "mf+44",
    "(%J2) fcvt.xuf.s %0 = %1",
    0,
    &operand_data[862],
    4,
    0,
    1,
    1
  },
  {
    "mf+45",
    "(%J2) fcvt.xuf.d %0 = %1",
    0,
    &operand_data[866],
    4,
    0,
    1,
    1
  },
  {
    "mf+46",
    "(%J2) fcvt.xuf %0 = %1",
    0,
    &operand_data[841],
    4,
    0,
    1,
    1
  },
  {
    "mf+47",
    "(%J2) fcvt.fxu.trunc %0 = %1",
    0,
    &operand_data[845],
    4,
    0,
    1,
    1
  },
  {
    "mf+48",
    "(%J2) fcvt.fxu.trunc %0 = %1",
    0,
    &operand_data[849],
    4,
    0,
    1,
    1
  },
  {
    "mf+49",
    "(%J2) fcvt.fxu.trunc %0 = %1",
    0,
    &operand_data[853],
    4,
    0,
    1,
    1
  },
  {
    "mf+50",
    "(%J3) fcvt.fxu.trunc.s%2 %0 = %1",
    0,
    &operand_data[857],
    5,
    0,
    1,
    1
  },
  {
    "mf+51",
    "(%J4) extr %0 = %1, %3, %2",
    0,
    &operand_data[870],
    6,
    0,
    1,
    1
  },
  {
    "mf+52",
    "(%J4) extr.u %0 = %1, %3, %2",
    0,
    &operand_data[870],
    6,
    0,
    1,
    1
  },
  {
    "mf+53",
    "(%J4) dep %0 = %3, %0, %2, %1",
    0,
    &operand_data[876],
    6,
    0,
    1,
    1
  },
  {
    "mf+54",
    (const PTR) output_471,
    0,
    &operand_data[870],
    6,
    0,
    1,
    3
  },
  {
    "mf+55",
    "(%J3) #",
    0,
    &operand_data[882],
    5,
    0,
    1,
    1
  },
  {
    "mf+56",
    "(%J2) mix4.l %0 = %0, %r1",
    0,
    &operand_data[887],
    4,
    0,
    1,
    1
  },
  {
    "mf+57",
    "(%J2) mix4.r %0 = %r1, %0",
    0,
    &operand_data[891],
    4,
    0,
    1,
    1
  },
  {
    "mf+58",
    "(%J3) mix4.r %0 = %2, %1",
    0,
    &operand_data[895],
    5,
    0,
    1,
    1
  },
  {
    "mf+59",
    (const PTR) output_476,
    0,
    &operand_data[900],
    5,
    0,
    3,
    2
  },
  {
    "mf+60",
    (const PTR) output_477,
    0,
    &operand_data[905],
    5,
    0,
    3,
    2
  },
  {
    "mf+61",
    (const PTR) output_478,
    0,
    &operand_data[900],
    5,
    0,
    3,
    2
  },
  {
    "mf+62",
    (const PTR) output_479,
    0,
    &operand_data[910],
    5,
    0,
    2,
    2
  },
  {
    "mf+63",
    (const PTR) output_480,
    0,
    &operand_data[915],
    5,
    0,
    4,
    2
  },
  {
    "mf+64",
    "(%J5) cmp4.%C4.and.orcm %0, %I0 = %3, %r2",
    0,
    &operand_data[920],
    7,
    0,
    1,
    1
  },
  {
    "mf+65",
    "(%J4) cmp4.%C3.and.orcm %0, %I0 = r0, %2",
    0,
    &operand_data[927],
    6,
    0,
    1,
    1
  },
  {
    "mf+66",
    "(%J5) cmp4.%C4.or.andcm %I0, %0 = %3, %r2",
    0,
    &operand_data[920],
    7,
    0,
    1,
    1
  },
  {
    "mf+67",
    "(%J4) cmp4.%C3.or.andcm %I0, %0 = r0, %2",
    0,
    &operand_data[927],
    6,
    0,
    1,
    1
  },
  {
    "mf+68",
    "(%J5) cmp.%C4.and.orcm %0, %I0 = %3, %2",
    0,
    &operand_data[933],
    7,
    0,
    1,
    1
  },
  {
    "mf+69",
    "(%J4) cmp.%C3.and.orcm %0, %I0 = r0, %2",
    0,
    &operand_data[940],
    6,
    0,
    1,
    1
  },
  {
    "mf+70",
    "(%J5) cmp.%C4.or.andcm %I0, %0 = %3, %2",
    0,
    &operand_data[933],
    7,
    0,
    1,
    1
  },
  {
    "mf+71",
    "(%J4) cmp.%C3.or.andcm %I0, %0 = r0, %2",
    0,
    &operand_data[940],
    6,
    0,
    1,
    1
  },
  {
    "mf+72",
    "(%J3) tbit.nz.and.orcm %0, %I0 = %1, 0",
    0,
    &operand_data[946],
    5,
    0,
    1,
    1
  },
  {
    "mf+73",
    "(%J3) tbit.z.and.orcm %0, %I0 = %1, 0",
    0,
    &operand_data[946],
    5,
    0,
    1,
    1
  },
  {
    "mf+74",
    "(%J4) tbit.nz.and.orcm %0, %I0 = %1, %2",
    0,
    &operand_data[951],
    6,
    0,
    1,
    1
  },
  {
    "mf+75",
    "(%J4) tbit.z.and.orcm %0, %I0 = %1, %2",
    0,
    &operand_data[951],
    6,
    0,
    1,
    1
  },
  {
    "mf+76",
    "(%J5) cmp4.%C4.or.andcm %0, %I0 = %3, %r2",
    0,
    &operand_data[920],
    7,
    0,
    1,
    1
  },
  {
    "mf+77",
    "(%J4) cmp4.%C3.or.andcm %0, %I0 = r0, %2",
    0,
    &operand_data[927],
    6,
    0,
    1,
    1
  },
  {
    "mf+78",
    "(%J5) cmp4.%C4.and.orcm %I0, %0 = %3, %r2",
    0,
    &operand_data[920],
    7,
    0,
    1,
    1
  },
  {
    "mf+79",
    "(%J4) cmp4.%C3.and.orcm %I0, %0 = r0, %2",
    0,
    &operand_data[927],
    6,
    0,
    1,
    1
  },
  {
    "mf+80",
    "(%J5) cmp.%C4.or.andcm %0, %I0 = %3, %2",
    0,
    &operand_data[933],
    7,
    0,
    1,
    1
  },
  {
    "mf+81",
    "(%J4) cmp.%C3.or.andcm %0, %I0 = r0, %2",
    0,
    &operand_data[940],
    6,
    0,
    1,
    1
  },
  {
    "mf+82",
    "(%J5) cmp.%C4.and.orcm %I0, %0 = %3, %2",
    0,
    &operand_data[933],
    7,
    0,
    1,
    1
  },
  {
    "mf+83",
    "(%J4) cmp.%C3.and.orcm %I0, %0 = r0, %2",
    0,
    &operand_data[940],
    6,
    0,
    1,
    1
  },
  {
    "mf+84",
    "(%J3) tbit.nz.or.andcm %0, %I0 = %1, 0",
    0,
    &operand_data[946],
    5,
    0,
    1,
    1
  },
  {
    "mf+85",
    "(%J3) tbit.z.or.andcm %0, %I0 = %1, 0",
    0,
    &operand_data[946],
    5,
    0,
    1,
    1
  },
  {
    "mf+86",
    "(%J4) tbit.nz.or.andcm %0, %I0 = %1, %2",
    0,
    &operand_data[951],
    6,
    0,
    1,
    1
  },
  {
    "mf+87",
    "(%J4) tbit.z.or.andcm %0, %I0 = %1, %2",
    0,
    &operand_data[951],
    6,
    0,
    1,
    1
  },
  {
    "mf+88",
    "(%J3) pmpy2.r %0 = %1, %2",
    0,
    &operand_data[957],
    5,
    0,
    1,
    1
  },
  {
    "mf+89",
    (const PTR) output_506,
    0,
    &operand_data[962],
    5,
    0,
    3,
    2
  },
  {
    "mf+90",
    "(%J3) add %0 = %1, %2, 1",
    0,
    &operand_data[967],
    5,
    0,
    1,
    1
  },
  {
    "mf+91",
    "(%J2) add %0 = %1, %1, 1",
    0,
    &operand_data[972],
    4,
    0,
    1,
    1
  },
  {
    "mf+92",
    "(%J4) shladd %0 = %1, %S2, %3",
    0,
    &operand_data[976],
    6,
    0,
    1,
    1
  },
  {
    "mf+93",
    "(%J3) sub %0 = %1, %2",
    0,
    &operand_data[982],
    5,
    0,
    1,
    1
  },
  {
    "mf+94",
    "(%J3) sub %0 = %2, %1, 1",
    0,
    &operand_data[967],
    5,
    0,
    1,
    1
  },
  {
    "mf+95",
    "(%J3) xmpy.l %0 = %1, %2",
    0,
    &operand_data[987],
    5,
    0,
    1,
    1
  },
  {
    "mf+96",
    "(%J4) xma.l %0 = %1, %2, %3",
    0,
    &operand_data[992],
    6,
    0,
    1,
    1
  },
  {
    "mf+97",
    "(%J2) sub %0 = r0, %1",
    0,
    &operand_data[972],
    4,
    0,
    1,
    1
  },
  {
    "mf+98",
    (const PTR) output_515,
    0,
    &operand_data[998],
    5,
    0,
    3,
    2
  },
  {
    "mf+99",
    "(%J3) add %0 = %1, %2, 1",
    0,
    &operand_data[1003],
    5,
    0,
    1,
    1
  },
  {
    "mf+100",
    "(%J2) add %0 = %1, %1, 1",
    0,
    &operand_data[1008],
    4,
    0,
    1,
    1
  },
  {
    "mf+101",
    "(%J3) sub %0 = %1, %2",
    0,
    &operand_data[1012],
    5,
    0,
    1,
    1
  },
  {
    "mf+102",
    "(%J3) sub %0 = %2, %1, 1",
    0,
    &operand_data[1003],
    5,
    0,
    1,
    1
  },
  {
    "mf+103",
    "(%J3) xmpy.l %0 = %1, %2",
    0,
    &operand_data[1017],
    5,
    0,
    1,
    1
  },
  {
    "mf+104",
    "(%J5) xma.l %0 = %1, %2, %3",
    0,
    &operand_data[1022],
    7,
    0,
    1,
    1
  },
  {
    "mf+105",
    "(%J6) #",
    0,
    &operand_data[1029],
    8,
    0,
    1,
    1
  },
  {
    "mf+106",
    "(%J3) xmpy.h %0 = %1, %2",
    0,
    &operand_data[1037],
    5,
    0,
    1,
    1
  },
  {
    "mf+107",
    "(%J3) xmpy.hu %0 = %1, %2",
    0,
    &operand_data[1037],
    5,
    0,
    1,
    1
  },
  {
    "mf+108",
    "(%J2) sub %0 = r0, %1",
    0,
    &operand_data[1008],
    4,
    0,
    1,
    1
  },
  {
    "mf+109",
    "(%J2) popcnt %0 = %1",
    0,
    &operand_data[1008],
    4,
    0,
    1,
    1
  },
  {
    "mf+110",
    "(%J3) fadd.s %0 = %1, %F2",
    0,
    &operand_data[1042],
    5,
    0,
    1,
    1
  },
  {
    "mf+111",
    "(%J3) fsub.s %0 = %F1, %F2",
    0,
    &operand_data[1047],
    5,
    0,
    1,
    1
  },
  {
    "mf+112",
    "(%J3) fmpy.s %0 = %1, %2",
    0,
    &operand_data[1052],
    5,
    0,
    1,
    1
  },
  {
    "mf+113",
    "(%J2) fabs %0 = %1",
    0,
    &operand_data[1057],
    4,
    0,
    1,
    1
  },
  {
    "mf+114",
    "(%J2) fneg %0 = %1",
    0,
    &operand_data[1057],
    4,
    0,
    1,
    1
  },
  {
    "mf+115",
    "(%J2) fnegabs %0 = %1",
    0,
    &operand_data[1057],
    4,
    0,
    1,
    1
  },
  {
    "mf+116",
    "(%J3) fmin %0 = %1, %F2",
    0,
    &operand_data[1061],
    5,
    0,
    1,
    1
  },
  {
    "mf+117",
    "(%J3) fmax %0 = %1, %F2",
    0,
    &operand_data[1061],
    5,
    0,
    1,
    1
  },
  {
    "mf+118",
    "(%J4) fma.s %0 = %1, %2, %F3",
    0,
    &operand_data[1066],
    6,
    0,
    1,
    1
  },
  {
    "mf+119",
    "(%J4) fms.s %0 = %1, %2, %F3",
    0,
    &operand_data[1066],
    6,
    0,
    1,
    1
  },
  {
    "mf+120",
    "(%J3) fnmpy.s %0 = %1, %2",
    0,
    &operand_data[1072],
    5,
    0,
    1,
    1
  },
  {
    "mf+121",
    "(%J4) fnma.s %0 = %1, %2, %F3",
    0,
    &operand_data[1066],
    6,
    0,
    1,
    1
  },
  {
    "mf+122",
    "(%J3) fadd.d %0 = %1, %F2",
    0,
    &operand_data[1077],
    5,
    0,
    1,
    1
  },
  {
    "mf+123",
    "(%J3) fadd.s %0 = %1, %F2",
    0,
    &operand_data[1082],
    5,
    0,
    1,
    1
  },
  {
    "mf+124",
    "(%J3) fsub.d %0 = %F1, %F2",
    0,
    &operand_data[1087],
    5,
    0,
    1,
    1
  },
  {
    "mf+125",
    "(%J3) fsub.s %0 = %F1, %F2",
    0,
    &operand_data[1092],
    5,
    0,
    1,
    1
  },
  {
    "mf+126",
    "(%J3) fmpy.d %0 = %1, %2",
    0,
    &operand_data[1097],
    5,
    0,
    1,
    1
  },
  {
    "mf+127",
    "(%J3) fmpy.s %0 = %1, %2",
    0,
    &operand_data[1102],
    5,
    0,
    1,
    1
  },
  {
    "mf+128",
    "(%J2) fabs %0 = %1",
    0,
    &operand_data[1107],
    4,
    0,
    1,
    1
  },
  {
    "mf+129",
    "(%J2) fneg %0 = %1",
    0,
    &operand_data[1107],
    4,
    0,
    1,
    1
  },
  {
    "mf+130",
    "(%J2) fnegabs %0 = %1",
    0,
    &operand_data[1107],
    4,
    0,
    1,
    1
  },
  {
    "mf+131",
    "(%J3) fmin %0 = %1, %F2",
    0,
    &operand_data[1111],
    5,
    0,
    1,
    1
  },
  {
    "mf+132",
    "(%J3) fmax %0 = %1, %F2",
    0,
    &operand_data[1111],
    5,
    0,
    1,
    1
  },
  {
    "mf+133",
    "(%J4) fma.d %0 = %1, %2, %F3",
    0,
    &operand_data[1116],
    6,
    0,
    1,
    1
  },
  {
    "mf+134",
    "(%J4) fma.s %0 = %1, %2, %F3",
    0,
    &operand_data[1122],
    6,
    0,
    1,
    1
  },
  {
    "mf+135",
    "(%J4) fms.d %0 = %1, %2, %F3",
    0,
    &operand_data[1116],
    6,
    0,
    1,
    1
  },
  {
    "mf+136",
    "(%J4) fms.s %0 = %1, %2, %F3",
    0,
    &operand_data[1122],
    6,
    0,
    1,
    1
  },
  {
    "mf+137",
    "(%J3) fnmpy.d %0 = %1, %2",
    0,
    &operand_data[1097],
    5,
    0,
    1,
    1
  },
  {
    "mf+138",
    "(%J3) fnmpy.s %0 = %1, %2",
    0,
    &operand_data[1102],
    5,
    0,
    1,
    1
  },
  {
    "mf+139",
    "(%J4) fnma.d %0 = %1, %2, %F3",
    0,
    &operand_data[1116],
    6,
    0,
    1,
    1
  },
  {
    "mf+140",
    "(%J5) fnma.d.s%4 %0 = %1, %2, %F3",
    0,
    &operand_data[1128],
    7,
    0,
    1,
    1
  },
  {
    "mf+141",
    "(%J4) fnma.s %0 = %1, %2, %F3",
    0,
    &operand_data[1122],
    6,
    0,
    1,
    1
  },
  {
    "mf+142",
    "(%J3) fadd %0 = %F1, %F2",
    0,
    &operand_data[1135],
    5,
    0,
    1,
    1
  },
  {
    "mf+143",
    "(%J3) fadd.s %0 = %F1, %F2",
    0,
    &operand_data[1140],
    5,
    0,
    1,
    1
  },
  {
    "mf+144",
    "(%J3) fadd.d %0 = %F1, %F2",
    0,
    &operand_data[1145],
    5,
    0,
    1,
    1
  },
  {
    "mf+145",
    "(%J3) fsub %0 = %F1, %F2",
    0,
    &operand_data[1135],
    5,
    0,
    1,
    1
  },
  {
    "mf+146",
    "(%J3) fsub.s %0 = %F1, %F2",
    0,
    &operand_data[1140],
    5,
    0,
    1,
    1
  },
  {
    "mf+147",
    "(%J3) fsub.d %0 = %F1, %F2",
    0,
    &operand_data[1145],
    5,
    0,
    1,
    1
  },
  {
    "mf+148",
    "(%J3) fmpy %0 = %F1, %F2",
    0,
    &operand_data[1135],
    5,
    0,
    1,
    1
  },
  {
    "mf+149",
    "(%J3) fmpy.s %0 = %F1, %F2",
    0,
    &operand_data[1140],
    5,
    0,
    1,
    1
  },
  {
    "mf+150",
    "(%J3) fmpy.d %0 = %F1, %F2",
    0,
    &operand_data[1145],
    5,
    0,
    1,
    1
  },
  {
    "mf+151",
    "(%J4) fmpy.s%3 %0 = %F1, %F2",
    0,
    &operand_data[1150],
    6,
    0,
    1,
    1
  },
  {
    "mf+152",
    "(%J4) fmpy.s.s%3 %0 = %F1, %F2",
    0,
    &operand_data[1156],
    6,
    0,
    1,
    1
  },
  {
    "mf+153",
    "(%J4) fmpy.d.s%3 %0 = %F1, %F2",
    0,
    &operand_data[1162],
    6,
    0,
    1,
    1
  },
  {
    "mf+154",
    "(%J2) fabs %0 = %F1",
    0,
    &operand_data[1168],
    4,
    0,
    1,
    1
  },
  {
    "mf+155",
    "(%J2) fneg %0 = %F1",
    0,
    &operand_data[1168],
    4,
    0,
    1,
    1
  },
  {
    "mf+156",
    "(%J2) fnegabs %0 = %F1",
    0,
    &operand_data[1168],
    4,
    0,
    1,
    1
  },
  {
    "mf+157",
    "(%J3) fmin %0 = %F1, %F2",
    0,
    &operand_data[1135],
    5,
    0,
    1,
    1
  },
  {
    "mf+158",
    "(%J3) fmax %0 = %F1, %F2",
    0,
    &operand_data[1135],
    5,
    0,
    1,
    1
  },
  {
    "mf+159",
    "(%J4) fma %0 = %F1, %F2, %F3",
    0,
    &operand_data[1172],
    6,
    0,
    1,
    1
  },
  {
    "mf+160",
    "(%J4) fma.s %0 = %F1, %F2, %F3",
    0,
    &operand_data[1178],
    6,
    0,
    1,
    1
  },
  {
    "mf+161",
    "(%J4) fma.d %0 = %F1, %F2, %F3",
    0,
    &operand_data[1184],
    6,
    0,
    1,
    1
  },
  {
    "mf+162",
    "(%J5) fma.s%4 %0 = %F1, %F2, %F3",
    0,
    &operand_data[1190],
    7,
    0,
    1,
    1
  },
  {
    "mf+163",
    "(%J5) fma.d.s%4 %0 = %F1, %F2, %F3",
    0,
    &operand_data[1197],
    7,
    0,
    1,
    1
  },
  {
    "mf+164",
    "(%J4) fms %0 = %F1, %F2, %F3",
    0,
    &operand_data[1172],
    6,
    0,
    1,
    1
  },
  {
    "mf+165",
    "(%J4) fms.s %0 = %F1, %F2, %F3",
    0,
    &operand_data[1178],
    6,
    0,
    1,
    1
  },
  {
    "mf+166",
    "(%J4) fms.d %0 = %F1, %F2, %F3",
    0,
    &operand_data[1184],
    6,
    0,
    1,
    1
  },
  {
    "mf+167",
    "(%J3) fnmpy %0 = %F1, %F2",
    0,
    &operand_data[1135],
    5,
    0,
    1,
    1
  },
  {
    "mf+168",
    "(%J3) fnmpy.s %0 = %F1, %F2",
    0,
    &operand_data[1140],
    5,
    0,
    1,
    1
  },
  {
    "mf+169",
    "(%J3) fnmpy.d %0 = %F1, %F2",
    0,
    &operand_data[1145],
    5,
    0,
    1,
    1
  },
  {
    "mf+170",
    "(%J4) fnma %0 = %F1, %F2, %F3",
    0,
    &operand_data[1172],
    6,
    0,
    1,
    1
  },
  {
    "mf+171",
    "(%J4) fnma.s %0 = %F1, %F2, %F3",
    0,
    &operand_data[1178],
    6,
    0,
    1,
    1
  },
  {
    "mf+172",
    "(%J4) fnma.d %0 = %F1, %F2, %F3",
    0,
    &operand_data[1184],
    6,
    0,
    1,
    1
  },
  {
    "mf+173",
    "(%J5) fnma.s%4 %0 = %F1, %F2, %F3",
    0,
    &operand_data[1190],
    7,
    0,
    1,
    1
  },
  {
    "mf+174",
    "(%J5) fnma.d.s%4 %0 = %F1, %F2, %F3",
    0,
    &operand_data[1197],
    7,
    0,
    1,
    1
  },
  {
    "mf+175",
    (const PTR) output_592,
    0,
    &operand_data[1204],
    5,
    0,
    3,
    2
  },
  {
    "mf+176",
    "(%J3) #",
    0,
    &operand_data[1209],
    5,
    0,
    1,
    1
  },
  {
    "mf+177",
    "(%J3) #",
    0,
    &operand_data[1214],
    5,
    0,
    1,
    1
  },
  {
    "mf+178",
    (const PTR) output_595,
    0,
    &operand_data[1219],
    5,
    0,
    3,
    2
  },
  {
    "mf+179",
    "(%J4) shladd %0 = %1, %S2, %3",
    0,
    &operand_data[1224],
    6,
    0,
    1,
    1
  },
  {
    "mf+180",
    (const PTR) output_597,
    0,
    &operand_data[1230],
    7,
    0,
    1,
    3
  },
  {
    "mf+181",
    (const PTR) output_598,
    0,
    &operand_data[1237],
    5,
    0,
    2,
    2
  },
  {
    "mf+182",
    (const PTR) output_599,
    0,
    &operand_data[1237],
    5,
    0,
    2,
    2
  },
  {
    "mf+183",
    "(%J3) shrp %0 = %1, %1, %2",
    0,
    &operand_data[1242],
    5,
    0,
    1,
    1
  },
  {
    "mf+184",
    "(%J3) shrp %0 = %1, %1, %e2",
    0,
    &operand_data[1242],
    5,
    0,
    1,
    1
  },
  {
    "mf+185",
    "(%J2) andcm %0 = -1, %1",
    0,
    &operand_data[972],
    4,
    0,
    1,
    1
  },
  {
    "mf+186",
    (const PTR) output_603,
    0,
    &operand_data[1247],
    5,
    0,
    2,
    2
  },
  {
    "mf+187",
    (const PTR) output_604,
    0,
    &operand_data[1252],
    5,
    0,
    2,
    2
  },
  {
    "mf+188",
    (const PTR) output_605,
    0,
    &operand_data[1247],
    5,
    0,
    2,
    2
  },
  {
    "mf+189",
    (const PTR) output_606,
    0,
    &operand_data[1247],
    5,
    0,
    2,
    2
  },
  {
    "mf+190",
    "(%J2) andcm %0 = -1, %1",
    0,
    &operand_data[1008],
    4,
    0,
    1,
    1
  },
  {
    "mf+191",
    "(%J4) cmp4.%C1 %0, %I0 = %3, %2",
    0,
    &operand_data[1257],
    6,
    0,
    1,
    1
  },
  {
    "mf+192",
    "(%J4) cmp4.%C1 %0, %I0 = %r3, %2",
    0,
    &operand_data[1263],
    6,
    0,
    1,
    1
  },
  {
    "mf+193",
    "(%J4) cmp.%C1 %0, %I0 = %3, %r2",
    0,
    &operand_data[1269],
    6,
    0,
    1,
    1
  },
  {
    "mf+194",
    "(%J4) cmp.%C1 %0, %I0 = %r3, %2",
    0,
    &operand_data[1275],
    6,
    0,
    1,
    1
  },
  {
    "mf+195",
    "(%J4) fcmp.%D1 %0, %I0 = %F2, %F3",
    0,
    &operand_data[1281],
    6,
    0,
    1,
    1
  },
  {
    "mf+196",
    "(%J4) fcmp.%D1 %0, %I0 = %F2, %F3",
    0,
    &operand_data[1287],
    6,
    0,
    1,
    1
  },
  {
    "mf+197",
    "(%J4) fcmp.%D1 %0, %I0 = %F2, %F3",
    0,
    &operand_data[1293],
    6,
    0,
    1,
    1
  },
  {
    "mf+198",
    "(%J3) tbit.z %0, %I0 = %1, %2",
    0,
    &operand_data[393],
    5,
    0,
    1,
    1
  },
  {
    "mf+199",
    "(%J3) tbit.nz %0, %I0 = %1, %2",
    0,
    &operand_data[393],
    5,
    0,
    1,
    1
  },
  {
    "mf+200",
    "(%J2) #",
    0,
    &operand_data[1299],
    4,
    0,
    1,
    1
  },
  {
    "mf+201",
    "(%J2) #",
    0,
    &operand_data[1299],
    4,
    0,
    1,
    1
  },
  {
    "mf+202",
    "(%J2) br.call%+.many %1 = %0",
    0,
    &operand_data[1303],
    4,
    0,
    2,
    1
  },
  {
    "mf+203",
    "(%J3) br.call%+.many %2 = %1",
    0,
    &operand_data[1307],
    5,
    0,
    2,
    1
  },
  {
    "mf+204",
    "(%J1) br%+.many %0",
    0,
    &operand_data[1312],
    3,
    0,
    2,
    1
  },
  {
    "mf+205",
    "(%J4) #",
    0,
    &operand_data[1315],
    6,
    0,
    2,
    1
  },
  {
    "mf+206",
    "(%J5) #",
    0,
    &operand_data[1321],
    7,
    0,
    2,
    1
  },
  {
    "mf+207",
    "(%J3) #",
    0,
    &operand_data[1328],
    5,
    0,
    2,
    1
  },
  {
    "mf+208",
    "(%J1) br.ret.sptk.many %0",
    0,
    &operand_data[1333],
    3,
    0,
    1,
    1
  },
  {
    "mf+209",
    "(%J0) br.ret.sptk.many rp",
    0,
    &operand_data[396],
    2,
    0,
    1,
    1
  },
  {
    "mf+210",
    "(%J1) br %l0",
    0,
    &operand_data[1336],
    3,
    0,
    1,
    1
  },
  {
    "mf+211",
    "(%J1) br %0",
    0,
    &operand_data[1333],
    3,
    0,
    1,
    1
  },
  {
    "mf+212",
    "(%J2) br %0",
    0,
    &operand_data[1339],
    4,
    0,
    1,
    1
  },
  {
    "mf+213",
    (const PTR) output_630,
    0,
    &operand_data[1343],
    6,
    1,
    3,
    2
  },
  {
    "mf+214",
    "(%J2) mov %0 = %1",
    0,
    &operand_data[1349],
    4,
    2,
    1,
    1
  },
  {
    "mf+215",
    (const PTR) output_632,
    0,
    &operand_data[1353],
    6,
    0,
    1,
    3
  },
  {
    "mf+216",
    (const PTR) output_633,
    0,
    &operand_data[1359],
    6,
    0,
    1,
    3
  },
  {
    "mf+217",
    "(%J2) stf.spill %0 = %1%P0",
    0,
    &operand_data[1365],
    4,
    0,
    1,
    1
  },
  {
    "mf+218",
    "(%J2) ldf.fill %0 = %1%P1",
    0,
    &operand_data[1369],
    4,
    0,
    1,
    1
  },
  {
    "mf+219",
    (const PTR) output_636,
    0,
    &operand_data[1373],
    3,
    0,
    1,
    3
  },
  {
    "mf+220",
    "(%J0) nop 0",
    0,
    &operand_data[396],
    2,
    0,
    1,
    1
  },
  {
    "mf+221",
    "(%J0) nop.m 0",
    0,
    &operand_data[396],
    2,
    0,
    1,
    1
  },
  {
    "mf+222",
    "(%J0) nop.i 0",
    0,
    &operand_data[396],
    2,
    0,
    1,
    1
  },
  {
    "mf+223",
    "(%J0) nop.f 0",
    0,
    &operand_data[396],
    2,
    0,
    1,
    1
  },
  {
    "mf+224",
    "(%J0) nop.b 0",
    0,
    &operand_data[396],
    2,
    0,
    1,
    1
  },
  {
    "mf+225",
    "(%J0) ",
    0,
    &operand_data[396],
    2,
    0,
    1,
    1
  },
  {
    "mf+226",
    "(%J1) break %0",
    0,
    &operand_data[473],
    3,
    0,
    1,
    1
  },
  {
    "mf+227",
    "(%J0) break.f 0",
    0,
    &operand_data[396],
    2,
    0,
    1,
    1
  },
  {
    "mf+228",
    (const PTR) output_645,
    0,
    &operand_data[1376],
    5,
    0,
    1,
    3
  },
  {
    "mf+229",
    "(%J1) #",
    0,
    &operand_data[1381],
    3,
    0,
    1,
    1
  },
  {
    "mf+230",
    "(%J2) mf",
    0,
    &operand_data[1384],
    4,
    0,
    1,
    1
  },
  {
    "mf+231",
    "(%J3) fetchadd4.acq %0 = %1, %2",
    0,
    &operand_data[1388],
    5,
    2,
    1,
    1
  },
  {
    "mf+232",
    "(%J3) fetchadd8.acq %0 = %1, %2",
    0,
    &operand_data[1393],
    5,
    2,
    1,
    1
  },
  {
    "mf+233",
    "(%J4) cmpxchg4.acq %0 = %1, %2, %3",
    0,
    &operand_data[1398],
    6,
    2,
    1,
    1
  },
  {
    "mf+234",
    "(%J4) cmpxchg8.acq %0 = %1, %2, %3",
    0,
    &operand_data[1404],
    6,
    2,
    1,
    1
  },
  {
    "mf+235",
    "(%J3) xchg4 %0 = %1, %2",
    0,
    &operand_data[1410],
    5,
    1,
    1,
    1
  },
  {
    "mf+236",
    "(%J3) xchg8 %0 = %1, %2",
    0,
    &operand_data[1415],
    5,
    1,
    1,
    1
  },
  {
    "mf+237",
    "(%J2) addp4 %0 = 0,%1",
    0,
    &operand_data[1420],
    4,
    0,
    1,
    1
  },
  {
    "mf+238",
    "(%J3) addp4 %0 = %2, %1",
    0,
    &operand_data[1424],
    5,
    0,
    1,
    1
  },
  {
    "mf+239",
    "(%J3) addp4 %0 = %1, %2",
    0,
    &operand_data[1429],
    5,
    0,
    1,
    1
  },
};


const char *
get_insn_name (code)
     int code;
{
  return insn_data[code].name;
}
