{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1535704481718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535704481733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 31 05:34:41 2018 " "Processing started: Fri Aug 31 05:34:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1535704481733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704481733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj_CTD_Moni -c Proj_CTD_Moni " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj_CTD_Moni -c Proj_CTD_Moni" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704481733 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1535704483312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1535704483312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit_counter-bhv " "Found design unit 1: digit_counter-bhv" {  } { { "digit_counter.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/digit_counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704505313 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit_counter " "Found entity 1: digit_counter" {  } { { "digit_counter.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/digit_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704505313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704505313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_sel_nivel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file temp_sel_nivel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_sel_nivel-bhv " "Found design unit 1: temp_sel_nivel-bhv" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704505331 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_sel_nivel " "Found entity 1: temp_sel_nivel" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704505331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704505331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file down_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 down_counter-bhv " "Found design unit 1: down_counter-bhv" {  } { { "down_counter.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/down_counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704505337 ""} { "Info" "ISGN_ENTITY_NAME" "1 down_counter " "Found entity 1: down_counter" {  } { { "down_counter.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/down_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704505337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704505337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file second_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 second_counter-bhv " "Found design unit 1: second_counter-bhv" {  } { { "second_counter.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/second_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704505351 ""} { "Info" "ISGN_ENTITY_NAME" "1 second_counter " "Found entity 1: second_counter" {  } { { "second_counter.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/second_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704505351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704505351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_hexa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod_hexa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod_hexa-circuito_logico " "Found design unit 1: decod_hexa-circuito_logico" {  } { { "decod_hexa.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/decod_hexa.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704505359 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod_hexa " "Found entity 1: decod_hexa" {  } { { "decod_hexa.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/decod_hexa.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704505359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704505359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-bhv " "Found design unit 1: mux2x1-bhv" {  } { { "mux2x1.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/mux2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704505379 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704505379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704505379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parallel_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parallel_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel_reg-bhv " "Found design unit 1: parallel_reg-bhv" {  } { { "parallel_reg.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/parallel_reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704505400 ""} { "Info" "ISGN_ENTITY_NAME" "1 parallel_reg " "Found entity 1: parallel_reg" {  } { { "parallel_reg.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/parallel_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1535704505400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704505400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "temp_sel_nivel " "Elaborating entity \"temp_sel_nivel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1535704505522 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d4 temp_sel_nivel.vhd(14) " "VHDL Signal Declaration warning at temp_sel_nivel.vhd(14): used implicit default value for signal \"d4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1535704505522 "|temp_sel_nivel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_hexa decod_hexa:DL " "Elaborating entity \"decod_hexa\" for hierarchy \"decod_hexa:DL\"" {  } { { "temp_sel_nivel.vhd" "DL" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535704505531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_counter down_counter:timer " "Elaborating entity \"down_counter\" for hierarchy \"down_counter:timer\"" {  } { { "temp_sel_nivel.vhd" "timer" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535704505559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second_counter down_counter:timer\|second_counter:conta_seg " "Elaborating entity \"second_counter\" for hierarchy \"down_counter:timer\|second_counter:conta_seg\"" {  } { { "down_counter.vhd" "conta_seg" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/down_counter.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535704505563 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear second_counter.vhd(24) " "VHDL Process Statement warning at second_counter.vhd(24): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "second_counter.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/second_counter.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535704505569 "|down_counter|second_counter:conta_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_counter down_counter:timer\|digit_counter:down_un " "Elaborating entity \"digit_counter\" for hierarchy \"down_counter:timer\|digit_counter:down_un\"" {  } { { "down_counter.vhd" "down_un" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/down_counter.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535704505573 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear digit_counter.vhd(29) " "VHDL Process Statement warning at digit_counter.vhd(29): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "digit_counter.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/digit_counter.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535704505573 "|down_counter|digit_counter:down_un"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_reg parallel_reg:RegPlayer " "Elaborating entity \"parallel_reg\" for hierarchy \"parallel_reg:RegPlayer\"" {  } { { "temp_sel_nivel.vhd" "RegPlayer" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535704505593 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load parallel_reg.vhd(20) " "VHDL Process Statement warning at parallel_reg.vhd(20): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "parallel_reg.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/parallel_reg.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1535704505593 "|temp_sel_nivel|parallel_reg:RegPlayer"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "user VCC " "Pin \"user\" is stuck at VCC" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|user"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[0\] GND " "Pin \"d5\[0\]\" is stuck at GND" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|d5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[1\] GND " "Pin \"d5\[1\]\" is stuck at GND" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|d5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[2\] GND " "Pin \"d5\[2\]\" is stuck at GND" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|d5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[3\] GND " "Pin \"d5\[3\]\" is stuck at GND" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|d5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[4\] VCC " "Pin \"d5\[4\]\" is stuck at VCC" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|d5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[5\] GND " "Pin \"d5\[5\]\" is stuck at GND" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|d5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d5\[6\] GND " "Pin \"d5\[6\]\" is stuck at GND" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|d5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4\[0\] GND " "Pin \"d4\[0\]\" is stuck at GND" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|d4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4\[1\] GND " "Pin \"d4\[1\]\" is stuck at GND" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|d4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4\[2\] GND " "Pin \"d4\[2\]\" is stuck at GND" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|d4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4\[3\] GND " "Pin \"d4\[3\]\" is stuck at GND" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|d4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4\[4\] GND " "Pin \"d4\[4\]\" is stuck at GND" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|d4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4\[5\] GND " "Pin \"d4\[5\]\" is stuck at GND" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|d4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d4\[6\] GND " "Pin \"d4\[6\]\" is stuck at GND" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|d4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[0\] GND " "Pin \"d3\[0\]\" is stuck at GND" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|d3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[1\] GND " "Pin \"d3\[1\]\" is stuck at GND" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|d3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[2\] GND " "Pin \"d3\[2\]\" is stuck at GND" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|d3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[3\] GND " "Pin \"d3\[3\]\" is stuck at GND" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|d3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[4\] GND " "Pin \"d3\[4\]\" is stuck at GND" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|d3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[5\] GND " "Pin \"d3\[5\]\" is stuck at GND" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|d3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[6\] GND " "Pin \"d3\[6\]\" is stuck at GND" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|d3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[1\] GND " "Pin \"d2\[1\]\" is stuck at GND" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1535704508049 "|temp_sel_nivel|d2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1535704508049 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1535704508299 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1535704510147 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1535704510147 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fire " "No output dependent on input pin \"fire\"" {  } { { "temp_sel_nivel.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/MONI/Teste Projeto Final/temp_sel_nivel.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1535704510782 "|temp_sel_nivel|fire"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1535704510782 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1535704510789 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1535704510789 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1535704510789 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1535704510789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4872 " "Peak virtual memory: 4872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535704510829 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 31 05:35:10 2018 " "Processing ended: Fri Aug 31 05:35:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535704510829 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535704510829 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535704510829 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1535704510829 ""}
