{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701908392727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701908392742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 19:19:52 2023 " "Processing started: Wed Dec 06 19:19:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701908392742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701908392742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off frogger -c frogger " "Command: quartus_map --read_settings_files=on --write_settings_files=off frogger -c frogger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701908392743 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701908393251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701908393251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger " "Found entity 1: frogger" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701908402132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701908402132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701908402135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701908402135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/Clock_divider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701908402138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701908402138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "frogger " "Elaborating entity \"frogger\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701908402169 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "frogger.v(42) " "Verilog HDL warning at frogger.v(42): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 42 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1701908402170 "|frogger"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:my_25_MHz " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:my_25_MHz\"" {  } { { "frogger.v" "my_25_MHz" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701908402171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:my_vga_driver " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:my_vga_driver\"" {  } { { "frogger.v" "my_vga_driver" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701908402172 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1701908402727 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701908402758 "|frogger|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701908402758 "|frogger|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[2\] GND " "Pin \"red\[2\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701908402758 "|frogger|red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[3\] GND " "Pin \"red\[3\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701908402758 "|frogger|red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[4\] GND " "Pin \"red\[4\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701908402758 "|frogger|red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[5\] GND " "Pin \"red\[5\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701908402758 "|frogger|red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[6\] GND " "Pin \"red\[6\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701908402758 "|frogger|red[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[7\] GND " "Pin \"red\[7\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701908402758 "|frogger|red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701908402758 "|frogger|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701908402758 "|frogger|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701908402758 "|frogger|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[3\] GND " "Pin \"green\[3\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701908402758 "|frogger|green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[4\] GND " "Pin \"green\[4\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701908402758 "|frogger|green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701908402758 "|frogger|blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701908402758 "|frogger|blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[2\] GND " "Pin \"blue\[2\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701908402758 "|frogger|blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[3\] GND " "Pin \"blue\[3\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701908402758 "|frogger|blue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[4\] GND " "Pin \"blue\[4\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701908402758 "|frogger|blue[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[5\] GND " "Pin \"blue\[5\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701908402758 "|frogger|blue[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[6\] GND " "Pin \"blue\[6\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701908402758 "|frogger|blue[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[7\] GND " "Pin \"blue\[7\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701908402758 "|frogger|blue[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/frogger/ECE306_Final_Project/frogger.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701908402758 "|frogger|sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701908402758 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701908402828 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701908403227 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701908403434 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701908403434 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701908403601 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701908403601 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701908403601 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701908403601 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701908403684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 19:20:03 2023 " "Processing ended: Wed Dec 06 19:20:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701908403684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701908403684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701908403684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701908403684 ""}
