<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: Class Members - Variables</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('functions_vars_t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a id="index_t"></a>- t -</h3><ul>
<li>t_ccd
: <a class="el" href="class_d_r_a_m_param.html#a8bea2c641560bed9e009ef37a3a68145">DRAMParam</a>
</li>
<li>t_cdlr
: <a class="el" href="class_d_r_a_m_param.html#ac2a5879b3f86c5f389307624c2754cdc">DRAMParam</a>
</li>
<li>t_cl
: <a class="el" href="class_d_r_a_m_param.html#ad128586435d8f8be2a842f5d32da4b19">DRAMParam</a>
</li>
<li>t_ox
: <a class="el" href="class_technology_parameter_1_1_device_type.html#aad58473a7a21ad1ff699113419c1b357">TechnologyParameter::DeviceType</a>
</li>
<li>t_ras
: <a class="el" href="class_d_r_a_m_param.html#acd102b6ce7ce7c0fe5691e278a1cd1f2">DRAMParam</a>
</li>
<li>t_rc
: <a class="el" href="class_d_r_a_m_param.html#a514a0173edb36e8f40bcfcf0cb823d98">DRAMParam</a>
</li>
<li>t_rcd
: <a class="el" href="class_d_r_a_m_param.html#a412d1205c5821f662850fb3c0e95a756">DRAMParam</a>
</li>
<li>t_rp
: <a class="el" href="class_d_r_a_m_param.html#aa979256ef823816ab5422eb60a7a7cb7">DRAMParam</a>
</li>
<li>t_rrd
: <a class="el" href="class_d_r_a_m_param.html#a8c5ff469127ea5cfff58c46e1010091a">DRAMParam</a>
</li>
<li>t_wr
: <a class="el" href="class_d_r_a_m_param.html#a4ba3df587a42b8aad403ca3d4b69c96b">DRAMParam</a>
</li>
<li>table
: <a class="el" href="class_row_table.html#a1f69eb3b4f5be67838f1dc0539a57231">RowTable&lt; T &gt;</a>
</li>
<li>tag
: <a class="el" href="struct_cache_1_1_line.html#a32b3f6fd78f01f303b127381efac1110">Cache::Line</a>
</li>
<li>tag_arr
: <a class="el" href="structcalc__time__mt__wrapper__struct.html#a56e0059b5861361c4afd9d9594976028">calc_time_mt_wrapper_struct</a>
</li>
<li>tag_arr_peri_global_tech_type
: <a class="el" href="class_input_parameter.html#a38011240a9b774129fe39c62c434c367">InputParameter</a>
</li>
<li>tag_arr_ram_cell_tech_type
: <a class="el" href="class_input_parameter.html#ad3f4ef5870af203f418802276a3f0a82">InputParameter</a>
</li>
<li>tag_array
: <a class="el" href="classuca__org__t.html#a16dd860c841857360856b021815741c9">uca_org_t</a>
</li>
<li>tag_array2
: <a class="el" href="classuca__org__t.html#a3a5e6aab9d0554e5642903d975086540">uca_org_t</a>
</li>
<li>tag_array_index
: <a class="el" href="structsolution.html#ad77029cb3a3bd90a62359810ab02ecdf">solution</a>
</li>
<li>tag_array_iter
: <a class="el" href="structsolution.html#abd071089fe0e914b4a5363ea0930f7d5">solution</a>
</li>
<li>tag_assoc
: <a class="el" href="class_input_parameter.html#af3954882426a268372990208fa4746d8">InputParameter</a>
</li>
<li>tag_num_c_subarray
: <a class="el" href="class_dynamic_parameter.html#a326232335f4ab7ae1afdc53d5cfb3dfa">DynamicParameter</a>
</li>
<li>tag_num_r_subarray
: <a class="el" href="class_dynamic_parameter.html#a14edd30e555440939c1d3db9d856f40c">DynamicParameter</a>
</li>
<li>tag_offset
: <a class="el" href="class_cache.html#a34c1d65f3796988695935a01d1e43c2c">Cache</a>
</li>
<li>tag_res
: <a class="el" href="structcalc__time__mt__wrapper__struct.html#a4a4540dc4a3ab48e93a1bc2fcdf7ca47">calc_time_mt_wrapper_struct</a>
</li>
<li>tag_w
: <a class="el" href="class_input_parameter.html#aa0ad7c18030c9bdefbc4725362fbed59">InputParameter</a>
</li>
<li>tagbits
: <a class="el" href="class_dynamic_parameter.html#abe569faeaa26cd93808cf15ace27e3a0">DynamicParameter</a>
</li>
<li>tail
: <a class="el" href="class_credit.html#a003d50d1b8d6cc6283a1099263add1fb">Credit</a>
, <a class="el" href="struct_event_router_1_1t_arrival_event.html#af16eb855a273a3d3c21d0e3dfd09c3b1">EventRouter::tArrivalEvent</a>
, <a class="el" href="struct_flit.html#aa0f32295d57acd313ddf257127b5c850">Flit</a>
</li>
<li>tail_flag
: <a class="el" href="classboundary__buf.html#a3f1f2da1c474b0a0aef45d864df5b014">boundary_buf</a>
</li>
<li>target_chip_area
: <a class="el" href="structroot__system.html#ab5d592f466ea2e0162e167d858543a6f">root_system</a>
</li>
<li>target_core_clockrate
: <a class="el" href="structroot__system.html#a0de50092072d5d7745cdee93648b71a7">root_system</a>
</li>
<li>target_inst
: <a class="el" href="structgpgpu__recon__t.html#a45e34c95d3bc7ca05742aa2e25b3baa3">gpgpu_recon_t</a>
</li>
<li>target_pc
: <a class="el" href="structgpgpu__recon__t.html#ad2a3bec99c4ff308f947ec413f2fc54e">gpgpu_recon_t</a>
</li>
<li>tcache
: <a class="el" href="class_load_store_u.html#ac72d1856ef98e85926595ff87ae01590">LoadStoreU</a>
, <a class="el" href="structsystem__core.html#a4c9edd1a719812d1959af1beaa5c700d">system_core</a>
</li>
<li>tCCD
: <a class="el" href="structmemory__config.html#aea4f9503ca5e577eae352f5f9b5f0fe8">memory_config</a>
</li>
<li>tCCDL
: <a class="el" href="structmemory__config.html#a9f698c65b9c0a434b49b37288d78bba8">memory_config</a>
</li>
<li>tCDLR
: <a class="el" href="structmemory__config.html#a91879e917b9d76c1cbaeadec95799b0b">memory_config</a>
</li>
<li>tCK
: <a class="el" href="struct_a_l_d_r_a_m_1_1_speed_entry.html#af526f57dfea1bec84e6c519232fa3c6a">ALDRAM::SpeedEntry</a>
, <a class="el" href="struct_d_d_r3_1_1_speed_entry.html#a16fb8e22d8f0792285e898f570953c72">DDR3::SpeedEntry</a>
, <a class="el" href="struct_d_d_r4_1_1_speed_entry.html#a338615a74c91a89cec97ba0784e426e2">DDR4::SpeedEntry</a>
, <a class="el" href="struct_d_s_a_r_p_1_1_speed_entry.html#a32e5dbcafbb1063ea47975e09b1285c5">DSARP::SpeedEntry</a>
, <a class="el" href="struct_g_d_d_r5_1_1_speed_entry.html#a40383d33e49282e1ad3eb3a3ebf7dbed">GDDR5::SpeedEntry</a>
, <a class="el" href="class_gpu_wrapper.html#a77a791d8d81b2873419c979be735713a">GpuWrapper</a>
, <a class="el" href="struct_h_b_m_1_1_speed_entry.html#ade16215909e5c755b75f4c32fa526b11">HBM::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r3_1_1_speed_entry.html#a4ad5588dc768ef143411c7bfdbaa815a">LPDDR3::SpeedEntry</a>
, <a class="el" href="struct_l_p_d_d_r4_1_1_speed_entry.html#ad2ba2c5a076fcdf155699ada2644d976">LPDDR4::SpeedEntry</a>
, <a class="el" href="struct_s_a_l_p_1_1_speed_entry.html#a0c0a596e9382ed5db8a59d0ab66e827a">SALP::SpeedEntry</a>
, <a class="el" href="struct_t_l_d_r_a_m_1_1_speed_entry.html#a3555a22d3d4fcff80632ed3bc831fae2">TLDRAM::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o2_1_1_speed_entry.html#a70bb6fd421481e7f37a9785784937cf1">WideIO2::SpeedEntry</a>
, <a class="el" href="struct_wide_i_o_1_1_speed_entry.html#ae93d7a035445b89dc20efbeb4c5e456e">WideIO::SpeedEntry</a>
</li>
<li>tCLK
: <a class="el" href="class_power___module.html#a0d037de5c20b64d363080908ae799c77">Power_Module</a>
</li>
<li>tdp_stats
: <a class="el" href="class_array_s_t.html#a60d529f00a88c505912771babdff5bc4">ArrayST</a>
, <a class="el" href="classdep__resource__conflict__check.html#a2ab816514fa25cfc02dd0d6b648082a5">dep_resource_conflict_check</a>
, <a class="el" href="class_functional_unit.html#ac06ab38ae89388a89832dd83537c792e">FunctionalUnit</a>
, <a class="el" href="classinst__decoder.html#a1a1f5ea8c7774bc539a23f217b9d6a03">inst_decoder</a>
, <a class="el" href="class_m_c_backend.html#a3e404ba4c5834532b0cc88fccfc36c01">MCBackend</a>
, <a class="el" href="class_m_c_p_h_y.html#a94f6647e312b3fef06f815d681f43489">MCPHY</a>
, <a class="el" href="class_no_c.html#a98c5639796d5d309ea3b9edc06b6e464">NoC</a>
</li>
<li>temp
: <a class="el" href="class_input_parameter.html#a75722802fdddbcf2cfe914cc69d1d8cf">InputParameter</a>
</li>
<li>temperature
: <a class="el" href="class_a_l_d_r_a_m.html#abba90d9ee2ee8e91b9531c62d116f2f1">ALDRAM</a>
, <a class="el" href="structroot__system.html#aa1d0cb5a7376cc2032fafca54ec391fd">root_system</a>
</li>
<li>texel_size
: <a class="el" href="structtexture_info.html#a4b70a38adb71dec17257c00c5d03f01d">textureInfo</a>
</li>
<li>texel_size_numbits
: <a class="el" href="structtexture_info.html#a2821d0fc73bb86924987039a3c2b0724">textureInfo</a>
</li>
<li>text
: <a class="el" href="struct_x_m_l_node_contents.html#a9e3eda44aa3b88d61cbfbe8d5b055c51">XMLNodeContents</a>
</li>
<li>the_context
: <a class="el" href="class_simulator.html#a216b6ca3010127c013a837f5e5e2794e">Simulator</a>
</li>
<li>the_device
: <a class="el" href="class_simulator.html#aa9c2e44e8433055fd77e47568864f747">Simulator</a>
</li>
<li>theConfig
: <a class="el" href="class_configuration.html#a9f16aed25b3ac6d8482cea623b5775ce">Configuration</a>
</li>
<li>thread_info_saved
: <a class="el" href="class_simulation_initializer.html#a8f8bf3cb4088fd79d989eda04f522177">SimulationInitializer</a>
</li>
<li>threadMasks
: <a class="el" href="class_m_c_front_end.html#a84b0c51736198ab217668d00dfccea10">MCFrontEnd</a>
</li>
<li>threeD_stack
: <a class="el" href="structsystem___l1_directory.html#a4448172d23102a03ce128028d9706454">system_L1Directory</a>
, <a class="el" href="structsystem___l2.html#a366318b76c954bf546eab4e72af91860">system_L2</a>
, <a class="el" href="structsystem___l2_directory.html#a51aff812ed85cde717f06ed5aa70df23">system_L2Directory</a>
, <a class="el" href="structsystem___l3.html#a5414e358178f468df437c9cb8b2321ed">system_L3</a>
</li>
<li>throughput
: <a class="el" href="class_cache_dyn_param.html#ab5980b5c0b16d23de4644ec327afc260">CacheDynParam</a>
, <a class="el" href="class_input_parameter.html#a999f3ed965154023efb0949c5c701f2d">InputParameter</a>
, <a class="el" href="classinterconnect.html#afb010d11e7f429996a1c13cca7849d65">interconnect</a>
</li>
<li>throughput_overflow
: <a class="el" href="classinterconnect.html#adc9ae967da9f9be2538140a230f058e0">interconnect</a>
</li>
<li>throughput_overhead
: <a class="el" href="classcta__preempt__overhead.html#a60e4161e7bae661671df12b09da2aa94">cta_preempt_overhead</a>
, <a class="el" href="classpreempt__overhead__item.html#a5a7aea4e02594ab29bff9732504f968c">preempt_overhead_item</a>
, <a class="el" href="classshader__preempt__overhead.html#ae7311289adb7099bb511a4fe926ab4ab">shader_preempt_overhead</a>
</li>
<li>tid
: <a class="el" href="structcalc__time__mt__wrapper__struct.html#aa6d09524a8b7d0a675ddaf6eb1d62e8b">calc_time_mt_wrapper_struct</a>
</li>
<li>time
: <a class="el" href="struct_flit.html#ac2a6ec7b1d0695e7ae388c3f19da3607">Flit</a>
, <a class="el" href="class_packet_reply_info.html#a36cbf988a3b1035871a18ace110df950">PacketReplyInfo</a>
</li>
<li>timeout
: <a class="el" href="class_row_policy.html#a42f96230b90c685b894f80acd87432d2">RowPolicy&lt; T &gt;</a>
</li>
<li>timestamp
: <a class="el" href="struct_row_table_1_1_entry.html#a72201af090cbdbd91793690a3fb08582">RowTable&lt; T &gt;::Entry</a>
</li>
<li>timing
: <a class="el" href="class_a_l_d_r_a_m.html#acf4c8f2933e22ac95bb2b3c5bde47aa7">ALDRAM</a>
, <a class="el" href="class_d_d_r3.html#acb8f95cc8ee6926afbd2a4750822b0f8">DDR3</a>
, <a class="el" href="class_d_d_r4.html#a1aeb705b89f26fed484046bddb8e4b42">DDR4</a>
, <a class="el" href="class_d_r_a_m.html#a5840144b7e819e1ec89ee3f045a172b3">DRAM&lt; T &gt;</a>
, <a class="el" href="class_d_s_a_r_p.html#adf01c65c7ddf8636d95b8fb1133f4797">DSARP</a>
, <a class="el" href="class_g_d_d_r5.html#ac04d7329231f383ce3e67ec953d6c3a0">GDDR5</a>
, <a class="el" href="class_h_b_m.html#a4524534317f855f00b74fce3f88e3a7f">HBM</a>
, <a class="el" href="class_l_p_d_d_r3.html#aa38d8e22b9acf50f53691f19cc7c29c7">LPDDR3</a>
, <a class="el" href="class_l_p_d_d_r4.html#a0ba1f4d73ca477594059fc03d120f410">LPDDR4</a>
, <a class="el" href="class_s_a_l_p.html#ab84cf11aa4c21ee28173d7ef2b82df0d">SALP</a>
, <a class="el" href="class_t_l_d_r_a_m.html#a3259e48f5c2e6a10d2913fdef9996382">TLDRAM</a>
, <a class="el" href="class_wide_i_o2.html#a51ec950a5e47d601e6299abb8cd9053b">WideIO2</a>
, <a class="el" href="class_wide_i_o.html#aa5f30c2b194709abb9beafd7c97262f0">WideIO</a>
</li>
<li>Tmp_ids
: <a class="el" href="structbasic__block__t.html#a09324313caa544077061d8bfc3f4285d">basic_block_t</a>
</li>
<li>to_remove
: <a class="el" href="class_dynamic_scheduler_1_1_s_m__info.html#a6c5749205c4b27329b174d83305bcce1">DynamicScheduler::SM_info</a>
</li>
<li>top
: <a class="el" href="struct_stack.html#ad62fb36816185f3eef3a6f735a61f54a">Stack</a>
</li>
<li>topology
: <a class="el" href="structsystem___no_c.html#a6eb01ce71036837a3fb9b52f73a61a96">system_NoC</a>
</li>
<li>total_access
: <a class="el" href="class_no_c_param.html#ac51bb2e6fc3b25371ddc0821a9419410">NoCParam</a>
</li>
<li>total_accesses
: <a class="el" href="struct_b_t_b__systemcore.html#a572384a994c38599cf71b7a3b8c3f09e">BTB_systemcore</a>
, <a class="el" href="structdcache__systemcore.html#a78591d7ce10fdaf4f6aad39ca074c113">dcache_systemcore</a>
, <a class="el" href="structdtlb__systemcore.html#a1da3ef010effd179bfd808c8c8285b01">dtlb_systemcore</a>
, <a class="el" href="structicache__systemcore.html#aa86c905aa7b6835337bfdd9aa3a506b6">icache_systemcore</a>
, <a class="el" href="structitlb__systemcore.html#a54d58f178dbf35b2195ae05c01aebdfa">itlb_systemcore</a>
, <a class="el" href="structsystem___l1_directory.html#a9ffe5144d7611777c09df0d81471ad65">system_L1Directory</a>
, <a class="el" href="structsystem___l2.html#a46cd545b26f6d10ee15712f1c96b002e">system_L2</a>
, <a class="el" href="structsystem___l2_directory.html#ad26c33f6bb905aee943f01091d342063">system_L2Directory</a>
, <a class="el" href="structsystem___l3.html#a7c5762bf9c931ea58242b2c96b509b52">system_L3</a>
, <a class="el" href="structsystem___no_c.html#a01251c48ade691765a22eb16976d11be">system_NoC</a>
</li>
<li>total_cycles
: <a class="el" href="class_core_dyn_param.html#a0085c51fed9be0e56b46773bbf96eccb">CoreDynParam</a>
, <a class="el" href="structroot__system.html#a938a8e9ac139197c808e62a1c8cbce1d">root_system</a>
, <a class="el" href="structsystem__core.html#a6287df6f8334ea9b8a3c9faf023818f5">system_core</a>
</li>
<li>total_hits
: <a class="el" href="struct_b_t_b__systemcore.html#a520644945655c62e40520484d58ad709">BTB_systemcore</a>
, <a class="el" href="structdcache__systemcore.html#a92bb21358ec0d2f9e939e36f789601de">dcache_systemcore</a>
, <a class="el" href="structdtlb__systemcore.html#adb9046aaa5ee4d7895b4d06735013b68">dtlb_systemcore</a>
, <a class="el" href="structicache__systemcore.html#af520f7415362502ed2aa85bd47d085ef">icache_systemcore</a>
, <a class="el" href="structitlb__systemcore.html#aac87c58a1ca06788f2bc59823385b4d0">itlb_systemcore</a>
, <a class="el" href="structsystem___l2.html#affe100a438c5ec5100a152b1af714829">system_L2</a>
, <a class="el" href="structsystem___l3.html#a862d46fa42df0ab6624d90f2352d9478">system_L3</a>
</li>
<li>total_instructions
: <a class="el" href="structsystem__core.html#a0f2b1f7bec8e3c3acba49bb87578c698">system_core</a>
</li>
<li>total_load_perc
: <a class="el" href="structsystem__mc.html#a62f9ee7d155a50d0b9a3fb495ef1f9c7">system_mc</a>
, <a class="el" href="structsystem__niu.html#a799e3eeb23b684dd8391da8c72390bbf">system_niu</a>
, <a class="el" href="structsystem__pcie.html#ae86351b9e76eafa45b1af5358473214d">system_pcie</a>
</li>
<li>total_misses
: <a class="el" href="struct_b_t_b__systemcore.html#a6e394147fe4746932d11a55c251dd585">BTB_systemcore</a>
, <a class="el" href="structdcache__systemcore.html#a7d16d2e46cb1b41ab43fe29fb3e393af">dcache_systemcore</a>
, <a class="el" href="structdtlb__systemcore.html#a2c4b8fadf597a0d48ef41a0ab0f3b93a">dtlb_systemcore</a>
, <a class="el" href="structicache__systemcore.html#a5ece2e62d36425a8d4d4dc69a2e335ef">icache_systemcore</a>
, <a class="el" href="structitlb__systemcore.html#a909b1b14b8d813dbaec588bb9496bced">itlb_systemcore</a>
, <a class="el" href="structsystem___l2.html#adf27c6af3355f58772a04a92f09c9164">system_L2</a>
, <a class="el" href="structsystem___l3.html#aa119f3a6d2e18d45310abf41768e3dfc">system_L3</a>
</li>
<li>total_n_access
: <a class="el" href="classmemory__stats__t.html#aee16f7b7c1e67959bc8da9bbb6e39e27">memory_stats_t</a>
</li>
<li>total_n_reads
: <a class="el" href="classmemory__stats__t.html#a25d35b780eda5fc1281fd69c57f36ffb">memory_stats_t</a>
</li>
<li>total_n_writes
: <a class="el" href="classmemory__stats__t.html#accc00ac33d48858996bd92de6bd0969d">memory_stats_t</a>
</li>
<li>total_nodes
: <a class="el" href="class_no_c_param.html#a642e3d6e8723520a183a9e8d708273e3">NoCParam</a>
</li>
<li>total_power
: <a class="el" href="structresults__mem__array.html#a843b41eb6d4f3fb832c0826d0497a402">results_mem_array</a>
, <a class="el" href="structsolution.html#ac3a5358edc0130bc4ba2c84ae4e8d4e3">solution</a>
</li>
<li>total_sample_count
: <a class="el" href="classgpgpu__sim__wrapper.html#ab52346ccc468105c88b1c5f86198d201">gpgpu_sim_wrapper</a>
</li>
<li>total_val
: <a class="el" href="class_stats___ram_1_1_average.html#a3b24f7e54d6a0b9820f3415b5af59b2f">Stats_Ram::Average</a>
</li>
<li>total_value
: <a class="el" href="class_stats_1_1_average_scalar_storage.html#ad72949c2e3248e8b79ead69cf90f0d4f">Stats::AverageScalarStorage</a>
</li>
<li>totalbankaccesses
: <a class="el" href="classmemory__stats__t.html#a81d56b413974a915c0f5dd6cf03e2bfc">memory_stats_t</a>
</li>
<li>totalbankreads
: <a class="el" href="classmemory__stats__t.html#a390523cc91a5f59b1191192fb856f9b9">memory_stats_t</a>
</li>
<li>totalbankwrites
: <a class="el" href="classmemory__stats__t.html#a841c8a5f706180ddf299112e06d3f1f9">memory_stats_t</a>
</li>
<li>totalTime
: <a class="el" href="class_power___module.html#ab9842107ea1705935879f30997508778">Power_Module</a>
</li>
<li>transecEngine
: <a class="el" href="class_memory_controller.html#ab2e65dca22ab91dc58557436b79ecd2d">MemoryController</a>
</li>
<li>translate
: <a class="el" href="class_a_l_d_r_a_m.html#a419eaff8186de2b7731bd838668ac290">ALDRAM</a>
, <a class="el" href="class_d_d_r3.html#add82e4de49dd9a7a939403d3e39d7e51">DDR3</a>
, <a class="el" href="class_d_d_r4.html#a46674348eb8422f63b7a357d26bbdc36">DDR4</a>
, <a class="el" href="class_d_s_a_r_p.html#aa494187414798024f7f3e9ee1c2f8a60">DSARP</a>
, <a class="el" href="class_g_d_d_r5.html#ac5d3fe610b998f7683381f61ccfbc90e">GDDR5</a>
, <a class="el" href="class_h_b_m.html#a6df28a9ffac3ac74b8356f6c67c85fde">HBM</a>
, <a class="el" href="class_l_p_d_d_r3.html#a176725f0ad79ff504a826d633e5cf657">LPDDR3</a>
, <a class="el" href="class_l_p_d_d_r4.html#a4add6e267c2fc4e0d1848e2f40914030">LPDDR4</a>
, <a class="el" href="class_s_a_l_p.html#a2f144f1779b8203bf22c3d267a636691">SALP</a>
, <a class="el" href="class_t_l_d_r_a_m.html#ae3094431f4af000b32c5d873b27a055e">TLDRAM</a>
, <a class="el" href="class_wide_i_o2.html#abe786487f1fba81673e979ec8a89780f">WideIO2</a>
, <a class="el" href="class_wide_i_o.html#aa35a6dd166c119d3fbc451b37366bbec">WideIO</a>
</li>
<li>translation
: <a class="el" href="class_memory.html#a14778dbdfa5b72fa2d389d7a187c8955">Memory&lt; T, Controller &gt;</a>
</li>
<li>transmitter
: <a class="el" href="class_wire.html#a6426808d4ea105aec7302a5bd6e01f79">Wire</a>
</li>
<li>tRAS
: <a class="el" href="structmemory__config.html#a6d65848a93f7695b2ca40854e10e5f37">memory_config</a>
</li>
<li>tRC
: <a class="el" href="structmemory__config.html#a31e052a3ea47bb53223417afd69e070a">memory_config</a>
</li>
<li>tRCD
: <a class="el" href="structmemory__config.html#ab8f634ab7d4868cde02dcbd27272ea6a">memory_config</a>
</li>
<li>trcd
: <a class="el" href="structresults__mem__array.html#a95f02908349e5dec3af93a52231238ad">results_mem_array</a>
</li>
<li>tRCDWR
: <a class="el" href="structmemory__config.html#a2951c4f82cd569d99995963634cb1643">memory_config</a>
</li>
<li>tree_type
: <a class="el" href="class_htree2.html#a5839d0df36a5da7aa67a9eb459206a88">Htree2</a>
</li>
<li>tri_ctr_cap
: <a class="el" href="class_crossbar.html#a919e29e0bc7233aa63e477e59caa7049">Crossbar</a>
</li>
<li>tri_inp_cap
: <a class="el" href="class_crossbar.html#a3452b8dc7d0315933f0db66810cb3d08">Crossbar</a>
</li>
<li>tri_int_cap
: <a class="el" href="class_crossbar.html#a1dfa9081c549112bd4db3d9ef24c061a">Crossbar</a>
</li>
<li>tri_out_cap
: <a class="el" href="class_crossbar.html#a976b8b960507b5d3bd192875a185404d">Crossbar</a>
</li>
<li>TriS1
: <a class="el" href="class_crossbar.html#a37ea132dd3295ca1c8822fcfce2c6a54">Crossbar</a>
, <a class="el" href="class_m_c_p_a_t___arbiter.html#ad1b78475497f54ac38c5bec760ea2400">MCPAT_Arbiter</a>
, <a class="el" href="class_m_c_p_a_t___router.html#afcef2bf576469d9a6011ca6856760c30">MCPAT_Router</a>
</li>
<li>TriS2
: <a class="el" href="class_crossbar.html#abb2bc1685f9ccead484300aed43518fd">Crossbar</a>
, <a class="el" href="class_m_c_p_a_t___arbiter.html#ae994c25cf2d4d464989a90f8bfaa4273">MCPAT_Arbiter</a>
, <a class="el" href="class_m_c_p_a_t___router.html#a07c65a62e351a2a642846a3c9bbe6d1c">MCPAT_Router</a>
</li>
<li>tRP
: <a class="el" href="structmemory__config.html#a5e1836a07b0b645f4cb192e3b20e7c02">memory_config</a>
</li>
<li>tRRD
: <a class="el" href="structmemory__config.html#ab723b2fd856475f0e5ce4d79432c6542">memory_config</a>
</li>
<li>tRTPL
: <a class="el" href="structmemory__config.html#a6430136d0fd9fda5e5d29041d50601fc">memory_config</a>
</li>
<li>tRTW
: <a class="el" href="structmemory__config.html#a88f558a74355bcbfd393b4419796f751">memory_config</a>
</li>
<li>true_tail
: <a class="el" href="struct_flit.html#a08b6dc02846d561a317b36d2acf46b28">Flit</a>
</li>
<li>tWR
: <a class="el" href="structmemory__config.html#ac0ac10349e1da8c104dc3c20c14559de">memory_config</a>
</li>
<li>tWTP
: <a class="el" href="structmemory__config.html#ad6a254e02d2b192e27946b6c518ad947">memory_config</a>
</li>
<li>tWTR
: <a class="el" href="structmemory__config.html#a4ec25c0b4d3dad869314e8573224473f">memory_config</a>
</li>
<li>Tx
: <a class="el" href="structtexture_info.html#a0aa8b1c9cc415635b36df921ca69aed2">textureInfo</a>
</li>
<li>tx_bits
: <a class="el" href="class_memory.html#a137b4d7ea3a5515689eb2862d3955f7a">Memory&lt; T, Controller &gt;</a>
</li>
<li>Tx_numbits
: <a class="el" href="structtexture_info.html#af07ad29cd8de973a2e56b59ef3349acf">textureInfo</a>
</li>
<li>Ty
: <a class="el" href="structtexture_info.html#a5a66ebbeca4dfa2e6c64705aaab7ca73">textureInfo</a>
</li>
<li>Ty_numbits
: <a class="el" href="structtexture_info.html#afe2bcb32945ed4186e4025623ef9fcc0">textureInfo</a>
</li>
<li>type
: <a class="el" href="class_d_s_a_r_p.html#ad818fc8fc79922960531217586769db2">DSARP</a>
, <a class="el" href="struct_flit.html#a4f56cca863f428c79260a517cadc244a">Flit</a>
, <a class="el" href="class_m_c_param.html#a866253e5ef601645c5d8e935f72b1a93">MCParam</a>
, <a class="el" href="class_memory.html#a0d72bec6bd8effa4c2e2a75e28e4846b">Memory&lt; T, Controller &gt;</a>
, <a class="el" href="class_n_i_u_param.html#a4a9f5c6f247b66e6cd400d4abff15c1a">NIUParam</a>
, <a class="el" href="class_no_c_param.html#ae27d3f5ab69351e2bf6326623cb4ef87">NoCParam</a>
, <a class="el" href="class_packet_reply_info.html#a2e6b5a03ba103ea139fe652943a147d4">PacketReplyInfo</a>
, <a class="el" href="structparam__t.html#a5f84c3b1de68bc8a18284467e1ee4d48">param_t</a>
, <a class="el" href="class_p_c_ie_param.html#aec9a63722787bd399e596b66a65f29be">PCIeParam</a>
, <a class="el" href="class_request.html#a8cc1dfa9ccd87b2ea27506ab8c7975ff">Request</a>
, <a class="el" href="class_row_policy.html#a4894d70ca43ddf04241161ccadc590ab">RowPolicy&lt; T &gt;</a>
, <a class="el" href="class_s_a_l_p.html#a04d8411e9ea68ac599ebd30995f21f18">SALP</a>
, <a class="el" href="class_scheduler.html#a5c21925f963b7d550952aa878d4f0c36">Scheduler&lt; T &gt;</a>
, <a class="el" href="structsystem__mc.html#a3ff638fae023b536df3a67aa8f043439">system_mc</a>
, <a class="el" href="structsystem__niu.html#ad9599a0dbf2fbf09532c6d9df8970eef">system_niu</a>
, <a class="el" href="structsystem___no_c.html#aacb9716feae6363946ab906620b2a688">system_NoC</a>
, <a class="el" href="structsystem__pcie.html#a7b953596e42e0bde10b18ddd991cd179">system_pcie</a>
</li>
<li>type_map
: <a class="el" href="class_s_a_l_p.html#afa6a84025956e3e9a3e42bb5743213db">SALP</a>
</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="http://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
