#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 19 00:30:08 2024
# Process ID: 19908
# Current directory: /home/rur1k/Vpro/FlipFlopLabs/src
# Command line: vivado
# Log file: /home/rur1k/Vpro/FlipFlopLabs/src/vivado.log
# Journal file: /home/rur1k/Vpro/FlipFlopLabs/src/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rur1k/Xilinx/Vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 6499.570 ; gain = 139.387 ; free physical = 568 ; free virtual = 8392
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_D_Latch' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_D_Latch_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_par.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_par
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_add_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/multiplier/modules/mult_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2458] undeclared symbol clkM, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:32]
INFO: [VRFC 10-2458] undeclared symbol nclkM, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:33]
INFO: [VRFC 10-2458] undeclared symbol dm, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:36]
INFO: [VRFC 10-2458] undeclared symbol qm, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:38]
INFO: [VRFC 10-2458] undeclared symbol ignored, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DLatch' [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_resgister_par.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_resgister_par
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_FlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_FlipFlop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_Latch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_Latch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/multiplier/tests/tb_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_4bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
xelab -wto 55138befa7c94c438b95520358795a8b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_D_Latch_behav xil_defaultlib.tb_D_Latch xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rur1k/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 55138befa7c94c438b95520358795a8b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_D_Latch_behav xil_defaultlib.tb_D_Latch xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DLatch
Compiling module xil_defaultlib.tb_D_Latch
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_D_Latch_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_D_Latch_behav -key {Behavioral:sim_1:Functional:tb_D_Latch} -tclbatch {tb_D_Latch.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_D_Latch.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_Latch.sv" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_D_Latch_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 6701.262 ; gain = 124.824 ; free physical = 510 ; free virtual = 8359
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_D_FlipFlop [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_D_FlipFlop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_D_FlipFlop_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
xelab -wto 55138befa7c94c438b95520358795a8b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_D_FlipFlop_behav xil_defaultlib.tb_D_FlipFlop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rur1k/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 55138befa7c94c438b95520358795a8b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_D_FlipFlop_behav xil_defaultlib.tb_D_FlipFlop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DLatch
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.tb_D_FlipFlop
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_D_FlipFlop_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim/xsim.dir/tb_D_FlipFlop_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 19 00:32:13 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_D_FlipFlop_behav -key {Behavioral:sim_1:Functional:tb_D_FlipFlop} -tclbatch {tb_D_FlipFlop.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_D_FlipFlop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_FlipFlop.sv" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_D_FlipFlop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6711.266 ; gain = 10.004 ; free physical = 427 ; free virtual = 8283
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_D_FlipFlop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_D_FlipFlop_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_par.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_par
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_add_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/multiplier/modules/mult_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2458] undeclared symbol clkM, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:32]
INFO: [VRFC 10-2458] undeclared symbol nclkM, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:33]
INFO: [VRFC 10-2458] undeclared symbol dm, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:36]
INFO: [VRFC 10-2458] undeclared symbol qm, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:38]
INFO: [VRFC 10-2458] undeclared symbol ignored, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DLatch' [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_resgister_par.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_resgister_par
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_FlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_FlipFlop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_Latch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_Latch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/multiplier/tests/tb_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_4bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
xelab -wto 55138befa7c94c438b95520358795a8b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_D_FlipFlop_behav xil_defaultlib.tb_D_FlipFlop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rur1k/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 55138befa7c94c438b95520358795a8b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_D_FlipFlop_behav xil_defaultlib.tb_D_FlipFlop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DLatch
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.tb_D_FlipFlop
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_D_FlipFlop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_D_FlipFlop_behav -key {Behavioral:sim_1:Functional:tb_D_FlipFlop} -tclbatch {tb_D_FlipFlop.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_D_FlipFlop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_FlipFlop.sv" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_D_FlipFlop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 6766.289 ; gain = 55.023 ; free physical = 501 ; free virtual = 8360
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_D_FlipFlop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_D_FlipFlop_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_par.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_par
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_add_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/multiplier/modules/mult_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2458] undeclared symbol clkM, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:32]
INFO: [VRFC 10-2458] undeclared symbol nclkM, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:33]
INFO: [VRFC 10-2458] undeclared symbol dm, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:36]
INFO: [VRFC 10-2458] undeclared symbol qm, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:38]
INFO: [VRFC 10-2458] undeclared symbol ignored, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DLatch' [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_resgister_par.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_resgister_par
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_FlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_FlipFlop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_Latch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_Latch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/multiplier/tests/tb_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_4bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
xelab -wto 55138befa7c94c438b95520358795a8b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_D_FlipFlop_behav xil_defaultlib.tb_D_FlipFlop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rur1k/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 55138befa7c94c438b95520358795a8b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_D_FlipFlop_behav xil_defaultlib.tb_D_FlipFlop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DLatch
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.tb_D_FlipFlop
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_D_FlipFlop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_D_FlipFlop_behav -key {Behavioral:sim_1:Functional:tb_D_FlipFlop} -tclbatch {tb_D_FlipFlop.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_D_FlipFlop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_FlipFlop.sv" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_D_FlipFlop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6803.309 ; gain = 37.020 ; free physical = 433 ; free virtual = 8309
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_D_FlipFlop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_D_FlipFlop_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_par.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_par
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_add_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/multiplier/modules/mult_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2458] undeclared symbol clkM, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:32]
INFO: [VRFC 10-2458] undeclared symbol nclkM, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:33]
INFO: [VRFC 10-2458] undeclared symbol dm, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:36]
INFO: [VRFC 10-2458] undeclared symbol qm, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:38]
INFO: [VRFC 10-2458] undeclared symbol ignored, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DLatch' [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_resgister_par.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_resgister_par
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_FlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_FlipFlop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_Latch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_Latch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/multiplier/tests/tb_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_4bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
xelab -wto 55138befa7c94c438b95520358795a8b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_D_FlipFlop_behav xil_defaultlib.tb_D_FlipFlop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rur1k/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 55138befa7c94c438b95520358795a8b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_D_FlipFlop_behav xil_defaultlib.tb_D_FlipFlop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DLatch
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.tb_D_FlipFlop
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_D_FlipFlop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_D_FlipFlop_behav -key {Behavioral:sim_1:Functional:tb_D_FlipFlop} -tclbatch {tb_D_FlipFlop.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_D_FlipFlop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_FlipFlop.sv" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_D_FlipFlop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_D_FlipFlop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_D_FlipFlop_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_par.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_par
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_add_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/multiplier/modules/mult_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2458] undeclared symbol clkM, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:32]
INFO: [VRFC 10-2458] undeclared symbol nclkM, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:33]
INFO: [VRFC 10-2458] undeclared symbol qm, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:38]
INFO: [VRFC 10-2458] undeclared symbol ignored, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DLatch' [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_resgister_par.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_resgister_par
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_FlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_FlipFlop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_Latch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_Latch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/multiplier/tests/tb_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_4bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
xelab -wto 55138befa7c94c438b95520358795a8b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_D_FlipFlop_behav xil_defaultlib.tb_D_FlipFlop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rur1k/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 55138befa7c94c438b95520358795a8b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_D_FlipFlop_behav xil_defaultlib.tb_D_FlipFlop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DLatch
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.tb_D_FlipFlop
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_D_FlipFlop_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_D_FlipFlop_behav -key {Behavioral:sim_1:Functional:tb_D_FlipFlop} -tclbatch {tb_D_FlipFlop.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_D_FlipFlop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 50 ns : File "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_FlipFlop.sv" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_D_FlipFlop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top tb_counter_4bit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter_4bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_counter_4bit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_par.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_par
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_add_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/multiplier/modules/mult_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2458] undeclared symbol clkM, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:32]
INFO: [VRFC 10-2458] undeclared symbol nclkM, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:33]
INFO: [VRFC 10-2458] undeclared symbol qm, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:38]
INFO: [VRFC 10-2458] undeclared symbol ignored, assumed default net type wire [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DLatch' [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_resgister_par.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_resgister_par
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_FlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_FlipFlop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_Latch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_Latch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/multiplier/tests/tb_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_4bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
xelab -wto 55138befa7c94c438b95520358795a8b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_4bit_behav xil_defaultlib.tb_counter_4bit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rur1k/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 55138befa7c94c438b95520358795a8b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_4bit_behav xil_defaultlib.tb_counter_4bit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'b' [/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.bit_adder
Compiling module xil_defaultlib.bit_add_sub
Compiling module xil_defaultlib.DLatch
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.counter_4bit
Compiling module xil_defaultlib.tb_counter_4bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_4bit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_counter_4bit_behav -key {Behavioral:sim_1:Functional:tb_counter_4bit} -tclbatch {tb_counter_4bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_counter_4bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 267 ns : File "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_4bit.sv" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_counter_4bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter_4bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_counter_4bit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_par.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_par
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_add_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/multiplier/modules/mult_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DLatch' [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_resgister_par.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_resgister_par
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_FlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_FlipFlop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_Latch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_Latch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/multiplier/tests/tb_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_4bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
xelab -wto 55138befa7c94c438b95520358795a8b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_4bit_behav xil_defaultlib.tb_counter_4bit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rur1k/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 55138befa7c94c438b95520358795a8b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_4bit_behav xil_defaultlib.tb_counter_4bit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'b' [/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.bit_adder
Compiling module xil_defaultlib.bit_add_sub
Compiling module xil_defaultlib.DLatch
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.counter_4bit
Compiling module xil_defaultlib.tb_counter_4bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_4bit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_counter_4bit_behav -key {Behavioral:sim_1:Functional:tb_counter_4bit} -tclbatch {tb_counter_4bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_counter_4bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 267 ns : File "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_4bit.sv" Line 59
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_counter_4bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter_4bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_counter_4bit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_par.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_par
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_add_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/multiplier/modules/mult_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DLatch' [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_resgister_par.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_resgister_par
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_FlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_FlipFlop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_Latch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_Latch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/multiplier/tests/tb_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_4bit
ERROR: [VRFC 10-2989] 'en' is not declared [/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_4bit.sv:41]
ERROR: [VRFC 10-2989] 'en' is not declared [/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_4bit.sv:47]
ERROR: [VRFC 10-2989] 'en' is not declared [/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_4bit.sv:50]
ERROR: [VRFC 10-2865] module 'tb_counter_4bit' ignored due to previous errors [/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_4bit.sv:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter_4bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_counter_4bit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_par.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_par
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_add_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/multiplier/modules/mult_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DLatch' [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_resgister_par.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_resgister_par
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_FlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_FlipFlop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_Latch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_Latch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/multiplier/tests/tb_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_4bit
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
xelab -wto 55138befa7c94c438b95520358795a8b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_4bit_behav xil_defaultlib.tb_counter_4bit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rur1k/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 55138befa7c94c438b95520358795a8b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_4bit_behav xil_defaultlib.tb_counter_4bit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'b' [/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.bit_adder
Compiling module xil_defaultlib.bit_add_sub
Compiling module xil_defaultlib.DLatch
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.counter_4bit
Compiling module xil_defaultlib.tb_counter_4bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_4bit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_counter_4bit_behav -key {Behavioral:sim_1:Functional:tb_counter_4bit} -tclbatch {tb_counter_4bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_counter_4bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 267 ns : File "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_4bit.sv" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_counter_4bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_counter_4bit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_counter_4bit_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/modules/counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_par.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_par
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/modules/register_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_beh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/half_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_add_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/full_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/adder/modules/bit_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/multiplier/modules/mult_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult_8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DFF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
WARNING: [VRFC 10-3609] overwriting previous definition of module 'DLatch' [/home/rur1k/Vpro/FlipFlopLabs/src/DFF/modules/DLatch.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_Register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Register/tests/tb_resgister_par.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_resgister_par
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_FlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_FlipFlop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/DFF/tests/tb_D_Latch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_D_Latch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/multiplier/tests/tb_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_nbit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_nbit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_4bit
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
xelab -wto 55138befa7c94c438b95520358795a8b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_4bit_behav xil_defaultlib.tb_counter_4bit xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/rur1k/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 55138befa7c94c438b95520358795a8b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_4bit_behav xil_defaultlib.tb_counter_4bit xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.bit_adder
Compiling module xil_defaultlib.bit_add_sub
Compiling module xil_defaultlib.DLatch
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.counter_4bit
Compiling module xil_defaultlib.tb_counter_4bit
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_4bit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/rur1k/Vpro/FlipFlopLabs/FlipFlopLabs.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_counter_4bit_behav -key {Behavioral:sim_1:Functional:tb_counter_4bit} -tclbatch {tb_counter_4bit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_counter_4bit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 267 ns : File "/home/rur1k/Vpro/FlipFlopLabs/src/Counters/tests/tb_counter_4bit.sv" Line 56
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_counter_4bit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6990.219 ; gain = 0.000 ; free physical = 381 ; free virtual = 7755
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 19 01:04:11 2024...
