{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507203012661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507203012662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  5 08:30:12 2017 " "Processing started: Thu Oct  5 08:30:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507203012662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507203012662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex15 -c ex15 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex15 -c ex15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507203012662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1507203012811 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507203012811 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ex15.sv(15) " "Verilog HDL warning at ex15.sv(15): extended using \"x\" or \"z\"" {  } { { "ex15.sv" "" { Text "/home/lucas/ExemplosSYS/ex15/ex15.sv" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1507203024662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex15.sv 2 2 " "Found 2 design units, including 2 entities, in source file ex15.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ex15 " "Found entity 1: ex15" {  } { { "ex15.sv" "" { Text "/home/lucas/ExemplosSYS/ex15/ex15.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507203024664 ""} { "Info" "ISGN_ENTITY_NAME" "2 tristate " "Found entity 2: tristate" {  } { { "ex15.sv" "" { Text "/home/lucas/ExemplosSYS/ex15/ex15.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507203024664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507203024664 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex15 " "Elaborating entity \"ex15\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507203024712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:t0 " "Elaborating entity \"tristate\" for hierarchy \"tristate:t0\"" {  } { { "ex15.sv" "t0" { Text "/home/lucas/ExemplosSYS/ex15/ex15.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507203024718 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tristate:t0\|ledg\[3\] ledg\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"tristate:t0\|ledg\[3\]\" to the node \"ledg\[3\]\" into a wire" {  } { { "ex15.sv" "" { Text "/home/lucas/ExemplosSYS/ex15/ex15.sv" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1507203024951 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tristate:t0\|ledg\[2\] ledg\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"tristate:t0\|ledg\[2\]\" to the node \"ledg\[2\]\" into a wire" {  } { { "ex15.sv" "" { Text "/home/lucas/ExemplosSYS/ex15/ex15.sv" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1507203024951 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tristate:t0\|ledg\[1\] ledg\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"tristate:t0\|ledg\[1\]\" to the node \"ledg\[1\]\" into a wire" {  } { { "ex15.sv" "" { Text "/home/lucas/ExemplosSYS/ex15/ex15.sv" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1507203024951 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "tristate:t0\|ledg\[0\] ledg\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"tristate:t0\|ledg\[0\]\" to the node \"ledg\[0\]\" into a wire" {  } { { "ex15.sv" "" { Text "/home/lucas/ExemplosSYS/ex15/ex15.sv" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1507203024951 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1507203024951 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1507203025013 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/lucas/ExemplosSYS/ex15/output_files/ex15.map.smsg " "Generated suppressed messages file /home/lucas/ExemplosSYS/ex15/output_files/ex15.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507203025231 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1507203025283 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507203025283 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17 " "Implemented 17 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1507203025314 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1507203025314 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1507203025314 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1507203025314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "946 " "Peak virtual memory: 946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507203025319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  5 08:30:25 2017 " "Processing ended: Thu Oct  5 08:30:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507203025319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507203025319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507203025319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507203025319 ""}
