0.6
2019.1
May 24 2019
15:06:07
C:/Users/sinow/Documents/ELC363-Lab/Lab_2/module_B/module_B.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/sinow/Documents/ELC363-Lab/Lab_2/module_B/module_B.srcs/sim_1/new/LA_tb.v,1569376901,verilog,,,,LA_tb,,,,,,,,
C:/Users/sinow/Documents/ELC363-Lab/Lab_2/module_B/module_B.srcs/sources_1/new/ripple_adder_64_2bit_look_ahead.v,1569375697,verilog,,C:/Users/sinow/Documents/ELC363-Lab/Lab_2/module_B/module_B.srcs/sim_1/new/LA_tb.v,,AND_gate;ANND_gate;ORR_gate;OR_gate;XOR_gate;ripple_adder_64_2bit_look_ahead;two_bits_Carry_Look_Ahead,,,,,,,,
