#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Nov 15 22:17:26 2024
# Process ID: 5708
# Current directory: F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.runs/impl_1
# Command line: vivado.exe -log TEST_OUTPUTS.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TEST_OUTPUTS.tcl -notrace
# Log file: F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.runs/impl_1/TEST_OUTPUTS.vdi
# Journal file: F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.runs/impl_1\vivado.jou
# Running On        :DESKTOP-DNC9NIR
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700K
# CPU Frequency     :3418 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :34112 MB
# Swap memory       :5100 MB
# Total Virtual     :39212 MB
# Available Virtual :20842 MB
#-----------------------------------------------------------
source TEST_OUTPUTS.tcl -notrace
Command: link_design -top TEST_OUTPUTS -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 935.609 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'BTN_INPUT[1]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN_INPUT[0]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUTPUTS[5]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUTPUTS[4]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUTPUTS[3]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUTPUTS[2]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUTPUTS[1]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUTPUTS[0]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[46]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[45]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[44]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:144]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:144]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[43]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[42]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[41]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[40]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[39]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[38]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[37]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[36]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[35]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[34]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[33]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[32]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[31]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[30]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[29]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[28]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[27]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[26]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[25]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[24]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[23]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[22]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[21]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[20]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[19]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[18]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[17]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[16]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[15]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[14]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[13]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[12]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[11]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[10]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[9]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[8]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[7]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[6]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[5]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[4]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[3]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[2]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[1]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[0]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN_INPUT[1]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN_INPUT[0]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[46]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:192]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:192]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[45]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:193]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:193]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[44]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:194]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:194]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUTPUTS[7]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:195]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:195]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUTPUTS[6]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:196]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:196]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUTPUTS[7]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUTPUTS[6]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUTPUTS[5]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUTPUTS[4]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUTPUTS[3]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUTPUTS[2]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:202]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUTPUTS[1]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD_OUTPUTS[0]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:204]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:204]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[46]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:205]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:205]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[45]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:206]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:206]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[44]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:207]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:207]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[43]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[42]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[41]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[40]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:211]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:211]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[39]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[38]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[37]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:214]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:214]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[36]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[35]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[34]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[33]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[32]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[31]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[30]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[29]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[28]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[27]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[26]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[25]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:226]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:226]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[24]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[23]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[22]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:229]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:229]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[21]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[20]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[19]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:232]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:232]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[18]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:233]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:233]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'STD_OUTPUTS[17]'. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:234]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:234]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:234]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc:234]
Finished Parsing XDC File [F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.srcs/constrs_1/imports/CMOD A7 AT35 Constraint File/Cmod-A7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1053.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 100 Warnings, 100 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.461 . Memory (MB): peak = 1085.289 ; gain = 27.152

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b9888a82

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1620.074 ; gain = 534.785

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1b9888a82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1b9888a82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1998.195 ; gain = 0.000
Phase 1 Initialization | Checksum: 1b9888a82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1b9888a82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1b9888a82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1998.195 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1b9888a82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b9888a82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1998.195 ; gain = 0.000
Retarget | Checksum: 1b9888a82
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b9888a82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1998.195 ; gain = 0.000
Constant propagation | Checksum: 1b9888a82
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1b9888a82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1998.195 ; gain = 0.000
Sweep | Checksum: 1b9888a82
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b9888a82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1998.195 ; gain = 0.000
BUFG optimization | Checksum: 1b9888a82
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b9888a82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1998.195 ; gain = 0.000
Shift Register Optimization | Checksum: 1b9888a82
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b9888a82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1998.195 ; gain = 0.000
Post Processing Netlist | Checksum: 1b9888a82
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1b9888a82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.195 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1b9888a82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1998.195 ; gain = 0.000
Phase 9 Finalization | Checksum: 1b9888a82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1998.195 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1b9888a82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1998.195 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b9888a82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1998.195 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b9888a82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1998.195 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.195 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b9888a82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.195 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 100 Warnings, 100 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1998.195 ; gain = 940.059
INFO: [Vivado 12-24828] Executing command : report_drc -file TEST_OUTPUTS_drc_opted.rpt -pb TEST_OUTPUTS_drc_opted.pb -rpx TEST_OUTPUTS_drc_opted.rpx
Command: report_drc -file TEST_OUTPUTS_drc_opted.rpt -pb TEST_OUTPUTS_drc_opted.pb -rpx TEST_OUTPUTS_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.runs/impl_1/TEST_OUTPUTS_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.195 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1998.195 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.195 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1998.195 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.195 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1998.195 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1998.195 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.runs/impl_1/TEST_OUTPUTS_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.195 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a6268375

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1998.195 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a6268375

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2654ed43e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2654ed43e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1998.195 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2654ed43e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2654ed43e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2654ed43e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2654ed43e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 2939b9f37

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1998.195 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2939b9f37

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2939b9f37

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1fd1061b8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.174 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cba13f40

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1cba13f40

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 183fdaee5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.225 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 183fdaee5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 183fdaee5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1998.195 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 183fdaee5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.227 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 183fdaee5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.242 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 183fdaee5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.243 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 183fdaee5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.243 . Memory (MB): peak = 1998.195 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 183fdaee5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.244 . Memory (MB): peak = 1998.195 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.195 ; gain = 0.000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.244 . Memory (MB): peak = 1998.195 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 183fdaee5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.244 . Memory (MB): peak = 1998.195 ; gain = 0.000
Ending Placer Task | Checksum: 16cbf1bf0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.244 . Memory (MB): peak = 1998.195 ; gain = 0.000
45 Infos, 101 Warnings, 100 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file TEST_OUTPUTS_utilization_placed.rpt -pb TEST_OUTPUTS_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file TEST_OUTPUTS_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1998.195 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file TEST_OUTPUTS_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1998.195 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1998.195 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1998.195 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.195 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1998.195 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.195 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1998.195 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1998.195 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.runs/impl_1/TEST_OUTPUTS_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1998.195 ; gain = 0.000
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 101 Warnings, 100 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2005.789 ; gain = 0.035
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2005.789 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2005.789 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2005.789 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2005.789 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2005.789 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2005.789 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.runs/impl_1/TEST_OUTPUTS_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2d92276d ConstDB: 0 ShapeSum: 9eab982c RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 294bb6d | NumContArr: ae523b5 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 192cbd45c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2083.461 ; gain = 64.266

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 192cbd45c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2112.301 ; gain = 93.105

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 192cbd45c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2112.301 ; gain = 93.105

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 63
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 63
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 192cbd45c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.637 ; gain = 134.441

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 192cbd45c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.637 ; gain = 134.441

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 25812fb06

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.637 ; gain = 134.441
Phase 4 Initial Routing | Checksum: 25812fb06

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.637 ; gain = 134.441

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 293e49169

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.637 ; gain = 134.441
Phase 5 Rip-up And Reroute | Checksum: 293e49169

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.637 ; gain = 134.441

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 293e49169

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.637 ; gain = 134.441

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 293e49169

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.637 ; gain = 134.441
Phase 7 Post Hold Fix | Checksum: 293e49169

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.637 ; gain = 134.441

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0583592 %
  Global Horizontal Routing Utilization  = 0.0603852 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 293e49169

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.637 ; gain = 134.441

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 293e49169

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.637 ; gain = 134.441

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2e97c871f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.637 ; gain = 134.441

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2e97c871f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.637 ; gain = 134.441
Total Elapsed time in route_design: 9.292 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 120f35cfe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.637 ; gain = 134.441
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 120f35cfe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2153.637 ; gain = 134.441

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 101 Warnings, 100 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2153.637 ; gain = 147.848
INFO: [Vivado 12-24828] Executing command : report_drc -file TEST_OUTPUTS_drc_routed.rpt -pb TEST_OUTPUTS_drc_routed.pb -rpx TEST_OUTPUTS_drc_routed.rpx
Command: report_drc -file TEST_OUTPUTS_drc_routed.rpt -pb TEST_OUTPUTS_drc_routed.pb -rpx TEST_OUTPUTS_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.runs/impl_1/TEST_OUTPUTS_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file TEST_OUTPUTS_methodology_drc_routed.rpt -pb TEST_OUTPUTS_methodology_drc_routed.pb -rpx TEST_OUTPUTS_methodology_drc_routed.rpx
Command: report_methodology -file TEST_OUTPUTS_methodology_drc_routed.rpt -pb TEST_OUTPUTS_methodology_drc_routed.pb -rpx TEST_OUTPUTS_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.runs/impl_1/TEST_OUTPUTS_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file TEST_OUTPUTS_timing_summary_routed.rpt -pb TEST_OUTPUTS_timing_summary_routed.pb -rpx TEST_OUTPUTS_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file TEST_OUTPUTS_route_status.rpt -pb TEST_OUTPUTS_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file TEST_OUTPUTS_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_power -file TEST_OUTPUTS_power_routed.rpt -pb TEST_OUTPUTS_power_summary_routed.pb -rpx TEST_OUTPUTS_power_routed.rpx
Command: report_power -file TEST_OUTPUTS_power_routed.rpt -pb TEST_OUTPUTS_power_summary_routed.pb -rpx TEST_OUTPUTS_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 103 Warnings, 100 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file TEST_OUTPUTS_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file TEST_OUTPUTS_bus_skew_routed.rpt -pb TEST_OUTPUTS_bus_skew_routed.pb -rpx TEST_OUTPUTS_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2158.297 ; gain = 0.043
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2158.297 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2158.297 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2158.297 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2158.297 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2158.297 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2158.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Git Projects/EIT/P7---Bsc/Code/VHDL/FPGA_TESTS/TEST_INPUTS/TEST_INPUTS.runs/impl_1/TEST_OUTPUTS_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 22:17:55 2024...
