/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* A0 */
#define A0__0__INTTYPE CYREG_PICU0_INTTYPE0
#define A0__0__MASK 0x01u
#define A0__0__PC CYREG_PRT0_PC0
#define A0__0__PORT 0u
#define A0__0__SHIFT 0u
#define A0__AG CYREG_PRT0_AG
#define A0__AMUX CYREG_PRT0_AMUX
#define A0__BIE CYREG_PRT0_BIE
#define A0__BIT_MASK CYREG_PRT0_BIT_MASK
#define A0__BYP CYREG_PRT0_BYP
#define A0__CTL CYREG_PRT0_CTL
#define A0__DM0 CYREG_PRT0_DM0
#define A0__DM1 CYREG_PRT0_DM1
#define A0__DM2 CYREG_PRT0_DM2
#define A0__DR CYREG_PRT0_DR
#define A0__INP_DIS CYREG_PRT0_INP_DIS
#define A0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define A0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define A0__LCD_EN CYREG_PRT0_LCD_EN
#define A0__MASK 0x01u
#define A0__PORT 0u
#define A0__PRT CYREG_PRT0_PRT
#define A0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define A0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define A0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define A0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define A0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define A0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define A0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define A0__PS CYREG_PRT0_PS
#define A0__SHIFT 0u
#define A0__SLW CYREG_PRT0_SLW

/* A1 */
#define A1__0__INTTYPE CYREG_PICU0_INTTYPE1
#define A1__0__MASK 0x02u
#define A1__0__PC CYREG_PRT0_PC1
#define A1__0__PORT 0u
#define A1__0__SHIFT 1u
#define A1__AG CYREG_PRT0_AG
#define A1__AMUX CYREG_PRT0_AMUX
#define A1__BIE CYREG_PRT0_BIE
#define A1__BIT_MASK CYREG_PRT0_BIT_MASK
#define A1__BYP CYREG_PRT0_BYP
#define A1__CTL CYREG_PRT0_CTL
#define A1__DM0 CYREG_PRT0_DM0
#define A1__DM1 CYREG_PRT0_DM1
#define A1__DM2 CYREG_PRT0_DM2
#define A1__DR CYREG_PRT0_DR
#define A1__INP_DIS CYREG_PRT0_INP_DIS
#define A1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define A1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define A1__LCD_EN CYREG_PRT0_LCD_EN
#define A1__MASK 0x02u
#define A1__PORT 0u
#define A1__PRT CYREG_PRT0_PRT
#define A1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define A1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define A1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define A1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define A1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define A1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define A1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define A1__PS CYREG_PRT0_PS
#define A1__SHIFT 1u
#define A1__SLW CYREG_PRT0_SLW

/* A2 */
#define A2__0__INTTYPE CYREG_PICU0_INTTYPE2
#define A2__0__MASK 0x04u
#define A2__0__PC CYREG_PRT0_PC2
#define A2__0__PORT 0u
#define A2__0__SHIFT 2u
#define A2__AG CYREG_PRT0_AG
#define A2__AMUX CYREG_PRT0_AMUX
#define A2__BIE CYREG_PRT0_BIE
#define A2__BIT_MASK CYREG_PRT0_BIT_MASK
#define A2__BYP CYREG_PRT0_BYP
#define A2__CTL CYREG_PRT0_CTL
#define A2__DM0 CYREG_PRT0_DM0
#define A2__DM1 CYREG_PRT0_DM1
#define A2__DM2 CYREG_PRT0_DM2
#define A2__DR CYREG_PRT0_DR
#define A2__INP_DIS CYREG_PRT0_INP_DIS
#define A2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define A2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define A2__LCD_EN CYREG_PRT0_LCD_EN
#define A2__MASK 0x04u
#define A2__PORT 0u
#define A2__PRT CYREG_PRT0_PRT
#define A2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define A2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define A2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define A2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define A2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define A2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define A2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define A2__PS CYREG_PRT0_PS
#define A2__SHIFT 2u
#define A2__SLW CYREG_PRT0_SLW

/* A3 */
#define A3__0__INTTYPE CYREG_PICU15_INTTYPE1
#define A3__0__MASK 0x02u
#define A3__0__PC CYREG_IO_PC_PRT15_PC1
#define A3__0__PORT 15u
#define A3__0__SHIFT 1u
#define A3__AG CYREG_PRT15_AG
#define A3__AMUX CYREG_PRT15_AMUX
#define A3__BIE CYREG_PRT15_BIE
#define A3__BIT_MASK CYREG_PRT15_BIT_MASK
#define A3__BYP CYREG_PRT15_BYP
#define A3__CTL CYREG_PRT15_CTL
#define A3__DM0 CYREG_PRT15_DM0
#define A3__DM1 CYREG_PRT15_DM1
#define A3__DM2 CYREG_PRT15_DM2
#define A3__DR CYREG_PRT15_DR
#define A3__INP_DIS CYREG_PRT15_INP_DIS
#define A3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define A3__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define A3__LCD_EN CYREG_PRT15_LCD_EN
#define A3__MASK 0x02u
#define A3__PORT 15u
#define A3__PRT CYREG_PRT15_PRT
#define A3__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define A3__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define A3__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define A3__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define A3__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define A3__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define A3__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define A3__PS CYREG_PRT15_PS
#define A3__SHIFT 1u
#define A3__SLW CYREG_PRT15_SLW

/* A4 */
#define A4__0__INTTYPE CYREG_PICU3_INTTYPE1
#define A4__0__MASK 0x02u
#define A4__0__PC CYREG_PRT3_PC1
#define A4__0__PORT 3u
#define A4__0__SHIFT 1u
#define A4__AG CYREG_PRT3_AG
#define A4__AMUX CYREG_PRT3_AMUX
#define A4__BIE CYREG_PRT3_BIE
#define A4__BIT_MASK CYREG_PRT3_BIT_MASK
#define A4__BYP CYREG_PRT3_BYP
#define A4__CTL CYREG_PRT3_CTL
#define A4__DM0 CYREG_PRT3_DM0
#define A4__DM1 CYREG_PRT3_DM1
#define A4__DM2 CYREG_PRT3_DM2
#define A4__DR CYREG_PRT3_DR
#define A4__INP_DIS CYREG_PRT3_INP_DIS
#define A4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define A4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define A4__LCD_EN CYREG_PRT3_LCD_EN
#define A4__MASK 0x02u
#define A4__PORT 3u
#define A4__PRT CYREG_PRT3_PRT
#define A4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define A4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define A4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define A4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define A4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define A4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define A4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define A4__PS CYREG_PRT3_PS
#define A4__SHIFT 1u
#define A4__SLW CYREG_PRT3_SLW

/* A5 */
#define A5__0__INTTYPE CYREG_PICU0_INTTYPE5
#define A5__0__MASK 0x20u
#define A5__0__PC CYREG_PRT0_PC5
#define A5__0__PORT 0u
#define A5__0__SHIFT 5u
#define A5__AG CYREG_PRT0_AG
#define A5__AMUX CYREG_PRT0_AMUX
#define A5__BIE CYREG_PRT0_BIE
#define A5__BIT_MASK CYREG_PRT0_BIT_MASK
#define A5__BYP CYREG_PRT0_BYP
#define A5__CTL CYREG_PRT0_CTL
#define A5__DM0 CYREG_PRT0_DM0
#define A5__DM1 CYREG_PRT0_DM1
#define A5__DM2 CYREG_PRT0_DM2
#define A5__DR CYREG_PRT0_DR
#define A5__INP_DIS CYREG_PRT0_INP_DIS
#define A5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define A5__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define A5__LCD_EN CYREG_PRT0_LCD_EN
#define A5__MASK 0x20u
#define A5__PORT 0u
#define A5__PRT CYREG_PRT0_PRT
#define A5__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define A5__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define A5__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define A5__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define A5__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define A5__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define A5__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define A5__PS CYREG_PRT0_PS
#define A5__SHIFT 5u
#define A5__SLW CYREG_PRT0_SLW

/* A6 */
#define A6__0__INTTYPE CYREG_PICU0_INTTYPE4
#define A6__0__MASK 0x10u
#define A6__0__PC CYREG_PRT0_PC4
#define A6__0__PORT 0u
#define A6__0__SHIFT 4u
#define A6__AG CYREG_PRT0_AG
#define A6__AMUX CYREG_PRT0_AMUX
#define A6__BIE CYREG_PRT0_BIE
#define A6__BIT_MASK CYREG_PRT0_BIT_MASK
#define A6__BYP CYREG_PRT0_BYP
#define A6__CTL CYREG_PRT0_CTL
#define A6__DM0 CYREG_PRT0_DM0
#define A6__DM1 CYREG_PRT0_DM1
#define A6__DM2 CYREG_PRT0_DM2
#define A6__DR CYREG_PRT0_DR
#define A6__INP_DIS CYREG_PRT0_INP_DIS
#define A6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define A6__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define A6__LCD_EN CYREG_PRT0_LCD_EN
#define A6__MASK 0x10u
#define A6__PORT 0u
#define A6__PRT CYREG_PRT0_PRT
#define A6__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define A6__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define A6__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define A6__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define A6__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define A6__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define A6__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define A6__PS CYREG_PRT0_PS
#define A6__SHIFT 4u
#define A6__SLW CYREG_PRT0_SLW

/* A7 */
#define A7__0__INTTYPE CYREG_PICU3_INTTYPE5
#define A7__0__MASK 0x20u
#define A7__0__PC CYREG_PRT3_PC5
#define A7__0__PORT 3u
#define A7__0__SHIFT 5u
#define A7__AG CYREG_PRT3_AG
#define A7__AMUX CYREG_PRT3_AMUX
#define A7__BIE CYREG_PRT3_BIE
#define A7__BIT_MASK CYREG_PRT3_BIT_MASK
#define A7__BYP CYREG_PRT3_BYP
#define A7__CTL CYREG_PRT3_CTL
#define A7__DM0 CYREG_PRT3_DM0
#define A7__DM1 CYREG_PRT3_DM1
#define A7__DM2 CYREG_PRT3_DM2
#define A7__DR CYREG_PRT3_DR
#define A7__INP_DIS CYREG_PRT3_INP_DIS
#define A7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define A7__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define A7__LCD_EN CYREG_PRT3_LCD_EN
#define A7__MASK 0x20u
#define A7__PORT 3u
#define A7__PRT CYREG_PRT3_PRT
#define A7__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define A7__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define A7__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define A7__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define A7__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define A7__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define A7__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define A7__PS CYREG_PRT3_PS
#define A7__SHIFT 5u
#define A7__SLW CYREG_PRT3_SLW

/* D0 */
#define D0__0__INTTYPE CYREG_PICU1_INTTYPE2
#define D0__0__MASK 0x04u
#define D0__0__PC CYREG_PRT1_PC2
#define D0__0__PORT 1u
#define D0__0__SHIFT 2u
#define D0__AG CYREG_PRT1_AG
#define D0__AMUX CYREG_PRT1_AMUX
#define D0__BIE CYREG_PRT1_BIE
#define D0__BIT_MASK CYREG_PRT1_BIT_MASK
#define D0__BYP CYREG_PRT1_BYP
#define D0__CTL CYREG_PRT1_CTL
#define D0__DM0 CYREG_PRT1_DM0
#define D0__DM1 CYREG_PRT1_DM1
#define D0__DM2 CYREG_PRT1_DM2
#define D0__DR CYREG_PRT1_DR
#define D0__INP_DIS CYREG_PRT1_INP_DIS
#define D0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define D0__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define D0__LCD_EN CYREG_PRT1_LCD_EN
#define D0__MASK 0x04u
#define D0__PORT 1u
#define D0__PRT CYREG_PRT1_PRT
#define D0__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define D0__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define D0__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define D0__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define D0__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define D0__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define D0__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define D0__PS CYREG_PRT1_PS
#define D0__SHIFT 2u
#define D0__SLW CYREG_PRT1_SLW

/* D1 */
#define D1__0__INTTYPE CYREG_PICU1_INTTYPE4
#define D1__0__MASK 0x10u
#define D1__0__PC CYREG_PRT1_PC4
#define D1__0__PORT 1u
#define D1__0__SHIFT 4u
#define D1__AG CYREG_PRT1_AG
#define D1__AMUX CYREG_PRT1_AMUX
#define D1__BIE CYREG_PRT1_BIE
#define D1__BIT_MASK CYREG_PRT1_BIT_MASK
#define D1__BYP CYREG_PRT1_BYP
#define D1__CTL CYREG_PRT1_CTL
#define D1__DM0 CYREG_PRT1_DM0
#define D1__DM1 CYREG_PRT1_DM1
#define D1__DM2 CYREG_PRT1_DM2
#define D1__DR CYREG_PRT1_DR
#define D1__INP_DIS CYREG_PRT1_INP_DIS
#define D1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define D1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define D1__LCD_EN CYREG_PRT1_LCD_EN
#define D1__MASK 0x10u
#define D1__PORT 1u
#define D1__PRT CYREG_PRT1_PRT
#define D1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define D1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define D1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define D1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define D1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define D1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define D1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define D1__PS CYREG_PRT1_PS
#define D1__SHIFT 4u
#define D1__SLW CYREG_PRT1_SLW

/* D2 */
#define D2__0__INTTYPE CYREG_PICU1_INTTYPE5
#define D2__0__MASK 0x20u
#define D2__0__PC CYREG_PRT1_PC5
#define D2__0__PORT 1u
#define D2__0__SHIFT 5u
#define D2__AG CYREG_PRT1_AG
#define D2__AMUX CYREG_PRT1_AMUX
#define D2__BIE CYREG_PRT1_BIE
#define D2__BIT_MASK CYREG_PRT1_BIT_MASK
#define D2__BYP CYREG_PRT1_BYP
#define D2__CTL CYREG_PRT1_CTL
#define D2__DM0 CYREG_PRT1_DM0
#define D2__DM1 CYREG_PRT1_DM1
#define D2__DM2 CYREG_PRT1_DM2
#define D2__DR CYREG_PRT1_DR
#define D2__INP_DIS CYREG_PRT1_INP_DIS
#define D2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define D2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define D2__LCD_EN CYREG_PRT1_LCD_EN
#define D2__MASK 0x20u
#define D2__PORT 1u
#define D2__PRT CYREG_PRT1_PRT
#define D2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define D2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define D2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define D2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define D2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define D2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define D2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define D2__PS CYREG_PRT1_PS
#define D2__SHIFT 5u
#define D2__SLW CYREG_PRT1_SLW

/* ADC */
#define ADC_DEC__COHER CYREG_DEC_COHER
#define ADC_DEC__CR CYREG_DEC_CR
#define ADC_DEC__DR1 CYREG_DEC_DR1
#define ADC_DEC__DR2 CYREG_DEC_DR2
#define ADC_DEC__DR2H CYREG_DEC_DR2H
#define ADC_DEC__GCOR CYREG_DEC_GCOR
#define ADC_DEC__GCORH CYREG_DEC_GCORH
#define ADC_DEC__GVAL CYREG_DEC_GVAL
#define ADC_DEC__OCOR CYREG_DEC_OCOR
#define ADC_DEC__OCORH CYREG_DEC_OCORH
#define ADC_DEC__OCORM CYREG_DEC_OCORM
#define ADC_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_DEC__PM_ACT_MSK 0x01u
#define ADC_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_DEC__PM_STBY_MSK 0x01u
#define ADC_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_DEC__SR CYREG_DEC_SR
#define ADC_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_DSM__CLK CYREG_DSM0_CLK
#define ADC_DSM__CR0 CYREG_DSM0_CR0
#define ADC_DSM__CR1 CYREG_DSM0_CR1
#define ADC_DSM__CR10 CYREG_DSM0_CR10
#define ADC_DSM__CR11 CYREG_DSM0_CR11
#define ADC_DSM__CR12 CYREG_DSM0_CR12
#define ADC_DSM__CR13 CYREG_DSM0_CR13
#define ADC_DSM__CR14 CYREG_DSM0_CR14
#define ADC_DSM__CR15 CYREG_DSM0_CR15
#define ADC_DSM__CR16 CYREG_DSM0_CR16
#define ADC_DSM__CR17 CYREG_DSM0_CR17
#define ADC_DSM__CR2 CYREG_DSM0_CR2
#define ADC_DSM__CR3 CYREG_DSM0_CR3
#define ADC_DSM__CR4 CYREG_DSM0_CR4
#define ADC_DSM__CR5 CYREG_DSM0_CR5
#define ADC_DSM__CR6 CYREG_DSM0_CR6
#define ADC_DSM__CR7 CYREG_DSM0_CR7
#define ADC_DSM__CR8 CYREG_DSM0_CR8
#define ADC_DSM__CR9 CYREG_DSM0_CR9
#define ADC_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_DSM__MISC CYREG_DSM0_MISC
#define ADC_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_DSM__REF0 CYREG_DSM0_REF0
#define ADC_DSM__REF1 CYREG_DSM0_REF1
#define ADC_DSM__REF2 CYREG_DSM0_REF2
#define ADC_DSM__REF3 CYREG_DSM0_REF3
#define ADC_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_DSM__SW0 CYREG_DSM0_SW0
#define ADC_DSM__SW2 CYREG_DSM0_SW2
#define ADC_DSM__SW3 CYREG_DSM0_SW3
#define ADC_DSM__SW4 CYREG_DSM0_SW4
#define ADC_DSM__SW6 CYREG_DSM0_SW6
#define ADC_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_DSM__TST0 CYREG_DSM0_TST0
#define ADC_DSM__TST1 CYREG_DSM0_TST1
#define ADC_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_Ext_CP_Clk__INDEX 0x00u
#define ADC_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x20000000u
#define ADC_IRQ__INTC_NUMBER 29u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* PGA */
#define PGA_SC__BST CYREG_SC2_BST
#define PGA_SC__CLK CYREG_SC2_CLK
#define PGA_SC__CMPINV CYREG_SC_CMPINV
#define PGA_SC__CMPINV_MASK 0x04u
#define PGA_SC__CPTR CYREG_SC_CPTR
#define PGA_SC__CPTR_MASK 0x04u
#define PGA_SC__CR0 CYREG_SC2_CR0
#define PGA_SC__CR1 CYREG_SC2_CR1
#define PGA_SC__CR2 CYREG_SC2_CR2
#define PGA_SC__MSK CYREG_SC_MSK
#define PGA_SC__MSK_MASK 0x04u
#define PGA_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_SC__PM_ACT_MSK 0x04u
#define PGA_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_SC__PM_STBY_MSK 0x04u
#define PGA_SC__SR CYREG_SC_SR
#define PGA_SC__SR_MASK 0x04u
#define PGA_SC__SW0 CYREG_SC2_SW0
#define PGA_SC__SW10 CYREG_SC2_SW10
#define PGA_SC__SW2 CYREG_SC2_SW2
#define PGA_SC__SW3 CYREG_SC2_SW3
#define PGA_SC__SW4 CYREG_SC2_SW4
#define PGA_SC__SW6 CYREG_SC2_SW6
#define PGA_SC__SW7 CYREG_SC2_SW7
#define PGA_SC__SW8 CYREG_SC2_SW8
#define PGA_SC__WRK1 CYREG_SC_WRK1
#define PGA_SC__WRK1_MASK 0x04u

/* DAC1 */
#define DAC1__0__INTTYPE CYREG_PICU3_INTTYPE7
#define DAC1__0__MASK 0x80u
#define DAC1__0__PC CYREG_PRT3_PC7
#define DAC1__0__PORT 3u
#define DAC1__0__SHIFT 7u
#define DAC1__AG CYREG_PRT3_AG
#define DAC1__AMUX CYREG_PRT3_AMUX
#define DAC1__BIE CYREG_PRT3_BIE
#define DAC1__BIT_MASK CYREG_PRT3_BIT_MASK
#define DAC1__BYP CYREG_PRT3_BYP
#define DAC1__CTL CYREG_PRT3_CTL
#define DAC1__DM0 CYREG_PRT3_DM0
#define DAC1__DM1 CYREG_PRT3_DM1
#define DAC1__DM2 CYREG_PRT3_DM2
#define DAC1__DR CYREG_PRT3_DR
#define DAC1__INP_DIS CYREG_PRT3_INP_DIS
#define DAC1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define DAC1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define DAC1__LCD_EN CYREG_PRT3_LCD_EN
#define DAC1__MASK 0x80u
#define DAC1__PORT 3u
#define DAC1__PRT CYREG_PRT3_PRT
#define DAC1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define DAC1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define DAC1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define DAC1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define DAC1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define DAC1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define DAC1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define DAC1__PS CYREG_PRT3_PS
#define DAC1__SHIFT 7u
#define DAC1__SLW CYREG_PRT3_SLW

/* DAC2 */
#define DAC2__0__INTTYPE CYREG_PICU3_INTTYPE6
#define DAC2__0__MASK 0x40u
#define DAC2__0__PC CYREG_PRT3_PC6
#define DAC2__0__PORT 3u
#define DAC2__0__SHIFT 6u
#define DAC2__AG CYREG_PRT3_AG
#define DAC2__AMUX CYREG_PRT3_AMUX
#define DAC2__BIE CYREG_PRT3_BIE
#define DAC2__BIT_MASK CYREG_PRT3_BIT_MASK
#define DAC2__BYP CYREG_PRT3_BYP
#define DAC2__CTL CYREG_PRT3_CTL
#define DAC2__DM0 CYREG_PRT3_DM0
#define DAC2__DM1 CYREG_PRT3_DM1
#define DAC2__DM2 CYREG_PRT3_DM2
#define DAC2__DR CYREG_PRT3_DR
#define DAC2__INP_DIS CYREG_PRT3_INP_DIS
#define DAC2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define DAC2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define DAC2__LCD_EN CYREG_PRT3_LCD_EN
#define DAC2__MASK 0x40u
#define DAC2__PORT 3u
#define DAC2__PRT CYREG_PRT3_PRT
#define DAC2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define DAC2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define DAC2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define DAC2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define DAC2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define DAC2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define DAC2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define DAC2__PS CYREG_PRT3_PS
#define DAC2__SHIFT 6u
#define DAC2__SLW CYREG_PRT3_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB09_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB09_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB11_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB11_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB11_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB11_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB11_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB11_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB08_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB08_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x01u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x02u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x02u

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Pin_1__0__MASK 0x40u
#define Pin_1__0__PC CYREG_PRT1_PC6
#define Pin_1__0__PORT 1u
#define Pin_1__0__SHIFT 6u
#define Pin_1__AG CYREG_PRT1_AG
#define Pin_1__AMUX CYREG_PRT1_AMUX
#define Pin_1__BIE CYREG_PRT1_BIE
#define Pin_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Pin_1__BYP CYREG_PRT1_BYP
#define Pin_1__CTL CYREG_PRT1_CTL
#define Pin_1__DM0 CYREG_PRT1_DM0
#define Pin_1__DM1 CYREG_PRT1_DM1
#define Pin_1__DM2 CYREG_PRT1_DM2
#define Pin_1__DR CYREG_PRT1_DR
#define Pin_1__INP_DIS CYREG_PRT1_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT1_LCD_EN
#define Pin_1__MASK 0x40u
#define Pin_1__PORT 1u
#define Pin_1__PRT CYREG_PRT1_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Pin_1__PS CYREG_PRT1_PS
#define Pin_1__SHIFT 6u
#define Pin_1__SLW CYREG_PRT1_SLW

/* Pin_2 */
#define Pin_2__0__INTTYPE CYREG_PICU2_INTTYPE7
#define Pin_2__0__MASK 0x80u
#define Pin_2__0__PC CYREG_PRT2_PC7
#define Pin_2__0__PORT 2u
#define Pin_2__0__SHIFT 7u
#define Pin_2__AG CYREG_PRT2_AG
#define Pin_2__AMUX CYREG_PRT2_AMUX
#define Pin_2__BIE CYREG_PRT2_BIE
#define Pin_2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_2__BYP CYREG_PRT2_BYP
#define Pin_2__CTL CYREG_PRT2_CTL
#define Pin_2__DM0 CYREG_PRT2_DM0
#define Pin_2__DM1 CYREG_PRT2_DM1
#define Pin_2__DM2 CYREG_PRT2_DM2
#define Pin_2__DR CYREG_PRT2_DR
#define Pin_2__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_2__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_2__MASK 0x80u
#define Pin_2__PORT 2u
#define Pin_2__PRT CYREG_PRT2_PRT
#define Pin_2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_2__PS CYREG_PRT2_PS
#define Pin_2__SHIFT 7u
#define Pin_2__SLW CYREG_PRT2_SLW

/* VDAC1 */
#define VDAC1_viDAC8__CR0 CYREG_DAC0_CR0
#define VDAC1_viDAC8__CR1 CYREG_DAC0_CR1
#define VDAC1_viDAC8__D CYREG_DAC0_D
#define VDAC1_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC1_viDAC8__PM_ACT_MSK 0x01u
#define VDAC1_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC1_viDAC8__PM_STBY_MSK 0x01u
#define VDAC1_viDAC8__STROBE CYREG_DAC0_STROBE
#define VDAC1_viDAC8__SW0 CYREG_DAC0_SW0
#define VDAC1_viDAC8__SW2 CYREG_DAC0_SW2
#define VDAC1_viDAC8__SW3 CYREG_DAC0_SW3
#define VDAC1_viDAC8__SW4 CYREG_DAC0_SW4
#define VDAC1_viDAC8__TR CYREG_DAC0_TR
#define VDAC1_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define VDAC1_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define VDAC1_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define VDAC1_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define VDAC1_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define VDAC1_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define VDAC1_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define VDAC1_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define VDAC1_viDAC8__TST CYREG_DAC0_TST

/* VDAC2 */
#define VDAC2_viDAC8__CR0 CYREG_DAC1_CR0
#define VDAC2_viDAC8__CR1 CYREG_DAC1_CR1
#define VDAC2_viDAC8__D CYREG_DAC1_D
#define VDAC2_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC2_viDAC8__PM_ACT_MSK 0x02u
#define VDAC2_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC2_viDAC8__PM_STBY_MSK 0x02u
#define VDAC2_viDAC8__STROBE CYREG_DAC1_STROBE
#define VDAC2_viDAC8__SW0 CYREG_DAC1_SW0
#define VDAC2_viDAC8__SW2 CYREG_DAC1_SW2
#define VDAC2_viDAC8__SW3 CYREG_DAC1_SW3
#define VDAC2_viDAC8__SW4 CYREG_DAC1_SW4
#define VDAC2_viDAC8__TR CYREG_DAC1_TR
#define VDAC2_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC1_M1
#define VDAC2_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC1_M2
#define VDAC2_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC1_M3
#define VDAC2_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC1_M4
#define VDAC2_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC1_M5
#define VDAC2_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC1_M6
#define VDAC2_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC1_M7
#define VDAC2_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC1_M8
#define VDAC2_viDAC8__TST CYREG_DAC1_TST

/* isrRx */
#define isrRx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isrRx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isrRx__INTC_MASK 0x01u
#define isrRx__INTC_NUMBER 0u
#define isrRx__INTC_PRIOR_NUM 7u
#define isrRx__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isrRx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isrRx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Counter1 */
#define Counter1_CounterUDB_sC24_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define Counter1_CounterUDB_sC24_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define Counter1_CounterUDB_sC24_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define Counter1_CounterUDB_sC24_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define Counter1_CounterUDB_sC24_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define Counter1_CounterUDB_sC24_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define Counter1_CounterUDB_sC24_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define Counter1_CounterUDB_sC24_counterdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define Counter1_CounterUDB_sC24_counterdp_u0__A0_REG CYREG_B0_UDB08_A0
#define Counter1_CounterUDB_sC24_counterdp_u0__A1_REG CYREG_B0_UDB08_A1
#define Counter1_CounterUDB_sC24_counterdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define Counter1_CounterUDB_sC24_counterdp_u0__D0_REG CYREG_B0_UDB08_D0
#define Counter1_CounterUDB_sC24_counterdp_u0__D1_REG CYREG_B0_UDB08_D1
#define Counter1_CounterUDB_sC24_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define Counter1_CounterUDB_sC24_counterdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define Counter1_CounterUDB_sC24_counterdp_u0__F0_REG CYREG_B0_UDB08_F0
#define Counter1_CounterUDB_sC24_counterdp_u0__F1_REG CYREG_B0_UDB08_F1
#define Counter1_CounterUDB_sC24_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define Counter1_CounterUDB_sC24_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define Counter1_CounterUDB_sC24_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define Counter1_CounterUDB_sC24_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define Counter1_CounterUDB_sC24_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Counter1_CounterUDB_sC24_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define Counter1_CounterUDB_sC24_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define Counter1_CounterUDB_sC24_counterdp_u1__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define Counter1_CounterUDB_sC24_counterdp_u1__A0_REG CYREG_B0_UDB09_A0
#define Counter1_CounterUDB_sC24_counterdp_u1__A1_REG CYREG_B0_UDB09_A1
#define Counter1_CounterUDB_sC24_counterdp_u1__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define Counter1_CounterUDB_sC24_counterdp_u1__D0_REG CYREG_B0_UDB09_D0
#define Counter1_CounterUDB_sC24_counterdp_u1__D1_REG CYREG_B0_UDB09_D1
#define Counter1_CounterUDB_sC24_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Counter1_CounterUDB_sC24_counterdp_u1__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define Counter1_CounterUDB_sC24_counterdp_u1__F0_REG CYREG_B0_UDB09_F0
#define Counter1_CounterUDB_sC24_counterdp_u1__F1_REG CYREG_B0_UDB09_F1
#define Counter1_CounterUDB_sC24_counterdp_u2__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define Counter1_CounterUDB_sC24_counterdp_u2__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define Counter1_CounterUDB_sC24_counterdp_u2__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define Counter1_CounterUDB_sC24_counterdp_u2__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define Counter1_CounterUDB_sC24_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Counter1_CounterUDB_sC24_counterdp_u2__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define Counter1_CounterUDB_sC24_counterdp_u2__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define Counter1_CounterUDB_sC24_counterdp_u2__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define Counter1_CounterUDB_sC24_counterdp_u2__A0_REG CYREG_B0_UDB10_A0
#define Counter1_CounterUDB_sC24_counterdp_u2__A1_REG CYREG_B0_UDB10_A1
#define Counter1_CounterUDB_sC24_counterdp_u2__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define Counter1_CounterUDB_sC24_counterdp_u2__D0_REG CYREG_B0_UDB10_D0
#define Counter1_CounterUDB_sC24_counterdp_u2__D1_REG CYREG_B0_UDB10_D1
#define Counter1_CounterUDB_sC24_counterdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Counter1_CounterUDB_sC24_counterdp_u2__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define Counter1_CounterUDB_sC24_counterdp_u2__F0_REG CYREG_B0_UDB10_F0
#define Counter1_CounterUDB_sC24_counterdp_u2__F1_REG CYREG_B0_UDB10_F1
#define Counter1_CounterUDB_sC24_counterdp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Counter1_CounterUDB_sC24_counterdp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Counter1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Counter1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Counter1_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Counter1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Counter1_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Counter1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define Counter1_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Counter1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define Counter1_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Counter1_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Counter1_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Counter1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Counter1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB10_CTL
#define Counter1_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define Counter1_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB10_CTL
#define Counter1_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define Counter1_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Counter1_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Counter1_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Counter1_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB10_MSK
#define Counter1_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Counter1_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Counter1_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Counter1_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Counter1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Counter1_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define Counter1_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Counter1_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Counter1_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Counter1_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Counter1_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Counter1_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Counter1_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Counter1_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB10_MSK
#define Counter1_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Counter1_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Counter1_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Counter1_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define Counter1_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define Counter1_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB10_ST

/* Counter2 */
#define Counter2_CounterUDB_sC24_counterdp_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define Counter2_CounterUDB_sC24_counterdp_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define Counter2_CounterUDB_sC24_counterdp_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define Counter2_CounterUDB_sC24_counterdp_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define Counter2_CounterUDB_sC24_counterdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define Counter2_CounterUDB_sC24_counterdp_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define Counter2_CounterUDB_sC24_counterdp_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define Counter2_CounterUDB_sC24_counterdp_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define Counter2_CounterUDB_sC24_counterdp_u0__A0_REG CYREG_B0_UDB12_A0
#define Counter2_CounterUDB_sC24_counterdp_u0__A1_REG CYREG_B0_UDB12_A1
#define Counter2_CounterUDB_sC24_counterdp_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define Counter2_CounterUDB_sC24_counterdp_u0__D0_REG CYREG_B0_UDB12_D0
#define Counter2_CounterUDB_sC24_counterdp_u0__D1_REG CYREG_B0_UDB12_D1
#define Counter2_CounterUDB_sC24_counterdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define Counter2_CounterUDB_sC24_counterdp_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define Counter2_CounterUDB_sC24_counterdp_u0__F0_REG CYREG_B0_UDB12_F0
#define Counter2_CounterUDB_sC24_counterdp_u0__F1_REG CYREG_B0_UDB12_F1
#define Counter2_CounterUDB_sC24_counterdp_u1__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define Counter2_CounterUDB_sC24_counterdp_u1__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define Counter2_CounterUDB_sC24_counterdp_u1__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define Counter2_CounterUDB_sC24_counterdp_u1__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define Counter2_CounterUDB_sC24_counterdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Counter2_CounterUDB_sC24_counterdp_u1__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define Counter2_CounterUDB_sC24_counterdp_u1__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define Counter2_CounterUDB_sC24_counterdp_u1__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define Counter2_CounterUDB_sC24_counterdp_u1__A0_REG CYREG_B0_UDB13_A0
#define Counter2_CounterUDB_sC24_counterdp_u1__A1_REG CYREG_B0_UDB13_A1
#define Counter2_CounterUDB_sC24_counterdp_u1__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define Counter2_CounterUDB_sC24_counterdp_u1__D0_REG CYREG_B0_UDB13_D0
#define Counter2_CounterUDB_sC24_counterdp_u1__D1_REG CYREG_B0_UDB13_D1
#define Counter2_CounterUDB_sC24_counterdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Counter2_CounterUDB_sC24_counterdp_u1__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define Counter2_CounterUDB_sC24_counterdp_u1__F0_REG CYREG_B0_UDB13_F0
#define Counter2_CounterUDB_sC24_counterdp_u1__F1_REG CYREG_B0_UDB13_F1
#define Counter2_CounterUDB_sC24_counterdp_u2__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define Counter2_CounterUDB_sC24_counterdp_u2__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define Counter2_CounterUDB_sC24_counterdp_u2__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define Counter2_CounterUDB_sC24_counterdp_u2__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define Counter2_CounterUDB_sC24_counterdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Counter2_CounterUDB_sC24_counterdp_u2__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define Counter2_CounterUDB_sC24_counterdp_u2__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define Counter2_CounterUDB_sC24_counterdp_u2__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define Counter2_CounterUDB_sC24_counterdp_u2__A0_REG CYREG_B0_UDB14_A0
#define Counter2_CounterUDB_sC24_counterdp_u2__A1_REG CYREG_B0_UDB14_A1
#define Counter2_CounterUDB_sC24_counterdp_u2__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define Counter2_CounterUDB_sC24_counterdp_u2__D0_REG CYREG_B0_UDB14_D0
#define Counter2_CounterUDB_sC24_counterdp_u2__D1_REG CYREG_B0_UDB14_D1
#define Counter2_CounterUDB_sC24_counterdp_u2__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Counter2_CounterUDB_sC24_counterdp_u2__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define Counter2_CounterUDB_sC24_counterdp_u2__F0_REG CYREG_B0_UDB14_F0
#define Counter2_CounterUDB_sC24_counterdp_u2__F1_REG CYREG_B0_UDB14_F1
#define Counter2_CounterUDB_sC24_counterdp_u2__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Counter2_CounterUDB_sC24_counterdp_u2__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Counter2_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Counter2_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define Counter2_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define Counter2_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define Counter2_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define Counter2_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define Counter2_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define Counter2_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define Counter2_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define Counter2_CounterUDB_sCTRLReg_ctrlreg__7__MASK 0x80u
#define Counter2_CounterUDB_sCTRLReg_ctrlreg__7__POS 7
#define Counter2_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Counter2_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG CYREG_B0_UDB14_CTL
#define Counter2_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define Counter2_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG CYREG_B0_UDB14_CTL
#define Counter2_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define Counter2_CounterUDB_sCTRLReg_ctrlreg__MASK 0x80u
#define Counter2_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Counter2_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Counter2_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG CYREG_B0_UDB14_MSK
#define Counter2_CounterUDB_sSTSReg_stsreg__0__MASK 0x01u
#define Counter2_CounterUDB_sSTSReg_stsreg__0__POS 0
#define Counter2_CounterUDB_sSTSReg_stsreg__1__MASK 0x02u
#define Counter2_CounterUDB_sSTSReg_stsreg__1__POS 1
#define Counter2_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define Counter2_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define Counter2_CounterUDB_sSTSReg_stsreg__2__MASK 0x04u
#define Counter2_CounterUDB_sSTSReg_stsreg__2__POS 2
#define Counter2_CounterUDB_sSTSReg_stsreg__5__MASK 0x20u
#define Counter2_CounterUDB_sSTSReg_stsreg__5__POS 5
#define Counter2_CounterUDB_sSTSReg_stsreg__6__MASK 0x40u
#define Counter2_CounterUDB_sSTSReg_stsreg__6__POS 6
#define Counter2_CounterUDB_sSTSReg_stsreg__MASK 0x67u
#define Counter2_CounterUDB_sSTSReg_stsreg__MASK_REG CYREG_B0_UDB14_MSK
#define Counter2_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Counter2_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define Counter2_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define Counter2_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define Counter2_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define Counter2_CounterUDB_sSTSReg_stsreg__STATUS_REG CYREG_B0_UDB14_ST

/* SalidaD0 */
#define SalidaD0__0__INTTYPE CYREG_PICU2_INTTYPE4
#define SalidaD0__0__MASK 0x10u
#define SalidaD0__0__PC CYREG_PRT2_PC4
#define SalidaD0__0__PORT 2u
#define SalidaD0__0__SHIFT 4u
#define SalidaD0__AG CYREG_PRT2_AG
#define SalidaD0__AMUX CYREG_PRT2_AMUX
#define SalidaD0__BIE CYREG_PRT2_BIE
#define SalidaD0__BIT_MASK CYREG_PRT2_BIT_MASK
#define SalidaD0__BYP CYREG_PRT2_BYP
#define SalidaD0__CTL CYREG_PRT2_CTL
#define SalidaD0__DM0 CYREG_PRT2_DM0
#define SalidaD0__DM1 CYREG_PRT2_DM1
#define SalidaD0__DM2 CYREG_PRT2_DM2
#define SalidaD0__DR CYREG_PRT2_DR
#define SalidaD0__INP_DIS CYREG_PRT2_INP_DIS
#define SalidaD0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SalidaD0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SalidaD0__LCD_EN CYREG_PRT2_LCD_EN
#define SalidaD0__MASK 0x10u
#define SalidaD0__PORT 2u
#define SalidaD0__PRT CYREG_PRT2_PRT
#define SalidaD0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SalidaD0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SalidaD0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SalidaD0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SalidaD0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SalidaD0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SalidaD0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SalidaD0__PS CYREG_PRT2_PS
#define SalidaD0__SHIFT 4u
#define SalidaD0__SLW CYREG_PRT2_SLW

/* SalidaD1 */
#define SalidaD1__0__INTTYPE CYREG_PICU2_INTTYPE3
#define SalidaD1__0__MASK 0x08u
#define SalidaD1__0__PC CYREG_PRT2_PC3
#define SalidaD1__0__PORT 2u
#define SalidaD1__0__SHIFT 3u
#define SalidaD1__AG CYREG_PRT2_AG
#define SalidaD1__AMUX CYREG_PRT2_AMUX
#define SalidaD1__BIE CYREG_PRT2_BIE
#define SalidaD1__BIT_MASK CYREG_PRT2_BIT_MASK
#define SalidaD1__BYP CYREG_PRT2_BYP
#define SalidaD1__CTL CYREG_PRT2_CTL
#define SalidaD1__DM0 CYREG_PRT2_DM0
#define SalidaD1__DM1 CYREG_PRT2_DM1
#define SalidaD1__DM2 CYREG_PRT2_DM2
#define SalidaD1__DR CYREG_PRT2_DR
#define SalidaD1__INP_DIS CYREG_PRT2_INP_DIS
#define SalidaD1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SalidaD1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SalidaD1__LCD_EN CYREG_PRT2_LCD_EN
#define SalidaD1__MASK 0x08u
#define SalidaD1__PORT 2u
#define SalidaD1__PRT CYREG_PRT2_PRT
#define SalidaD1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SalidaD1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SalidaD1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SalidaD1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SalidaD1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SalidaD1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SalidaD1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SalidaD1__PS CYREG_PRT2_PS
#define SalidaD1__SHIFT 3u
#define SalidaD1__SLW CYREG_PRT2_SLW

/* SalidaD2 */
#define SalidaD2__0__INTTYPE CYREG_PICU2_INTTYPE5
#define SalidaD2__0__MASK 0x20u
#define SalidaD2__0__PC CYREG_PRT2_PC5
#define SalidaD2__0__PORT 2u
#define SalidaD2__0__SHIFT 5u
#define SalidaD2__AG CYREG_PRT2_AG
#define SalidaD2__AMUX CYREG_PRT2_AMUX
#define SalidaD2__BIE CYREG_PRT2_BIE
#define SalidaD2__BIT_MASK CYREG_PRT2_BIT_MASK
#define SalidaD2__BYP CYREG_PRT2_BYP
#define SalidaD2__CTL CYREG_PRT2_CTL
#define SalidaD2__DM0 CYREG_PRT2_DM0
#define SalidaD2__DM1 CYREG_PRT2_DM1
#define SalidaD2__DM2 CYREG_PRT2_DM2
#define SalidaD2__DR CYREG_PRT2_DR
#define SalidaD2__INP_DIS CYREG_PRT2_INP_DIS
#define SalidaD2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SalidaD2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SalidaD2__LCD_EN CYREG_PRT2_LCD_EN
#define SalidaD2__MASK 0x20u
#define SalidaD2__PORT 2u
#define SalidaD2__PRT CYREG_PRT2_PRT
#define SalidaD2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SalidaD2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SalidaD2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SalidaD2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SalidaD2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SalidaD2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SalidaD2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SalidaD2__PS CYREG_PRT2_PS
#define SalidaD2__SHIFT 5u
#define SalidaD2__SLW CYREG_PRT2_SLW

/* timer_clock_1 */
#define timer_clock_1__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define timer_clock_1__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define timer_clock_1__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define timer_clock_1__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_1__INDEX 0x03u
#define timer_clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_1__PM_ACT_MSK 0x08u
#define timer_clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_1__PM_STBY_MSK 0x08u

/* timer_clock_2 */
#define timer_clock_2__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define timer_clock_2__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define timer_clock_2__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define timer_clock_2__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock_2__INDEX 0x02u
#define timer_clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock_2__PM_ACT_MSK 0x04u
#define timer_clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock_2__PM_STBY_MSK 0x04u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "labview"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x200
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
