

================================================================
== Vitis HLS Report for 'patch_embed_accumulate_16u_128u_8u_s'
================================================================
* Date:           Wed Jul 31 17:02:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    27714|    27714|  0.277 ms|  0.277 ms|  27673|  27673|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                          |                                                       |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                         Instance                         |                         Module                        |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +----------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0  |patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8  |        0|        0|      0 ns|      0 ns|      0|      0|       no|
        |patch_embed_accumulate_read_16u_128u_8u_U0                |patch_embed_accumulate_read_16u_128u_8u_s              |    15847|    15847|  0.158 ms|  0.158 ms|  15847|  15847|       no|
        |patch_embed_accumulate_compute_16u_128u_8u_U0             |patch_embed_accumulate_compute_16u_128u_8u_s           |    27672|    27672|  0.277 ms|  0.277 ms|  27672|  27672|       no|
        +----------------------------------------------------------+-------------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      16|    -|
|FIFO             |        -|     -|     198|     134|    -|
|Instance         |        -|   256|   24562|   41605|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       3|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   256|   24763|   41782|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    20|      10|      35|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |                         Instance                         |                         Module                        | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +----------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0  |patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8  |        0|    0|      5|     20|    0|
    |patch_embed_accumulate_compute_16u_128u_8u_U0             |patch_embed_accumulate_compute_16u_128u_8u_s           |        0|  256|  13931|   7618|    0|
    |patch_embed_accumulate_read_16u_128u_8u_U0                |patch_embed_accumulate_read_16u_128u_8u_s              |        0|    0|  10626|  33967|    0|
    +----------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                     |                                                       |        0|  256|  24562|  41605|    0|
    +----------------------------------------------------------+-------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+----+----+-----+------+-----+---------+
    |       Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------+---------+----+----+-----+------+-----+---------+
    |image_stream_i_U  |        0|  99|   0|    -|     2|  256|      512|
    |tmp_U             |        0|  99|   0|    -|     2|    7|       14|
    +------------------+---------+----+----+-----+------+-----+---------+
    |Total             |        0| 198|   0|    0|     4|  263|      526|
    +------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                               Variable Name                               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                                                    |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                                              |       and|   0|  0|   2|           1|           1|
    |patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |patch_embed_accumulate_compute_16u_128u_8u_U0_ap_start                     |       and|   0|  0|   2|           1|           1|
    |patch_embed_accumulate_read_16u_128u_8u_U0_ap_start                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready             |        or|   0|  0|   2|           1|           1|
    |ap_sync_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready                |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                      |          |   0|  0|  16|           8|           8|
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                      Name                                     | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready             |   9|          2|    1|          2|
    |ap_sync_reg_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready                |   9|          2|    1|          2|
    +-------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                          |  27|          6|    3|          6|
    +-------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                      Name                                     | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_patch_embed_accumulate_compute_16u_128u_8u_U0_ap_ready             |  1|   0|    1|          0|
    |ap_sync_reg_patch_embed_accumulate_read_16u_128u_8u_U0_ap_ready                |  1|   0|    1|          0|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                          |  3|   0|    3|          0|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+------+------------+---------------------------------------+--------------+
|           RTL Ports          | Dir | Bits |  Protocol  |             Source Object             |    C Type    |
+------------------------------+-----+------+------------+---------------------------------------+--------------+
|m_axi_inout1_AWVALID          |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWREADY          |   in|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWADDR           |  out|    64|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWID             |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWLEN            |  out|    32|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWSIZE           |  out|     3|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWBURST          |  out|     2|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWLOCK           |  out|     2|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWCACHE          |  out|     4|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWPROT           |  out|     3|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWQOS            |  out|     4|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWREGION         |  out|     4|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_AWUSER           |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_WVALID           |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_WREADY           |   in|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_WDATA            |  out|   256|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_WSTRB            |  out|    32|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_WLAST            |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_WID              |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_WUSER            |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARVALID          |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARREADY          |   in|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARADDR           |  out|    64|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARID             |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARLEN            |  out|    32|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARSIZE           |  out|     3|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARBURST          |  out|     2|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARLOCK           |  out|     2|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARCACHE          |  out|     4|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARPROT           |  out|     3|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARQOS            |  out|     4|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARREGION         |  out|     4|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_ARUSER           |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_RVALID           |   in|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_RREADY           |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_RDATA            |   in|   256|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_RLAST            |   in|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_RID              |   in|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_RFIFONUM         |   in|     9|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_RUSER            |   in|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_RRESP            |   in|     2|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_BVALID           |   in|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_BREADY           |  out|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_BRESP            |   in|     2|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_BID              |   in|     1|       m_axi|                                 inout1|       pointer|
|m_axi_inout1_BUSER            |   in|     1|       m_axi|                                 inout1|       pointer|
|x                             |   in|    64|     ap_none|                                      x|        scalar|
|x_ap_vld                      |   in|     1|     ap_none|                                      x|        scalar|
|patches31_address0            |  out|     8|   ap_memory|                              patches31|         array|
|patches31_ce0                 |  out|     1|   ap_memory|                              patches31|         array|
|patches31_d0                  |  out|   512|   ap_memory|                              patches31|         array|
|patches31_q0                  |   in|   512|   ap_memory|                              patches31|         array|
|patches31_we0                 |  out|     1|   ap_memory|                              patches31|         array|
|patches31_address1            |  out|     8|   ap_memory|                              patches31|         array|
|patches31_ce1                 |  out|     1|   ap_memory|                              patches31|         array|
|patches31_d1                  |  out|   512|   ap_memory|                              patches31|         array|
|patches31_q1                  |   in|   512|   ap_memory|                              patches31|         array|
|patches31_we1                 |  out|     1|   ap_memory|                              patches31|         array|
|y_block                       |   in|     3|     ap_none|                                y_block|        scalar|
|y_block_ap_vld                |   in|     1|     ap_none|                                y_block|        scalar|
|patch_embed_bias_address0     |  out|     5|   ap_memory|                       patch_embed_bias|         array|
|patch_embed_bias_ce0          |  out|     1|   ap_memory|                       patch_embed_bias|         array|
|patch_embed_bias_d0           |  out|   128|   ap_memory|                       patch_embed_bias|         array|
|patch_embed_bias_q0           |   in|   128|   ap_memory|                       patch_embed_bias|         array|
|patch_embed_bias_we0          |  out|     1|   ap_memory|                       patch_embed_bias|         array|
|patch_embed_bias_address1     |  out|     5|   ap_memory|                       patch_embed_bias|         array|
|patch_embed_bias_ce1          |  out|     1|   ap_memory|                       patch_embed_bias|         array|
|patch_embed_bias_d1           |  out|   128|   ap_memory|                       patch_embed_bias|         array|
|patch_embed_bias_q1           |   in|   128|   ap_memory|                       patch_embed_bias|         array|
|patch_embed_bias_we1          |  out|     1|   ap_memory|                       patch_embed_bias|         array|
|patch_embed_weights_address0  |  out|    11|   ap_memory|                    patch_embed_weights|         array|
|patch_embed_weights_ce0       |  out|     1|   ap_memory|                    patch_embed_weights|         array|
|patch_embed_weights_d0        |  out|  2048|   ap_memory|                    patch_embed_weights|         array|
|patch_embed_weights_q0        |   in|  2048|   ap_memory|                    patch_embed_weights|         array|
|patch_embed_weights_we0       |  out|     1|   ap_memory|                    patch_embed_weights|         array|
|patch_embed_weights_address1  |  out|    11|   ap_memory|                    patch_embed_weights|         array|
|patch_embed_weights_ce1       |  out|     1|   ap_memory|                    patch_embed_weights|         array|
|patch_embed_weights_d1        |  out|  2048|   ap_memory|                    patch_embed_weights|         array|
|patch_embed_weights_q1        |   in|  2048|   ap_memory|                    patch_embed_weights|         array|
|patch_embed_weights_we1       |  out|     1|   ap_memory|                    patch_embed_weights|         array|
|ap_clk                        |   in|     1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>|  return value|
|ap_rst                        |   in|     1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>|  return value|
|ap_start                      |   in|     1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>|  return value|
|patches31_full_n              |   in|     1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>|  return value|
|patches31_write               |  out|     1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>|  return value|
|ap_done                       |  out|     1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>|  return value|
|ap_ready                      |  out|     1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>|  return value|
|ap_idle                       |  out|     1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>|  return value|
|ap_continue                   |   in|     1|  ap_ctrl_hs|  patch_embed_accumulate<16u, 128u, 8u>|  return value|
+------------------------------+-----+------+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%y_block_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %y_block"   --->   Operation 5 'read' 'y_block_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x"   --->   Operation 6 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%image_stream_i = alloca i64 1"   --->   Operation 7 'alloca' 'image_stream_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = call i7 @patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8, i3 %y_block_read"   --->   Operation 8 'call' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 7> <Depth = 2> <FIFO>
ST_1 : Operation 9 [2/2] (1.83ns)   --->   "%call_ln130 = call void @patch_embed_accumulate_read<16u, 128u, 8u>, i256 %inout1, i64 %x_read, i256 %image_stream_i, i7 %tmp" [Deit_cpp/src/conv.cpp:130->Deit_cpp/src/conv.cpp:178]   --->   Operation 9 'call' 'call_ln130' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ln130 = call void @patch_embed_accumulate_read<16u, 128u, 8u>, i256 %inout1, i64 %x_read, i256 %image_stream_i, i7 %tmp" [Deit_cpp/src/conv.cpp:130->Deit_cpp/src/conv.cpp:178]   --->   Operation 10 'call' 'call_ln130' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln131 = call void @patch_embed_accumulate_compute<16u, 128u, 8u>, i256 %image_stream_i, i512 %patches31, i128 %patch_embed_bias, i2048 %patch_embed_weights" [Deit_cpp/src/conv.cpp:131->Deit_cpp/src/conv.cpp:178]   --->   Operation 11 'call' 'call_ln131' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_24"   --->   Operation 12 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @image_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i256 %image_stream_i, i256 %image_stream_i"   --->   Operation 14 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %image_stream_i, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln131 = call void @patch_embed_accumulate_compute<16u, 128u, 8u>, i256 %image_stream_i, i512 %patches31, i128 %patch_embed_bias, i2048 %patch_embed_weights" [Deit_cpp/src/conv.cpp:131->Deit_cpp/src/conv.cpp:178]   --->   Operation 16 'call' 'call_ln131' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln178 = ret" [Deit_cpp/src/conv.cpp:178]   --->   Operation 17 'ret' 'ret_ln178' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inout1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patches31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ y_block]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patch_embed_bias]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ patch_embed_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_block_read             (read                ) [ 00000]
x_read                   (read                ) [ 00100]
image_stream_i           (alloca              ) [ 01111]
tmp                      (call                ) [ 00100]
call_ln130               (call                ) [ 00000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
empty                    (specchannel         ) [ 00000]
specinterface_ln0        (specinterface       ) [ 00000]
call_ln131               (call                ) [ 00000]
ret_ln178                (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inout1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="patches31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches31"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_block">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_block"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="patch_embed_bias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_embed_bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="patch_embed_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_embed_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_embed_accumulate<16u, 128u, 8u>_Block_entry2_proc8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_embed_accumulate_read<16u, 128u, 8u>"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patch_embed_accumulate_compute<16u, 128u, 8u>"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_stream_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="image_stream_i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_stream_i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="y_block_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="3" slack="0"/>
<pin id="60" dir="0" index="1" bw="3" slack="0"/>
<pin id="61" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_block_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="x_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="7" slack="0"/>
<pin id="72" dir="0" index="1" bw="3" slack="0"/>
<pin id="73" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_patch_embed_accumulate_read_16u_128u_8u_s_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="256" slack="0"/>
<pin id="79" dir="0" index="2" bw="64" slack="0"/>
<pin id="80" dir="0" index="3" bw="256" slack="0"/>
<pin id="81" dir="0" index="4" bw="7" slack="0"/>
<pin id="82" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln130/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_patch_embed_accumulate_compute_16u_128u_8u_s_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="0" slack="0"/>
<pin id="89" dir="0" index="1" bw="256" slack="2"/>
<pin id="90" dir="0" index="2" bw="512" slack="0"/>
<pin id="91" dir="0" index="3" bw="128" slack="0"/>
<pin id="92" dir="0" index="4" bw="2048" slack="0"/>
<pin id="93" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln131/3 "/>
</bind>
</comp>

<comp id="98" class="1005" name="x_read_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="1"/>
<pin id="100" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="103" class="1005" name="image_stream_i_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="256" slack="0"/>
<pin id="105" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="image_stream_i "/>
</bind>
</comp>

<comp id="109" class="1005" name="tmp_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="1"/>
<pin id="111" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="58" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="85"><net_src comp="64" pin="2"/><net_sink comp="76" pin=2"/></net>

<net id="86"><net_src comp="70" pin="2"/><net_sink comp="76" pin=4"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="87" pin=4"/></net>

<net id="101"><net_src comp="64" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="106"><net_src comp="54" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="76" pin=3"/></net>

<net id="108"><net_src comp="103" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="112"><net_src comp="70" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="76" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inout1 | {}
	Port: patches31 | {3 4 }
	Port: patch_embed_bias | {}
	Port: patch_embed_weights | {}
 - Input state : 
	Port: patch_embed_accumulate<16u, 128u, 8u> : inout1 | {1 2 }
	Port: patch_embed_accumulate<16u, 128u, 8u> : x | {1 }
	Port: patch_embed_accumulate<16u, 128u, 8u> : patches31 | {3 4 }
	Port: patch_embed_accumulate<16u, 128u, 8u> : y_block | {1 }
	Port: patch_embed_accumulate<16u, 128u, 8u> : patch_embed_bias | {3 4 }
	Port: patch_embed_accumulate<16u, 128u, 8u> : patch_embed_weights | {3 4 }
  - Chain level:
	State 1
		call_ln130 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|          | tmp_patch_embed_accumulate_16u_128u_8u_Block_entry2_proc8_fu_70 |    0    |    0    |    0    |    0    |
|   call   |       grp_patch_embed_accumulate_read_16u_128u_8u_s_fu_76       |    0    |  14.091 |  26881  |  33464  |
|          |      grp_patch_embed_accumulate_compute_16u_128u_8u_s_fu_87     |   256   | 224.574 |  18560  |   9765  |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                     y_block_read_read_fu_58                     |    0    |    0    |    0    |    0    |
|          |                        x_read_read_fu_64                        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                 |   256   | 238.665 |  45441  |  43229  |
|----------|-----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|image_stream_i_reg_103|   256  |
|      tmp_reg_109     |    7   |
|     x_read_reg_98    |   64   |
+----------------------+--------+
|         Total        |   327  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------|------|------|------|--------||---------||---------|
| grp_patch_embed_accumulate_read_16u_128u_8u_s_fu_76 |  p2  |   2  |  64  |   128  ||    9    |
| grp_patch_embed_accumulate_read_16u_128u_8u_s_fu_76 |  p4  |   2  |   7  |   14   ||    9    |
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                        |      |      |      |   142  ||  0.854  ||    18   |
|-----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   256  |   238  |  45441 |  43229 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   327  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   256  |   239  |  45768 |  43247 |
+-----------+--------+--------+--------+--------+
