
---------- Begin Simulation Statistics ----------
final_tick                               2232162628911                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58139                       # Simulator instruction rate (inst/s)
host_mem_usage                              134396040                       # Number of bytes of host memory used
host_op_rate                                    65448                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                102597.48                       # Real time elapsed on the host
host_tick_rate                               12598890                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5964961490                       # Number of instructions simulated
sim_ops                                    6714830321                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.292614                       # Number of seconds simulated
sim_ticks                                1292614295241                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   298                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           69                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           104                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     40.887700                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       261131391                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    638655118                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      3825768                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    576931565                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     20027675                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     20028619                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          944                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       672093489                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        24770571                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1049340549                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        966511110                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      3824773                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          649431739                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     254021076                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     44010348                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     53040755                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3964961489                       # Number of instructions committed
system.switch_cpus.commit.committedOps     4463817385                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   3091216466                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.444033                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.400219                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1665587296     53.88%     53.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    595181018     19.25%     73.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    316725397     10.25%     83.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     80480899      2.60%     85.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     63841402      2.07%     88.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     27275451      0.88%     88.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     46896084      1.52%     90.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     41207843      1.33%     91.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    254021076      8.22%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   3091216466                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     24612570                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        4110146756                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             999061222                       # Number of loads committed
system.switch_cpus.commit.membars            48899563                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2632621437     58.98%     58.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    249382645      5.59%     64.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      4889821      0.11%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    999061222     22.38%     87.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    577862260     12.95%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   4463817385                       # Class of committed instruction
system.switch_cpus.commit.refs             1576923482                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          75650741                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3964961489                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4463817385                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.781797                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.781797                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    2278351586                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1003                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    253304071                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     4581075938                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        178549541                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         414918556                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        3882538                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          4905                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     224091949                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           672093489                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         374049424                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2721150500                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        139933                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             4132085497                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         7767066                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.216819                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    374760022                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    305929637                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.333019                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   3099794171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.501024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.809178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2215250355     71.46%     71.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        150549529      4.86%     76.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         63321353      2.04%     78.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         75911751      2.45%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         85116621      2.75%     83.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         56161390      1.81%     85.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         44088365      1.42%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         13024426      0.42%     87.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        396370381     12.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   3099794171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     302                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      4016530                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        651789018                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.466751                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1647149372                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          578868627                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       156598646                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    1013360146                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     44164351                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       657930                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    580440718                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   4516772454                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1068280745                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      8499931                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    4546626530                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents       21457156                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4294021                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        3882538                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      32015371                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       396054                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     61530353                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         4206                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        82050                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     59959419                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     14298894                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2578458                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        82050                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       252234                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      3764296                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3976692529                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            4479058768                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.676300                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2689435504                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.444953                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             4480832350                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       5847924809                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      3407922155                       # number of integer regfile writes
system.switch_cpus.ipc                       1.279105                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.279105                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2650219852     58.18%     58.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    249394925      5.48%     63.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       4889821      0.11%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     63.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1071582483     23.52%     87.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    579039379     12.71%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4555126463                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            72099584                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015828                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5513543      7.65%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      7.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       44558077     61.80%     69.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      22027964     30.55%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     4494111083                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  12023494454                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   4403402445                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   4493935042                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         4472608102                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        4555126463                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     44164352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     52954979                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       156493                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       154004                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     44749778                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   3099794171                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.469493                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.961217                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1396182917     45.04%     45.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    678605144     21.89%     66.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    339074700     10.94%     77.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    200668242      6.47%     84.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    180803073      5.83%     90.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    110689990      3.57%     93.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     85614271      2.76%     96.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     59227347      1.91%     98.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     48928487      1.58%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   3099794171                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.469493                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      133114964                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    258808718                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     75656323                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     75874441                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads    113702674                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     38497064                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   1013360146                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    580440718                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4747364687                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      176040200                       # number of misc regfile writes
system.switch_cpus.numCycles               3099794473                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       500889955                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    4463355486                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      512537951                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        263230001                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       58167544                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         43078                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    7159981523                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     4546187287                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   4557773747                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         542118078                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       22535158                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        3882538                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     696114640                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         94418168                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   5859750793                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1093558958                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     54098865                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1359770674                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     44317160                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     50522140                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           7354049656                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          9042294380                       # The number of ROB writes
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         50434352                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        25221986                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9152951                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18305902                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2232162628911                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 35                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           69                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            35                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port           65                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port           74                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port         6400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port         6912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        13312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   13312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                35                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      35    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  35                       # Request fanout histogram
system.membus.reqLayer0.occupancy              345776                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              345390                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             329985                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2232162628911                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2232162628911                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2232162628911                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2232162628911                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2232162628911                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2232162628911                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           8741930                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8037432                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           34                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1115554                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           411021                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          411021                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            34                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      8741896                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     27458751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27458853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2200355840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2200364544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              69                       # Total snoops (count)
system.tol2bus.snoopTraffic                      8832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9153020                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.000573                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9153017    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9153020                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        21039939330                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       19083831945                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             70890                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2232162628911                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total              1920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks         4480                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total           4480                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                 15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks           35                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                35                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total                 1485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks          3466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total                3466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks          3466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total                4951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.007962296738                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            2                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            2                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             332098                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                37                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                         15                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                        35                       # Number of write requests accepted
system.mem_ctrls0.readBursts                       30                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                      70                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4               10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               1                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     31.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                      483188                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                    150000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat                1045688                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    16106.27                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34856.27                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                      19                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                     29                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                63.33                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               41.43                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                   30                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                  70                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                     13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     14                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples           21                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   210.285714                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   181.527691                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   126.621145                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127            1      4.76%      4.76% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191           11     52.38%     57.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319            6     28.57%     85.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            1      4.76%     90.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            2      9.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total           21                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples            2                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean            11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean     8.485281                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     9.899495                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4                1     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18               1     50.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total            2                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples            2                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     19.500000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    19.493589                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.707107                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1     50.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total            2                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM                  1920                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                   2496                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                   1920                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                4480                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                   3982032246                       # Total gap between requests
system.mem_ctrls0.avgGap                  79640644.92                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks         2496                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1485.361880236693                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 1930.970444307701                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks           70                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1045688                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks  98381456668                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     34856.27                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 1405449380.97                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy               35700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy               18975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy              99960                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy              5220                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    102037615680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     18646514310                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    480660695520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      601344985365                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.216103                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1249440122267                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  43163120000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT     11052974                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy              114240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy               60720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy             114240                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy            198360                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    102037615680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     18650943780                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    480657827520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      601346874540                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.217565                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 1249430380572                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  43163120000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT     20794669                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2232162628911                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data          256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total              2560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks         4352                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total           4352                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                 20                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks           34                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total                34                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data          198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total                 1980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks          3367                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total                3367                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks          3367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data          198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total                5347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.007950387696                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             332114                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                50                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                         20                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                        34                       # Number of write requests accepted
system.mem_ctrls1.readBursts                       40                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                      68                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                4                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               2                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3               14                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                1                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                4                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     33.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                     1003560                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                    200000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat                1753560                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    25089.00                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               43839.00                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                      25                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                     36                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                62.50                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               52.94                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                   40                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                  68                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                     17                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     17                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples           32                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean          186                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   166.885019                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    95.287680                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-95            1      3.12%      3.12% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-159           20     62.50%     65.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-223            1      3.12%     68.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-287            5     15.62%     84.38% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-351            1      3.12%     87.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-415            4     12.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total           32                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     13.333333                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    12.926608                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     4.163332                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10               1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12               1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18               1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total            3                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.666667                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.621736                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.527525                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               1     33.33%     33.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18               1     33.33%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1     33.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total            3                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM                  2560                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                   3392                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                   2560                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                4352                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                   3982094379                       # Total gap between requests
system.mem_ctrls1.avgGap                  73742488.50                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data          256                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks         3392                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1782.434256284032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 198.048250698226                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 2624.139321751491                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data            4                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks           68                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1613560                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data       140000                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks  63523546580                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     44821.11                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35000.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 934169802.65                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   56.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy               49980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy               26565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy              85680                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy             31320                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    102037615680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     18651429990                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    480657364320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      601346603535                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.217355                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1249429313780                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  43163120000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT     21861461                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy              178500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy               94875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy             199920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy            245340                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    102037615680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     18651799350                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    480657101280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      601347234945                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.217844                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1249428504725                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  43163120000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT     22670516                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2232162628911                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      9152915                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9152916                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      9152915                       # number of overall hits
system.l2.overall_hits::total                 9152916                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data            2                       # number of demand (read+write) misses
system.l2.demand_misses::total                     35                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           33                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data            2                       # number of overall misses
system.l2.overall_misses::total                    35                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3018246                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data       171387                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          3189633                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3018246                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data       171387                       # number of overall miss cycles
system.l2.overall_miss_latency::total         3189633                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      9152917                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9152951                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      9152917                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9152951                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.000000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000004                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.000000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000004                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        91462                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85693.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91132.371429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        91462                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85693.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91132.371429                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  69                       # number of writebacks
system.l2.writebacks::total                        69                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                35                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               35                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2736100                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data       154350                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      2890450                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2736100                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data       154350                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      2890450                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000004                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000004                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 82912.121212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data        77175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82584.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 82912.121212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data        77175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82584.285714                       # average overall mshr miss latency
system.l2.replacements                             69                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8037363                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8037363                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8037363                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8037363                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           34                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               34                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           34                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           34                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data       411021                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                411021                       # number of ReadExReq hits
system.l2.ReadExReq_accesses::.switch_cpus.data       411021                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            411021                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3018246                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3018246                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.970588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        91462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        91462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2736100                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2736100                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.970588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.970588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 82912.121212                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82912.121212                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      8741894                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8741894                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data       171387                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       171387                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      8741896                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       8741896                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85693.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85693.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data       154350                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       154350                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data        77175                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        77175                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2232162628911                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    26310396                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32837                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    801.242379                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     102.944011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst               56                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32574.111974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    32.944017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     1.999998                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 292894453                       # Number of tag accesses
system.l2.tags.data_accesses                292894453                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    939548333670                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1292614295241                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2232162628911                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099783                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    374049373                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2376149156                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099783                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    374049373                       # number of overall hits
system.cpu.icache.overall_hits::total      2376149156                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          793                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           50                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            843                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          793                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           50                       # number of overall misses
system.cpu.icache.overall_misses::total           843                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4087017                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4087017                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4087017                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4087017                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100576                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    374049423                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2376149999                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100576                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    374049423                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2376149999                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 81740.340000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4848.181495                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 81740.340000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4848.181495                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          438                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    87.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          203                       # number of writebacks
system.cpu.icache.writebacks::total               203                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3070788                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3070788                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3070788                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3070788                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 90317.294118                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 90317.294118                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 90317.294118                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 90317.294118                       # average overall mshr miss latency
system.cpu.icache.replacements                    203                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099783                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    374049373                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2376149156                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          793                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           50                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           843                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4087017                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4087017                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100576                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    374049423                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2376149999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 81740.340000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4848.181495                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3070788                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3070788                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 90317.294118                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 90317.294118                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2232162628911                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.824138                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2376149983                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               827                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2873216.424426                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   604.167634                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    19.656504                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.968217                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.031501                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999718                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       92669850788                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      92669850788                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2232162628911                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2232162628911                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2232162628911                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2232162628911                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2232162628911                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    721694336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1412694070                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       2134388406                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    721694336                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1412694070                       # number of overall hits
system.cpu.dcache.overall_hits::total      2134388406                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7511651                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     29786885                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       37298536                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7511651                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     29786885                       # number of overall misses
system.cpu.dcache.overall_misses::total      37298536                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 306142260117                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 306142260117                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 306142260117                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 306142260117                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    729205987                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1442480955                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2171686942                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    729205987                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1442480955                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2171686942                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010301                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.020650                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017175                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010301                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.020650                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017175                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 10277.753451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8207.889450                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 10277.753451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8207.889450                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      2480936                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          396054                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     6.264136                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     15090112                       # number of writebacks
system.cpu.dcache.writebacks::total          15090112                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     20634266                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     20634266                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     20634266                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     20634266                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      9152619                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9152619                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      9152619                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9152619                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  91601142753                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  91601142753                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  91601142753                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  91601142753                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006345                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004215                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006345                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004215                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 10008.189214                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10008.189214                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 10008.189214                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10008.189214                       # average overall mshr miss latency
system.cpu.dcache.replacements               16664450                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    442202521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    878681057                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1320883578                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3796395                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     29374672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      33171067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 301158363687                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 301158363687                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    445998916                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    908055729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1354054645                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.032349                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.024498                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 10252.314092                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9078.947134                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     20222947                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     20222947                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      9151725                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9151725                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  91592193933                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  91592193933                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010078                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006759                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10008.189050                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10008.189050                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    279491815                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    534013013                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      813504828                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3715256                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       412213                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4127469                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   4983896430                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4983896430                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    283207071                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    534425226                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    817632297                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000771                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005048                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 12090.585280                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1207.494576                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       411319                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       411319                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          894                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          894                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      8948820                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      8948820                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 10009.865772                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10009.865772                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20099644                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     44010352                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     64109996                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          138                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          596                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          734                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      7000596                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      7000596                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20099782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     44010948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     64110730                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000007                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 11745.966443                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  9537.596730                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          298                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          298                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          298                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          298                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      3148350                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      3148350                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10564.932886                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10564.932886                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20099782                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     44010050                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     64109832                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20099782                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     44010050                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     64109832                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2232162628911                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999384                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2279272940                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16664706                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            136.772466                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   136.709096                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   119.290288                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.534020                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.465978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       73613704834                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      73613704834                       # Number of data accesses

---------- End Simulation Statistics   ----------
