Protel Design System Design Rule Check
PCB File : D:\Documents\Github\Repositories\Altium-Designs\CPRacing Designs\Control Board\ControlBoard_v3.PcbDoc
Date     : 11/28/2018
Time     : 3:01:02 AM

WARNING: Zero hole size multi-layer pad(s) detected
   Pad LDO-6(11475mil,6183.622mil) on Multi-Layer on Net AGND

WARNING: Multilayer Pads with 0 size Hole found
   Pad LDO-6(11475mil,6183.622mil) on Multi-Layer

Processing Rule : Clearance Constraint (Gap=6mil) (InNetClass('All Nets')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=150mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=15mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=10mil) (Max=247mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (10385mil,3450mil) on Top Overlay And Pad U10-11(10365mil,3492.284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.125mil < 10mil) Between Arc (10385mil,3450mil) on Top Overlay And Pad U10-12(10415mil,3492.284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.125mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.125mil < 10mil) Between Arc (10795mil,3450mil) on Top Overlay And Pad U10-19(10765mil,3492.284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.125mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (10795mil,3450mil) on Top Overlay And Pad U10-20(10815mil,3492.284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.243mil < 10mil) Between Pad bspd_ok-1(10185mil,5530mil) on Top Layer And Text "bspd_ok" (10140mil,5580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad BSPD_OK-1(9825mil,5710.276mil) on Top Layer And Track (9790mil,5585mil)(9790mil,5746.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad BSPD_OK-1(9825mil,5710.276mil) on Top Layer And Track (9860mil,5585mil)(9860mil,5746.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad BSPD_OK-2(9825mil,5619.724mil) on Top Layer And Track (9790mil,5585mil)(9790mil,5746.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad BSPD_OK-2(9825mil,5619.724mil) on Top Layer And Track (9790mil,5585mil)(9860mil,5585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad BSPD_OK-2(9825mil,5619.724mil) on Top Layer And Track (9860mil,5585mil)(9860mil,5746.024mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1_G-1(10056.575mil,4365mil) on Top Layer And Track (10030mil,4337.441mil)(10030mil,4392.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_G-1(10056.575mil,4365mil) on Top Layer And Track (10085.118mil,4337.441mil)(10085.118mil,4349.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_G-1(10056.575mil,4365mil) on Top Layer And Track (10085.118mil,4380.748mil)(10085.118mil,4392.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1_G-1(10056.575mil,4365mil) on Top Layer And Track (9974.882mil,4337.441mil)(10085.118mil,4337.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1_G-1(10056.575mil,4365mil) on Top Layer And Track (9974.882mil,4392.559mil)(10085.118mil,4392.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1_G-2(10003.425mil,4365mil) on Top Layer And Track (10030mil,4337.441mil)(10030mil,4392.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1_G-2(10003.425mil,4365mil) on Top Layer And Track (9974.882mil,4337.441mil)(10085.118mil,4337.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_G-2(10003.425mil,4365mil) on Top Layer And Track (9974.882mil,4337.441mil)(9974.882mil,4349.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_G-2(10003.425mil,4365mil) on Top Layer And Track (9974.882mil,4380.748mil)(9974.882mil,4392.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1_G-2(10003.425mil,4365mil) on Top Layer And Track (9974.882mil,4392.559mil)(10085.118mil,4392.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1_MC-1(10616.575mil,5005mil) on Bottom Layer And Track (10534.882mil,4977.441mil)(10645.118mil,4977.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1_MC-1(10616.575mil,5005mil) on Bottom Layer And Track (10534.882mil,5032.559mil)(10645.118mil,5032.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1_MC-1(10616.575mil,5005mil) on Bottom Layer And Track (10590mil,4977.441mil)(10590mil,5032.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_MC-1(10616.575mil,5005mil) on Bottom Layer And Track (10645.118mil,4977.441mil)(10645.118mil,4989.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_MC-1(10616.575mil,5005mil) on Bottom Layer And Track (10645.118mil,5020.748mil)(10645.118mil,5032.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_MC-2(10563.425mil,5005mil) on Bottom Layer And Track (10534.882mil,4977.441mil)(10534.882mil,4989.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1_MC-2(10563.425mil,5005mil) on Bottom Layer And Track (10534.882mil,4977.441mil)(10645.118mil,4977.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1_MC-2(10563.425mil,5005mil) on Bottom Layer And Track (10534.882mil,5020.748mil)(10534.882mil,5032.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1_MC-2(10563.425mil,5005mil) on Bottom Layer And Track (10534.882mil,5032.559mil)(10645.118mil,5032.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1_MC-2(10563.425mil,5005mil) on Bottom Layer And Track (10590mil,4977.441mil)(10590mil,5032.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-1(8267.165mil,3793.425mil) on Bottom Layer And Track (8239.606mil,3764.882mil)(8239.606mil,3875.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-1(8267.165mil,3793.425mil) on Bottom Layer And Track (8239.606mil,3764.882mil)(8251.417mil,3764.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-1(8267.165mil,3793.425mil) on Bottom Layer And Track (8239.606mil,3820mil)(8294.724mil,3820mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-1(8267.165mil,3793.425mil) on Bottom Layer And Track (8282.913mil,3764.882mil)(8294.724mil,3764.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-1(8267.165mil,3793.425mil) on Bottom Layer And Track (8294.724mil,3764.882mil)(8294.724mil,3875.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-2(8267.165mil,3846.575mil) on Bottom Layer And Track (8239.606mil,3764.882mil)(8239.606mil,3875.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-2(8267.165mil,3846.575mil) on Bottom Layer And Track (8239.606mil,3820mil)(8294.724mil,3820mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-2(8267.165mil,3846.575mil) on Bottom Layer And Track (8239.606mil,3875.118mil)(8251.417mil,3875.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-2(8267.165mil,3846.575mil) on Bottom Layer And Track (8282.913mil,3875.118mil)(8294.724mil,3875.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-2(8267.165mil,3846.575mil) on Bottom Layer And Track (8294.724mil,3764.882mil)(8294.724mil,3875.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-1(8206.575mil,4390mil) on Bottom Layer And Track (8124.882mil,4362.441mil)(8235.118mil,4362.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-1(8206.575mil,4390mil) on Bottom Layer And Track (8124.882mil,4417.559mil)(8235.118mil,4417.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-1(8206.575mil,4390mil) on Bottom Layer And Track (8180mil,4362.441mil)(8180mil,4417.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(8206.575mil,4390mil) on Bottom Layer And Track (8235.118mil,4362.441mil)(8235.118mil,4374.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(8206.575mil,4390mil) on Bottom Layer And Track (8235.118mil,4405.748mil)(8235.118mil,4417.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(8153.425mil,4390mil) on Bottom Layer And Track (8124.882mil,4362.441mil)(8124.882mil,4374.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-2(8153.425mil,4390mil) on Bottom Layer And Track (8124.882mil,4362.441mil)(8235.118mil,4362.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(8153.425mil,4390mil) on Bottom Layer And Track (8124.882mil,4405.748mil)(8124.882mil,4417.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-2(8153.425mil,4390mil) on Bottom Layer And Track (8124.882mil,4417.559mil)(8235.118mil,4417.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-2(8153.425mil,4390mil) on Bottom Layer And Track (8180mil,4362.441mil)(8180mil,4417.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12-1(8280mil,5803.504mil) on Top Layer And Track (8244.567mil,5768.071mil)(8244.567mil,5901.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C12-1(8280mil,5803.504mil) on Top Layer And Track (8244.567mil,5768.071mil)(8260.315mil,5768.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C12-1(8280mil,5803.504mil) on Top Layer And Track (8244.567mil,5835mil)(8315.433mil,5835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C12-1(8280mil,5803.504mil) on Top Layer And Track (8299.685mil,5768.071mil)(8315.433mil,5768.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12-1(8280mil,5803.504mil) on Top Layer And Track (8315.433mil,5768.071mil)(8315.433mil,5901.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12-2(8280mil,5866.496mil) on Top Layer And Track (8244.567mil,5768.071mil)(8244.567mil,5901.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C12-2(8280mil,5866.496mil) on Top Layer And Track (8244.567mil,5835mil)(8315.433mil,5835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C12-2(8280mil,5866.496mil) on Top Layer And Track (8244.567mil,5901.929mil)(8260.315mil,5901.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C12-2(8280mil,5866.496mil) on Top Layer And Track (8299.685mil,5901.929mil)(8315.433mil,5901.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12-2(8280mil,5866.496mil) on Top Layer And Track (8315.433mil,5768.071mil)(8315.433mil,5901.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C13-1(8281mil,5348.504mil) on Top Layer And Track (8245.567mil,5313.071mil)(8245.567mil,5446.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C13-1(8281mil,5348.504mil) on Top Layer And Track (8245.567mil,5313.071mil)(8261.315mil,5313.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C13-1(8281mil,5348.504mil) on Top Layer And Track (8245.567mil,5380mil)(8316.433mil,5380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C13-1(8281mil,5348.504mil) on Top Layer And Track (8300.685mil,5313.071mil)(8316.433mil,5313.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C13-1(8281mil,5348.504mil) on Top Layer And Track (8316.433mil,5313.071mil)(8316.433mil,5446.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C13-2(8281mil,5411.496mil) on Top Layer And Track (8245.567mil,5313.071mil)(8245.567mil,5446.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C13-2(8281mil,5411.496mil) on Top Layer And Track (8245.567mil,5380mil)(8316.433mil,5380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C13-2(8281mil,5411.496mil) on Top Layer And Track (8245.567mil,5446.929mil)(8261.315mil,5446.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C13-2(8281mil,5411.496mil) on Top Layer And Track (8300.685mil,5446.929mil)(8316.433mil,5446.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C13-2(8281mil,5411.496mil) on Top Layer And Track (8316.433mil,5313.071mil)(8316.433mil,5446.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-1(8845mil,4768.504mil) on Top Layer And Track (8809.567mil,4733.071mil)(8809.567mil,4866.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C14-1(8845mil,4768.504mil) on Top Layer And Track (8809.567mil,4733.071mil)(8825.315mil,4733.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C14-1(8845mil,4768.504mil) on Top Layer And Track (8809.567mil,4800mil)(8880.433mil,4800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C14-1(8845mil,4768.504mil) on Top Layer And Track (8864.685mil,4733.071mil)(8880.433mil,4733.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-1(8845mil,4768.504mil) on Top Layer And Track (8880.433mil,4733.071mil)(8880.433mil,4866.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-2(8845mil,4831.496mil) on Top Layer And Track (8809.567mil,4733.071mil)(8809.567mil,4866.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C14-2(8845mil,4831.496mil) on Top Layer And Track (8809.567mil,4800mil)(8880.433mil,4800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C14-2(8845mil,4831.496mil) on Top Layer And Track (8809.567mil,4866.929mil)(8825.315mil,4866.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C14-2(8845mil,4831.496mil) on Top Layer And Track (8864.685mil,4866.929mil)(8880.433mil,4866.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-2(8845mil,4831.496mil) on Top Layer And Track (8880.433mil,4733.071mil)(8880.433mil,4866.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-1(8092mil,4778.504mil) on Top Layer And Track (8056.567mil,4743.071mil)(8056.567mil,4876.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C15-1(8092mil,4778.504mil) on Top Layer And Track (8056.567mil,4743.071mil)(8072.315mil,4743.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C15-1(8092mil,4778.504mil) on Top Layer And Track (8056.567mil,4810mil)(8127.433mil,4810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C15-1(8092mil,4778.504mil) on Top Layer And Track (8111.685mil,4743.071mil)(8127.433mil,4743.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-1(8092mil,4778.504mil) on Top Layer And Track (8127.433mil,4743.071mil)(8127.433mil,4876.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-2(8092mil,4841.496mil) on Top Layer And Track (8056.567mil,4743.071mil)(8056.567mil,4876.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C15-2(8092mil,4841.496mil) on Top Layer And Track (8056.567mil,4810mil)(8127.433mil,4810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C15-2(8092mil,4841.496mil) on Top Layer And Track (8056.567mil,4876.929mil)(8072.315mil,4876.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C15-2(8092mil,4841.496mil) on Top Layer And Track (8111.685mil,4876.929mil)(8127.433mil,4876.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-2(8092mil,4841.496mil) on Top Layer And Track (8127.433mil,4743.071mil)(8127.433mil,4876.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_MC-1(10388.425mil,5335mil) on Bottom Layer And Track (10359.882mil,5307.441mil)(10359.882mil,5319.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2_MC-1(10388.425mil,5335mil) on Bottom Layer And Track (10359.882mil,5307.441mil)(10470.118mil,5307.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_MC-1(10388.425mil,5335mil) on Bottom Layer And Track (10359.882mil,5350.748mil)(10359.882mil,5362.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2_MC-1(10388.425mil,5335mil) on Bottom Layer And Track (10359.882mil,5362.559mil)(10470.118mil,5362.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2_MC-1(10388.425mil,5335mil) on Bottom Layer And Track (10415mil,5307.441mil)(10415mil,5362.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2_MC-2(10441.575mil,5335mil) on Bottom Layer And Track (10359.882mil,5307.441mil)(10470.118mil,5307.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2_MC-2(10441.575mil,5335mil) on Bottom Layer And Track (10359.882mil,5362.559mil)(10470.118mil,5362.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2_MC-2(10441.575mil,5335mil) on Bottom Layer And Track (10415mil,5307.441mil)(10415mil,5362.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_MC-2(10441.575mil,5335mil) on Bottom Layer And Track (10470.118mil,5307.441mil)(10470.118mil,5319.252mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2_MC-2(10441.575mil,5335mil) on Bottom Layer And Track (10470.118mil,5350.748mil)(10470.118mil,5362.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-1(11055mil,6111.496mil) on Top Layer And Track (11019.567mil,6013.071mil)(11019.567mil,6146.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C4-1(11055mil,6111.496mil) on Top Layer And Track (11019.567mil,6080mil)(11090.433mil,6080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C4-1(11055mil,6111.496mil) on Top Layer And Track (11019.567mil,6146.929mil)(11035.315mil,6146.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C4-1(11055mil,6111.496mil) on Top Layer And Track (11074.685mil,6146.929mil)(11090.433mil,6146.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-1(11055mil,6111.496mil) on Top Layer And Track (11090.433mil,6013.071mil)(11090.433mil,6146.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-2(11055mil,6048.504mil) on Top Layer And Track (11019.567mil,6013.071mil)(11019.567mil,6146.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C4-2(11055mil,6048.504mil) on Top Layer And Track (11019.567mil,6013.071mil)(11035.315mil,6013.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C4-2(11055mil,6048.504mil) on Top Layer And Track (11019.567mil,6080mil)(11090.433mil,6080mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C4-2(11055mil,6048.504mil) on Top Layer And Track (11074.685mil,6013.071mil)(11090.433mil,6013.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C4-2(11055mil,6048.504mil) on Top Layer And Track (11090.433mil,6013.071mil)(11090.433mil,6146.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-1(9735mil,4773.425mil) on Top Layer And Track (9707.441mil,4744.882mil)(9707.441mil,4855.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(9735mil,4773.425mil) on Top Layer And Track (9707.441mil,4744.882mil)(9719.252mil,4744.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-1(9735mil,4773.425mil) on Top Layer And Track (9707.441mil,4800mil)(9762.559mil,4800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(9735mil,4773.425mil) on Top Layer And Track (9750.748mil,4744.882mil)(9762.559mil,4744.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-1(9735mil,4773.425mil) on Top Layer And Track (9762.559mil,4744.882mil)(9762.559mil,4855.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-2(9735mil,4826.575mil) on Top Layer And Track (9707.441mil,4744.882mil)(9707.441mil,4855.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-2(9735mil,4826.575mil) on Top Layer And Track (9707.441mil,4800mil)(9762.559mil,4800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(9735mil,4826.575mil) on Top Layer And Track (9707.441mil,4855.118mil)(9719.252mil,4855.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(9735mil,4826.575mil) on Top Layer And Track (9750.748mil,4855.118mil)(9762.559mil,4855.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-2(9735mil,4826.575mil) on Top Layer And Track (9762.559mil,4744.882mil)(9762.559mil,4855.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-1(10460mil,4108.425mil) on Bottom Layer And Track (10432.441mil,4079.882mil)(10432.441mil,4190.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(10460mil,4108.425mil) on Bottom Layer And Track (10432.441mil,4079.882mil)(10444.252mil,4079.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-1(10460mil,4108.425mil) on Bottom Layer And Track (10432.441mil,4135mil)(10487.559mil,4135mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(10460mil,4108.425mil) on Bottom Layer And Track (10475.748mil,4079.882mil)(10487.559mil,4079.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-1(10460mil,4108.425mil) on Bottom Layer And Track (10487.559mil,4079.882mil)(10487.559mil,4190.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-2(10460mil,4161.575mil) on Bottom Layer And Track (10432.441mil,4079.882mil)(10432.441mil,4190.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(10460mil,4161.575mil) on Bottom Layer And Track (10432.441mil,4135mil)(10487.559mil,4135mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(10460mil,4161.575mil) on Bottom Layer And Track (10432.441mil,4190.118mil)(10444.252mil,4190.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(10460mil,4161.575mil) on Bottom Layer And Track (10475.748mil,4190.118mil)(10487.559mil,4190.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-2(10460mil,4161.575mil) on Bottom Layer And Track (10487.559mil,4079.882mil)(10487.559mil,4190.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-1(10491.575mil,4865mil) on Top Layer And Track (10409.882mil,4837.441mil)(10520.118mil,4837.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-1(10491.575mil,4865mil) on Top Layer And Track (10409.882mil,4892.559mil)(10520.118mil,4892.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(10491.575mil,4865mil) on Top Layer And Track (10465mil,4837.441mil)(10465mil,4892.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(10491.575mil,4865mil) on Top Layer And Track (10520.118mil,4837.441mil)(10520.118mil,4849.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(10491.575mil,4865mil) on Top Layer And Track (10520.118mil,4880.748mil)(10520.118mil,4892.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(10438.425mil,4865mil) on Top Layer And Track (10409.882mil,4837.441mil)(10409.882mil,4849.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-2(10438.425mil,4865mil) on Top Layer And Track (10409.882mil,4837.441mil)(10520.118mil,4837.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(10438.425mil,4865mil) on Top Layer And Track (10409.882mil,4880.748mil)(10409.882mil,4892.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-2(10438.425mil,4865mil) on Top Layer And Track (10409.882mil,4892.559mil)(10520.118mil,4892.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-2(10438.425mil,4865mil) on Top Layer And Track (10465mil,4837.441mil)(10465mil,4892.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-1(10695mil,4165.834mil) on Top Layer And Track (10613.307mil,4138.275mil)(10723.543mil,4138.275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-1(10695mil,4165.834mil) on Top Layer And Track (10613.307mil,4193.393mil)(10723.543mil,4193.393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(10695mil,4165.834mil) on Top Layer And Track (10668.425mil,4138.275mil)(10668.425mil,4193.393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(10695mil,4165.834mil) on Top Layer And Track (10723.543mil,4138.275mil)(10723.543mil,4150.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(10695mil,4165.834mil) on Top Layer And Track (10723.543mil,4181.582mil)(10723.543mil,4193.393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(10641.85mil,4165.834mil) on Top Layer And Track (10613.307mil,4138.275mil)(10613.307mil,4150.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-2(10641.85mil,4165.834mil) on Top Layer And Track (10613.307mil,4138.275mil)(10723.543mil,4138.275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(10641.85mil,4165.834mil) on Top Layer And Track (10613.307mil,4181.582mil)(10613.307mil,4193.393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C8-2(10641.85mil,4165.834mil) on Top Layer And Track (10613.307mil,4193.393mil)(10723.543mil,4193.393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(10641.85mil,4165.834mil) on Top Layer And Track (10668.425mil,4138.275mil)(10668.425mil,4193.393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(8345.591mil,3841.181mil) on Bottom Layer And Track (8317.047mil,3813.622mil)(8317.047mil,3825.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-2(8345.591mil,3841.181mil) on Bottom Layer And Track (8317.047mil,3813.622mil)(8427.283mil,3813.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(8345.591mil,3841.181mil) on Bottom Layer And Track (8317.047mil,3856.929mil)(8317.047mil,3868.74mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C9-2(8345.591mil,3841.181mil) on Bottom Layer And Track (8317.047mil,3868.74mil)(8427.283mil,3868.74mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-2(8345.591mil,3841.181mil) on Bottom Layer And Track (8372.165mil,3813.622mil)(8372.165mil,3868.74mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.307mil < 10mil) Between Pad D1_G-2(10345mil,4150mil) on Top Layer And Text "D1_G" (10250mil,4190.052mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.307mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad FTDI_G-1(8357.165mil,4029.724mil) on Top Layer And Track (8322.165mil,3993.976mil)(8322.165mil,4155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad FTDI_G-1(8357.165mil,4029.724mil) on Top Layer And Track (8392.165mil,3993.976mil)(8392.165mil,4155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad FTDI_R-2(8112.165mil,4125.276mil) on Top Layer And Track (8077.165mil,3998.976mil)(8077.165mil,4160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad FTDI_R-2(8112.165mil,4125.276mil) on Top Layer And Track (8077.165mil,4160mil)(8147.165mil,4160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad FTDI_R-2(8112.165mil,4125.276mil) on Top Layer And Track (8147.165mil,3998.976mil)(8147.165mil,4160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad LDO-6(11475mil,6183.622mil) on Multi-Layer And Text "X1" (11635mil,5945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1_MC-1(10425mil,5004.409mil) on Bottom Layer And Track (10397.441mil,4980mil)(10397.441mil,5080mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R1_MC-1(10425mil,5004.409mil) on Bottom Layer And Track (10397.441mil,4980mil)(10405mil,4980mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1_MC-1(10425mil,5004.409mil) on Bottom Layer And Track (10397.441mil,5030mil)(10452.559mil,5030mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R1_MC-1(10425mil,5004.409mil) on Bottom Layer And Track (10445mil,4980mil)(10452.559mil,4980mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1_MC-1(10425mil,5004.409mil) on Bottom Layer And Track (10452.559mil,4980mil)(10452.559mil,5080mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1_MC-2(10425mil,5055.591mil) on Bottom Layer And Track (10397.441mil,4980mil)(10397.441mil,5080mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1_MC-2(10425mil,5055.591mil) on Bottom Layer And Track (10397.441mil,5030mil)(10452.559mil,5030mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R1_MC-2(10425mil,5055.591mil) on Bottom Layer And Track (10397.441mil,5080mil)(10405mil,5080mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R1_MC-2(10425mil,5055.591mil) on Bottom Layer And Track (10445mil,5080mil)(10452.559mil,5080mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1_MC-2(10425mil,5055.591mil) on Bottom Layer And Track (10452.559mil,4980mil)(10452.559mil,5080mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(9714.449mil,5620mil) on Top Layer And Track (9613.071mil,5584.567mil)(9746.929mil,5584.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(9714.449mil,5620mil) on Top Layer And Track (9613.071mil,5655.433mil)(9746.929mil,5655.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R10-2(9714.449mil,5620mil) on Top Layer And Track (9680mil,5584.567mil)(9680mil,5655.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R10-2(9714.449mil,5620mil) on Top Layer And Track (9746.929mil,5584.567mil)(9746.929mil,5592.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R10-2(9714.449mil,5620mil) on Top Layer And Track (9746.929mil,5647.559mil)(9746.929mil,5655.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R11-1(9460.551mil,5885mil) on Top Layer And Track (9428.071mil,5849.567mil)(9428.071mil,5857.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(9460.551mil,5885mil) on Top Layer And Track (9428.071mil,5849.567mil)(9561.929mil,5849.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R11-1(9460.551mil,5885mil) on Top Layer And Track (9428.071mil,5912.559mil)(9428.071mil,5920.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(9460.551mil,5885mil) on Top Layer And Track (9428.071mil,5920.433mil)(9561.929mil,5920.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R11-1(9460.551mil,5885mil) on Top Layer And Track (9495mil,5849.567mil)(9495mil,5920.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-2(9529.449mil,5885mil) on Top Layer And Track (9428.071mil,5849.567mil)(9561.929mil,5849.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-2(9529.449mil,5885mil) on Top Layer And Track (9428.071mil,5920.433mil)(9561.929mil,5920.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R11-2(9529.449mil,5885mil) on Top Layer And Track (9495mil,5849.567mil)(9495mil,5920.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R11-2(9529.449mil,5885mil) on Top Layer And Track (9561.929mil,5849.567mil)(9561.929mil,5857.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R11-2(9529.449mil,5885mil) on Top Layer And Track (9561.929mil,5912.559mil)(9561.929mil,5920.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(11620mil,4899.449mil) on Bottom Layer And Track (11584.567mil,4798.071mil)(11584.567mil,4931.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R12-1(11620mil,4899.449mil) on Bottom Layer And Track (11584.567mil,4865mil)(11655.433mil,4865mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R12-1(11620mil,4899.449mil) on Bottom Layer And Track (11584.567mil,4931.929mil)(11592.441mil,4931.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R12-1(11620mil,4899.449mil) on Bottom Layer And Track (11647.559mil,4931.929mil)(11655.433mil,4931.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(11620mil,4899.449mil) on Bottom Layer And Track (11655.433mil,4798.071mil)(11655.433mil,4931.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(11620mil,4830.551mil) on Bottom Layer And Track (11584.567mil,4798.071mil)(11584.567mil,4931.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R12-2(11620mil,4830.551mil) on Bottom Layer And Track (11584.567mil,4798.071mil)(11592.441mil,4798.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R12-2(11620mil,4830.551mil) on Bottom Layer And Track (11584.567mil,4865mil)(11655.433mil,4865mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R12-2(11620mil,4830.551mil) on Bottom Layer And Track (11647.559mil,4798.071mil)(11655.433mil,4798.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(11620mil,4830.551mil) on Bottom Layer And Track (11655.433mil,4798.071mil)(11655.433mil,4931.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(11034.449mil,4210mil) on Bottom Layer And Track (10933.071mil,4174.567mil)(11066.929mil,4174.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(11034.449mil,4210mil) on Bottom Layer And Track (10933.071mil,4245.433mil)(11066.929mil,4245.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R13-1(11034.449mil,4210mil) on Bottom Layer And Track (11000mil,4174.567mil)(11000mil,4245.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R13-1(11034.449mil,4210mil) on Bottom Layer And Track (11066.929mil,4174.567mil)(11066.929mil,4182.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R13-1(11034.449mil,4210mil) on Bottom Layer And Track (11066.929mil,4237.559mil)(11066.929mil,4245.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R13-2(10965.551mil,4210mil) on Bottom Layer And Track (10933.071mil,4174.567mil)(10933.071mil,4182.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(10965.551mil,4210mil) on Bottom Layer And Track (10933.071mil,4174.567mil)(11066.929mil,4174.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R13-2(10965.551mil,4210mil) on Bottom Layer And Track (10933.071mil,4237.559mil)(10933.071mil,4245.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(10965.551mil,4210mil) on Bottom Layer And Track (10933.071mil,4245.433mil)(11066.929mil,4245.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R13-2(10965.551mil,4210mil) on Bottom Layer And Track (11000mil,4174.567mil)(11000mil,4245.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(11030mil,4849.449mil) on Bottom Layer And Track (10994.567mil,4748.071mil)(10994.567mil,4881.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R14-1(11030mil,4849.449mil) on Bottom Layer And Track (10994.567mil,4815mil)(11065.433mil,4815mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R14-1(11030mil,4849.449mil) on Bottom Layer And Track (10994.567mil,4881.929mil)(11002.441mil,4881.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R14-1(11030mil,4849.449mil) on Bottom Layer And Track (11057.559mil,4881.929mil)(11065.433mil,4881.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(11030mil,4849.449mil) on Bottom Layer And Track (11065.433mil,4748.071mil)(11065.433mil,4881.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(11030mil,4780.551mil) on Bottom Layer And Track (10994.567mil,4748.071mil)(10994.567mil,4881.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R14-2(11030mil,4780.551mil) on Bottom Layer And Track (10994.567mil,4748.071mil)(11002.441mil,4748.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R14-2(11030mil,4780.551mil) on Bottom Layer And Track (10994.567mil,4815mil)(11065.433mil,4815mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R14-2(11030mil,4780.551mil) on Bottom Layer And Track (11057.559mil,4748.071mil)(11065.433mil,4748.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(11030mil,4780.551mil) on Bottom Layer And Track (11065.433mil,4748.071mil)(11065.433mil,4881.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R15-1(11610.551mil,4735mil) on Bottom Layer And Track (11578.071mil,4699.567mil)(11578.071mil,4707.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(11610.551mil,4735mil) on Bottom Layer And Track (11578.071mil,4699.567mil)(11711.929mil,4699.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R15-1(11610.551mil,4735mil) on Bottom Layer And Track (11578.071mil,4762.559mil)(11578.071mil,4770.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(11610.551mil,4735mil) on Bottom Layer And Track (11578.071mil,4770.433mil)(11711.929mil,4770.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R15-1(11610.551mil,4735mil) on Bottom Layer And Track (11645mil,4699.567mil)(11645mil,4770.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(11679.449mil,4735mil) on Bottom Layer And Track (11578.071mil,4699.567mil)(11711.929mil,4699.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(11679.449mil,4735mil) on Bottom Layer And Track (11578.071mil,4770.433mil)(11711.929mil,4770.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R15-2(11679.449mil,4735mil) on Bottom Layer And Track (11645mil,4699.567mil)(11645mil,4770.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R15-2(11679.449mil,4735mil) on Bottom Layer And Track (11711.929mil,4699.567mil)(11711.929mil,4707.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R15-2(11679.449mil,4735mil) on Bottom Layer And Track (11711.929mil,4762.559mil)(11711.929mil,4770.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(11285mil,4608.504mil) on Bottom Layer And Track (11249.567mil,4576.024mil)(11249.567mil,4709.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R17-1(11285mil,4608.504mil) on Bottom Layer And Track (11249.567mil,4576.024mil)(11257.441mil,4576.024mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R17-1(11285mil,4608.504mil) on Bottom Layer And Track (11249.567mil,4642.953mil)(11320.433mil,4642.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R17-1(11285mil,4608.504mil) on Bottom Layer And Track (11312.559mil,4576.024mil)(11320.433mil,4576.024mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(11285mil,4608.504mil) on Bottom Layer And Track (11320.433mil,4576.024mil)(11320.433mil,4709.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-2(11285mil,4677.402mil) on Bottom Layer And Track (11249.567mil,4576.024mil)(11249.567mil,4709.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R17-2(11285mil,4677.402mil) on Bottom Layer And Track (11249.567mil,4642.953mil)(11320.433mil,4642.953mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R17-2(11285mil,4677.402mil) on Bottom Layer And Track (11249.567mil,4709.882mil)(11257.441mil,4709.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R17-2(11285mil,4677.402mil) on Bottom Layer And Track (11312.559mil,4709.882mil)(11320.433mil,4709.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-2(11285mil,4677.402mil) on Bottom Layer And Track (11320.433mil,4576.024mil)(11320.433mil,4709.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-1(11029.449mil,3500.394mil) on Bottom Layer And Track (10928.071mil,3464.961mil)(11061.929mil,3464.961mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-1(11029.449mil,3500.394mil) on Bottom Layer And Track (10928.071mil,3535.827mil)(11061.929mil,3535.827mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R18-1(11029.449mil,3500.394mil) on Bottom Layer And Track (10995mil,3464.961mil)(10995mil,3535.827mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R18-1(11029.449mil,3500.394mil) on Bottom Layer And Track (11061.929mil,3464.961mil)(11061.929mil,3472.835mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R18-1(11029.449mil,3500.394mil) on Bottom Layer And Track (11061.929mil,3527.953mil)(11061.929mil,3535.827mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R18-2(10960.551mil,3500.394mil) on Bottom Layer And Track (10928.071mil,3464.961mil)(10928.071mil,3472.835mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-2(10960.551mil,3500.394mil) on Bottom Layer And Track (10928.071mil,3464.961mil)(11061.929mil,3464.961mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R18-2(10960.551mil,3500.394mil) on Bottom Layer And Track (10928.071mil,3527.953mil)(10928.071mil,3535.827mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-2(10960.551mil,3500.394mil) on Bottom Layer And Track (10928.071mil,3535.827mil)(11061.929mil,3535.827mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R18-2(10960.551mil,3500.394mil) on Bottom Layer And Track (10995mil,3464.961mil)(10995mil,3535.827mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(10845mil,4065mil) on Bottom Layer And Track (10809.567mil,3963.622mil)(10809.567mil,4097.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R19-1(10845mil,4065mil) on Bottom Layer And Track (10809.567mil,4030.551mil)(10880.433mil,4030.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R19-1(10845mil,4065mil) on Bottom Layer And Track (10809.567mil,4097.48mil)(10817.441mil,4097.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R19-1(10845mil,4065mil) on Bottom Layer And Track (10872.559mil,4097.48mil)(10880.433mil,4097.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(10845mil,4065mil) on Bottom Layer And Track (10880.433mil,3963.622mil)(10880.433mil,4097.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(10845mil,3996.102mil) on Bottom Layer And Track (10809.567mil,3963.622mil)(10809.567mil,4097.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R19-2(10845mil,3996.102mil) on Bottom Layer And Track (10809.567mil,3963.622mil)(10817.441mil,3963.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R19-2(10845mil,3996.102mil) on Bottom Layer And Track (10809.567mil,4030.551mil)(10880.433mil,4030.551mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R19-2(10845mil,3996.102mil) on Bottom Layer And Track (10872.559mil,3963.622mil)(10880.433mil,3963.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(10845mil,3996.102mil) on Bottom Layer And Track (10880.433mil,3963.622mil)(10880.433mil,4097.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2_G-1(9975mil,3895.591mil) on Top Layer And Track (10002.559mil,3820mil)(10002.559mil,3920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2_G-1(9975mil,3895.591mil) on Top Layer And Track (9947.441mil,3820mil)(9947.441mil,3920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2_G-1(9975mil,3895.591mil) on Top Layer And Track (9947.441mil,3870mil)(10002.559mil,3870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R2_G-1(9975mil,3895.591mil) on Top Layer And Track (9947.441mil,3920mil)(9955mil,3920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R2_G-1(9975mil,3895.591mil) on Top Layer And Track (9995mil,3920mil)(10002.559mil,3920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2_G-2(9975mil,3844.41mil) on Top Layer And Track (10002.559mil,3820mil)(10002.559mil,3920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2_G-2(9975mil,3844.41mil) on Top Layer And Track (9947.441mil,3820mil)(9947.441mil,3920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R2_G-2(9975mil,3844.41mil) on Top Layer And Track (9947.441mil,3820mil)(9955mil,3820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2_G-2(9975mil,3844.41mil) on Top Layer And Track (9947.441mil,3870mil)(10002.559mil,3870mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R2_G-2(9975mil,3844.41mil) on Top Layer And Track (9995mil,3820mil)(10002.559mil,3820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2_MC-1(10565mil,5464.409mil) on Bottom Layer And Track (10537.441mil,5440mil)(10537.441mil,5540mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R2_MC-1(10565mil,5464.409mil) on Bottom Layer And Track (10537.441mil,5440mil)(10545mil,5440mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2_MC-1(10565mil,5464.409mil) on Bottom Layer And Track (10537.441mil,5490mil)(10592.559mil,5490mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R2_MC-1(10565mil,5464.409mil) on Bottom Layer And Track (10585mil,5440mil)(10592.559mil,5440mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2_MC-1(10565mil,5464.409mil) on Bottom Layer And Track (10592.559mil,5440mil)(10592.559mil,5540mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2_MC-2(10565mil,5515.591mil) on Bottom Layer And Track (10537.441mil,5440mil)(10537.441mil,5540mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2_MC-2(10565mil,5515.591mil) on Bottom Layer And Track (10537.441mil,5490mil)(10592.559mil,5490mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R2_MC-2(10565mil,5515.591mil) on Bottom Layer And Track (10537.441mil,5540mil)(10545mil,5540mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R2_MC-2(10565mil,5515.591mil) on Bottom Layer And Track (10585mil,5540mil)(10592.559mil,5540mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2_MC-2(10565mil,5515.591mil) on Bottom Layer And Track (10592.559mil,5440mil)(10592.559mil,5540mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(11395mil,4394.449mil) on Bottom Layer And Track (11359.567mil,4293.071mil)(11359.567mil,4426.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R22-1(11395mil,4394.449mil) on Bottom Layer And Track (11359.567mil,4360mil)(11430.433mil,4360mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R22-1(11395mil,4394.449mil) on Bottom Layer And Track (11359.567mil,4426.929mil)(11367.441mil,4426.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R22-1(11395mil,4394.449mil) on Bottom Layer And Track (11422.559mil,4426.929mil)(11430.433mil,4426.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(11395mil,4394.449mil) on Bottom Layer And Track (11430.433mil,4293.071mil)(11430.433mil,4426.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(11395mil,4325.551mil) on Bottom Layer And Track (11359.567mil,4293.071mil)(11359.567mil,4426.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R22-2(11395mil,4325.551mil) on Bottom Layer And Track (11359.567mil,4293.071mil)(11367.441mil,4293.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R22-2(11395mil,4325.551mil) on Bottom Layer And Track (11359.567mil,4360mil)(11430.433mil,4360mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R22-2(11395mil,4325.551mil) on Bottom Layer And Track (11422.559mil,4293.071mil)(11430.433mil,4293.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(11395mil,4325.551mil) on Bottom Layer And Track (11430.433mil,4293.071mil)(11430.433mil,4426.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(11015.551mil,4030.551mil) on Bottom Layer And Track (10980.118mil,3998.071mil)(10980.118mil,4131.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R23-1(11015.551mil,4030.551mil) on Bottom Layer And Track (10980.118mil,3998.071mil)(10987.992mil,3998.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R23-1(11015.551mil,4030.551mil) on Bottom Layer And Track (10980.118mil,4065mil)(11050.984mil,4065mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R23-1(11015.551mil,4030.551mil) on Bottom Layer And Track (11043.11mil,3998.071mil)(11050.984mil,3998.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(11015.551mil,4030.551mil) on Bottom Layer And Track (11050.984mil,3998.071mil)(11050.984mil,4131.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(11015.551mil,4099.449mil) on Bottom Layer And Track (10980.118mil,3998.071mil)(10980.118mil,4131.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R23-2(11015.551mil,4099.449mil) on Bottom Layer And Track (10980.118mil,4065mil)(11050.984mil,4065mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R23-2(11015.551mil,4099.449mil) on Bottom Layer And Track (10980.118mil,4131.929mil)(10987.992mil,4131.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R23-2(11015.551mil,4099.449mil) on Bottom Layer And Track (11043.11mil,4131.929mil)(11050.984mil,4131.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(11015.551mil,4099.449mil) on Bottom Layer And Track (11050.984mil,3998.071mil)(11050.984mil,4131.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(9604.449mil,3605mil) on Top Layer And Track (9503.071mil,3569.567mil)(9636.929mil,3569.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(9604.449mil,3605mil) on Top Layer And Track (9503.071mil,3640.433mil)(9636.929mil,3640.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R25-1(9604.449mil,3605mil) on Top Layer And Track (9570mil,3569.567mil)(9570mil,3640.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R25-1(9604.449mil,3605mil) on Top Layer And Track (9636.929mil,3569.567mil)(9636.929mil,3577.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R25-1(9604.449mil,3605mil) on Top Layer And Track (9636.929mil,3632.559mil)(9636.929mil,3640.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R25-2(9535.551mil,3605mil) on Top Layer And Track (9503.071mil,3569.567mil)(9503.071mil,3577.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(9535.551mil,3605mil) on Top Layer And Track (9503.071mil,3569.567mil)(9636.929mil,3569.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R25-2(9535.551mil,3605mil) on Top Layer And Track (9503.071mil,3632.559mil)(9503.071mil,3640.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(9535.551mil,3605mil) on Top Layer And Track (9503.071mil,3640.433mil)(9636.929mil,3640.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R25-2(9535.551mil,3605mil) on Top Layer And Track (9570mil,3569.567mil)(9570mil,3640.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(9285mil,3815.551mil) on Top Layer And Track (9249.567mil,3783.071mil)(9249.567mil,3916.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R28-1(9285mil,3815.551mil) on Top Layer And Track (9249.567mil,3783.071mil)(9257.441mil,3783.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R28-1(9285mil,3815.551mil) on Top Layer And Track (9249.567mil,3850mil)(9320.433mil,3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R28-1(9285mil,3815.551mil) on Top Layer And Track (9312.559mil,3783.071mil)(9320.433mil,3783.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(9285mil,3815.551mil) on Top Layer And Track (9320.433mil,3783.071mil)(9320.433mil,3916.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-2(9285mil,3884.449mil) on Top Layer And Track (9249.567mil,3783.071mil)(9249.567mil,3916.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R28-2(9285mil,3884.449mil) on Top Layer And Track (9249.567mil,3850mil)(9320.433mil,3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R28-2(9285mil,3884.449mil) on Top Layer And Track (9249.567mil,3916.929mil)(9257.441mil,3916.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R28-2(9285mil,3884.449mil) on Top Layer And Track (9312.559mil,3916.929mil)(9320.433mil,3916.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-2(9285mil,3884.449mil) on Top Layer And Track (9320.433mil,3783.071mil)(9320.433mil,3916.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-1(8589.449mil,3325mil) on Top Layer And Track (8488.071mil,3289.567mil)(8621.929mil,3289.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-1(8589.449mil,3325mil) on Top Layer And Track (8488.071mil,3360.433mil)(8621.929mil,3360.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R29-1(8589.449mil,3325mil) on Top Layer And Track (8555mil,3289.567mil)(8555mil,3360.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R29-1(8589.449mil,3325mil) on Top Layer And Track (8621.929mil,3289.567mil)(8621.929mil,3297.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R29-1(8589.449mil,3325mil) on Top Layer And Track (8621.929mil,3352.559mil)(8621.929mil,3360.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3_G-1(10055mil,3845mil) on Top Layer And Track (10027.441mil,3820.59mil)(10027.441mil,3920.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R3_G-1(10055mil,3845mil) on Top Layer And Track (10027.441mil,3820.59mil)(10035mil,3820.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3_G-1(10055mil,3845mil) on Top Layer And Track (10027.441mil,3870.59mil)(10082.559mil,3870.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R3_G-1(10055mil,3845mil) on Top Layer And Track (10075mil,3820.59mil)(10082.559mil,3820.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3_G-1(10055mil,3845mil) on Top Layer And Track (10082.559mil,3820.59mil)(10082.559mil,3920.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3_G-2(10055mil,3896.181mil) on Top Layer And Track (10027.441mil,3820.59mil)(10027.441mil,3920.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3_G-2(10055mil,3896.181mil) on Top Layer And Track (10027.441mil,3870.59mil)(10082.559mil,3870.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R3_G-2(10055mil,3896.181mil) on Top Layer And Track (10027.441mil,3920.59mil)(10035mil,3920.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R3_G-2(10055mil,3896.181mil) on Top Layer And Track (10075mil,3920.59mil)(10082.559mil,3920.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3_G-2(10055mil,3896.181mil) on Top Layer And Track (10082.559mil,3820.59mil)(10082.559mil,3920.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3_MC-1(10660mil,5515.591mil) on Bottom Layer And Track (10632.441mil,5440mil)(10632.441mil,5540mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3_MC-1(10660mil,5515.591mil) on Bottom Layer And Track (10632.441mil,5490mil)(10687.559mil,5490mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R3_MC-1(10660mil,5515.591mil) on Bottom Layer And Track (10632.441mil,5540mil)(10640mil,5540mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R3_MC-1(10660mil,5515.591mil) on Bottom Layer And Track (10680mil,5540mil)(10687.559mil,5540mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3_MC-1(10660mil,5515.591mil) on Bottom Layer And Track (10687.559mil,5440mil)(10687.559mil,5540mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3_MC-2(10660mil,5464.409mil) on Bottom Layer And Track (10632.441mil,5440mil)(10632.441mil,5540mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R3_MC-2(10660mil,5464.409mil) on Bottom Layer And Track (10632.441mil,5440mil)(10640mil,5440mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3_MC-2(10660mil,5464.409mil) on Bottom Layer And Track (10632.441mil,5490mil)(10687.559mil,5490mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R3_MC-2(10660mil,5464.409mil) on Bottom Layer And Track (10680mil,5440mil)(10687.559mil,5440mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3_MC-2(10660mil,5464.409mil) on Bottom Layer And Track (10687.559mil,5440mil)(10687.559mil,5540mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-1(9945.591mil,4920mil) on Top Layer And Track (9870mil,4892.441mil)(9970mil,4892.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-1(9945.591mil,4920mil) on Top Layer And Track (9870mil,4947.559mil)(9970mil,4947.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-1(9945.591mil,4920mil) on Top Layer And Track (9920mil,4892.441mil)(9920mil,4947.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R30-1(9945.591mil,4920mil) on Top Layer And Track (9970mil,4892.441mil)(9970mil,4900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R30-1(9945.591mil,4920mil) on Top Layer And Track (9970mil,4940mil)(9970mil,4947.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R30-2(9894.409mil,4920mil) on Top Layer And Track (9870mil,4892.441mil)(9870mil,4900mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-2(9894.409mil,4920mil) on Top Layer And Track (9870mil,4892.441mil)(9970mil,4892.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R30-2(9894.409mil,4920mil) on Top Layer And Track (9870mil,4940mil)(9870mil,4947.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-2(9894.409mil,4920mil) on Top Layer And Track (9870mil,4947.559mil)(9970mil,4947.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-2(9894.409mil,4920mil) on Top Layer And Track (9920mil,4892.441mil)(9920mil,4947.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R32-1(11815.551mil,2185mil) on Top Layer And Track (11783.071mil,2149.567mil)(11783.071mil,2157.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-1(11815.551mil,2185mil) on Top Layer And Track (11783.071mil,2149.567mil)(11916.929mil,2149.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R32-1(11815.551mil,2185mil) on Top Layer And Track (11783.071mil,2212.559mil)(11783.071mil,2220.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-1(11815.551mil,2185mil) on Top Layer And Track (11783.071mil,2220.433mil)(11916.929mil,2220.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R32-1(11815.551mil,2185mil) on Top Layer And Track (11850mil,2149.567mil)(11850mil,2220.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-2(11884.449mil,2185mil) on Top Layer And Track (11783.071mil,2149.567mil)(11916.929mil,2149.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-2(11884.449mil,2185mil) on Top Layer And Track (11783.071mil,2220.433mil)(11916.929mil,2220.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R32-2(11884.449mil,2185mil) on Top Layer And Track (11850mil,2149.567mil)(11850mil,2220.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R32-2(11884.449mil,2185mil) on Top Layer And Track (11916.929mil,2149.567mil)(11916.929mil,2157.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R32-2(11884.449mil,2185mil) on Top Layer And Track (11916.929mil,2212.559mil)(11916.929mil,2220.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R33-1(8105.551mil,3620mil) on Top Layer And Track (8073.071mil,3584.567mil)(8073.071mil,3592.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-1(8105.551mil,3620mil) on Top Layer And Track (8073.071mil,3584.567mil)(8206.929mil,3584.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R33-1(8105.551mil,3620mil) on Top Layer And Track (8073.071mil,3647.559mil)(8073.071mil,3655.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-1(8105.551mil,3620mil) on Top Layer And Track (8073.071mil,3655.433mil)(8206.929mil,3655.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R33-1(8105.551mil,3620mil) on Top Layer And Track (8140mil,3584.567mil)(8140mil,3655.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-2(8174.449mil,3620mil) on Top Layer And Track (8073.071mil,3584.567mil)(8206.929mil,3584.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-2(8174.449mil,3620mil) on Top Layer And Track (8073.071mil,3655.433mil)(8206.929mil,3655.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R33-2(8174.449mil,3620mil) on Top Layer And Track (8140mil,3584.567mil)(8140mil,3655.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R33-2(8174.449mil,3620mil) on Top Layer And Track (8206.929mil,3584.567mil)(8206.929mil,3592.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R33-2(8174.449mil,3620mil) on Top Layer And Track (8206.929mil,3647.559mil)(8206.929mil,3655.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R34-1(8105.551mil,3710mil) on Top Layer And Track (8073.071mil,3674.567mil)(8073.071mil,3682.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-1(8105.551mil,3710mil) on Top Layer And Track (8073.071mil,3674.567mil)(8206.929mil,3674.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R34-1(8105.551mil,3710mil) on Top Layer And Track (8073.071mil,3737.559mil)(8073.071mil,3745.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-1(8105.551mil,3710mil) on Top Layer And Track (8073.071mil,3745.433mil)(8206.929mil,3745.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R34-1(8105.551mil,3710mil) on Top Layer And Track (8140mil,3674.567mil)(8140mil,3745.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-2(8174.449mil,3710mil) on Top Layer And Track (8073.071mil,3674.567mil)(8206.929mil,3674.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R34-2(8174.449mil,3710mil) on Top Layer And Track (8073.071mil,3745.433mil)(8206.929mil,3745.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R34-2(8174.449mil,3710mil) on Top Layer And Track (8140mil,3674.567mil)(8140mil,3745.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R34-2(8174.449mil,3710mil) on Top Layer And Track (8206.929mil,3674.567mil)(8206.929mil,3682.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R34-2(8174.449mil,3710mil) on Top Layer And Track (8206.929mil,3737.559mil)(8206.929mil,3745.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R35-1(8357.717mil,3765mil) on Top Layer And Track (8325.236mil,3729.567mil)(8325.236mil,3737.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R35-1(8357.717mil,3765mil) on Top Layer And Track (8325.236mil,3729.567mil)(8459.094mil,3729.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R35-1(8357.717mil,3765mil) on Top Layer And Track (8325.236mil,3792.559mil)(8325.236mil,3800.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R35-1(8357.717mil,3765mil) on Top Layer And Track (8325.236mil,3800.433mil)(8459.094mil,3800.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R35-1(8357.717mil,3765mil) on Top Layer And Track (8392.165mil,3729.567mil)(8392.165mil,3800.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R35-2(8426.614mil,3765mil) on Top Layer And Track (8325.236mil,3729.567mil)(8459.094mil,3729.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R35-2(8426.614mil,3765mil) on Top Layer And Track (8325.236mil,3800.433mil)(8459.094mil,3800.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R35-2(8426.614mil,3765mil) on Top Layer And Track (8392.165mil,3729.567mil)(8392.165mil,3800.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R35-2(8426.614mil,3765mil) on Top Layer And Track (8459.094mil,3729.567mil)(8459.094mil,3737.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R35-2(8426.614mil,3765mil) on Top Layer And Track (8459.094mil,3792.559mil)(8459.094mil,3800.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R36-1(7977.165mil,4034.449mil) on Top Layer And Track (7941.732mil,3933.071mil)(7941.732mil,4066.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R36-1(7977.165mil,4034.449mil) on Top Layer And Track (7941.732mil,4000mil)(8012.598mil,4000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R36-1(7977.165mil,4034.449mil) on Top Layer And Track (7941.732mil,4066.929mil)(7949.606mil,4066.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R36-1(7977.165mil,4034.449mil) on Top Layer And Track (8004.724mil,4066.929mil)(8012.598mil,4066.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R36-1(7977.165mil,4034.449mil) on Top Layer And Track (8012.598mil,3933.071mil)(8012.598mil,4066.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R36-2(7977.165mil,3965.551mil) on Top Layer And Track (7941.732mil,3933.071mil)(7941.732mil,4066.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R36-2(7977.165mil,3965.551mil) on Top Layer And Track (7941.732mil,3933.071mil)(7949.606mil,3933.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R36-2(7977.165mil,3965.551mil) on Top Layer And Track (7941.732mil,4000mil)(8012.598mil,4000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R36-2(7977.165mil,3965.551mil) on Top Layer And Track (8004.724mil,3933.071mil)(8012.598mil,3933.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R36-2(7977.165mil,3965.551mil) on Top Layer And Track (8012.598mil,3933.071mil)(8012.598mil,4066.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(8094mil,5600.551mil) on Top Layer And Track (8058.567mil,5568.071mil)(8058.567mil,5701.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R4-1(8094mil,5600.551mil) on Top Layer And Track (8058.567mil,5568.071mil)(8066.441mil,5568.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R4-1(8094mil,5600.551mil) on Top Layer And Track (8058.567mil,5635mil)(8129.433mil,5635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R4-1(8094mil,5600.551mil) on Top Layer And Track (8121.559mil,5568.071mil)(8129.433mil,5568.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(8094mil,5600.551mil) on Top Layer And Track (8129.433mil,5568.071mil)(8129.433mil,5701.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(8094mil,5669.449mil) on Top Layer And Track (8058.567mil,5568.071mil)(8058.567mil,5701.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R4-2(8094mil,5669.449mil) on Top Layer And Track (8058.567mil,5635mil)(8129.433mil,5635mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R4-2(8094mil,5669.449mil) on Top Layer And Track (8058.567mil,5701.929mil)(8066.441mil,5701.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R4-2(8094mil,5669.449mil) on Top Layer And Track (8121.559mil,5701.929mil)(8129.433mil,5701.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(8094mil,5669.449mil) on Top Layer And Track (8129.433mil,5568.071mil)(8129.433mil,5701.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(8092mil,5002.439mil) on Top Layer And Track (8056.567mil,4969.959mil)(8056.567mil,5103.817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R6-1(8092mil,5002.439mil) on Top Layer And Track (8056.567mil,4969.959mil)(8064.441mil,4969.959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R6-1(8092mil,5002.439mil) on Top Layer And Track (8056.567mil,5036.888mil)(8127.433mil,5036.888mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R6-1(8092mil,5002.439mil) on Top Layer And Track (8119.559mil,4969.959mil)(8127.433mil,4969.959mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(8092mil,5002.439mil) on Top Layer And Track (8127.433mil,4969.959mil)(8127.433mil,5103.817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(8092mil,5071.337mil) on Top Layer And Track (8056.567mil,4969.959mil)(8056.567mil,5103.817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R6-2(8092mil,5071.337mil) on Top Layer And Track (8056.567mil,5036.888mil)(8127.433mil,5036.888mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R6-2(8092mil,5071.337mil) on Top Layer And Track (8056.567mil,5103.817mil)(8064.441mil,5103.817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R6-2(8092mil,5071.337mil) on Top Layer And Track (8119.559mil,5103.817mil)(8127.433mil,5103.817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(8092mil,5071.337mil) on Top Layer And Track (8127.433mil,4969.959mil)(8127.433mil,5103.817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(8093mil,6055.551mil) on Top Layer And Track (8057.567mil,6023.071mil)(8057.567mil,6156.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R7-1(8093mil,6055.551mil) on Top Layer And Track (8057.567mil,6023.071mil)(8065.441mil,6023.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R7-1(8093mil,6055.551mil) on Top Layer And Track (8057.567mil,6090mil)(8128.433mil,6090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R7-1(8093mil,6055.551mil) on Top Layer And Track (8120.559mil,6023.071mil)(8128.433mil,6023.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(8093mil,6055.551mil) on Top Layer And Track (8128.433mil,6023.071mil)(8128.433mil,6156.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(8093mil,6124.449mil) on Top Layer And Track (8057.567mil,6023.071mil)(8057.567mil,6156.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R7-2(8093mil,6124.449mil) on Top Layer And Track (8057.567mil,6090mil)(8128.433mil,6090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R7-2(8093mil,6124.449mil) on Top Layer And Track (8057.567mil,6156.929mil)(8065.441mil,6156.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R7-2(8093mil,6124.449mil) on Top Layer And Track (8120.559mil,6156.929mil)(8128.433mil,6156.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(8093mil,6124.449mil) on Top Layer And Track (8128.433mil,6023.071mil)(8128.433mil,6156.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(8093mil,5800.551mil) on Top Layer And Track (8057.567mil,5768.071mil)(8057.567mil,5901.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R8-1(8093mil,5800.551mil) on Top Layer And Track (8057.567mil,5768.071mil)(8065.441mil,5768.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R8-1(8093mil,5800.551mil) on Top Layer And Track (8057.567mil,5835mil)(8128.433mil,5835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R8-1(8093mil,5800.551mil) on Top Layer And Track (8120.559mil,5768.071mil)(8128.433mil,5768.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(8093mil,5800.551mil) on Top Layer And Track (8128.433mil,5768.071mil)(8128.433mil,5901.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-2(8093mil,5869.449mil) on Top Layer And Track (8057.567mil,5768.071mil)(8057.567mil,5901.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad R8-2(8093mil,5869.449mil) on Top Layer And Track (8057.567mil,5835mil)(8128.433mil,5835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R8-2(8093mil,5869.449mil) on Top Layer And Track (8057.567mil,5901.929mil)(8065.441mil,5901.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.939mil < 10mil) Between Pad R8-2(8093mil,5869.449mil) on Top Layer And Track (8120.559mil,5901.929mil)(8128.433mil,5901.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-2(8093mil,5869.449mil) on Top Layer And Track (8128.433mil,5768.071mil)(8128.433mil,5901.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad RVP_LED-1(11504.449mil,2095mil) on Top Layer And Track (11468.701mil,2060mil)(11629.724mil,2060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad RVP_LED-1(11504.449mil,2095mil) on Top Layer And Track (11468.701mil,2130mil)(11629.724mil,2130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad RVP_LED-2(11595mil,2095mil) on Top Layer And Track (11468.701mil,2060mil)(11629.724mil,2060mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad RVP_LED-2(11595mil,2095mil) on Top Layer And Track (11468.701mil,2130mil)(11629.724mil,2130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad RVP_LED-2(11595mil,2095mil) on Top Layer And Track (11629.724mil,2060mil)(11629.724mil,2130mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T2-1(9386.969mil,3886.22mil) on Top Layer And Track (9414.528mil,3663.78mil)(9414.528mil,3927.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad T2-1(9386.969mil,3886.22mil) on Top Layer And Track (9414.528mil,3927.559mil)(9607.441mil,3927.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T2-2(9386.969mil,3795.669mil) on Top Layer And Track (9414.528mil,3663.78mil)(9414.528mil,3927.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T2-3(9386.969mil,3705.118mil) on Top Layer And Track (9414.528mil,3663.78mil)(9414.528mil,3927.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad T2-3(9386.969mil,3705.118mil) on Top Layer And Track (9414.528mil,3663.78mil)(9607.441mil,3663.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T2-THM(9635mil,3795.669mil) on Top Layer And Track (9607.441mil,3663.78mil)(9607.441mil,3927.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mil < 10mil) Between Pad tx_g-1(10110mil,4295mil) on Top Layer And Track (10085.118mil,4337.441mil)(10085.118mil,4349.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.112mil < 10mil) Between Pad tx_g-1(10110mil,4295mil) on Top Layer And Track (9974.882mil,4337.441mil)(10085.118mil,4337.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U12-4(9360mil,4045.945mil) on Top Layer And Text "T2" (9352.484mil,3977.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U12-5(9410mil,4045.945mil) on Top Layer And Text "T2" (9352.484mil,3977.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U12-6(9460mil,4045.945mil) on Top Layer And Text "T2" (9352.484mil,3977.169mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.345mil < 10mil) Between Pad U3-1(9035mil,5352.106mil) on Top Layer And Track (9015.709mil,5372.008mil)(9015.709mil,5497.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.345mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-1(9035mil,5352.106mil) on Top Layer And Track (9015.709mil,5372.008mil)(9354.291mil,5372.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-10(9235mil,5517.894mil) on Top Layer And Track (9015.709mil,5497.992mil)(9354.291mil,5497.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-13(9085mil,5517.894mil) on Top Layer And Track (9015.709mil,5497.992mil)(9354.291mil,5497.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.345mil < 10mil) Between Pad U3-14(9035mil,5517.894mil) on Top Layer And Track (9015.709mil,5372.008mil)(9015.709mil,5497.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.345mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-14(9035mil,5517.894mil) on Top Layer And Track (9015.709mil,5497.992mil)(9354.291mil,5497.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-4(9185mil,5352.106mil) on Top Layer And Track (9015.709mil,5372.008mil)(9354.291mil,5372.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-5(9235mil,5352.106mil) on Top Layer And Track (9015.709mil,5372.008mil)(9354.291mil,5372.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-6(9285mil,5352.106mil) on Top Layer And Track (9015.709mil,5372.008mil)(9354.291mil,5372.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-7(9335mil,5352.106mil) on Top Layer And Track (9015.709mil,5372.008mil)(9354.291mil,5372.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.345mil < 10mil) Between Pad U3-7(9335mil,5352.106mil) on Top Layer And Track (9354.291mil,5372.008mil)(9354.291mil,5497.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.345mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-8(9335mil,5517.894mil) on Top Layer And Track (9015.709mil,5497.992mil)(9354.291mil,5497.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.345mil < 10mil) Between Pad U3-8(9335mil,5517.894mil) on Top Layer And Track (9354.291mil,5372.008mil)(9354.291mil,5497.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.345mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-9(9285mil,5517.894mil) on Top Layer And Track (9015.709mil,5497.992mil)(9354.291mil,5497.992mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad X1-A8(11186.575mil,4090.945mil) on Multi-Layer And Text "R23" (11070.551mil,4000mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.773mil < 10mil) Between Pad Y1-COIL1(10789.449mil,3275.551mil) on Multi-Layer And Track (10564.449mil,3320mil)(10847.913mil,3320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.773mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.773mil < 10mil) Between Pad Y1-COIL2(10620.157mil,3275.551mil) on Multi-Layer And Track (10564.449mil,3320mil)(10847.913mil,3320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.773mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.025mil < 10mil) Between Pad Y1-NC(10815.039mil,3059.016mil) on Multi-Layer And Track (10847.913mil,2634.961mil)(10847.913mil,3320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.773mil < 10mil) Between Pad Y2-COIL1(10379.016mil,3279.331mil) on Multi-Layer And Track (10154.016mil,3323.78mil)(10437.48mil,3323.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.773mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.773mil < 10mil) Between Pad Y2-COIL2(10209.724mil,3279.331mil) on Multi-Layer And Track (10154.016mil,3323.78mil)(10437.48mil,3323.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.773mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.936mil < 10mil) Between Pad Y2-COM(10379.016mil,2688.78mil) on Multi-Layer And Track (10154.016mil,2638.74mil)(10437.48mil,2638.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad Y2-COM(10379.016mil,2688.78mil) on Multi-Layer And Track (10437.48mil,2638.74mil)(10437.48mil,3323.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.025mil < 10mil) Between Pad Y2-NC(10404.606mil,3062.795mil) on Multi-Layer And Track (10437.48mil,2638.74mil)(10437.48mil,3323.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.773mil < 10mil) Between Pad Y3-COIL1(9959.016mil,3279.331mil) on Multi-Layer And Track (9734.016mil,3323.78mil)(10017.48mil,3323.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.773mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.773mil < 10mil) Between Pad Y3-COIL2(9789.724mil,3279.331mil) on Multi-Layer And Track (9734.016mil,3323.78mil)(10017.48mil,3323.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.773mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad Y3-COM(9959.016mil,2688.78mil) on Multi-Layer And Track (10017.48mil,2638.74mil)(10017.48mil,3323.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.936mil < 10mil) Between Pad Y3-COM(9959.016mil,2688.78mil) on Multi-Layer And Track (9734.016mil,2638.74mil)(10017.48mil,2638.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.025mil < 10mil) Between Pad Y3-NC(9984.606mil,3062.795mil) on Multi-Layer And Track (10017.48mil,2638.74mil)(10017.48mil,3323.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.773mil < 10mil) Between Pad Y4-COIL1(9519.016mil,3285.63mil) on Multi-Layer And Track (9294.016mil,3330.079mil)(9577.48mil,3330.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.773mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.773mil < 10mil) Between Pad Y4-COIL2(9349.724mil,3285.63mil) on Multi-Layer And Track (9294.016mil,3330.079mil)(9577.48mil,3330.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.773mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.936mil < 10mil) Between Pad Y4-COM(9519.016mil,2695.079mil) on Multi-Layer And Track (9294.016mil,2645.039mil)(9577.48mil,2645.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad Y4-COM(9519.016mil,2695.079mil) on Multi-Layer And Track (9577.48mil,2645.039mil)(9577.48mil,3330.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.025mil < 10mil) Between Pad Y4-NC(9544.606mil,3069.094mil) on Multi-Layer And Track (9577.48mil,2645.039mil)(9577.48mil,3330.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.025mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.773mil < 10mil) Between Pad Y5-COIL1(9084.016mil,3285.63mil) on Multi-Layer And Track (8859.016mil,3330.079mil)(9142.48mil,3330.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.773mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.773mil < 10mil) Between Pad Y5-COIL2(8914.724mil,3285.63mil) on Multi-Layer And Track (8859.016mil,3330.079mil)(9142.48mil,3330.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.773mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.936mil < 10mil) Between Pad Y5-COM(9084.016mil,2695.079mil) on Multi-Layer And Track (8859.016mil,2645.039mil)(9142.48mil,2645.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.49mil < 10mil) Between Pad Y5-COM(9084.016mil,2695.079mil) on Multi-Layer And Track (9142.48mil,2645.039mil)(9142.48mil,3330.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.025mil < 10mil) Between Pad Y5-NC(9109.606mil,3069.094mil) on Multi-Layer And Track (9142.48mil,2645.039mil)(9142.48mil,3330.079mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.025mil]
Rule Violations :496

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Via (11850mil,1730mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (11850mil,6530mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (8010mil,1730mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (8010mil,6530mil) from Top Layer to Bottom Layer 
Rule Violations :4

Processing Rule : Height Constraint (Min=0mil) (Max=1110mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01