// Seed: 1704090749
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_1 (
    output tri  id_0,
    output wor  id_1,
    output tri0 id_2,
    input  tri0 id_3
);
  wire id_5;
  id_6(
      .id_0(id_0)
  );
  wand id_7;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_7,
      id_5,
      id_7,
      id_7
  );
  logic [7:0] id_8;
  assign id_7 = 1;
  wire id_9 = id_8[1'b0 : 1];
endmodule
