--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf rtc_ds1302.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3872 paths analyzed, 1081 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.140ns.
--------------------------------------------------------------------------------

Paths for end point uart_send_m0/uart_rx_inst/cycle_cnt_2 (SLICE_X8Y43.C4), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_send_m0/uart_rx_inst/cycle_cnt_0 (FF)
  Destination:          uart_send_m0/uart_rx_inst/cycle_cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.105ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_send_m0/uart_rx_inst/cycle_cnt_0 to uart_send_m0/uart_rx_inst/cycle_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.AQ       Tcko                  0.476   uart_send_m0/uart_rx_inst/cycle_cnt<3>
                                                       uart_send_m0/uart_rx_inst/cycle_cnt_0
    SLICE_X10Y46.C3      net (fanout=3)        1.253   uart_send_m0/uart_rx_inst/cycle_cnt<0>
    SLICE_X10Y46.C       Tilo                  0.255   uart_send_m0/uart_rx_inst/cycle_cnt<15>
                                                       uart_send_m0/uart_rx_inst/GND_3_o_GND_3_o_equal_10_o<15>1_SW1
    SLICE_X9Y45.A4       net (fanout=1)        0.533   N30
    SLICE_X9Y45.A        Tilo                  0.259   N20
                                                       uart_send_m0/uart_rx_inst/GND_3_o_GND_3_o_equal_10_o<15>2
    SLICE_X10Y46.B2      net (fanout=5)        0.766   uart_send_m0/uart_rx_inst/GND_3_o_GND_3_o_equal_10_o
    SLICE_X10Y46.B       Tilo                  0.254   uart_send_m0/uart_rx_inst/cycle_cnt<15>
                                                       uart_send_m0/uart_rx_inst/Mcount_cycle_cnt_eqn_011
    SLICE_X8Y43.C4       net (fanout=16)       0.960   uart_send_m0/uart_rx_inst/Mcount_cycle_cnt_eqn_01
    SLICE_X8Y43.CLK      Tas                   0.349   uart_send_m0/uart_rx_inst/cycle_cnt<3>
                                                       uart_send_m0/uart_rx_inst/Mcount_cycle_cnt_eqn_21
                                                       uart_send_m0/uart_rx_inst/cycle_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      5.105ns (1.593ns logic, 3.512ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_send_m0/uart_rx_inst/cycle_cnt_3 (FF)
  Destination:          uart_send_m0/uart_rx_inst/cycle_cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.830ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_send_m0/uart_rx_inst/cycle_cnt_3 to uart_send_m0/uart_rx_inst/cycle_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.DQ       Tcko                  0.476   uart_send_m0/uart_rx_inst/cycle_cnt<3>
                                                       uart_send_m0/uart_rx_inst/cycle_cnt_3
    SLICE_X10Y46.C2      net (fanout=3)        0.978   uart_send_m0/uart_rx_inst/cycle_cnt<3>
    SLICE_X10Y46.C       Tilo                  0.255   uart_send_m0/uart_rx_inst/cycle_cnt<15>
                                                       uart_send_m0/uart_rx_inst/GND_3_o_GND_3_o_equal_10_o<15>1_SW1
    SLICE_X9Y45.A4       net (fanout=1)        0.533   N30
    SLICE_X9Y45.A        Tilo                  0.259   N20
                                                       uart_send_m0/uart_rx_inst/GND_3_o_GND_3_o_equal_10_o<15>2
    SLICE_X10Y46.B2      net (fanout=5)        0.766   uart_send_m0/uart_rx_inst/GND_3_o_GND_3_o_equal_10_o
    SLICE_X10Y46.B       Tilo                  0.254   uart_send_m0/uart_rx_inst/cycle_cnt<15>
                                                       uart_send_m0/uart_rx_inst/Mcount_cycle_cnt_eqn_011
    SLICE_X8Y43.C4       net (fanout=16)       0.960   uart_send_m0/uart_rx_inst/Mcount_cycle_cnt_eqn_01
    SLICE_X8Y43.CLK      Tas                   0.349   uart_send_m0/uart_rx_inst/cycle_cnt<3>
                                                       uart_send_m0/uart_rx_inst/Mcount_cycle_cnt_eqn_21
                                                       uart_send_m0/uart_rx_inst/cycle_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      4.830ns (1.593ns logic, 3.237ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_send_m0/uart_rx_inst/cycle_cnt_5 (FF)
  Destination:          uart_send_m0/uart_rx_inst/cycle_cnt_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.547ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.315 - 0.330)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_send_m0/uart_rx_inst/cycle_cnt_5 to uart_send_m0/uart_rx_inst/cycle_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y45.BQ      Tcko                  0.430   uart_send_m0/uart_rx_inst/cycle_cnt<7>
                                                       uart_send_m0/uart_rx_inst/cycle_cnt_5
    SLICE_X10Y46.C1      net (fanout=3)        0.741   uart_send_m0/uart_rx_inst/cycle_cnt<5>
    SLICE_X10Y46.C       Tilo                  0.255   uart_send_m0/uart_rx_inst/cycle_cnt<15>
                                                       uart_send_m0/uart_rx_inst/GND_3_o_GND_3_o_equal_10_o<15>1_SW1
    SLICE_X9Y45.A4       net (fanout=1)        0.533   N30
    SLICE_X9Y45.A        Tilo                  0.259   N20
                                                       uart_send_m0/uart_rx_inst/GND_3_o_GND_3_o_equal_10_o<15>2
    SLICE_X10Y46.B2      net (fanout=5)        0.766   uart_send_m0/uart_rx_inst/GND_3_o_GND_3_o_equal_10_o
    SLICE_X10Y46.B       Tilo                  0.254   uart_send_m0/uart_rx_inst/cycle_cnt<15>
                                                       uart_send_m0/uart_rx_inst/Mcount_cycle_cnt_eqn_011
    SLICE_X8Y43.C4       net (fanout=16)       0.960   uart_send_m0/uart_rx_inst/Mcount_cycle_cnt_eqn_01
    SLICE_X8Y43.CLK      Tas                   0.349   uart_send_m0/uart_rx_inst/cycle_cnt<3>
                                                       uart_send_m0/uart_rx_inst/Mcount_cycle_cnt_eqn_21
                                                       uart_send_m0/uart_rx_inst/cycle_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      4.547ns (1.547ns logic, 3.000ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point ds1302_test_m0/ds1302_m0/read_date_0 (SLICE_X14Y32.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ds1302_test_m0/ds1302_m0/ds1302_io_m0/state_3 (FF)
  Destination:          ds1302_test_m0/ds1302_m0/read_date_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.047ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.511 - 0.548)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ds1302_test_m0/ds1302_m0/ds1302_io_m0/state_3 to ds1302_test_m0/ds1302_m0/read_date_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.BQ       Tcko                  0.476   ds1302_test_m0/ds1302_m0/ds1302_io_m0/state<2>
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/state_3
    SLICE_X11Y22.C2      net (fanout=21)       0.833   ds1302_test_m0/ds1302_m0/ds1302_io_m0/state<3>
    SLICE_X11Y22.C       Tilo                  0.259   ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_74_o
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/_n0219<3>1
    SLICE_X10Y31.A4      net (fanout=10)       1.548   ds1302_test_m0/ds1302_m0/cmd_read_ack
    SLICE_X10Y31.AMUX    Tilo                  0.326   ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_78_o
                                                       ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_75_o1
    SLICE_X14Y32.CE      net (fanout=2)        1.292   ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_75_o
    SLICE_X14Y32.CLK     Tceck                 0.313   ds1302_test_m0/ds1302_m0/read_date<3>
                                                       ds1302_test_m0/ds1302_m0/read_date_0
    -------------------------------------------------  ---------------------------
    Total                                      5.047ns (1.374ns logic, 3.673ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ds1302_test_m0/ds1302_m0/ds1302_io_m0/state_0 (FF)
  Destination:          ds1302_test_m0/ds1302_m0/read_date_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.800ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.511 - 0.535)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ds1302_test_m0/ds1302_m0/ds1302_io_m0/state_0 to ds1302_test_m0/ds1302_m0/read_date_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.AQ      Tcko                  0.476   ds1302_test_m0/ds1302_m0/ds1302_io_m0/state<1>
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/state_0
    SLICE_X11Y22.C4      net (fanout=25)       0.586   ds1302_test_m0/ds1302_m0/ds1302_io_m0/state<0>
    SLICE_X11Y22.C       Tilo                  0.259   ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_74_o
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/_n0219<3>1
    SLICE_X10Y31.A4      net (fanout=10)       1.548   ds1302_test_m0/ds1302_m0/cmd_read_ack
    SLICE_X10Y31.AMUX    Tilo                  0.326   ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_78_o
                                                       ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_75_o1
    SLICE_X14Y32.CE      net (fanout=2)        1.292   ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_75_o
    SLICE_X14Y32.CLK     Tceck                 0.313   ds1302_test_m0/ds1302_m0/read_date<3>
                                                       ds1302_test_m0/ds1302_m0/read_date_0
    -------------------------------------------------  ---------------------------
    Total                                      4.800ns (1.374ns logic, 3.426ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ds1302_test_m0/ds1302_m0/ds1302_io_m0/state_2 (FF)
  Destination:          ds1302_test_m0/ds1302_m0/read_date_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.704ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.511 - 0.548)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ds1302_test_m0/ds1302_m0/ds1302_io_m0/state_2 to ds1302_test_m0/ds1302_m0/read_date_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.CQ       Tcko                  0.476   ds1302_test_m0/ds1302_m0/ds1302_io_m0/state<2>
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/state_2
    SLICE_X11Y22.C5      net (fanout=25)       0.490   ds1302_test_m0/ds1302_m0/ds1302_io_m0/state<2>
    SLICE_X11Y22.C       Tilo                  0.259   ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_74_o
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/_n0219<3>1
    SLICE_X10Y31.A4      net (fanout=10)       1.548   ds1302_test_m0/ds1302_m0/cmd_read_ack
    SLICE_X10Y31.AMUX    Tilo                  0.326   ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_78_o
                                                       ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_75_o1
    SLICE_X14Y32.CE      net (fanout=2)        1.292   ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_75_o
    SLICE_X14Y32.CLK     Tceck                 0.313   ds1302_test_m0/ds1302_m0/read_date<3>
                                                       ds1302_test_m0/ds1302_m0/read_date_0
    -------------------------------------------------  ---------------------------
    Total                                      4.704ns (1.374ns logic, 3.330ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point ds1302_test_m0/ds1302_m0/read_date_2 (SLICE_X14Y32.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ds1302_test_m0/ds1302_m0/ds1302_io_m0/state_3 (FF)
  Destination:          ds1302_test_m0/ds1302_m0/read_date_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.003ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.511 - 0.548)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ds1302_test_m0/ds1302_m0/ds1302_io_m0/state_3 to ds1302_test_m0/ds1302_m0/read_date_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.BQ       Tcko                  0.476   ds1302_test_m0/ds1302_m0/ds1302_io_m0/state<2>
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/state_3
    SLICE_X11Y22.C2      net (fanout=21)       0.833   ds1302_test_m0/ds1302_m0/ds1302_io_m0/state<3>
    SLICE_X11Y22.C       Tilo                  0.259   ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_74_o
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/_n0219<3>1
    SLICE_X10Y31.A4      net (fanout=10)       1.548   ds1302_test_m0/ds1302_m0/cmd_read_ack
    SLICE_X10Y31.AMUX    Tilo                  0.326   ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_78_o
                                                       ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_75_o1
    SLICE_X14Y32.CE      net (fanout=2)        1.292   ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_75_o
    SLICE_X14Y32.CLK     Tceck                 0.269   ds1302_test_m0/ds1302_m0/read_date<3>
                                                       ds1302_test_m0/ds1302_m0/read_date_2
    -------------------------------------------------  ---------------------------
    Total                                      5.003ns (1.330ns logic, 3.673ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ds1302_test_m0/ds1302_m0/ds1302_io_m0/state_0 (FF)
  Destination:          ds1302_test_m0/ds1302_m0/read_date_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.756ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.511 - 0.535)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ds1302_test_m0/ds1302_m0/ds1302_io_m0/state_0 to ds1302_test_m0/ds1302_m0/read_date_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.AQ      Tcko                  0.476   ds1302_test_m0/ds1302_m0/ds1302_io_m0/state<1>
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/state_0
    SLICE_X11Y22.C4      net (fanout=25)       0.586   ds1302_test_m0/ds1302_m0/ds1302_io_m0/state<0>
    SLICE_X11Y22.C       Tilo                  0.259   ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_74_o
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/_n0219<3>1
    SLICE_X10Y31.A4      net (fanout=10)       1.548   ds1302_test_m0/ds1302_m0/cmd_read_ack
    SLICE_X10Y31.AMUX    Tilo                  0.326   ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_78_o
                                                       ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_75_o1
    SLICE_X14Y32.CE      net (fanout=2)        1.292   ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_75_o
    SLICE_X14Y32.CLK     Tceck                 0.269   ds1302_test_m0/ds1302_m0/read_date<3>
                                                       ds1302_test_m0/ds1302_m0/read_date_2
    -------------------------------------------------  ---------------------------
    Total                                      4.756ns (1.330ns logic, 3.426ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ds1302_test_m0/ds1302_m0/ds1302_io_m0/state_2 (FF)
  Destination:          ds1302_test_m0/ds1302_m0/read_date_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.660ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.511 - 0.548)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ds1302_test_m0/ds1302_m0/ds1302_io_m0/state_2 to ds1302_test_m0/ds1302_m0/read_date_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.CQ       Tcko                  0.476   ds1302_test_m0/ds1302_m0/ds1302_io_m0/state<2>
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/state_2
    SLICE_X11Y22.C5      net (fanout=25)       0.490   ds1302_test_m0/ds1302_m0/ds1302_io_m0/state<2>
    SLICE_X11Y22.C       Tilo                  0.259   ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_74_o
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/_n0219<3>1
    SLICE_X10Y31.A4      net (fanout=10)       1.548   ds1302_test_m0/ds1302_m0/cmd_read_ack
    SLICE_X10Y31.AMUX    Tilo                  0.326   ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_78_o
                                                       ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_75_o1
    SLICE_X14Y32.CE      net (fanout=2)        1.292   ds1302_test_m0/ds1302_m0/GND_8_o_cmd_read_ack_AND_75_o
    SLICE_X14Y32.CLK     Tceck                 0.269   ds1302_test_m0/ds1302_m0/read_date<3>
                                                       ds1302_test_m0/ds1302_m0/read_date_2
    -------------------------------------------------  ---------------------------
    Total                                      4.660ns (1.330ns logic, 3.330ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ds1302_test_m0/ds1302_m0/ds1302_io_m0/send_data_6 (SLICE_X12Y21.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ds1302_test_m0/ds1302_m0/write_data_1 (FF)
  Destination:          ds1302_test_m0/ds1302_m0/ds1302_io_m0/send_data_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.037 - 0.035)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ds1302_test_m0/ds1302_m0/write_data_1 to ds1302_test_m0/ds1302_m0/ds1302_io_m0/send_data_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.198   ds1302_test_m0/ds1302_m0/write_data<4>
                                                       ds1302_test_m0/ds1302_m0/write_data_1
    SLICE_X12Y21.A5      net (fanout=1)        0.048   ds1302_test_m0/ds1302_m0/write_data<1>
    SLICE_X12Y21.CLK     Tah         (-Th)    -0.121   ds1302_test_m0/ds1302_m0/ds1302_io_m0/send_data<5>
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/Mmux__n010671
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/send_data_6
    -------------------------------------------------  ---------------------------
    Total                                      0.367ns (0.319ns logic, 0.048ns route)
                                                       (86.9% logic, 13.1% route)

--------------------------------------------------------------------------------

Paths for end point uart_send_m0/uart_tx_inst/bit_cnt_2 (SLICE_X12Y38.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_send_m0/uart_tx_inst/bit_cnt_1 (FF)
  Destination:          uart_send_m0/uart_tx_inst/bit_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_send_m0/uart_tx_inst/bit_cnt_1 to uart_send_m0/uart_tx_inst/bit_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.BQ      Tcko                  0.200   uart_send_m0/uart_tx_inst/bit_cnt<1>
                                                       uart_send_m0/uart_tx_inst/bit_cnt_1
    SLICE_X12Y38.B5      net (fanout=4)        0.083   uart_send_m0/uart_tx_inst/bit_cnt<1>
    SLICE_X12Y38.CLK     Tah         (-Th)    -0.121   uart_send_m0/uart_tx_inst/bit_cnt<1>
                                                       uart_send_m0/uart_tx_inst/Mcount_bit_cnt_xor<2>11
                                                       uart_send_m0/uart_tx_inst/bit_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.321ns logic, 0.083ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------

Paths for end point ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_edge_cnt_2 (SLICE_X10Y15.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/state_FSM_FFd2 (FF)
  Destination:          ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_edge_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/state_FSM_FFd2 to ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_edge_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.AQ      Tcko                  0.198   ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/state_FSM_FFd5
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/state_FSM_FFd2
    SLICE_X10Y15.B6      net (fanout=5)        0.033   ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/state_FSM_FFd2
    SLICE_X10Y15.CLK     Tah         (-Th)    -0.197   ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_edge_cnt<4>
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/Mcount_clk_edge_cnt_xor<2>11
                                                       ds1302_test_m0/ds1302_m0/ds1302_io_m0/spi_master_m0/clk_edge_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.395ns logic, 0.033ns route)
                                                       (92.3% logic, 7.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ds1302_test_m0/ds1302_m0/ds1302_io_m0/delay_cnt<3>/CLK
  Logical resource: ds1302_test_m0/ds1302_m0/ds1302_io_m0/delay_cnt_0/CK
  Location pin: SLICE_X10Y20.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: ds1302_test_m0/ds1302_m0/ds1302_io_m0/delay_cnt<3>/SR
  Logical resource: ds1302_test_m0/ds1302_m0/ds1302_io_m0/delay_cnt_0/SR
  Location pin: SLICE_X10Y20.SR
  Clock network: uart_send_m0/rst_n_inv
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.140|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3872 paths, 0 nets, and 1229 connections

Design statistics:
   Minimum period:   5.140ns{1}   (Maximum frequency: 194.553MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 20 10:08:39 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



