# vsim -c -do "run.do" work.riscv_dbg_testbench 
# Start time: 02:17:50 on Apr 14,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.riscv_mpsoc_pkg(body)
# Loading work.riscv_dbg_pkg
# Loading work.riscv_dbg_testbench(rtl)
# Loading work.riscv_debug_interface(rtl)
# Loading work.riscv_ring_router_gateway(rtl)
# Loading work.riscv_ring_router_gateway_demux(rtl)
# Loading work.riscv_ring_router_mux_rr(rtl)
# Loading work.riscv_ring_router_gateway_mux(rtl)
# Loading work.riscv_dii_buffer(rtl)
# Loading work.riscv_osd_him(rtl)
# Loading work.riscv_osd_scm(rtl)
# Loading work.riscv_osd_regaccess(rtl)
# Loading work.riscv_debug_ring(rtl)
# Loading work.riscv_debug_ring_expand(rtl)
# Loading work.riscv_ring_router(rtl)
# Loading work.riscv_ring_router_demux(rtl)
# Loading work.riscv_ring_router_mux(rtl)
# ** Fatal: (vsim-3734) Index value 1 is out of range 0 downto 0.
#    Time: 0 ps  Iteration: 0  Instance: /riscv_dbg_testbench/debug_ring/debug_ring_expand File: ../../../../../rtl/vhdl/soc/interconnect/riscv_debug_ring.vhd Line: 151
# FATAL ERROR while loading design
# Error loading design
# End time: 02:17:50 on Apr 14,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
