#!/usr/bin/env python
"""sim_board.py - ngspice on a board's own netlist, plus the hand calcs.

sim_run.py gates testbenches an agent wrote; this script needs none. It
reads the board's exported netlist, builds the whole board's passive and
discrete network in SPICE by itself, runs it in the KiCad-bundled ngspice
under a few drive scenarios, and turns the numbers into findings a
reviewer would otherwise work out by hand:

  scenarios (DC operating points, rails as ideal sources, ICs open):
    default   every IC pin floats: only the passives and rails set nodes
    io_low    every IC I/O net (a GPIO-like or status pin name) driven to
              0 V through 25 ohm; BJTs and MOSFETs with generic models
              follow on their own
    io_high   every IC I/O net driven to its IC's supply
    io_run    io_high, but status lines (PG, FAULT, INT...) asserted low:
              the powered-up state load switches and enables see
  plus one transient: rails ramp 0 -> V over --ramp-ms with every R, C, L
  and diode in place, for the enable/reset RC nets.

Findings (violation kind; severity):
  resistor_overpower      R dissipation above its rating (error in the
                          default scenario, warning in io_* ones); above
                          half its rating is a derating warning
  cap_overvoltage         DC across a cap above its rated voltage (error);
  cap_dc_bias             class-II ceramic at more than half its rating
                          (warning: it loses much of its capacitance)
  fb_divider_mismatch     an adjustable regulator's FB divider sets a Vout
                          more than 3 % (warning) / 5 % (error) off the
                          output rail's declared voltage
  led_overcurrent         LED current above 20 mA, or the part's own
                          figure, in some scenario (warning)
  led_dark                an LED that never reaches 0.5 mA (warning)
  gpio_overcurrent        an IC I/O net sourcing/sinking > 20 mA when driven
  input_above_supply      an IC pin's net above that IC's supply + 0.3 V
  enable_never_high       an EN/RESET RC net, set by passives from a rail,
                          that never reaches 0.7 VDD (error);
                          enable_before_supply: crosses before its supply
                          reaches 90 % (warning). One an IC pin drives is
                          listed, not judged.
  i2c_pullup_*            missing (warning), too strong for 3 mA sink
                          (error), too weak for the bus speed (warning)
  mosfet_vgs              |Vgs| over the part's rating (error), or over
                          12 V with no rating known (warning)

Facts carry every number: node voltages per scenario, rail currents, LED
currents, FB-set voltages with their tolerance spread, RC corners, EN
delays, crystal loads. `known_unknowns` lists what the tool could not
decide (parts it did not model, a regulator Vref it does not know or has
not verified, a MOSFET with no Vgs rating, assumed I2C bus capacitance) -
the review takes those to a datasheet. This is a screen with ideal ICs, not
a sign-off: digital pin drive, regulator dynamics and switching are not in
it (docs/playbook.md "Sim legs").

Inputs: --net kicad/<board>.net, or --workspace <ws> (finds kicad/*.net,
kicad/constraints.json, architecture/power_tree.md, parts/parts.json).
Rail voltages: constraints.json `voltages`, the power tree's rail table, a
fixed-output regulator's OUT pin (LP5907-3.3), then the net name - the same
ladder check_ratings uses. `--rail NET=V` adds or overrides one.

CLI:
  sim_board.py --workspace boards/<b> [--out reports/sim_board.json]
  sim_board.py --net x.net [--constraints c.json] [--parts parts/]
               [--rail VBUS=20] [--vref U2=0.596] [--i2c-khz 400]
               [--i2c-cb-pf 50] [--ramp-ms 1] [--timeout 120]
Exit 0 pass / 1 violations / 2 error.
"""
from __future__ import annotations

import argparse
import json
import math
import re
import subprocess
import sys
import tempfile
from pathlib import Path

SCRIPTS = Path(__file__).resolve().parent
sys.path.insert(0, str(SCRIPTS))
sys.path.insert(0, str(SCRIPTS / "lib"))

import yaml  # noqa: E402

import check_ratings  # noqa: E402
import checklib  # noqa: E402
import engcalc  # noqa: E402
import simlib  # noqa: E402
from lib import env  # noqa: E402

SCRIPT = "sim_board"
SOURCE = "sim_board"
VREF_YAML = SCRIPTS.parent / "reference" / "regulator_vref.yaml"

GPIO_FN = re.compile(
    r"^(GPIO\d*|IO\d+|P[A-K]?\d+|PIO\d+|D\d+|A\d+|RXD?\d?|TXD?\d?|U\d?[RT]XD?"
    r"|SDA|SCL|SCK|SCLK|MOSI|MISO|CS|SS|INT\w*|IRQ"
    r"|PG|PGOOD|FAULT\w*|DTR|RTS|CTS|DSR"
    r"|CDATA|CCLK|SENSOR_V[PN]|ADC\d*)$")
POWER_FN = re.compile(
    r"^(V(DD|CC|IN|BAT|BUS|HV|S)\w*|[ADP]V(DD|CC)\w*|AVCC|PVCC|HPVDD|3V3|5V"
    r"|V3|IN|VDDIO\w*)$")
ENABLE_FN = re.compile(r"^N?(EN|CHIP_PU|CHIP_EN|RST|RESET|PWRKEY|XRES|MCLR"
                       r"|SHDN|SDZ)$")
FB_FN = re.compile(r"^(V?FB\d?|ADJ|VSENSE|VOS)$")
I2C_RE = re.compile(r"(^|[^A-Z])(SDA|SCL)([^A-Z]|$)")
GPIO_MAX_A = 0.020
LED_MAX_A = 0.020
LED_DARK_A = 0.5e-3
VGS_UNKNOWN_V = 12.0


# ------------------------------------------------------------------ board

def norm_fn(fn: str, pin: str) -> list[str]:
    """EasyEDA-style 'EN_3' on pin 3 -> ['EN']; '~{RESET}' -> ['RESET'];
    'CFG2/SCL_2' -> ['CFG2', 'SCL']. Upper-case alternatives."""
    s = (fn or "").strip()
    if s.endswith(f"_{pin}"):
        s = s[: -len(pin) - 1]
    s = s.replace("~{", "").replace("}", "")
    return [a.strip().upper() for a in s.split("/") if a.strip()]


def load_board(net_path: Path) -> dict:
    parsed = simlib.parse_netlist(net_path)
    comps = {r: {"ref": r, "value": c.get("value") or "",
                 "footprint": c.get("footprint") or "", "pins": {}}
             for r, c in parsed["components"].items()}
    for net, nodes in parsed["nets"].items():
        if net.startswith("unconnected-"):
            continue
        for nd in nodes:
            c = comps.get(nd["ref"])
            if c is None:
                continue
            c["pins"][nd["pin"]] = {"net": net,
                                    "fn": norm_fn(nd.get("pinfunction", ""),
                                                  nd["pin"])}
    for c in comps.values():
        m = re.match(r"[A-Za-z]+", c["ref"])
        c["kind"] = m.group(0).upper() if m else ""
    return {"comps": comps, "nets": sorted({p["net"] for c in comps.values()
                                            for p in c["pins"].values()})}


def load_parts(parts_dir: Path | None) -> dict[str, dict]:
    """parts.json rows by refdes, attributes flattened to {name: value}."""
    out: dict[str, dict] = {}
    pj = parts_dir / "parts.json" if parts_dir else None
    if not pj or not pj.is_file():
        return out
    for p in checklib.load_json(pj, "parts.json").get("parts") or []:
        attrs = {a.get("name", ""): str(a.get("value", ""))
                 for a in p.get("attributes") or []}
        row = {"mpn": p.get("mpn") or "", "description":
               p.get("description") or "", "attrs": attrs}
        for r in p.get("refdes") or []:
            out[r] = row
    return out


def attr(part: dict | None, *patterns: str) -> str | None:
    """The first attribute whose name matches one of the regexes."""
    for pat in patterns:
        for k, v in ((part or {}).get("attrs") or {}).items():
            if re.search(pat, k, re.I):
                return v
    return None


def resolve_rails(board: dict, parts: dict, constraints: dict | None,
                  power_tree: Path | None, overrides: dict[str, float]
                  ) -> dict[str, tuple[float, str]]:
    """{net: (volts, source)} - the check_ratings ladder plus --rail."""
    nets = set(board["nets"])
    out: dict[str, tuple[float, str]] = {}

    def setv(net, v, src):
        if net in nets and net not in out and v is not None:
            out[net] = (float(v), src)

    for n, v in overrides.items():
        if n not in nets:
            raise checklib.CheckError(f"--rail {n}: no such net")
        setv(n, v, "--rail")
    for e in (constraints or {}).get("voltages") or []:
        setv(e.get("net"), e.get("voltage"), "constraints")
    for net, v in check_ratings.power_tree_volts(power_tree, nets).items():
        setv(net, v, "power_tree")
    for c in board["comps"].values():
        mpn = (parts.get(c["ref"]) or {}).get("mpn") or c["value"]
        v = check_ratings.reg_out_volts(mpn) if c["kind"] == "U" else None
        if v is None:
            continue
        for p in c["pins"].values():
            if set(p["fn"]) & {"OUT", "VOUT", "VO"}:
                setv(p["net"], v, f"regulator {c['ref']}")
    for net in nets:
        setv(net, check_ratings.volts_from_name(net), "net name")
    return out


# ----------------------------------------------------------------- models

ZENER_RE = re.compile(r"BZX|BZT|MMSZ|ZMM|1N47|1N52|ZENER|\bZD", re.I)
TVS_RE = re.compile(r"SMBJ|SMAJ|SMCJ|SMF\d|P6KE|P4SMA|PESD|ESD|TVS|SD05|"
                    r"SRV05|USBLC", re.I)
SCHOTTKY_RE = re.compile(r"SS1\d|SS2\d|SS3\d|SS5\d|B5819|B530|B540|BAT\d|"
                         r"1N58|SK\d|MBR|SCHOTTKY|SB\d{3}|RB\d{3}|PMEG", re.I)
LED_RE = re.compile(r"LED", re.I)
# Small discretes by MPN prefix when parts.json says nothing.
NPN_RE = re.compile(r"^(MMBT3904|2N3904|BC8[45]7|BC547|S8050|SS8050|MMBT2222|"
                    r"2N2222|PMBT3904|MMBT4401|BC817)", re.I)
PNP_RE = re.compile(r"^(MMBT3906|2N3906|BC8[56]7|BC557|S8550|SS8550|MMBT2907|"
                    r"2N2907|PMBT3906|MMBT4403|BC807)", re.I)
NMOS_RE = re.compile(r"^(AO340[02]|AO3416|2N7002|BSS138|SI230[24]|IRLML2502|"
                     r"IRLML6344|DMN|AO4406|AO4410|NCE\d+N)", re.I)
PMOS_RE = re.compile(r"^(AO3401|AO3407|AO3415|AO4485|AO440[79]|SI230[15]|"
                     r"IRLML6402|BSS84|DMG2305|DMP|NCE\d+P|FDN340P)", re.I)


def _role_net(c: dict, letters: tuple[str, ...]) -> dict[str, str] | None:
    """{letter: net} for a 2/3-terminal part from its pin functions; None
    when a role is missing or spans two nets."""
    out: dict[str, str] = {}
    for p in c["pins"].values():
        for f in p["fn"]:
            if f in letters:
                if out.get(f, p["net"]) != p["net"]:
                    return None
                out[f] = p["net"]
    return out if set(out) == set(letters) else None


def classify_diode(c: dict, part: dict | None) -> dict:
    text = " ".join([c["value"], c["footprint"], (part or {}).get("mpn", ""),
                     (part or {}).get("description", "")])
    color = engcalc.led_color(c["value"], attr(part, "Color"),
                              (part or {}).get("description"))
    if c["ref"].upper().startswith("LED") or LED_RE.search(c["footprint"]) \
            or (color and engcalc.parse_value(c["value"]) is None
                and not ZENER_RE.search(text)):
        vf_txt = attr(part, r"Forward\(Vf\)|Forward Voltage|^Vf")
        vfs = [float(x) for x in re.findall(r"\d+(?:\.\d+)?", vf_txt or "")]
        it = engcalc.parse_value((attr(part, r"Test Current") or "")
                                 .replace("A", "")) if part else None
        vf = sum(vfs[:2]) / len(vfs[:2]) if vfs else engcalc.led_vf(color)
        i0 = it or 5e-3
        n = 2.0
        is_ = i0 / math.exp(vf / (n * 0.025852))
        return {"type": "led", "vf": vf, "at_a": i0, "color": color,
                "vf_source": "parts.json" if vfs else
                ("colour table" if color else "assumed 2.0 V"),
                "card": f"D(IS={is_:.3e} N={n} RS=2)"}
    if TVS_RE.search(text):
        bv = engcalc.parse_volts(attr(part, r"Breakdown"))
        if bv is None:
            m = re.search(r"(?:SMBJ|SMAJ|SMCJ|P6KE|P4SMA)(\d+(?:\.\d+)?)",
                          text, re.I)
            bv = float(m.group(1)) * 1.11 if m else None
        return {"type": "tvs", "bv": bv,
                "card": f"D(IS=1e-12 N=1 BV={bv:g} IBV=1m)" if bv
                else "D(IS=1e-12 N=1)"}
    if ZENER_RE.search(text):
        m = re.search(r"(\d+)V(\d+)", text) or re.search(
            r"(\d+(?:\.\d+)?)\s*V\b", text)
        bv = (float(f"{m.group(1)}.{m.group(2)}") if m and m.lastindex == 2
              else float(m.group(1)) if m else None)
        return {"type": "zener", "bv": bv,
                "card": f"D(IS=1e-14 N=1 BV={bv:g} IBV=5m)" if bv
                else "D(IS=1e-14 N=1)"}
    if SCHOTTKY_RE.search(text):
        return {"type": "schottky", "card": "D(IS=1e-6 N=1.05 RS=0.05)"}
    return {"type": "diode", "card": "D(IS=1e-14 N=1 RS=0.05)"}


def classify_transistor(c: dict, part: dict | None) -> dict | None:
    text = " ".join([c["value"], (part or {}).get("mpn", ""),
                     (part or {}).get("description", ""),
                     attr(part, r"^type$|^Number$|Transistor Type") or ""])
    mpn = (part or {}).get("mpn") or c["value"]
    bjt = _role_net(c, ("B", "C", "E"))
    fet = _role_net(c, ("G", "D", "S"))
    if bjt:
        pol = ("pnp" if re.search(r"\bPNP\b", text, re.I) or PNP_RE.match(mpn)
               else "npn" if re.search(r"\bNPN\b", text, re.I)
               or NPN_RE.match(mpn) else None)
        if pol:
            return {"type": pol, "roles": bjt,
                    "card": f"{pol.upper()}(BF=100 IS=1e-14 VAF=100)"}
    if fet:
        pol = ("pmos" if re.search(r"P-?Channel|PMOS", text, re.I)
               or PMOS_RE.match(mpn) else
               "nmos" if re.search(r"N-?Channel|NMOS", text, re.I)
               or NMOS_RE.match(mpn) else None)
        if pol:
            vth = engcalc.parse_volts(attr(part, r"Threshold")) or 1.5
            vto = -vth if pol == "pmos" else vth
            return {"type": pol, "roles": fet, "vth": vth,
                    "card": f"{pol.upper()}(LEVEL=1 VTO={vto:g} KP=5)"}
    return None


# ---------------------------------------------------------------- network

def build_model(board: dict, parts: dict, rails: dict) -> dict:
    """The board as SPICE elements. Every net gets a node (grounds are 0);
    R, C, L, diodes and recognised BJTs/MOSFETs become elements; ICs,
    connectors, switches and anything unreadable stay open and are listed
    in `unmodelled`."""
    grounds = {n for n in board["nets"] if check_ratings.is_ground(n)}
    names = simlib.rename_map([n for n in board["nets"] if n not in grounds])
    node = {n: ("0" if n in grounds else names[n]) for n in board["nets"]}
    elems: list[dict] = []
    unmodelled: list[dict] = []
    for ref in sorted(board["comps"], key=_natural):
        c = board["comps"][ref]
        part = parts.get(ref)
        nets = sorted({p["net"] for p in c["pins"].values()})
        k = c["kind"]
        if k in ("R", "C", "L", "FB") and len(c["pins"]) == 2 and \
                len(nets) == 2:
            v = engcalc.parse_value(c["value"])
            if v is None:
                v = engcalc.parse_value(attr(part, r"^Resistance|^Capacit|"
                                             r"^Inductance") or "")
            if v is None:
                unmodelled.append({"ref": ref, "value": c["value"],
                                   "why": "value does not read as a number"})
                continue
            a, b = (node[n] for n in nets)
            e = {"ref": ref, "kind": "C" if k == "C" else
                 "L" if k in ("L", "FB") else "R", "nets": nets,
                 "value": v, "footprint": c["footprint"]}
            if e["kind"] == "R":
                rv = max(v, 1e-3)
                e["dc"] = e["tran"] = f"R{ref} {a} {b} {rv:.6g}"
            elif e["kind"] == "L":
                e["dc"] = f"R{ref} {a} {b} 1e-3"
                e["tran"] = f"L{ref} {a} {b} {v:.6g}"
            else:
                e["dc"] = None
                e["tran"] = f"C{ref} {a} {b} {v:.6g}"
            elems.append(e)
        elif k in ("D", "LED") and len(c["pins"]) >= 2:
            roles = _role_net(c, ("A", "K"))
            if roles is None and set(c["pins"]) == {"1", "2"}:
                roles = {"K": c["pins"]["1"]["net"], "A": c["pins"]["2"]["net"]}
            if roles is None or roles["A"] == roles["K"]:
                unmodelled.append({"ref": ref, "value": c["value"],
                                   "why": "anode/cathode not identified"})
                continue
            d = classify_diode(c, part)
            model = f"D_{ref}".upper()
            line = f"D{ref} {node[roles['A']]} {node[roles['K']]} {model}"
            elems.append({"ref": ref, "kind": "D", "nets": nets, **d,
                          "a": roles["A"], "k": roles["K"], "dc": line,
                          "tran": line,
                          "model": f".model {model} {d['card']}"})
        elif k == "Q":
            t = classify_transistor(c, part)
            if t is None:
                unmodelled.append({"ref": ref, "value": c["value"],
                                   "why": "transistor type or pins unknown"})
                continue
            model = f"Q_{ref}".upper()
            n = t["roles"]
            if t["type"] in ("npn", "pnp"):
                line = f"Q{ref} {node[n['C']]} {node[n['B']]} {node[n['E']]} {model}"
            else:
                line = (f"M{ref} {node[n['D']]} {node[n['G']]} {node[n['S']]} "
                        f"{node[n['S']]} {model}")
            elems.append({"ref": ref, "kind": "Q", "nets": nets, **t,
                          "dc": line, "tran": line,
                          "model": f".model {model} {t['card']}"})
        else:
            unmodelled.append({"ref": ref, "value": c["value"],
                               "why": "IC/connector/switch: left open"})
    return {"node": node, "grounds": grounds, "elems": elems,
            "unmodelled": unmodelled}


def _natural(ref: str):
    m = re.match(r"([A-Za-z]+)(\d*)", ref)
    return (m.group(1), int(m.group(2) or 0), ref) if m else (ref, 0, ref)


def ic_supply(c: dict, rails: dict) -> float | None:
    """An IC's supply: the highest rail on a power-named pin, else on any."""
    pw = [rails[p["net"]][0] for p in c["pins"].values()
          if p["net"] in rails and any(POWER_FN.match(f) for f in p["fn"])]
    anyr = [rails[p["net"]][0] for p in c["pins"].values() if p["net"] in rails]
    v = max(pw) if pw else max(anyr) if anyr else None
    return v if v and v > 0 else None


OPEN_DRAIN_FN = re.compile(r"^N?(PG|PGOOD|POK|FAULT\w*|INT\w*|IRQ|ALERT"
                           r"|CHRG|STAT\w*)$")


def io_nets(board: dict, rails: dict, model: dict) -> tuple[dict, set]:
    """({net: drive volts}, open-drain nets) for IC I/O nets: a net on a
    GPIO-named IC pin, not a rail. Nets joined by a 0-ohm link count as one
    and get one drive (on the first of them), at the lowest supply of the
    ICs on any of them. Open-drain nets are those with a status-named pin
    (PG, FAULT, INT...)."""
    grp = _groups_by_zero_ohm(model)
    supply: dict[str, float] = {}
    io: set[str] = set()
    od: set[str] = set()
    for c in board["comps"].values():
        if c["kind"] not in ("U", "IC"):
            continue
        vs = ic_supply(c, rails)
        for p in c["pins"].values():
            n = p["net"]
            if n in rails or n in model["grounds"] or vs is None:
                continue
            g = grp[n]
            supply[g] = min(supply.get(g, vs), vs)
            if any(GPIO_FN.match(f) or OPEN_DRAIN_FN.match(f)
                   for f in p["fn"]):
                io.add(g)
            if any(OPEN_DRAIN_FN.match(f) for f in p["fn"]):
                od.add(g)
    first = {}
    for n in sorted(grp):
        first.setdefault(grp[n], n)
    return ({first[g]: supply[g] for g in sorted(io)},
            {first[g] for g in od})


RAIL_RANK = {"--rail": 0, "constraints": 1, "power_tree": 2}


def rail_sources(rails: dict, model: dict) -> dict[str, str]:
    """{rail net: the rail net whose source drives it}. Rails joined by a
    0-ohm link, inductor or ferrite (+3V3 -> FB2 -> +3V3E) are one node at
    DC: two ideal sources there would fight through the link, so only the
    best-declared one (--rail, constraints, power tree, regulator, then
    name; then the higher voltage) gets a source."""
    grp = _groups_by_zero_ohm(model)
    best: dict[str, str] = {}
    for net, (v, src) in rails.items():
        g = grp.get(net, net)
        key = (RAIL_RANK.get(src, 3 if src.startswith("regulator") else 4),
               -v, net)
        cur = best.get(g)
        if cur is None or key < (RAIL_RANK.get(rails[cur][1], 3 if
                                 rails[cur][1].startswith("regulator") else 4),
                                 -rails[cur][0], cur):
            best[g] = net
    return {net: best[grp.get(net, net)] for net in rails}


def circuit(model: dict, rails: dict, analysis: str,
            drive: dict[str, float] | None = None, ramp_s: float = 1e-3,
            tstop: float = 0.0) -> str:
    """One SPICE deck: rails as sources (PWL ramps for a transient), IO
    drives through 25 ohm, the elements, their models, the analysis."""
    node = model["node"]
    lines = [f"* sim_board {analysis}",
             ".options rshunt=1e9 savecurrents"]
    used = {node[n] for e in model["elems"] for n in e["nets"]}
    srcs = rail_sources(rails, model)
    for net, (v, _src) in sorted(rails.items()):
        nd = node.get(net)
        if srcs[net] != net or nd in (None, "0") or nd not in used or v == 0:
            continue
        if analysis == "tran":
            lines.append(f"VR_{nd} {nd} 0 PWL(0 0 {ramp_s:.6g} {v:.6g})")
        else:
            lines.append(f"VR_{nd} {nd} 0 DC {v:.6g}")
    for net, v in sorted((drive or {}).items()):
        nd = node[net]
        if nd not in used:
            continue
        lines.append(f"VIO_{nd} IO_{nd} 0 DC {v:.6g}")
        lines.append(f"RIO_{nd} IO_{nd} {nd} 25")
    key = "tran" if analysis == "tran" else "dc"
    for e in model["elems"]:
        if e.get(key):
            lines.append(e[key])
    for e in model["elems"]:
        if e.get("model"):
            lines.append(e["model"])
    if analysis == "tran":
        lines.append(f".tran {tstop / 2000:.6g} {tstop:.6g} uic")
    else:
        lines.append(".op")
    lines.append(".end")
    return "\n".join(lines) + "\n"


# ----------------------------------------------------------------- engine

WORKER_GRACE_S = 15


def run_engine(decks: list[str], dll: Path, timeout: float) -> list[dict]:
    """Every deck through simlib.run_vectors in one killable worker."""
    with tempfile.TemporaryDirectory(prefix="sim_board-") as td:
        f = Path(td) / "decks.json"
        f.write_text(json.dumps(decks), encoding="utf-8")
        cmd = [sys.executable, str(Path(__file__).resolve()),
               "--exec-decks", str(f), "--dll", str(dll)]
        try:
            cp = subprocess.run(cmd, capture_output=True, text=True,
                                encoding="utf-8", errors="replace",
                                timeout=timeout + WORKER_GRACE_S)
        except subprocess.TimeoutExpired:
            raise checklib.CheckError(f"engine timeout after {timeout:g} s")
    try:
        res = json.loads(cp.stdout)
    except json.JSONDecodeError:
        tail = (cp.stderr or cp.stdout or "").strip()[-400:]
        raise checklib.CheckError(f"engine worker died (exit "
                                  f"{cp.returncode}): {tail or 'no output'}")
    if res.get("status") != "ok":
        raise checklib.CheckError(f"engine: {res.get('error')}")
    return res["plots"], res.get("ngspice_version")


def exec_decks(path: Path, dll: Path) -> dict:
    decks = json.loads(path.read_text(encoding="utf-8"))
    simlib.setup_engine_env(dll)
    return simlib.run_vectors(decks)


def op_view(plot: dict, model: dict) -> dict:
    """{'v': {net: volts}, 'i': {ref: amps}, 'src': {name: amps}} from an op
    plot. A net no element touches has no vector and no voltage."""
    v = {}
    for net, nd in model["node"].items():
        if nd == "0":
            v[net] = 0.0
        elif nd.lower() in plot:
            v[net] = plot[nd.lower()][0]
    cur = {}
    for e in model["elems"]:
        pfx = {"R": "r", "L": "r", "D": "d", "C": "c"}.get(e["kind"])
        if pfx is None:
            continue
        key = f"@{pfx}{e['ref'].lower()}[{'id' if pfx == 'd' else 'i'}]"
        if key in plot:
            cur[e["ref"]] = plot[key][0]
    src = {k[:-len("#branch")]: vals[0] for k, vals in plot.items()
           if k.endswith("#branch")}
    return {"v": v, "i": cur, "src": src}


def driven_nets(model: dict, rails: dict) -> set[str]:
    """Nets with a DC path (R, L, diode, transistor) to a rail or ground -
    the ones whose op voltage means something; the rest float with the
    open ICs (rshunt holds them near 0 V)."""
    parent: dict[str, str] = {}

    def find(x):
        while parent.setdefault(x, x) != x:
            parent[x] = parent[parent[x]]
            x = parent[x]
        return x

    for e in model["elems"]:
        if e["kind"] == "C":
            continue
        ns = e["nets"]
        for n in ns[1:]:
            parent[find(n)] = find(ns[0])
    roots = {find(n) for n in list(rails) + list(model["grounds"])}
    return {n for n in model["node"] if find(n) in roots}


# --------------------------------------------------------------- findings

def _vio(kind, sev, refs, net, msg, **extra):
    return checklib.violation(SCRIPT, sev, None, None, net, refs, msg,
                              SOURCE, kind=kind, **extra)


def _f(x: float, unit: str = "") -> str:
    if x == 0:
        return f"0 {unit}".strip()
    for s, m in (("G", 1e9), ("M", 1e6), ("k", 1e3), ("", 1), ("m", 1e-3),
                 ("u", 1e-6), ("n", 1e-9), ("p", 1e-12)):
        if abs(x) >= m:
            return f"{x / m:.3g} {s}{unit}".strip()
    return f"{x:.3g} {unit}".strip()


def load_vrefs(path: Path = VREF_YAML) -> list[dict]:
    if not path.is_file():
        return []
    return (yaml.safe_load(path.read_text(encoding="utf-8")) or {}).get(
        "regulators") or []


def find_vref(c: dict, part: dict | None, pinned: dict, table: list[dict]):
    """(vref, tol, source, verified) for an adjustable regulator, or None."""
    if c["ref"] in pinned:
        return pinned[c["ref"]], 0.02, "--vref", True
    for txt in (c["value"], (part or {}).get("mpn") or ""):
        for row in table:
            if txt and re.search(row["match"], txt, re.I):
                return (float(row["vref"]), float(row.get("tol", 0.02)),
                        row.get("source", "regulator_vref.yaml"),
                        bool(row.get("verified")))
    return None


def resistor_rating(e: dict, part: dict | None) -> tuple[float | None, str]:
    w = engcalc.parse_watts(attr(part, r"^Power"))
    if w:
        return w, "parts.json"
    w = engcalc.resistor_rating_w(e["footprint"])
    return (w, f"{engcalc.package_code(e['footprint'])} package default") \
        if w else (None, "unknown")


def cap_rating(c: dict, part: dict | None) -> tuple[float | None, str]:
    v = engcalc.parse_volts(attr(part, r"^Voltage Rat"))
    if v:
        return v, "parts.json"
    v = engcalc.parse_volts(c["value"])
    return (v, "value field") if v else (None, "unknown")


def _groups_by_zero_ohm(model: dict) -> dict[str, str]:
    """net -> representative; nets joined by an inductor/ferrite (a DC
    short) or a resistor of 1 ohm or less are one."""
    parent: dict[str, str] = {n: n for n in model["node"]}

    def find(x):
        while parent[x] != x:
            parent[x] = parent[parent[x]]
            x = parent[x]
        return x

    for e in model["elems"]:
        if e["kind"] == "L" or (e["kind"] == "R" and e["value"] <= 1.0):
            a, b = e["nets"]
            parent[find(a)] = find(b)
    return {n: find(n) for n in parent}


def enable_nets(board: dict, model: dict, rails: dict) -> list[dict]:
    """IC enable/reset pins on a net with a capacitor to ground."""
    caps = {}
    for e in model["elems"]:
        if e["kind"] == "C":
            a, b = e["nets"]
            for x, y in ((a, b), (b, a)):
                if y in model["grounds"]:
                    caps.setdefault(x, []).append(e)
    out, seen = [], set()
    for c in board["comps"].values():
        if c["kind"] not in ("U", "IC"):
            continue
        for p in c["pins"].values():
            n = p["net"]
            if n in rails or n not in caps or (c["ref"], n) in seen:
                continue
            if any(ENABLE_FN.match(f) for f in p["fn"]):
                vs = ic_supply(c, rails)
                if vs:
                    seen.add((c["ref"], n))
                    out.append({"ref": c["ref"], "net": n, "vdd": vs,
                                "c": sum(e["value"] for e in caps[n])})
    return out


def supply_net(c: dict, rails: dict) -> str | None:
    best = None
    for p in c["pins"].values():
        if p["net"] in rails and any(POWER_FN.match(f) for f in p["fn"]):
            if best is None or rails[p["net"]][0] > rails[best][0]:
                best = p["net"]
    return best


def analyze(board: dict, parts: dict, rails: dict, opts: dict) -> tuple:
    model = build_model(board, parts, rails)
    grounds = model["grounds"]
    io, od = io_nets(board, rails, model)
    # io_run: outputs high and status lines (PG, FAULT...) asserted low -
    # the powered-up, running state most enables and load switches see.
    scen = {"default": {}, "io_low": {n: 0.0 for n in io}, "io_high": io,
            "io_run": {n: (0.0 if n in od else v) for n, v in io.items()}}
    ens = enable_nets(board, model, rails)
    ramp = opts["ramp_ms"] * 1e-3
    taus = []
    for en in ens:
        rs = [e["value"] for e in model["elems"] if e["kind"] == "R"
              and en["net"] in e["nets"] and e["value"] > 1]
        if rs:
            taus.append(min(rs) * en["c"])
    tstop = min(2.0, max(10e-3, 5 * ramp, 6 * max(taus or [0])))
    decks = [circuit(model, rails, "op", d) for d in scen.values()]
    if ens:
        decks.append(circuit(model, rails, "tran", ramp_s=ramp, tstop=tstop))
    plots, version = run_engine(decks, opts["dll"], opts["timeout"])
    ops = {}
    for (name, drive), plot in zip(scen.items(), plots):
        view = op_view(plot, model)
        view["driven"] = driven_nets(model, {**rails, **drive})
        ops[name] = view
    tran = plots[len(scen)] if ens else None

    vios: list[dict] = []
    unknowns: list[dict] = [
        {"ref": u["ref"], "what": f"{u['value']} not simulated",
         "why": u["why"]} for u in model["unmodelled"]
        if not u["why"].startswith("IC/")]
    facts: dict = {"scenarios": {k: {"io_nets_driven": len(d)}
                                 for k, d in scen.items()}}

    def volts(sc, net):
        o = ops[sc]
        return o["v"].get(net) if net in o["driven"] else None

    # resistors: dissipation against rating, every scenario
    rfacts = []
    for e in (x for x in model["elems"] if x["kind"] == "R" and x["value"] > 0):
        worst = None
        for sc in ops:
            va, vb = (volts(sc, n) for n in e["nets"])
            if va is None or vb is None:
                continue
            p = (va - vb) ** 2 / e["value"]
            if worst is None or p > worst[0]:
                worst = (p, sc)
        if worst is None:
            continue
        rating, rsrc = resistor_rating(e, parts.get(e["ref"]))
        rfacts.append({"ref": e["ref"], "p_w": checklib.rnd(worst[0], 6),
                       "scenario": worst[1], "rating_w": rating,
                       "rating_source": rsrc})
        if rating is None:
            if worst[0] > 0.05:
                unknowns.append({"ref": e["ref"], "what": "power rating",
                                 "why": f"dissipates {_f(worst[0], 'W')}, "
                                        "no package or parts.json rating"})
            continue
        if worst[0] > rating:
            sev = "error" if worst[1] == "default" else "warning"
            vios.append(_vio("resistor_overpower", sev, [e["ref"]],
                             e["nets"][0],
                             f"{e['ref']} dissipates {_f(worst[0], 'W')} "
                             f"({worst[1]}) over its {_f(rating, 'W')} "
                             f"rating ({rsrc})", power_w=worst[0],
                             rating_w=rating, scenario=worst[1]))
        elif worst[0] > 0.5 * rating:
            vios.append(_vio("resistor_overpower", "warning", [e["ref"]],
                             e["nets"][0],
                             f"{e['ref']} dissipates {_f(worst[0], 'W')} "
                             f"({worst[1]}), over half its "
                             f"{_f(rating, 'W')} rating ({rsrc})",
                             power_w=worst[0], rating_w=rating,
                             scenario=worst[1]))
    facts["resistors"] = sorted(rfacts, key=lambda r: -r["p_w"])[:25]

    # capacitors: DC across against rating and DC-bias derating
    cfacts = []
    for e in (x for x in model["elems"] if x["kind"] == "C"):
        vs = [abs(volts(sc, e["nets"][0]) - volts(sc, e["nets"][1]))
              for sc in ops if volts(sc, e["nets"][0]) is not None
              and volts(sc, e["nets"][1]) is not None]
        if not vs:
            continue
        vdc = max(vs)
        part = parts.get(e["ref"])
        rating, rsrc = cap_rating(board["comps"][e["ref"]], part)
        diel = attr(part, r"Temperature Coefficient|Dielectric") or ""
        cfacts.append({"ref": e["ref"], "vdc": checklib.rnd(vdc, 3),
                       "rating_v": rating, "dielectric": diel or None})
        if rating is None:
            if vdc >= 6.0:
                unknowns.append({"ref": e["ref"], "what": "voltage rating",
                                 "why": f"sits at {vdc:.3g} V DC, rating "
                                        "not in parts.json or value"})
            continue
        if vdc > rating:
            vios.append(_vio("cap_overvoltage", "error", [e["ref"]],
                             e["nets"][0], f"{e['ref']} sees {vdc:.3g} V DC "
                             f"over its {rating:g} V rating ({rsrc})",
                             vdc=vdc, rating_v=rating))
        elif vdc > 0.5 * rating and re.match(r"[XYZ]\d[A-Z]", diel.upper()):
            vios.append(_vio("cap_dc_bias", "warning", [e["ref"]],
                             e["nets"][0],
                             f"{e['ref']} ({_f(e['value'], 'F')} {diel}) at "
                             f"{vdc:.3g} V DC is {vdc / rating:.0%} of its "
                             f"{rating:g} V rating: class-II ceramics lose "
                             "much of their capacitance there - check the "
                             "maker's DC-bias curve", vdc=vdc,
                             rating_v=rating))
    facts["capacitors_dc"] = sorted(cfacts, key=lambda r: -r["vdc"])[:25]
    facts["rail_currents_a"] = {
        net: checklib.rnd(-ops["default"]["src"].get(
            f"vr_{model['node'][net].lower()}", 0.0), 6)
        for net in sorted(rails) if model["node"][net] != "0"
        and f"vr_{model['node'][net].lower()}" in ops["default"]["src"]}
    facts["node_volts"] = {
        sc: {n: checklib.rnd(v, 4) for n, v in sorted(o["v"].items())
             if n in o["driven"] and n not in rails and n not in grounds}
        for sc, o in ops.items()}
    return model, ops, tran, scen, ens, vios, unknowns, facts, version


def regulator_findings(board, parts, rails, model, opts, vios, unknowns,
                       facts):
    table = load_vrefs()
    out = []
    for c in board["comps"].values():
        if c["kind"] not in ("U", "IC"):
            continue
        fbs = {p["net"] for p in c["pins"].values()
               if any(FB_FN.match(f) for f in p["fn"])}
        for fb in sorted(fbs):
            if fb in rails:
                continue   # FB tied straight to the output: fixed ratio 1
            rs = [e for e in model["elems"] if e["kind"] == "R"
                  and fb in e["nets"]]
            tops = [e for e in rs if _other(e, fb) not in model["grounds"]]
            bots = [e for e in rs if _other(e, fb) in model["grounds"]]
            if len(tops) != 1 or len(bots) != 1:
                unknowns.append({"ref": c["ref"], "what": f"FB net {fb}",
                                 "why": f"{len(tops)} top / {len(bots)} "
                                        "bottom resistors: not a plain "
                                        "divider, set the Vout by hand"})
                continue
            top, bot = tops[0], bots[0]
            out_net = _other(top, fb)
            vr = find_vref(c, parts.get(c["ref"]), opts["vref"], table)
            row = {"ref": c["ref"], "fb_net": fb, "out_net": out_net,
                   "r_top": top["ref"], "r_bot": bot["ref"],
                   "ratio": checklib.rnd(1 + top["value"] / bot["value"], 5)}
            if vr is None:
                unknowns.append({"ref": c["ref"], "what": "FB reference",
                                 "why": f"{c['value']}: Vref not in "
                                        "regulator_vref.yaml; pass --vref "
                                        f"{c['ref']}=<V> from its datasheet"})
                out.append(row)
                continue
            vref, vtol, vsrc, verified = vr
            rtol = max(engcalc.parse_tolerance(attr(parts.get(e["ref"]),
                                                    r"^Tolerance")) or 0.01
                       for e in (top, bot))
            fbv = engcalc.fb_vout(vref, top["value"], bot["value"], rtol, vtol)
            row.update({"vref": vref, "vref_source": vsrc,
                        "vref_verified": verified, "r_tol": rtol,
                        "vref_tol": vtol,
                        "vout": {k: checklib.rnd(v, 4) for k, v in fbv.items()}})
            if not verified:
                unknowns.append({"ref": c["ref"], "what": f"Vref {vref:g} V",
                                 "why": f"{vsrc} - not re-read from the "
                                        "datasheet (regulator_vref.yaml "
                                        "verified: false)"})
            declared = rails.get(out_net)
            if declared and declared[0] > 0:
                d = fbv["nom"] / declared[0] - 1
                row.update({"declared_v": declared[0],
                            "declared_source": declared[1],
                            "delta": checklib.rnd(d, 4)})
                if abs(d) > 0.03:
                    vios.append(_vio(
                        "fb_divider_mismatch",
                        "error" if abs(d) > 0.05 else "warning",
                        [c["ref"], top["ref"], bot["ref"]], out_net,
                        f"{c['ref']} FB divider {top['ref']}/{bot['ref']} "
                        f"({_f(top['value'], 'ohm')}/"
                        f"{_f(bot['value'], 'ohm')}, Vref {vref:g} V) sets "
                        f"{fbv['nom']:.3f} V [{fbv['min']:.3f}, "
                        f"{fbv['max']:.3f}], {d:+.1%} off {out_net}'s "
                        f"declared {declared[0]:g} V ({declared[1]})",
                        vout=fbv, declared_v=declared[0]))
            out.append(row)
    facts["regulators_fb"] = out


def _other(e: dict, net: str) -> str:
    a, b = e["nets"]
    return b if a == net else a


def device_findings(board, parts, rails, model, ops, scen, vios, unknowns,
                    facts):
    # LEDs
    leds = []
    for e in (x for x in model["elems"] if x["kind"] == "D"
              and x["type"] == "led"):
        cur = {sc: ops[sc]["i"].get(e["ref"], 0.0) for sc in ops}
        sc_max = max(cur, key=lambda s: cur[s])
        imax = cur[sc_max]
        lim = engcalc.parse_value((attr(parts.get(e["ref"]),
                                        r"Forward Current|Current - Forward|"
                                        r"^If\b") or "").replace("A", ""))
        lim = lim or LED_MAX_A
        leds.append({"ref": e["ref"], "color": e.get("color"),
                     "vf_model": e["vf"], "vf_source": e["vf_source"],
                     "current_a": {k: checklib.rnd(v, 6)
                                   for k, v in cur.items()}})
        if imax > lim:
            vios.append(_vio("led_overcurrent", "warning", [e["ref"]], e["a"],
                             f"{e['ref']} carries {_f(imax, 'A')} "
                             f"({sc_max}), over {_f(lim, 'A')}",
                             current_a=imax, scenario=sc_max))
        elif imax < LED_DARK_A:
            vios.append(_vio("led_dark", "warning", [e["ref"]], e["a"],
                             f"{e['ref']} never passes {_f(imax, 'A')} in any "
                             "scenario (default, every IO low, every IO "
                             "high): dark, or driven by something the sim "
                             "left open", current_a=imax))
        if e["vf_source"] != "parts.json":
            unknowns.append({"ref": e["ref"], "what": "LED Vf",
                             "why": f"{e['vf']:g} V from the "
                                    f"{e['vf_source']}"})
    facts["leds"] = leds

    # GPIO drive currents in the io scenarios
    rev = {nd: n for n, nd in model["node"].items()}
    gp = []
    for sc in ("io_low", "io_high", "io_run"):
        for name, i in ops[sc]["src"].items():
            if not name.startswith("vio_"):
                continue
            net = rev.get(name[4:].upper()) or rev.get(name[4:])
            if net is None or abs(i) < 1e-4:
                continue
            gp.append({"net": net, "scenario": sc,
                       "current_a": checklib.rnd(-i, 6)})
            if abs(i) > GPIO_MAX_A:
                vios.append(_vio("gpio_overcurrent", "warning", [], net,
                                 f"{net} {'sinks' if i > 0 else 'sources'} "
                                 f"{_f(abs(i), 'A')} when driven "
                                 f"({sc}): "
                                 "past the ~20 mA most MCU pins allow - "
                                 "check the pin's datasheet limit",
                                 current_a=i, scenario=sc))
    facts["io_currents"] = sorted(gp, key=lambda r: -abs(r["current_a"]))[:25]

    # IC pins above their own supply (default scenario)
    for c in board["comps"].values():
        if c["kind"] not in ("U", "IC"):
            continue
        vs = ic_supply(c, rails)
        if not vs:
            continue
        for pin, p in sorted(c["pins"].items()):
            n = p["net"]
            if n in rails or any(POWER_FN.match(f) for f in p["fn"]):
                continue
            v = ops["default"]["v"].get(n) \
                if n in ops["default"]["driven"] else None
            if v is not None and v > vs + 0.3:
                vios.append(_vio("input_above_supply", "warning", [c["ref"]],
                                 n, f"{c['ref']} pin {pin} "
                                 f"({'/'.join(p['fn']) or '?'}) sits at "
                                 f"{v:.3g} V on {n}, above the part's "
                                 f"{vs:g} V supply + 0.3 V - unless the pin "
                                 "is rated for it", volts=v, supply=vs))

    # MOSFET gate-source stress
    fets = []
    for e in (x for x in model["elems"] if x["kind"] == "Q"
              and x["type"] in ("nmos", "pmos")):
        g, s = e["roles"]["G"], e["roles"]["S"]
        vgs = {sc: ops[sc]["v"][g] - ops[sc]["v"][s] for sc in ops
               if g in ops[sc]["driven"] and s in ops[sc]["driven"]
               and g in ops[sc]["v"] and s in ops[sc]["v"]}
        if not vgs:
            unknowns.append({"ref": e["ref"], "what": "gate drive",
                             "why": "gate has no DC path in any scenario"})
            continue
        sc = max(vgs, key=lambda k: abs(vgs[k]))
        part = parts.get(e["ref"])
        rating = engcalc.parse_volts(
            attr(part, r"Gate[- ]?Source Voltage|^V\s*GS\b|Vgs\s*\(max"))
        fets.append({"ref": e["ref"], "type": e["type"],
                     "vgs": {k: checklib.rnd(v, 3) for k, v in vgs.items()},
                     "vgs_rating": rating})
        worst = abs(vgs[sc])
        if rating and worst > rating:
            vios.append(_vio("mosfet_vgs", "error", [e["ref"]], g,
                             f"{e['ref']} |Vgs| reaches {worst:.3g} V "
                             f"({sc}) over its {rating:g} V rating",
                             vgs=vgs[sc], scenario=sc))
        elif not rating:
            unknowns.append({"ref": e["ref"], "what": "Vgs rating",
                             "why": f"|Vgs| reaches {worst:.3g} V ({sc}); "
                                    "no rating in parts.json"})
            if worst > VGS_UNKNOWN_V:
                vios.append(_vio("mosfet_vgs", "warning", [e["ref"]], g,
                                 f"{e['ref']} |Vgs| reaches {worst:.3g} V "
                                 f"({sc}) and its rating is unknown: many "
                                 "FETs stop at 12 V or 20 V",
                                 vgs=vgs[sc], scenario=sc))
    facts["mosfets"] = fets


def timing_findings(board, rails, model, ops, tran, ens, opts, vios, facts):
    out = []
    if not tran:
        facts["enables"] = out
        return
    t = tran.get("time") or []
    ramp = opts["ramp_ms"] * 1e-3
    rail_driven = driven_nets(model, rails)
    for en in ens:
        nd = model["node"][en["net"]].lower()
        ys = tran.get(nd)
        if not ys:
            continue
        moves = [abs(ops[sc]["v"].get(en["net"], 0.0)
                     - ops["default"]["v"].get(en["net"], 0.0)) for sc in ops]
        if en["net"] not in rail_driven or max(moves) > 0.1:
            out.append({"ref": en["ref"], "net": en["net"], "vdd": en["vdd"],
                        "c_f": en["c"], "judged": False,
                        "final_v_until_driven": checklib.rnd(ys[-1], 4),
                        "why": "an IC pin drives it (it moves when the I/O "
                               "nets are driven); the sim leaves IC pins "
                               "open, so its timing is firmware's"})
            continue
        thr = 0.7 * en["vdd"]
        t_x = next((ti for ti, y in zip(t, ys) if y >= thr), None)
        t_sup = 0.9 * ramp
        row = {"ref": en["ref"], "net": en["net"], "vdd": en["vdd"],
               "c_f": en["c"], "threshold_v": checklib.rnd(thr, 3),
               "final_v": checklib.rnd(ys[-1], 4),
               "t_cross_s": checklib.rnd(t_x, 6) if t_x is not None else None,
               "t_supply90_s": checklib.rnd(t_sup, 6), "ramp_s": ramp}
        out.append(row)
        if t_x is None:
            vios.append(_vio("enable_never_high", "error", [en["ref"]],
                             en["net"], f"{en['ref']} {en['net']} settles at "
                             f"{ys[-1]:.3g} V, never reaching 0.7 x "
                             f"{en['vdd']:g} V = {thr:.3g} V in "
                             f"{t[-1] * 1e3:.3g} ms: the part may never "
                             "come out of enable/reset", final_v=ys[-1]))
        elif t_x < t_sup:
            vios.append(_vio("enable_before_supply", "warning", [en["ref"]],
                             en["net"], f"{en['ref']} {en['net']} crosses "
                             f"{thr:.3g} V at {t_x * 1e3:.3g} ms, before its "
                             f"supply reaches 90 % ({t_sup * 1e3:.3g} ms on a "
                             f"{ramp * 1e3:g} ms ramp): no enable delay",
                             t_cross_s=t_x))
    facts["enables"] = out


def i2c_findings(board, rails, model, opts, vios, unknowns, facts):
    grp = _groups_by_zero_ohm(model)
    members: dict[str, set] = {}
    for n, r in grp.items():
        members.setdefault(r, set()).add(n)
    buses = {}
    for c in board["comps"].values():
        for p in c["pins"].values():
            r = grp.get(p["net"])
            if r is None or p["net"] in rails:
                continue
            name = check_ratings.base_net(p["net"])
            if I2C_RE.search(name) or {"SDA", "SCL"} & set(p["fn"]):
                buses.setdefault(r, {"ics": set()})
            if r in buses and c["kind"] in ("U", "IC"):
                buses[r]["ics"].add(c["ref"])
    out = []
    for r, b in sorted(buses.items()):
        nets = members[r]
        pulls = [(e, _other(e, n)) for e in model["elems"] if e["kind"] == "R"
                 and e["value"] > 1 for n in nets if n in e["nets"]
                 and _other(e, n) in rails and rails[_other(e, n)][0] > 0]
        label = "/".join(sorted(nets))
        if len(b["ics"]) < 1:
            continue
        if not pulls:
            vios.append(_vio("i2c_pullup_missing", "warning", sorted(b["ics"]),
                             label, f"I2C line {label} has no pull-up "
                             "resistor to a rail: internal pull-ups "
                             "(~30-50 k) are too weak for 100 kHz past a few "
                             "pF"))
            continue
        rp = 1 / sum(1 / e["value"] for e, _ in pulls)
        vdd = max(rails[n][0] for _, n in pulls)
        cb = opts["i2c_cb_pf"] or (len(b["ics"]) * engcalc.I2C_PIN_PF
                                   + engcalc.I2C_TRACE_PF)
        calc = engcalc.i2c_pullup(vdd, rp, cb, opts["i2c_khz"])
        row = {"nets": sorted(nets), "pullups": [e["ref"] for e, _ in pulls],
               "rp": checklib.rnd(rp, 1), "vdd": vdd, "cb_pf": cb,
               "cb_assumed": not opts["i2c_cb_pf"], "khz": opts["i2c_khz"],
               **{k: checklib.rnd(v, 2) if isinstance(v, float) else v
                  for k, v in calc.items()}}
        out.append(row)
        refs = [e["ref"] for e, _ in pulls]
        if rp < calc["rmin"]:
            vios.append(_vio("i2c_pullup_strong", "error", refs, label,
                             f"{label} pull-up {_f(rp, 'ohm')} is below "
                             f"(VDD-0.4)/3 mA = {_f(calc['rmin'], 'ohm')}: a "
                             "standard device cannot pull it to VOL",
                             rp=rp))
        elif rp > calc["rmax"]:
            vios.append(_vio("i2c_pullup_weak", "warning", refs, label,
                             f"{label} pull-up {_f(rp, 'ohm')} with ~{cb:g} "
                             f"pF rises in {calc['tr_ns']:.0f} ns, over "
                             f"{calc['tr_max_ns']:.0f} ns for "
                             f"{opts['i2c_khz']} kHz", rp=rp))
    if out and not opts["i2c_cb_pf"]:
        unknowns.append({"ref": None, "what": "I2C bus capacitance",
                         "why": f"assumed {engcalc.I2C_PIN_PF:g} pF per IC "
                                f"pin + {engcalc.I2C_TRACE_PF:g} pF trace; "
                                "pass --i2c-cb-pf once the layout is known"})
    facts["i2c"] = out


def passive_facts(board, rails, model, facts):
    caps_to_gnd: dict[str, list] = {}
    for e in model["elems"]:
        if e["kind"] == "C":
            a, b = e["nets"]
            for x, y in ((a, b), (b, a)):
                if y in model["grounds"]:
                    caps_to_gnd.setdefault(x, []).append(e)
    filters = []
    for e in model["elems"]:
        if e["kind"] != "R" or e["value"] <= 1:
            continue
        for n in e["nets"]:
            src = _other(e, n)
            if n in rails or n in model["grounds"] or n not in caps_to_gnd \
                    or src in model["grounds"]:
                continue
            c = sum(x["value"] for x in caps_to_gnd[n])
            fc = engcalc.rc_corner_hz(e["value"], c)
            filters.append({"type": "low-pass", "r": e["ref"],
                            "c": [x["ref"] for x in caps_to_gnd[n]],
                            "from": src, "node": n,
                            "tau_s": checklib.rnd(e["value"] * c, 9),
                            "fc_hz": checklib.rnd(fc, 3),
                            "audio_band": 20 <= fc <= 20000})
    facts["rc_networks"] = filters[:60]
    xtals = []
    for c in board["comps"].values():
        if c["kind"] not in ("Y", "X", "XTAL"):
            continue
        sides = [n for n in sorted({p["net"] for p in c["pins"].values()})
                 if n not in model["grounds"] and n in caps_to_gnd]
        if len(sides) == 2:
            c1, c2 = (sum(x["value"] for x in caps_to_gnd[n]) * 1e12
                      for n in sides)
            xtals.append({"ref": c["ref"], "value": c["value"],
                          "c1_pf": c1, "c2_pf": c2, "stray_pf_assumed":
                          engcalc.CRYSTAL_STRAY_PF,
                          "cl_pf": checklib.rnd(
                              engcalc.crystal_load_pf(c1, c2), 2)})
    facts["crystals"] = xtals


# ------------------------------------------------------------------- run

def _pairs(items: list[str], what: str) -> dict[str, float]:
    out = {}
    for it in items or []:
        k, sep, v = it.partition("=")
        try:
            out[k.strip()] = float(v)
        except ValueError:
            raise checklib.CheckError(f"{what} {it!r}: want NAME=volts")
        if not sep or not k.strip():
            raise checklib.CheckError(f"{what} {it!r}: want NAME=volts")
    return out


def resolve_inputs(a) -> dict:
    ws = Path(a.workspace) if a.workspace else None
    net = Path(a.net) if a.net else None
    if net is None and ws:
        nets = sorted((ws / "kicad").glob("*.net"))
        if not nets:
            raise checklib.CheckError(f"no kicad/*.net in {ws}: export the "
                                      "netlist (kicad-cli sch export netlist)")
        net = nets[0]
    if net is None or not net.is_file():
        raise checklib.CheckError("give --net <board.net> or --workspace")
    kdir = net.parent
    ws = ws or kdir.parent
    cons = Path(a.constraints) if a.constraints else kdir / "constraints.json"
    parts = Path(a.parts) if a.parts else ws / "parts"
    tree = Path(a.power_tree) if a.power_tree else \
        ws / "architecture" / "power_tree.md"
    return {"net": net, "constraints": cons if cons.is_file() else None,
            "parts": parts if parts.is_dir() else None,
            "power_tree": tree if tree.is_file() else None}


def run(a) -> dict:
    inp = resolve_inputs(a)
    dll = env.find_ngspice_dll()
    if dll is None:
        raise checklib.CheckError(
            "no ngspice shared library found - install KiCad 10 with its "
            "simulator or set HWDE_NGSPICE_DLL")
    board = load_board(inp["net"])
    parts = load_parts(inp["parts"])
    cons = checklib.load_json(inp["constraints"], "constraints") \
        if inp["constraints"] else None
    rails = resolve_rails(board, parts, cons, inp["power_tree"],
                          _pairs(a.rail, "--rail"))
    opts = {"dll": dll, "timeout": a.timeout, "ramp_ms": a.ramp_ms,
            "vref": _pairs(a.vref, "--vref"), "i2c_khz": a.i2c_khz,
            "i2c_cb_pf": a.i2c_cb_pf}
    (model, ops, tran, scen, ens, vios, unknowns, facts,
     version) = analyze(board, parts, rails, opts)
    regulator_findings(board, parts, rails, model, opts, vios, unknowns, facts)
    device_findings(board, parts, rails, model, ops, scen, vios, unknowns,
                    facts)
    timing_findings(board, rails, model, ops, tran, ens, opts, vios, facts)
    i2c_findings(board, rails, model, opts, vios, unknowns, facts)
    passive_facts(board, rails, model, facts)
    ics = sorted(u["ref"] for u in model["unmodelled"]
                 if u["why"].startswith("IC/"))
    return checklib.report(
        SCRIPT, inp["net"], vios, input={k: str(v) if v else None
                                         for k, v in inp.items()},
        engine={"dll": str(dll), "ngspice_version": version},
        rails={n: {"volts": v, "source": s} for n, (v, s) in
               sorted(rails.items())},
        modelled=len(model["elems"]), left_open=ics,
        known_unknowns=unknowns, **facts)


def main(argv: list[str] | None = None) -> int:
    checklib.utf8_stdout()
    ap = argparse.ArgumentParser(description=__doc__.splitlines()[0])
    ap.add_argument("--workspace")
    ap.add_argument("--net")
    ap.add_argument("--constraints")
    ap.add_argument("--parts", help="parts dir holding parts.json")
    ap.add_argument("--power-tree")
    ap.add_argument("--rail", action="append", default=[],
                    help="NET=volts, adds or overrides a rail")
    ap.add_argument("--vref", action="append", default=[],
                    help="REF=volts, a regulator's FB reference")
    ap.add_argument("--i2c-khz", type=int, default=400,
                    choices=sorted(engcalc.I2C_MODES))
    ap.add_argument("--i2c-cb-pf", type=float, default=None)
    ap.add_argument("--ramp-ms", type=float, default=1.0,
                    help="rail ramp time for the enable transient")
    ap.add_argument("--timeout", type=float, default=120.0)
    ap.add_argument("--out")
    ap.add_argument("--exec-decks", help=argparse.SUPPRESS)
    ap.add_argument("--dll", help=argparse.SUPPRESS)
    a = ap.parse_args(argv)
    if a.exec_decks:
        try:
            res = exec_decks(Path(a.exec_decks), Path(a.dll))
        except Exception as exc:  # noqa: BLE001
            res = {"status": "error", "error": f"{type(exc).__name__}: {exc}"}
        print(json.dumps(res))
        return 0
    return checklib.cli_wrap(SCRIPT, lambda: (run(a), a.out))


if __name__ == "__main__":
    sys.exit(main())
