#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jul 20 14:19:34 2022
# Process ID: 10260
# Current directory: C:/Users/zy/Desktop/Comple_Divide
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12624 C:\Users\zy\Desktop\Comple_Divide\Comple_Divide.xpr
# Log file: C:/Users/zy/Desktop/Comple_Divide/vivado.log
# Journal file: C:/Users/zy/Desktop/Comple_Divide\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2019/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 756.691 ; gain = 165.922
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Cordic_sim_behav -key {Behavioral:sim_1:Functional:Cordic_sim} -tclbatch {Cordic_sim.tcl} -view {C:/Users/zy/Desktop/Comple_Divide/Cordic_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/zy/Desktop/Comple_Divide/Cordic_sim_behav.wcfg
source Cordic_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Cordic_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 862.461 ; gain = 49.312
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim/xsim.dir/Cordic_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 20 14:52:57 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 883.934 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 883.934 ; gain = 0.000
relaunch_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Vivado 12-4705] 'export_ip_user_files' task aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
INFO: [Common 17-344] 'relaunch_sim' was cancelled
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 883.934 ; gain = 0.000
current_wave_config {Cordic_sim_behav.wcfg}
Cordic_sim_behav.wcfg
add_wave {{/Cordic_sim/inst1/LV2/tan}} 
current_wave_config {Cordic_sim_behav.wcfg}
Cordic_sim_behav.wcfg
add_wave {{/Cordic_sim/inst1/LV2/x}} 
current_wave_config {Cordic_sim_behav.wcfg}
Cordic_sim_behav.wcfg
add_wave {{/Cordic_sim/inst1/LV2/x0}} {{/Cordic_sim/inst1/LV2/y0}} 
update_compile_order -fileset sources_1
current_wave_config {Cordic_sim_behav.wcfg}
Cordic_sim_behav.wcfg
add_wave {{/Cordic_sim/inst1/LV2/shift_x}} {{/Cordic_sim/inst1/LV2/shift_y}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1290.457 ; gain = 0.000
update_compile_order -fileset sources_1
current_wave_config {Cordic_sim_behav.wcfg}
Cordic_sim_behav.wcfg
add_wave {{/Cordic_sim/inst1/LV2/x_1}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1290.457 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.457 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.457 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.457 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.457 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.457 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.457 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v:400]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.457 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.457 ; gain = 0.000
current_wave_config {Cordic_sim_behav.wcfg}
Cordic_sim_behav.wcfg
add_wave {{/Cordic_sim/Imaginary}} {{/Cordic_sim/PERIOD}} 
current_wave_config {Cordic_sim_behav.wcfg}
Cordic_sim_behav.wcfg
add_wave {{/Cordic_sim/Real}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Cordic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Cordic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Sin_Cos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Sin_Cos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_arctan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_arctan
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/cordic_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cordic_sim
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.sim/sim_1/behav/xsim'
"xelab -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8c49263e35e6487c8a3aac01b0276e36 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Cordic_sim_behav xil_defaultlib.Cordic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'angle' [C:/Users/zy/Desktop/Comple_Divide/Comple_Divide.srcs/sources_1/imports/Desktop/Cordic_Top.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_arctan
Compiling module xil_defaultlib.cordic_div
Compiling module xil_defaultlib.Cordic_Sin_Cos
Compiling module xil_defaultlib.Cordic_Top
Compiling module xil_defaultlib.Cordic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot Cordic_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1290.457 ; gain = 0.000
save_wave_config {C:/Users/zy/Desktop/Comple_Divide/Cordic_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 20 15:52:59 2022...
