{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 21:32:18 2015 " "Info: Processing started: Mon Nov 23 21:32:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dp3 -c dp3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dp3 -c dp3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "dp3.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/dp3.v" 3 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register register:regA\|Output\[0\] register register:regA\|Output\[4\] 301.66 MHz 3.315 ns Internal " "Info: Clock \"clock\" has Internal fmax of 301.66 MHz between source register \"register:regA\|Output\[0\]\" and destination register \"register:regA\|Output\[4\]\" (period= 3.315 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.077 ns + Longest register register " "Info: + Longest register to register delay is 3.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register:regA\|Output\[0\] 1 REG LCFF_X1_Y10_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y10_N27; Fanout = 5; REG Node = 'register:regA\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:regA|Output[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.495 ns) 0.866 ns addSub:addSubtractor\|Add0~5 2 COMB LCCOMB_X1_Y10_N8 2 " "Info: 2: + IC(0.371 ns) + CELL(0.495 ns) = 0.866 ns; Loc. = LCCOMB_X1_Y10_N8; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { register:regA|Output[0] addSub:addSubtractor|Add0~5 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.946 ns addSub:addSubtractor\|Add0~8 3 COMB LCCOMB_X1_Y10_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.946 ns; Loc. = LCCOMB_X1_Y10_N10; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addSub:addSubtractor|Add0~5 addSub:addSubtractor|Add0~8 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.026 ns addSub:addSubtractor\|Add0~11 4 COMB LCCOMB_X1_Y10_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.026 ns; Loc. = LCCOMB_X1_Y10_N12; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { addSub:addSubtractor|Add0~8 addSub:addSubtractor|Add0~11 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.200 ns addSub:addSubtractor\|Add0~14 5 COMB LCCOMB_X1_Y10_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 1.200 ns; Loc. = LCCOMB_X1_Y10_N14; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { addSub:addSubtractor|Add0~11 addSub:addSubtractor|Add0~14 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.658 ns addSub:addSubtractor\|Add0~16 6 COMB LCCOMB_X1_Y10_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 1.658 ns; Loc. = LCCOMB_X1_Y10_N16; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { addSub:addSubtractor|Add0~14 addSub:addSubtractor|Add0~16 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.178 ns) 2.363 ns outAsel\[4\]~9 7 COMB LCCOMB_X2_Y10_N20 2 " "Info: 7: + IC(0.527 ns) + CELL(0.178 ns) = 2.363 ns; Loc. = LCCOMB_X2_Y10_N20; Fanout = 2; COMB Node = 'outAsel\[4\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { addSub:addSubtractor|Add0~16 outAsel[4]~9 } "NODE_NAME" } } { "dp3.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/dp3.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.413 ns) 3.077 ns register:regA\|Output\[4\] 8 REG LCFF_X2_Y10_N17 5 " "Info: 8: + IC(0.301 ns) + CELL(0.413 ns) = 3.077 ns; Loc. = LCFF_X2_Y10_N17; Fanout = 5; REG Node = 'register:regA\|Output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { outAsel[4]~9 register:regA|Output[4] } "NODE_NAME" } } { "register.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.878 ns ( 61.03 % ) " "Info: Total cell delay = 1.878 ns ( 61.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.199 ns ( 38.97 % ) " "Info: Total interconnect delay = 1.199 ns ( 38.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.077 ns" { register:regA|Output[0] addSub:addSubtractor|Add0~5 addSub:addSubtractor|Add0~8 addSub:addSubtractor|Add0~11 addSub:addSubtractor|Add0~14 addSub:addSubtractor|Add0~16 outAsel[4]~9 register:regA|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.077 ns" { register:regA|Output[0] {} addSub:addSubtractor|Add0~5 {} addSub:addSubtractor|Add0~8 {} addSub:addSubtractor|Add0~11 {} addSub:addSubtractor|Add0~14 {} addSub:addSubtractor|Add0~16 {} outAsel[4]~9 {} register:regA|Output[4] {} } { 0.000ns 0.371ns 0.000ns 0.000ns 0.000ns 0.000ns 0.527ns 0.301ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.174ns 0.458ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.855 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dp3.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/dp3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dp3.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/dp3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns register:regA\|Output\[4\] 3 REG LCFF_X2_Y10_N17 5 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X2_Y10_N17; Fanout = 5; REG Node = 'register:regA\|Output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clock~clkctrl register:regA|Output[4] } "NODE_NAME" } } { "register.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl register:regA|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[4] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.854 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dp3.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/dp3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dp3.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/dp3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns register:regA\|Output\[0\] 3 REG LCFF_X1_Y10_N27 5 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X1_Y10_N27; Fanout = 5; REG Node = 'register:regA\|Output\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl register:regA|Output[0] } "NODE_NAME" } } { "register.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl register:regA|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl register:regA|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[4] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl register:regA|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "register.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.077 ns" { register:regA|Output[0] addSub:addSubtractor|Add0~5 addSub:addSubtractor|Add0~8 addSub:addSubtractor|Add0~11 addSub:addSubtractor|Add0~14 addSub:addSubtractor|Add0~16 outAsel[4]~9 register:regA|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.077 ns" { register:regA|Output[0] {} addSub:addSubtractor|Add0~5 {} addSub:addSubtractor|Add0~8 {} addSub:addSubtractor|Add0~11 {} addSub:addSubtractor|Add0~14 {} addSub:addSubtractor|Add0~16 {} outAsel[4]~9 {} register:regA|Output[4] {} } { 0.000ns 0.371ns 0.000ns 0.000ns 0.000ns 0.000ns 0.527ns 0.301ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.174ns 0.458ns 0.178ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl register:regA|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[4] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl register:regA|Output[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[0] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "register:regA\|Output\[4\] dp1In\[2\] clock 7.494 ns register " "Info: tsu for register \"register:regA\|Output\[4\]\" (data pin = \"dp1In\[2\]\", clock pin = \"clock\") is 7.494 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.387 ns + Longest pin register " "Info: + Longest pin to register delay is 10.387 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns dp1In\[2\] 1 PIN PIN_J2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_J2; Fanout = 2; PIN Node = 'dp1In\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dp1In[2] } "NODE_NAME" } } { "dp3.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/dp3.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.737 ns) + CELL(0.178 ns) 6.749 ns addSub:addSubtractor\|Add0~9 2 COMB LCCOMB_X2_Y10_N10 2 " "Info: 2: + IC(5.737 ns) + CELL(0.178 ns) = 6.749 ns; Loc. = LCCOMB_X2_Y10_N10; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.915 ns" { dp1In[2] addSub:addSubtractor|Add0~9 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.517 ns) 8.336 ns addSub:addSubtractor\|Add0~11 3 COMB LCCOMB_X1_Y10_N12 2 " "Info: 3: + IC(1.070 ns) + CELL(0.517 ns) = 8.336 ns; Loc. = LCCOMB_X1_Y10_N12; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { addSub:addSubtractor|Add0~9 addSub:addSubtractor|Add0~11 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 8.510 ns addSub:addSubtractor\|Add0~14 4 COMB LCCOMB_X1_Y10_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.174 ns) = 8.510 ns; Loc. = LCCOMB_X1_Y10_N14; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { addSub:addSubtractor|Add0~11 addSub:addSubtractor|Add0~14 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.968 ns addSub:addSubtractor\|Add0~16 5 COMB LCCOMB_X1_Y10_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 8.968 ns; Loc. = LCCOMB_X1_Y10_N16; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { addSub:addSubtractor|Add0~14 addSub:addSubtractor|Add0~16 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.178 ns) 9.673 ns outAsel\[4\]~9 6 COMB LCCOMB_X2_Y10_N20 2 " "Info: 6: + IC(0.527 ns) + CELL(0.178 ns) = 9.673 ns; Loc. = LCCOMB_X2_Y10_N20; Fanout = 2; COMB Node = 'outAsel\[4\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { addSub:addSubtractor|Add0~16 outAsel[4]~9 } "NODE_NAME" } } { "dp3.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/dp3.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.413 ns) 10.387 ns register:regA\|Output\[4\] 7 REG LCFF_X2_Y10_N17 5 " "Info: 7: + IC(0.301 ns) + CELL(0.413 ns) = 10.387 ns; Loc. = LCFF_X2_Y10_N17; Fanout = 5; REG Node = 'register:regA\|Output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { outAsel[4]~9 register:regA|Output[4] } "NODE_NAME" } } { "register.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.752 ns ( 26.49 % ) " "Info: Total cell delay = 2.752 ns ( 26.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.635 ns ( 73.51 % ) " "Info: Total interconnect delay = 7.635 ns ( 73.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.387 ns" { dp1In[2] addSub:addSubtractor|Add0~9 addSub:addSubtractor|Add0~11 addSub:addSubtractor|Add0~14 addSub:addSubtractor|Add0~16 outAsel[4]~9 register:regA|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.387 ns" { dp1In[2] {} dp1In[2]~combout {} addSub:addSubtractor|Add0~9 {} addSub:addSubtractor|Add0~11 {} addSub:addSubtractor|Add0~14 {} addSub:addSubtractor|Add0~16 {} outAsel[4]~9 {} register:regA|Output[4] {} } { 0.000ns 0.000ns 5.737ns 1.070ns 0.000ns 0.000ns 0.527ns 0.301ns } { 0.000ns 0.834ns 0.178ns 0.517ns 0.174ns 0.458ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "register.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.855 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dp3.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/dp3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dp3.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/dp3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.855 ns register:regA\|Output\[4\] 3 REG LCFF_X2_Y10_N17 5 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.855 ns; Loc. = LCFF_X2_Y10_N17; Fanout = 5; REG Node = 'register:regA\|Output\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clock~clkctrl register:regA|Output[4] } "NODE_NAME" } } { "register.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.02 % ) " "Info: Total cell delay = 1.628 ns ( 57.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 42.98 % ) " "Info: Total interconnect delay = 1.227 ns ( 42.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl register:regA|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[4] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.387 ns" { dp1In[2] addSub:addSubtractor|Add0~9 addSub:addSubtractor|Add0~11 addSub:addSubtractor|Add0~14 addSub:addSubtractor|Add0~16 outAsel[4]~9 register:regA|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.387 ns" { dp1In[2] {} dp1In[2]~combout {} addSub:addSubtractor|Add0~9 {} addSub:addSubtractor|Add0~11 {} addSub:addSubtractor|Add0~14 {} addSub:addSubtractor|Add0~16 {} outAsel[4]~9 {} register:regA|Output[4] {} } { 0.000ns 0.000ns 5.737ns 1.070ns 0.000ns 0.000ns 0.527ns 0.301ns } { 0.000ns 0.834ns 0.178ns 0.517ns 0.174ns 0.458ns 0.178ns 0.413ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { clock clock~clkctrl register:regA|Output[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[4] {} } { 0.000ns 0.000ns 0.238ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock mOutput\[3\] register:regA\|Output\[3\] 10.526 ns register " "Info: tco from clock \"clock\" to destination pin \"mOutput\[3\]\" through register \"register:regA\|Output\[3\]\" is 10.526 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.854 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dp3.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/dp3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dp3.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/dp3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns register:regA\|Output\[3\] 3 REG LCFF_X1_Y10_N3 5 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X1_Y10_N3; Fanout = 5; REG Node = 'register:regA\|Output\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl register:regA|Output[3] } "NODE_NAME" } } { "register.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl register:regA|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[3] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "register.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.395 ns + Longest register pin " "Info: + Longest register to pin delay is 7.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register:regA\|Output\[3\] 1 REG LCFF_X1_Y10_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y10_N3; Fanout = 5; REG Node = 'register:regA\|Output\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { register:regA|Output[3] } "NODE_NAME" } } { "register.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.545 ns) + CELL(2.850 ns) 7.395 ns mOutput\[3\] 2 PIN PIN_T21 0 " "Info: 2: + IC(4.545 ns) + CELL(2.850 ns) = 7.395 ns; Loc. = PIN_T21; Fanout = 0; PIN Node = 'mOutput\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.395 ns" { register:regA|Output[3] mOutput[3] } "NODE_NAME" } } { "dp3.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/dp3.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 38.54 % ) " "Info: Total cell delay = 2.850 ns ( 38.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.545 ns ( 61.46 % ) " "Info: Total interconnect delay = 4.545 ns ( 61.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.395 ns" { register:regA|Output[3] mOutput[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.395 ns" { register:regA|Output[3] {} mOutput[3] {} } { 0.000ns 4.545ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl register:regA|Output[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[3] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.395 ns" { register:regA|Output[3] mOutput[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.395 ns" { register:regA|Output[3] {} mOutput[3] {} } { 0.000ns 4.545ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "dp1In\[2\] OutAsel\[4\] 14.240 ns Longest " "Info: Longest tpd from source pin \"dp1In\[2\]\" to destination pin \"OutAsel\[4\]\" is 14.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.834 ns) 0.834 ns dp1In\[2\] 1 PIN PIN_J2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_J2; Fanout = 2; PIN Node = 'dp1In\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { dp1In[2] } "NODE_NAME" } } { "dp3.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/dp3.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.737 ns) + CELL(0.178 ns) 6.749 ns addSub:addSubtractor\|Add0~9 2 COMB LCCOMB_X2_Y10_N10 2 " "Info: 2: + IC(5.737 ns) + CELL(0.178 ns) = 6.749 ns; Loc. = LCCOMB_X2_Y10_N10; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.915 ns" { dp1In[2] addSub:addSubtractor|Add0~9 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.517 ns) 8.336 ns addSub:addSubtractor\|Add0~11 3 COMB LCCOMB_X1_Y10_N12 2 " "Info: 3: + IC(1.070 ns) + CELL(0.517 ns) = 8.336 ns; Loc. = LCCOMB_X1_Y10_N12; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { addSub:addSubtractor|Add0~9 addSub:addSubtractor|Add0~11 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 8.510 ns addSub:addSubtractor\|Add0~14 4 COMB LCCOMB_X1_Y10_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.174 ns) = 8.510 ns; Loc. = LCCOMB_X1_Y10_N14; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { addSub:addSubtractor|Add0~11 addSub:addSubtractor|Add0~14 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.968 ns addSub:addSubtractor\|Add0~16 5 COMB LCCOMB_X1_Y10_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.458 ns) = 8.968 ns; Loc. = LCCOMB_X1_Y10_N16; Fanout = 2; COMB Node = 'addSub:addSubtractor\|Add0~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { addSub:addSubtractor|Add0~14 addSub:addSubtractor|Add0~16 } "NODE_NAME" } } { "addSub.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/addSub.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.178 ns) 9.673 ns outAsel\[4\]~9 6 COMB LCCOMB_X2_Y10_N20 2 " "Info: 6: + IC(0.527 ns) + CELL(0.178 ns) = 9.673 ns; Loc. = LCCOMB_X2_Y10_N20; Fanout = 2; COMB Node = 'outAsel\[4\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { addSub:addSubtractor|Add0~16 outAsel[4]~9 } "NODE_NAME" } } { "dp3.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/dp3.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.717 ns) + CELL(2.850 ns) 14.240 ns OutAsel\[4\] 7 PIN PIN_F1 0 " "Info: 7: + IC(1.717 ns) + CELL(2.850 ns) = 14.240 ns; Loc. = PIN_F1; Fanout = 0; PIN Node = 'OutAsel\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.567 ns" { outAsel[4]~9 OutAsel[4] } "NODE_NAME" } } { "dp3.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/dp3.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.189 ns ( 36.44 % ) " "Info: Total cell delay = 5.189 ns ( 36.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.051 ns ( 63.56 % ) " "Info: Total interconnect delay = 9.051 ns ( 63.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.240 ns" { dp1In[2] addSub:addSubtractor|Add0~9 addSub:addSubtractor|Add0~11 addSub:addSubtractor|Add0~14 addSub:addSubtractor|Add0~16 outAsel[4]~9 OutAsel[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.240 ns" { dp1In[2] {} dp1In[2]~combout {} addSub:addSubtractor|Add0~9 {} addSub:addSubtractor|Add0~11 {} addSub:addSubtractor|Add0~14 {} addSub:addSubtractor|Add0~16 {} outAsel[4]~9 {} OutAsel[4] {} } { 0.000ns 0.000ns 5.737ns 1.070ns 0.000ns 0.000ns 0.527ns 1.717ns } { 0.000ns 0.834ns 0.178ns 0.517ns 0.174ns 0.458ns 0.178ns 2.850ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "register:regA\|Output\[2\] Asel\[0\] clock -3.030 ns register " "Info: th for register \"register:regA\|Output\[2\]\" (data pin = \"Asel\[0\]\", clock pin = \"clock\") is -3.030 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.854 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "dp3.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/dp3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "dp3.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/dp3.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns register:regA\|Output\[2\] 3 REG LCFF_X1_Y10_N5 5 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X1_Y10_N5; Fanout = 5; REG Node = 'register:regA\|Output\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl register:regA|Output[2] } "NODE_NAME" } } { "register.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl register:regA|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[2] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "register.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.170 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns Asel\[0\] 1 PIN PIN_N3 16 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_N3; Fanout = 16; PIN Node = 'Asel\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Asel[0] } "NODE_NAME" } } { "dp3.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/dp3.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.908 ns) + CELL(0.322 ns) 6.074 ns outAsel\[2\]~5 2 COMB LCCOMB_X1_Y10_N4 2 " "Info: 2: + IC(4.908 ns) + CELL(0.322 ns) = 6.074 ns; Loc. = LCCOMB_X1_Y10_N4; Fanout = 2; COMB Node = 'outAsel\[2\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.230 ns" { Asel[0] outAsel[2]~5 } "NODE_NAME" } } { "dp3.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/dp3.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.170 ns register:regA\|Output\[2\] 3 REG LCFF_X1_Y10_N5 5 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.170 ns; Loc. = LCFF_X1_Y10_N5; Fanout = 5; REG Node = 'register:regA\|Output\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { outAsel[2]~5 register:regA|Output[2] } "NODE_NAME" } } { "register.v" "" { Text "C:/LouiseLOXOXLOLXO/School/Degree/Sem2/sem2Michelle/Lab2/DP3/register.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.262 ns ( 20.45 % ) " "Info: Total cell delay = 1.262 ns ( 20.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.908 ns ( 79.55 % ) " "Info: Total interconnect delay = 4.908 ns ( 79.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.170 ns" { Asel[0] outAsel[2]~5 register:regA|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.170 ns" { Asel[0] {} Asel[0]~combout {} outAsel[2]~5 {} register:regA|Output[2] {} } { 0.000ns 0.000ns 4.908ns 0.000ns } { 0.000ns 0.844ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clock clock~clkctrl register:regA|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clock {} clock~combout {} clock~clkctrl {} register:regA|Output[2] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.170 ns" { Asel[0] outAsel[2]~5 register:regA|Output[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.170 ns" { Asel[0] {} Asel[0]~combout {} outAsel[2]~5 {} register:regA|Output[2] {} } { 0.000ns 0.000ns 4.908ns 0.000ns } { 0.000ns 0.844ns 0.322ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 21:32:18 2015 " "Info: Processing ended: Mon Nov 23 21:32:18 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
