pm_runtime_put_sync	,	F_15
plane	,	V_49
num_crtcs	,	V_44
ENOMEM	,	V_62
RGB1	,	V_29
RGB2	,	V_30
REG_MDP4_PIPE_FETCH_CONFIG	,	F_12
mdp4_hw_init	,	F_1
REG_MDP4_DMA_S_OP_MODE	,	V_33
drm_device	,	V_4
dev	,	V_5
iommu	,	V_69
kms_funcs	,	V_65
id	,	V_74
mdp4_write	,	F_9
REG_MDP4_PIPE_OP_MODE	,	F_13
ARRAY_SIZE	,	F_43
clk	,	V_11
to_mdp4_kms	,	F_2
"dsi_pll_vddio"	,	L_14
FIELD	,	F_5
encoders	,	V_54
dsi_pll_vddio	,	V_20
version	,	V_6
encoder	,	V_37
msm_register_iommu	,	F_44
crtc	,	V_51
"found MDP version v%d.%d"	,	L_1
fail	,	V_52
mdp4_destroy	,	F_20
"modeset_init failed: %d\n"	,	L_24
"failed to construct crtc for DMA_E\n"	,	L_8
hdmi_init	,	F_32
"no iommu\n"	,	L_22
mdp4_kms_init	,	F_33
GFP_KERNEL	,	V_61
drm_plane	,	V_48
"failed to enable regulator vdd: %d\n"	,	L_16
"failed to get lut_clk\n"	,	L_21
mdp4_dtv_round_pixclk	,	F_17
""	,	L_6
mdp4_read	,	F_4
kfree	,	F_21
REG_MDP4_VERSION	,	V_13
"failed to get core_clk\n"	,	L_18
mdp4_platform_config	,	V_59
devm_regulator_get	,	F_37
DMA_P	,	V_25
out	,	V_17
kms	,	V_2
REG_MDP4_OVLP_CSC_CONFIG	,	F_14
file	,	V_39
mdp4_kms	,	V_3
drm_crtc	,	V_50
platformdev	,	V_58
"failed to allocate kms\n"	,	L_11
REG_MDP4_CS_CONTROLLER0	,	V_21
clk_prepare_enable	,	F_25
REG_MDP4_CS_CONTROLLER1	,	V_22
"unexpected MDP version: v%d.%d\n"	,	L_2
mdp4_enable	,	F_24
uint32_t	,	T_1
i	,	V_43
pm_runtime_get_sync	,	F_3
mdp4_disable	,	F_22
mdp4_plane_init	,	F_27
REG_MDP4_RESET_STATUS	,	V_34
REG_MDP4_DTV_ENABLE	,	V_70
REG_MDP4_DSI_ENABLE	,	V_72
msm_ioremap	,	F_36
vdd	,	V_67
dsi_pll_vdda	,	V_19
REG_MDP4_PORTMAP_MODE	,	V_23
DMA_E	,	V_26
platform_device	,	V_56
config	,	V_60
ERR_PTR	,	F_45
minor	,	V_8
"MDP4"	,	L_12
mdp4_crtc_cancel_pending_flip	,	F_19
pclk	,	V_46
mdelay	,	F_41
REG_MDP4_LCDC_ENABLE	,	V_71
DBG	,	F_6
REG_MDP4_READ_CNFG	,	V_24
possible_crtcs	,	V_53
pdev	,	V_57
drm_encoder	,	V_36
max_clk	,	V_68
major	,	V_7
"failed to register mdp4 iommu: %d\n"	,	L_23
"vdd"	,	L_15
"failed to construct DTV encoder\n"	,	L_9
priv	,	V_41
mdp4_crtc_init	,	F_30
"fetch config: dmap=%02x, vg=%02x"	,	L_5
iommu_ports	,	V_73
ret	,	V_12
VG2	,	V_28
VG1	,	V_27
msm_get_iommu_domain	,	F_48
rev	,	V_18
mdp4_round_pixclk	,	F_16
modeset_init	,	F_26
REG_MDP4_DMA_FETCH_CONFIG	,	F_11
PTR_ERR	,	F_29
clk_get_rate	,	F_10
REG_MDP4_LAYERMIXER_IN_CFG_UPDATE_METHOD	,	V_31
"failed to initialize HDMI\n"	,	L_10
regulator_set_voltage	,	F_8
lut_clk	,	V_47
"lut_clk"	,	L_20
crtcs	,	V_45
clk_set_rate	,	F_40
REG_MDP4_DMA_P_OP_MODE	,	V_32
dmap_cfg	,	V_9
MDP4_VERSION_MAJOR	,	V_14
ENXIO	,	V_16
MDP4_VERSION_MINOR	,	V_15
mdp4_dtv_encoder_init	,	F_31
dev_err	,	F_7
mdp4_preclose	,	F_18
CONFIG_OF	,	F_46
"failed to construct plane for RGB1\n"	,	L_7
DISPLAY_READ_DOMAIN	,	V_75
rate	,	V_35
kzalloc	,	F_35
"failed to set dsi_pll_vdda voltage: %d\n"	,	L_3
"iface_clk"	,	L_19
"core_clk"	,	L_17
devm_clk_get	,	F_39
vg_cfg	,	V_10
msm_kms	,	V_1
msm_drm_private	,	V_40
clk_disable_unprepare	,	F_23
msm_iommu_attach	,	F_42
"failed to set dsi_pll_vddio voltage: %d\n"	,	L_4
dev_private	,	V_42
num_encoders	,	V_55
mmio	,	V_66
mdp4_get_config	,	F_34
"dsi_pll_vdda"	,	L_13
drm_file	,	V_38
regulator_enable	,	F_38
funcs	,	V_64
cpu_is_apq8064	,	F_47
IS_ERR	,	F_28
base	,	V_63
