// Seed: 161576249
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  initial begin
    if (1) id_2 = 1'h0;
    else #1;
  end
  time id_6 = id_1;
  wire id_7;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    input supply0 id_2,
    input supply1 id_3
    , id_22, id_23,
    input tri0 id_4,
    output supply1 id_5,
    output wor id_6,
    output tri1 id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri1 id_10,
    input tri0 id_11,
    input wire id_12
    , id_24,
    input wire id_13
    , id_25,
    input wand id_14,
    output tri0 id_15,
    output tri1 id_16,
    input supply1 id_17,
    input wand id_18,
    output tri1 id_19,
    output supply0 id_20
);
  assign id_0 = !(1);
  always @(posedge "" == 1 or posedge 1) id_16 = id_14;
  module_0(
      id_22, id_22, id_25, id_22
  );
endmodule
