TimeQuest Timing Analyzer report for S4PU-16
Fri Oct 19 20:34:48 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Recovery: 'CLOCK_50'
 15. Slow Model Removal: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'CLOCK_50'
 17. Setup Times
 18. Hold Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'CLOCK_50'
 25. Fast Model Hold: 'CLOCK_50'
 26. Fast Model Recovery: 'CLOCK_50'
 27. Fast Model Removal: 'CLOCK_50'
 28. Fast Model Minimum Pulse Width: 'CLOCK_50'
 29. Setup Times
 30. Hold Times
 31. Multicorner Timing Analysis Summary
 32. Setup Times
 33. Hold Times
 34. Setup Transfers
 35. Hold Transfers
 36. Recovery Transfers
 37. Removal Transfers
 38. Report TCCS
 39. Report RSKM
 40. Unconstrained Paths
 41. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; S4PU-16                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------+
; SDC File List                                                                                    ;
+--------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                ; Status ; Read at                  ;
+--------------------------------------------------------------+--------+--------------------------+
; S4PU-16.out.sdc                                              ; OK     ; Fri Oct 19 20:34:47 2018 ;
; integration/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Fri Oct 19 20:34:47 2018 ;
; integration/synthesis/submodules/integration_nios2_cpu.sdc   ; OK     ; Fri Oct 19 20:34:47 2018 ;
+--------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 48.89 MHz ; 48.89 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -0.452 ; -0.718        ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.391 ; 0.000         ;
+----------+-------+---------------+


+-----------------------------------+
; Slow Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 14.856 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 2.783 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+-------+---------------------+
; Clock    ; Slack ; End Point TNS       ;
+----------+-------+---------------------+
; CLOCK_50 ; 7.500 ; 0.000               ;
+----------+-------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.452 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_we_reg         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.035     ; 19.453     ;
; -0.452 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg0   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.035     ; 19.453     ;
; -0.452 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.035     ; 19.453     ;
; -0.452 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg2   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.035     ; 19.453     ;
; -0.452 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg3   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.035     ; 19.453     ;
; -0.452 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg4   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.035     ; 19.453     ;
; -0.452 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg5   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.035     ; 19.453     ;
; -0.452 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg6   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.035     ; 19.453     ;
; -0.452 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg7   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.035     ; 19.453     ;
; -0.452 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg8   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.035     ; 19.453     ;
; -0.452 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg9   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.035     ; 19.453     ;
; -0.452 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg10  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.035     ; 19.453     ;
; -0.452 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg11  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.035     ; 19.453     ;
; -0.399 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_we_reg        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.138     ; 19.297     ;
; -0.399 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg0  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.138     ; 19.297     ;
; -0.399 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg1  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.138     ; 19.297     ;
; -0.399 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg2  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.138     ; 19.297     ;
; -0.399 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg3  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.138     ; 19.297     ;
; -0.399 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg4  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.138     ; 19.297     ;
; -0.399 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg5  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.138     ; 19.297     ;
; -0.399 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg6  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.138     ; 19.297     ;
; -0.399 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg7  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.138     ; 19.297     ;
; -0.399 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg8  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.138     ; 19.297     ;
; -0.399 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg9  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.138     ; 19.297     ;
; -0.399 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg10 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.138     ; 19.297     ;
; -0.399 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg11 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.138     ; 19.297     ;
; -0.266 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_we_reg         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.850     ; 19.452     ;
; -0.266 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg0   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.850     ; 19.452     ;
; -0.266 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.850     ; 19.452     ;
; -0.266 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg2   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.850     ; 19.452     ;
; -0.266 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg3   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.850     ; 19.452     ;
; -0.266 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg4   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.850     ; 19.452     ;
; -0.266 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg5   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.850     ; 19.452     ;
; -0.266 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg6   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.850     ; 19.452     ;
; -0.266 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg7   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.850     ; 19.452     ;
; -0.266 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg8   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.850     ; 19.452     ;
; -0.266 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg9   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.850     ; 19.452     ;
; -0.266 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg10  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.850     ; 19.452     ;
; -0.266 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg11  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.850     ; 19.452     ;
; -0.213 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_we_reg        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.953     ; 19.296     ;
; -0.213 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg0  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.953     ; 19.296     ;
; -0.213 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg1  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.953     ; 19.296     ;
; -0.213 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg2  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.953     ; 19.296     ;
; -0.213 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg3  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.953     ; 19.296     ;
; -0.213 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg4  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.953     ; 19.296     ;
; -0.213 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg5  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.953     ; 19.296     ;
; -0.213 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg6  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.953     ; 19.296     ;
; -0.213 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg7  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.953     ; 19.296     ;
; -0.213 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg8  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.953     ; 19.296     ;
; -0.213 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg9  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.953     ; 19.296     ;
; -0.213 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg10 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.953     ; 19.296     ;
; -0.213 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg11 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.953     ; 19.296     ;
; -0.206 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_we_reg        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.515     ; 18.727     ;
; -0.206 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg0  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.515     ; 18.727     ;
; -0.206 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg1  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.515     ; 18.727     ;
; -0.206 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg2  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.515     ; 18.727     ;
; -0.206 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg3  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.515     ; 18.727     ;
; -0.206 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg4  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.515     ; 18.727     ;
; -0.206 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg5  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.515     ; 18.727     ;
; -0.206 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg6  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.515     ; 18.727     ;
; -0.206 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg7  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.515     ; 18.727     ;
; -0.206 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg8  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.515     ; 18.727     ;
; -0.206 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg9  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.515     ; 18.727     ;
; -0.206 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg10 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.515     ; 18.727     ;
; -0.206 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg11 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.515     ; 18.727     ;
; -0.189 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_we_reg        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 19.404     ;
; -0.189 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg0  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 19.404     ;
; -0.189 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg1  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 19.404     ;
; -0.189 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg2  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 19.404     ;
; -0.189 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg3  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 19.404     ;
; -0.189 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg4  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 19.404     ;
; -0.189 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg5  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 19.404     ;
; -0.189 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg6  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 19.404     ;
; -0.189 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg7  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 19.404     ;
; -0.189 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg8  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 19.404     ;
; -0.189 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg9  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 19.404     ;
; -0.189 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg10 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 19.404     ;
; -0.189 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg11 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.821     ; 19.404     ;
; -0.185 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_we_reg        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.132     ; 19.089     ;
; -0.185 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg0  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.132     ; 19.089     ;
; -0.185 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg1  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.132     ; 19.089     ;
; -0.185 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg2  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.132     ; 19.089     ;
; -0.185 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg3  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.132     ; 19.089     ;
; -0.185 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg4  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.132     ; 19.089     ;
; -0.185 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg5  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.132     ; 19.089     ;
; -0.185 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg6  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.132     ; 19.089     ;
; -0.185 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg7  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.132     ; 19.089     ;
; -0.185 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg8  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.132     ; 19.089     ;
; -0.185 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg9  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.132     ; 19.089     ;
; -0.185 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg10 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.132     ; 19.089     ;
; -0.185 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg11 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.132     ; 19.089     ;
; -0.160 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_we_reg        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.571     ; 18.625     ;
; -0.160 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg0  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.571     ; 18.625     ;
; -0.160 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg1  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.571     ; 18.625     ;
; -0.160 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg2  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.571     ; 18.625     ;
; -0.160 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg3  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.571     ; 18.625     ;
; -0.160 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg4  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.571     ; 18.625     ;
; -0.160 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg5  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.571     ; 18.625     ;
; -0.160 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg6  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.571     ; 18.625     ;
; -0.160 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg7  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -1.571     ; 18.625     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.657      ;
; 0.508 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_0                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_1                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.818      ;
; 0.797 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.107      ;
; 0.804 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.809 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.075      ;
; 0.811 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.077      ;
; 0.812 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.078      ;
; 0.820 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.086      ;
; 0.821 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.087      ;
; 0.821 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.087      ;
; 0.835 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.101      ;
; 0.846 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.113      ;
; 0.849 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.115      ;
; 0.850 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.116      ;
; 0.851 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.117      ;
; 0.887 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.638      ; 1.759      ;
; 0.887 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.638      ; 1.759      ;
; 0.887 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.638      ; 1.759      ;
; 0.887 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.638      ; 1.759      ;
; 0.991 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.257      ;
; 1.022 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.288      ;
; 1.050 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|address_reg_a[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.285      ; 1.601      ;
; 1.162 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg4                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.794      ; 2.190      ;
; 1.171 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg4                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.964      ; 2.369      ;
; 1.171 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg4                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.964      ; 2.369      ;
; 1.171 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg4                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.964      ; 2.369      ;
; 1.171 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg4                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.964      ; 2.369      ;
; 1.172 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a23~porta_address_reg1                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.634      ; 2.040      ;
; 1.172 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a23~porta_address_reg1                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.634      ; 2.040      ;
; 1.172 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a23~porta_address_reg1                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.634      ; 2.040      ;
; 1.172 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a23~porta_address_reg1                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.634      ; 2.040      ;
; 1.173 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                              ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.286      ; 1.693      ;
; 1.174 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                              ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.286      ; 1.694      ;
; 1.177 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET                                               ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg4                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.879      ;
; 1.179 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a29~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.677      ; 2.090      ;
; 1.179 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a29~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.677      ; 2.090      ;
; 1.179 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a29~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.677      ; 2.090      ;
; 1.179 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a29~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.677      ; 2.090      ;
; 1.180 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a32~porta_address_reg1                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.965      ; 2.379      ;
; 1.180 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a32~porta_address_reg1                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.965      ; 2.379      ;
; 1.180 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a32~porta_address_reg1                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.965      ; 2.379      ;
; 1.180 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a32~porta_address_reg1                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.965      ; 2.379      ;
; 1.182 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a17~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.671      ; 2.087      ;
; 1.182 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a17~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.671      ; 2.087      ;
; 1.182 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a17~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.671      ; 2.087      ;
; 1.182 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a17~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.671      ; 2.087      ;
; 1.186 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg4                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.638      ; 2.058      ;
; 1.186 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg4                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.638      ; 2.058      ;
; 1.186 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg4                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.638      ; 2.058      ;
; 1.186 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg4                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.638      ; 2.058      ;
; 1.187 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.453      ;
; 1.190 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.964      ; 2.388      ;
; 1.190 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.964      ; 2.388      ;
; 1.190 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.964      ; 2.388      ;
; 1.190 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.964      ; 2.388      ;
; 1.191 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.994      ; 2.419      ;
; 1.191 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.994      ; 2.419      ;
; 1.191 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.994      ; 2.419      ;
; 1.191 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.994      ; 2.419      ;
; 1.194 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.460      ;
; 1.195 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a13~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.978      ; 2.407      ;
; 1.195 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a13~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.978      ; 2.407      ;
; 1.195 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a13~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.978      ; 2.407      ;
; 1.195 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a13~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.978      ; 2.407      ;
; 1.202 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0                                           ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.556      ;
; 1.203 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.469      ;
; 1.204 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.660      ; 2.098      ;
; 1.204 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.988      ; 2.426      ;
; 1.204 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.470      ;
; 1.204 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.660      ; 2.098      ;
; 1.204 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.660      ; 2.098      ;
; 1.204 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.660      ; 2.098      ;
; 1.204 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.988      ; 2.426      ;
; 1.204 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.988      ; 2.426      ;
; 1.204 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.988      ; 2.426      ;
; 1.207 ; S4PU_Daughterboard:U0|last_address[1]                                                                                  ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.623      ; 2.064      ;
; 1.207 ; S4PU_Daughterboard:U0|last_address[0]                                                                                  ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.623      ; 2.064      ;
; 1.208 ; S4PU_Daughterboard:U0|last_address[9]                                                                                  ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.623      ; 2.065      ;
; 1.209 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.662      ; 2.105      ;
; 1.209 ; S4PU_Daughterboard:U0|last_address[13]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.623      ; 2.066      ;
; 1.209 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.662      ; 2.105      ;
; 1.209 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.662      ; 2.105      ;
; 1.209 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.662      ; 2.105      ;
; 1.212 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a20~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.282      ; 2.728      ;
; 1.212 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a20~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.282      ; 2.728      ;
; 1.212 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a20~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.282      ; 2.728      ;
; 1.212 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a20~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.282      ; 2.728      ;
; 1.213 ; S4PU_Daughterboard:U0|last_address[4]                                                                                  ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.623      ; 2.070      ;
; 1.213 ; S4PU_Daughterboard:U0|last_address[7]                                                                                  ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.623      ; 2.070      ;
; 1.213 ; S4PU_Daughterboard:U0|last_address[2]                                                                                  ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.623      ; 2.070      ;
; 1.214 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a21~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.298      ; 2.746      ;
; 1.214 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a21~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.298      ; 2.746      ;
; 1.214 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a21~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.298      ; 2.746      ;
; 1.214 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a21~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 1.298      ; 2.746      ;
; 1.218 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a23~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.634      ; 2.086      ;
; 1.218 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.484      ;
; 1.218 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a23~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.634      ; 2.086      ;
; 1.218 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a23~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.634      ; 2.086      ;
; 1.218 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a23~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.634      ; 2.086      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.856 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.181      ;
; 14.856 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.181      ;
; 14.856 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.181      ;
; 14.856 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.181      ;
; 14.856 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.181      ;
; 14.856 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.181      ;
; 14.856 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.181      ;
; 14.856 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 5.181      ;
; 15.005 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.196     ; 4.835      ;
; 15.005 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.196     ; 4.835      ;
; 15.005 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.196     ; 4.835      ;
; 15.005 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.196     ; 4.835      ;
; 15.005 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.196     ; 4.835      ;
; 15.005 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.196     ; 4.835      ;
; 15.005 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.196     ; 4.835      ;
; 15.005 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.196     ; 4.835      ;
; 15.491 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.546      ;
; 15.491 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.546      ;
; 15.491 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.546      ;
; 15.491 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.546      ;
; 15.491 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.546      ;
; 15.491 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.546      ;
; 15.491 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.546      ;
; 15.491 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.546      ;
; 15.567 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.476      ;
; 15.567 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.476      ;
; 15.567 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.476      ;
; 15.567 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.476      ;
; 15.567 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.476      ;
; 15.567 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.476      ;
; 15.567 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.476      ;
; 15.567 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 4.476      ;
; 15.704 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.321      ;
; 15.704 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.321      ;
; 15.704 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.321      ;
; 15.704 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.321      ;
; 15.704 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.321      ;
; 15.704 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.321      ;
; 15.704 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.321      ;
; 15.704 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.011     ; 4.321      ;
; 15.743 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.294      ;
; 15.743 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.294      ;
; 15.743 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.294      ;
; 15.743 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.294      ;
; 15.743 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.294      ;
; 15.743 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.294      ;
; 15.743 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.294      ;
; 15.743 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.294      ;
; 15.853 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.186      ;
; 15.853 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.186      ;
; 15.853 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.186      ;
; 15.853 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.186      ;
; 15.853 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.186      ;
; 15.853 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.186      ;
; 15.853 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.186      ;
; 15.853 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.186      ;
; 15.870 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.167      ;
; 15.870 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.167      ;
; 15.870 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.167      ;
; 15.870 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.167      ;
; 15.870 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.167      ;
; 15.870 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.167      ;
; 15.870 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.167      ;
; 15.870 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 4.167      ;
; 15.872 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 4.166      ;
; 15.872 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 4.166      ;
; 15.872 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 4.166      ;
; 15.872 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 4.166      ;
; 15.872 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 4.166      ;
; 15.872 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 4.166      ;
; 15.872 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 4.166      ;
; 15.872 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.002      ; 4.166      ;
; 15.883 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.156      ;
; 15.883 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.156      ;
; 15.883 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.156      ;
; 15.883 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.156      ;
; 15.883 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.156      ;
; 15.883 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.156      ;
; 15.883 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.156      ;
; 15.883 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 4.156      ;
; 16.125 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.045      ; 3.956      ;
; 16.125 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.045      ; 3.956      ;
; 16.125 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.045      ; 3.956      ;
; 16.125 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.045      ; 3.956      ;
; 16.125 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.045      ; 3.956      ;
; 16.125 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.045      ; 3.956      ;
; 16.125 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.045      ; 3.956      ;
; 16.125 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.045      ; 3.956      ;
; 16.172 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 3.953      ;
; 16.172 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 3.867      ;
; 16.172 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 3.953      ;
; 16.172 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 3.867      ;
; 16.172 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 3.953      ;
; 16.172 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 3.867      ;
; 16.172 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 3.953      ;
; 16.172 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 3.867      ;
; 16.172 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 3.953      ;
; 16.172 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 3.867      ;
; 16.172 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.089      ; 3.953      ;
; 16.172 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.003      ; 3.867      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.783 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 3.057      ;
; 2.783 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 3.057      ;
; 2.783 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 3.057      ;
; 2.783 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 3.057      ;
; 2.783 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 3.057      ;
; 2.783 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 3.057      ;
; 2.783 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 3.057      ;
; 2.783 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.008      ; 3.057      ;
; 2.928 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 3.240      ;
; 2.928 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 3.240      ;
; 2.928 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 3.240      ;
; 2.928 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 3.240      ;
; 2.928 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 3.240      ;
; 2.928 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 3.240      ;
; 2.928 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 3.240      ;
; 2.928 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 3.240      ;
; 2.950 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.310      ;
; 2.950 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.310      ;
; 2.950 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.310      ;
; 2.950 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.310      ;
; 2.950 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.310      ;
; 2.950 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.310      ;
; 2.950 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.310      ;
; 2.950 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 3.310      ;
; 2.967 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.235      ;
; 2.967 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.235      ;
; 2.967 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.235      ;
; 2.967 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.235      ;
; 2.967 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.235      ;
; 2.967 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.235      ;
; 2.967 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.235      ;
; 2.967 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.235      ;
; 3.001 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.270      ;
; 3.001 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.270      ;
; 3.001 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.270      ;
; 3.001 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.270      ;
; 3.001 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.270      ;
; 3.001 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.270      ;
; 3.001 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.270      ;
; 3.001 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.270      ;
; 3.102 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.371      ;
; 3.102 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.371      ;
; 3.102 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.371      ;
; 3.102 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.371      ;
; 3.102 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.371      ;
; 3.102 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.371      ;
; 3.102 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.371      ;
; 3.102 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.371      ;
; 3.186 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.455      ;
; 3.186 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.455      ;
; 3.186 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.455      ;
; 3.186 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.455      ;
; 3.186 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.455      ;
; 3.186 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.455      ;
; 3.186 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.455      ;
; 3.186 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.455      ;
; 3.191 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.458      ;
; 3.191 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.458      ;
; 3.191 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.458      ;
; 3.191 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.458      ;
; 3.191 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.458      ;
; 3.191 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.458      ;
; 3.191 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.458      ;
; 3.191 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.458      ;
; 3.200 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 3.453      ;
; 3.200 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 3.453      ;
; 3.200 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 3.453      ;
; 3.200 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 3.453      ;
; 3.200 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 3.453      ;
; 3.200 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 3.453      ;
; 3.200 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 3.453      ;
; 3.200 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.013     ; 3.453      ;
; 3.235 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.504      ;
; 3.235 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.504      ;
; 3.235 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.504      ;
; 3.235 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.504      ;
; 3.235 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.504      ;
; 3.235 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.504      ;
; 3.235 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.504      ;
; 3.235 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.003      ; 3.504      ;
; 3.330 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.597      ;
; 3.330 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.597      ;
; 3.330 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.597      ;
; 3.330 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.597      ;
; 3.330 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.597      ;
; 3.330 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.597      ;
; 3.330 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.597      ;
; 3.330 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 3.597      ;
; 3.393 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.661      ;
; 3.393 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.661      ;
; 3.393 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.661      ;
; 3.393 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.661      ;
; 3.393 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.661      ;
; 3.393 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.661      ;
; 3.393 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.661      ;
; 3.393 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.661      ;
; 3.397 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.665      ;
; 3.397 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.665      ;
; 3.397 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.665      ;
; 3.397 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 3.665      ;
+-------+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg10   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg10   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg11   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg11   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg12   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg12   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg13   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg13   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg14   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg14   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg15   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg15   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg2    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg2    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg4    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg4    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg5    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg5    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg6    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg6    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg7    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg7    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg8    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg8    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg9    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg9    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a1~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a1~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a2~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a2~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a3~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a3~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a4~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a4~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a5~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a5~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a6~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a6~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a7~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a7~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a8~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a8~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a9~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a9~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 8.119  ; 8.119  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 8.119  ; 8.119  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 10.984 ; 10.984 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 10.984 ; 10.984 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -5.776 ; -5.776 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -5.776 ; -5.776 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -6.808 ; -6.808 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -6.808 ; -6.808 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 10.356 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.048 ; 0.000         ;
+----------+-------+---------------+


+-----------------------------------+
; Fast Model Recovery Summary       ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; 17.565 ; 0.000         ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Removal Summary       ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 1.215 ; 0.000         ;
+----------+-------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+-------+---------------------+
; Clock    ; Slack ; End Point TNS       ;
+----------+-------+---------------------+
; CLOCK_50 ; 7.500 ; 0.000               ;
+----------+-------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                   ; To Node                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.356 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_we_reg         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.462     ; 9.214      ;
; 10.356 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg0   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.462     ; 9.214      ;
; 10.356 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.462     ; 9.214      ;
; 10.356 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg2   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.462     ; 9.214      ;
; 10.356 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg3   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.462     ; 9.214      ;
; 10.356 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg4   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.462     ; 9.214      ;
; 10.356 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg5   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.462     ; 9.214      ;
; 10.356 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg6   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.462     ; 9.214      ;
; 10.356 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg7   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.462     ; 9.214      ;
; 10.356 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg8   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.462     ; 9.214      ;
; 10.356 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg9   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.462     ; 9.214      ;
; 10.356 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg10  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.462     ; 9.214      ;
; 10.356 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg11  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.462     ; 9.214      ;
; 10.382 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_we_reg        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.500     ; 9.150      ;
; 10.382 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg0  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.500     ; 9.150      ;
; 10.382 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg1  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.500     ; 9.150      ;
; 10.382 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg2  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.500     ; 9.150      ;
; 10.382 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg3  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.500     ; 9.150      ;
; 10.382 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg4  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.500     ; 9.150      ;
; 10.382 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg5  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.500     ; 9.150      ;
; 10.382 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg6  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.500     ; 9.150      ;
; 10.382 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg7  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.500     ; 9.150      ;
; 10.382 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg8  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.500     ; 9.150      ;
; 10.382 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg9  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.500     ; 9.150      ;
; 10.382 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg10 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.500     ; 9.150      ;
; 10.382 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg11 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.500     ; 9.150      ;
; 10.386 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_we_reg        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.742     ; 8.904      ;
; 10.386 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg0  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.742     ; 8.904      ;
; 10.386 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg1  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.742     ; 8.904      ;
; 10.386 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg2  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.742     ; 8.904      ;
; 10.386 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg3  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.742     ; 8.904      ;
; 10.386 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg4  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.742     ; 8.904      ;
; 10.386 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg5  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.742     ; 8.904      ;
; 10.386 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg6  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.742     ; 8.904      ;
; 10.386 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg7  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.742     ; 8.904      ;
; 10.386 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg8  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.742     ; 8.904      ;
; 10.386 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg9  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.742     ; 8.904      ;
; 10.386 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg10 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.742     ; 8.904      ;
; 10.386 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a62~porta_address_reg11 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.742     ; 8.904      ;
; 10.397 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_we_reg        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.685     ; 8.950      ;
; 10.397 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg0  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.685     ; 8.950      ;
; 10.397 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg1  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.685     ; 8.950      ;
; 10.397 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg2  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.685     ; 8.950      ;
; 10.397 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg3  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.685     ; 8.950      ;
; 10.397 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg4  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.685     ; 8.950      ;
; 10.397 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg5  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.685     ; 8.950      ;
; 10.397 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg6  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.685     ; 8.950      ;
; 10.397 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg7  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.685     ; 8.950      ;
; 10.397 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg8  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.685     ; 8.950      ;
; 10.397 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg9  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.685     ; 8.950      ;
; 10.397 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg10 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.685     ; 8.950      ;
; 10.397 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a39~porta_address_reg11 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.685     ; 8.950      ;
; 10.411 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_we_reg        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.523     ; 9.098      ;
; 10.411 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg0  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.523     ; 9.098      ;
; 10.411 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg1  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.523     ; 9.098      ;
; 10.411 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg2  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.523     ; 9.098      ;
; 10.411 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg3  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.523     ; 9.098      ;
; 10.411 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg4  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.523     ; 9.098      ;
; 10.411 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg5  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.523     ; 9.098      ;
; 10.411 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg6  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.523     ; 9.098      ;
; 10.411 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg7  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.523     ; 9.098      ;
; 10.411 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg8  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.523     ; 9.098      ;
; 10.411 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg9  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.523     ; 9.098      ;
; 10.411 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg10 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.523     ; 9.098      ;
; 10.411 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a36~porta_address_reg11 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.523     ; 9.098      ;
; 10.453 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_we_reg         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.364     ; 9.215      ;
; 10.453 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg0   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.364     ; 9.215      ;
; 10.453 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg1   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.364     ; 9.215      ;
; 10.453 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg2   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.364     ; 9.215      ;
; 10.453 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg3   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.364     ; 9.215      ;
; 10.453 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg4   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.364     ; 9.215      ;
; 10.453 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg5   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.364     ; 9.215      ;
; 10.453 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg6   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.364     ; 9.215      ;
; 10.453 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg7   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.364     ; 9.215      ;
; 10.453 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg8   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.364     ; 9.215      ;
; 10.453 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg9   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.364     ; 9.215      ;
; 10.453 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg10  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.364     ; 9.215      ;
; 10.453 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a7~porta_address_reg11  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.364     ; 9.215      ;
; 10.458 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a25~porta_we_reg        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.525     ; 9.049      ;
; 10.458 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a25~porta_address_reg0  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.525     ; 9.049      ;
; 10.458 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a25~porta_address_reg1  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.525     ; 9.049      ;
; 10.458 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a25~porta_address_reg2  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.525     ; 9.049      ;
; 10.458 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a25~porta_address_reg3  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.525     ; 9.049      ;
; 10.458 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a25~porta_address_reg4  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.525     ; 9.049      ;
; 10.458 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a25~porta_address_reg5  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.525     ; 9.049      ;
; 10.458 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a25~porta_address_reg6  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.525     ; 9.049      ;
; 10.458 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a25~porta_address_reg7  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.525     ; 9.049      ;
; 10.458 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a25~porta_address_reg8  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.525     ; 9.049      ;
; 10.458 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a25~porta_address_reg9  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.525     ; 9.049      ;
; 10.458 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a25~porta_address_reg10 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.525     ; 9.049      ;
; 10.458 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a25~porta_address_reg11 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.525     ; 9.049      ;
; 10.470 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_we_reg        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.532     ; 9.030      ;
; 10.470 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg0  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.532     ; 9.030      ;
; 10.470 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg1  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.532     ; 9.030      ;
; 10.470 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg2  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.532     ; 9.030      ;
; 10.470 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg3  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.532     ; 9.030      ;
; 10.470 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg4  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.532     ; 9.030      ;
; 10.470 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg5  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.532     ; 9.030      ;
; 10.470 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg6  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.532     ; 9.030      ;
; 10.470 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a41~porta_address_reg7  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.532     ; 9.030      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.048 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_0                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.PICK_1                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.208      ; 0.408      ;
; 0.172 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0                                            ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.208      ; 0.532      ;
; 0.215 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                  ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|Reg:PC_REG|curr_state[0]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.320 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.336      ; 0.794      ;
; 0.320 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.336      ; 0.794      ;
; 0.320 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.336      ; 0.794      ;
; 0.320 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.336      ; 0.794      ;
; 0.359 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.511      ;
; 0.363 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.369 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0                                           ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_1                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.753      ;
; 0.377 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.533      ;
; 0.445 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a29~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 0.956      ;
; 0.445 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg4                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 1.085      ;
; 0.445 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.597      ;
; 0.445 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a29~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 0.956      ;
; 0.445 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a29~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 0.956      ;
; 0.445 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a29~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.373      ; 0.956      ;
; 0.445 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg4                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 1.085      ;
; 0.445 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg4                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 1.085      ;
; 0.445 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg4                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 1.085      ;
; 0.446 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a17~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.367      ; 0.951      ;
; 0.446 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a17~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.367      ; 0.951      ;
; 0.446 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a17~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.367      ; 0.951      ;
; 0.446 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a17~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.367      ; 0.951      ;
; 0.452 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 1.092      ;
; 0.452 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 1.092      ;
; 0.452 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 1.092      ;
; 0.452 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a4~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 1.092      ;
; 0.454 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.606      ;
; 0.456 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.527      ; 1.121      ;
; 0.456 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.527      ; 1.121      ;
; 0.456 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.527      ; 1.121      ;
; 0.456 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a5~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.527      ; 1.121      ;
; 0.458 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a13~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.513      ; 1.109      ;
; 0.458 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a13~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.513      ; 1.109      ;
; 0.458 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a13~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.513      ; 1.109      ;
; 0.458 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a13~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.513      ; 1.109      ;
; 0.460 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a23~porta_address_reg1                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.325      ; 0.923      ;
; 0.460 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg4                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.336      ; 0.934      ;
; 0.460 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a23~porta_address_reg1                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.325      ; 0.923      ;
; 0.460 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a23~porta_address_reg1                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.325      ; 0.923      ;
; 0.460 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a23~porta_address_reg1                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.325      ; 0.923      ;
; 0.460 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg4                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.336      ; 0.934      ;
; 0.460 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg4                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.336      ; 0.934      ;
; 0.460 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg4                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.336      ; 0.934      ;
; 0.461 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a32~porta_address_reg1                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.496      ; 1.095      ;
; 0.461 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a32~porta_address_reg1                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.496      ; 1.095      ;
; 0.461 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a32~porta_address_reg1                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.496      ; 1.095      ;
; 0.461 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a32~porta_address_reg1                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.496      ; 1.095      ;
; 0.464 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.525      ; 1.127      ;
; 0.464 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.525      ; 1.127      ;
; 0.464 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.525      ; 1.127      ;
; 0.464 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a10~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.525      ; 1.127      ;
; 0.465 ; S4PU_Daughterboard:U0|last_address[1]                                                                                  ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.943      ;
; 0.465 ; S4PU_Daughterboard:U0|last_address[9]                                                                                  ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.943      ;
; 0.465 ; S4PU_Daughterboard:U0|last_address[0]                                                                                  ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.943      ;
; 0.466 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a20~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.659      ; 1.263      ;
; 0.466 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a20~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.659      ; 1.263      ;
; 0.466 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a20~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.659      ; 1.263      ;
; 0.466 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a20~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.659      ; 1.263      ;
; 0.467 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                              ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg5 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 0.776      ;
; 0.467 ; S4PU_Daughterboard:U0|last_address[13]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.945      ;
; 0.468 ; S4PU_Daughterboard:U0|last_address[2]                                                                                  ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.946      ;
; 0.469 ; S4PU_Daughterboard:U0|last_address[4]                                                                                  ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.947      ;
; 0.469 ; S4PU_Daughterboard:U0|last_address[7]                                                                                  ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.947      ;
; 0.470 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a21~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.673      ; 1.281      ;
; 0.470 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a21~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.673      ; 1.281      ;
; 0.470 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a21~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.673      ; 1.281      ;
; 0.470 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a21~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.673      ; 1.281      ;
; 0.471 ; S4PU_Daughterboard:U0|last_address[8]                                                                                  ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.949      ;
; 0.473 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL                                              ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.171      ; 0.782      ;
; 0.474 ; S4PU_Daughterboard:U0|last_address[12]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.952      ;
; 0.474 ; S4PU_Daughterboard:U0|last_address[3]                                                                                  ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.952      ;
; 0.475 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.680      ; 1.293      ;
; 0.475 ; S4PU_Daughterboard:U0|last_address[5]                                                                                  ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.953      ;
; 0.475 ; S4PU_Daughterboard:U0|last_address[6]                                                                                  ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a34~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.953      ;
; 0.475 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.680      ; 1.293      ;
; 0.475 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.680      ; 1.293      ;
; 0.475 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a42~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.680      ; 1.293      ;
; 0.478 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.963      ;
; 0.478 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.963      ;
; 0.478 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.963      ;
; 0.478 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a31~porta_address_reg2                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.347      ; 0.963      ;
; 0.479 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 0.970      ;
; 0.479 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 0.970      ;
; 0.479 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 0.970      ;
; 0.479 ; S4PU_Daughterboard:U0|last_address[15]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a0~porta_address_reg2                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.353      ; 0.970      ;
; 0.482 ; S4PU_Daughterboard:U0|last_address[11]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg1                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.621      ; 1.241      ;
; 0.482 ; S4PU_Daughterboard:U0|last_address[10]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg1                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.621      ; 1.241      ;
; 0.482 ; S4PU_Daughterboard:U0|last_address[14]                                                                                 ; S4PU_Daughterboard:U0|main_ram:MAIN_MEMORY|altsyncram:altsyncram_component|altsyncram_l1b1:auto_generated|ram_block1a3~porta_address_reg1                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.621      ; 1.241      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.565 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.467      ;
; 17.565 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.467      ;
; 17.565 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.467      ;
; 17.565 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.467      ;
; 17.565 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.467      ;
; 17.565 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.467      ;
; 17.565 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.467      ;
; 17.565 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_LESS    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.467      ;
; 17.792 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 2.326      ;
; 17.792 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 2.326      ;
; 17.792 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 2.326      ;
; 17.792 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 2.326      ;
; 17.792 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 2.326      ;
; 17.792 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 2.326      ;
; 17.792 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 2.326      ;
; 17.792 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_FALSE    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.086      ; 2.326      ;
; 17.860 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.171      ;
; 17.860 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.171      ;
; 17.860 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.171      ;
; 17.860 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.171      ;
; 17.860 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.171      ;
; 17.860 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.171      ;
; 17.860 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.171      ;
; 17.860 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 2.171      ;
; 17.920 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 2.100      ;
; 17.920 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 2.100      ;
; 17.920 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 2.100      ;
; 17.920 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 2.100      ;
; 17.920 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 2.100      ;
; 17.920 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 2.100      ;
; 17.920 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 2.100      ;
; 17.920 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.IF_TRUE     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.012     ; 2.100      ;
; 17.962 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.070      ;
; 17.962 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.070      ;
; 17.962 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.070      ;
; 17.962 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.070      ;
; 17.962 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.070      ;
; 17.962 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.070      ;
; 17.962 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.070      ;
; 17.962 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_1      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.070      ;
; 18.016 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.017      ;
; 18.016 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.017      ;
; 18.016 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.017      ;
; 18.016 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.017      ;
; 18.016 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.017      ;
; 18.016 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.017      ;
; 18.016 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.017      ;
; 18.016 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_GREATER ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 2.017      ;
; 18.020 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.012      ;
; 18.020 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.012      ;
; 18.020 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.012      ;
; 18.020 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.012      ;
; 18.020 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.012      ;
; 18.020 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.012      ;
; 18.020 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.012      ;
; 18.020 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.012      ;
; 18.029 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.003      ;
; 18.029 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.003      ;
; 18.029 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.003      ;
; 18.029 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.003      ;
; 18.029 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.003      ;
; 18.029 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.003      ;
; 18.029 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.003      ;
; 18.029 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.LIT         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 2.003      ;
; 18.040 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.993      ;
; 18.040 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.993      ;
; 18.040 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.993      ;
; 18.040 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.993      ;
; 18.040 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.993      ;
; 18.040 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.993      ;
; 18.040 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.993      ;
; 18.040 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_XOR     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.993      ;
; 18.070 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 2.145      ;
; 18.070 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 2.145      ;
; 18.070 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 2.145      ;
; 18.070 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 2.145      ;
; 18.070 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 2.145      ;
; 18.070 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 2.145      ;
; 18.070 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 2.145      ;
; 18.070 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 2.145      ;
; 18.162 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.871      ;
; 18.162 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.871      ;
; 18.162 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.871      ;
; 18.162 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.871      ;
; 18.162 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.871      ;
; 18.162 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.871      ;
; 18.162 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.871      ;
; 18.162 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DROP        ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.001      ; 1.871      ;
; 18.199 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 1.832      ;
; 18.199 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 1.832      ;
; 18.199 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 1.832      ;
; 18.199 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 1.832      ;
; 18.199 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 1.832      ;
; 18.199 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 1.832      ;
; 18.199 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 1.832      ;
; 18.199 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.DUP         ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.001     ; 1.832      ;
; 18.242 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.790      ;
; 18.242 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.790      ;
; 18.242 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.790      ;
; 18.242 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_ADD     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.000      ; 1.790      ;
+--------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                      ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.215 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 1.552      ;
; 1.215 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 1.552      ;
; 1.215 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 1.552      ;
; 1.215 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 1.552      ;
; 1.215 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 1.552      ;
; 1.215 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 1.552      ;
; 1.215 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 1.552      ;
; 1.215 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 1.552      ;
; 1.233 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.595      ;
; 1.233 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.595      ;
; 1.233 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.595      ;
; 1.233 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.595      ;
; 1.233 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.595      ;
; 1.233 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.595      ;
; 1.233 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.595      ;
; 1.233 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.595      ;
; 1.250 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.637      ;
; 1.250 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.637      ;
; 1.250 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.637      ;
; 1.250 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.637      ;
; 1.250 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.637      ;
; 1.250 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.637      ;
; 1.250 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.637      ;
; 1.250 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.CALL      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.637      ;
; 1.369 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.187      ; 1.708      ;
; 1.369 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.187      ; 1.708      ;
; 1.369 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.187      ; 1.708      ;
; 1.369 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.187      ; 1.708      ;
; 1.369 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.187      ; 1.708      ;
; 1.369 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.187      ; 1.708      ;
; 1.369 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.187      ; 1.708      ;
; 1.369 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RET       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.187      ; 1.708      ;
; 1.454 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.608      ;
; 1.454 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.608      ;
; 1.454 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.608      ;
; 1.454 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.608      ;
; 1.454 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.608      ;
; 1.454 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.608      ;
; 1.454 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.608      ;
; 1.454 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.TO_R      ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.002      ; 1.608      ;
; 1.458 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.611      ;
; 1.458 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.611      ;
; 1.458 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.611      ;
; 1.458 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.611      ;
; 1.458 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.611      ;
; 1.458 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.611      ;
; 1.458 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.611      ;
; 1.458 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.R_FROM    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|Reg:TOS_POINTER_REG|curr_state[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.611      ;
; 1.494 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.647      ;
; 1.494 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.647      ;
; 1.494 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.647      ;
; 1.494 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.647      ;
; 1.494 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.647      ;
; 1.494 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.647      ;
; 1.494 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.647      ;
; 1.494 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_OR    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.647      ;
; 1.526 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.208      ; 1.886      ;
; 1.526 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.208      ; 1.886      ;
; 1.526 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.208      ; 1.886      ;
; 1.526 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.208      ; 1.886      ;
; 1.526 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.208      ; 1.886      ;
; 1.526 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.208      ; 1.886      ;
; 1.526 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.208      ; 1.886      ;
; 1.526 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.SWAP_0    ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.208      ; 1.886      ;
; 1.536 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.687      ;
; 1.536 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.687      ;
; 1.536 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.687      ;
; 1.536 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.687      ;
; 1.536 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.687      ;
; 1.536 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.687      ;
; 1.536 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.687      ;
; 1.536 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_AND   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.687      ;
; 1.541 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.922      ;
; 1.541 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.922      ;
; 1.541 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.922      ;
; 1.541 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.922      ;
; 1.541 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.922      ;
; 1.541 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.922      ;
; 1.541 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.922      ;
; 1.541 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.STORE_0   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.922      ;
; 1.558 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.711      ;
; 1.558 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.711      ;
; 1.558 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.711      ;
; 1.558 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.711      ;
; 1.558 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.711      ;
; 1.558 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.711      ;
; 1.558 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.711      ;
; 1.558 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_EQUAL ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.711      ;
; 1.575 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.183      ; 1.910      ;
; 1.575 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.183      ; 1.910      ;
; 1.575 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.183      ; 1.910      ;
; 1.575 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.183      ; 1.910      ;
; 1.575 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.183      ; 1.910      ;
; 1.575 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.183      ; 1.910      ;
; 1.575 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.183      ; 1.910      ;
; 1.575 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.RESET     ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.183      ; 1.910      ;
; 1.576 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.729      ;
; 1.576 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.729      ;
; 1.576 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.729      ;
; 1.576 ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.ALU_SUB   ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|Reg:TOS_POINTER_REG|curr_state[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.729      ;
+-------+--------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg1    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg10   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg10   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg11   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg11   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg12   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg12   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg13   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg13   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg14   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg14   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg15   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg15   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg2    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg2    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg3    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg4    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg4    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg5    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg5    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg6    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg6    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg7    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg7    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg8    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg8    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg9    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg9    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg         ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_we_reg         ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a12~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a13~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a14~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a15~porta_memory_reg0   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a1~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a1~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a2~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a2~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a3~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a3~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a4~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a4~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a5~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a5~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a6~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a6~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a7~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a7~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a8~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a8~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a9~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:DATA_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a9~porta_memory_reg0    ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Datapath:OPERATIVE_BLOCK|LIFO_Stack:RETURN_STACK|onchip_ram:MEMORY|altsyncram:altsyncram_component|altsyncram_vsa1:auto_generated|ram_block1a0~porta_datain_reg0  ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 4.277 ; 4.277 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 4.277 ; 4.277 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 5.562 ; 5.562 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 5.562 ; 5.562 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.970 ; -2.970 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.970 ; -2.970 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -3.640 ; -3.640 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -3.640 ; -3.640 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -0.452 ; 0.048 ; 14.856   ; 1.215   ; 7.500               ;
;  CLOCK_50        ; -0.452 ; 0.048 ; 14.856   ; 1.215   ; 7.500               ;
; Design-wide TNS  ; -0.718 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50        ; -0.718 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 8.119  ; 8.119  ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 8.119  ; 8.119  ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; 10.984 ; 10.984 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; 10.984 ; 10.984 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -2.970 ; -2.970 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -2.970 ; -2.970 ; Rise       ; CLOCK_50        ;
; SW[*]     ; CLOCK_50   ; -3.640 ; -3.640 ; Rise       ; CLOCK_50        ;
;  SW[17]   ; CLOCK_50   ; -3.640 ; -3.640 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 34939599 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 34939599 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 232      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 232      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 87    ; 87   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Oct 19 20:34:46 2018
Info: Command: quartus_sta S4PU-16 -c S4PU-16
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_avalon_sc_fifo -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_agent -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_master_translator -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_agent -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_slave_translator -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_traffic_limiter -entity altera_merlin_traffic_limiter -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_merlin_traffic_limiter -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_traffic_limiter -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "altera_reset_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity altera_reset_controller -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity integration -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity integration -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME integration HAS_SOPCINFO 1 GENERATION_ID 1539949976" -entity integration -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_addr_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity integration_addr_router -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_addr_router -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_addr_router -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_addr_router_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity integration_addr_router_001 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_addr_router_001 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_addr_router_001 -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_cmd_xbar_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity integration_cmd_xbar_demux -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_cmd_xbar_demux -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_cmd_xbar_demux -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_cmd_xbar_demux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity integration_cmd_xbar_demux_001 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_cmd_xbar_demux_001 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_cmd_xbar_demux_001 -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_cmd_xbar_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity integration_cmd_xbar_mux -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_cmd_xbar_mux -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_cmd_xbar_mux -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_id_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity integration_id_router -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_id_router -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_id_router -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_id_router_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity integration_id_router_002 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_id_router_002 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_id_router_002 -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_irq_mapper" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity integration_irq_mapper -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_irq_mapper -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_irq_mapper -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_jtag_uart" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity integration_jtag_uart -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity integration_jtag_uart -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_jtag_uart -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_led_pio" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity integration_led_pio -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity integration_led_pio -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_led_pio -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_nios2_cpu" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_qsys -entity integration_nios2_cpu -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_nios2_cpu -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_nios2_cpu -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_onchip_mem_nios2" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity integration_onchip_mem_nios2 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0.1.99.2 -entity integration_onchip_mem_nios2 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_onchip_mem_nios2 -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_rsp_xbar_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity integration_rsp_xbar_demux -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_rsp_xbar_demux -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_rsp_xbar_demux -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_rsp_xbar_demux_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity integration_rsp_xbar_demux_002 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_rsp_xbar_demux_002 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_rsp_xbar_demux_002 -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_rsp_xbar_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity integration_rsp_xbar_mux -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_rsp_xbar_mux -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_rsp_xbar_mux -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_rsp_xbar_mux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity integration_rsp_xbar_mux_001 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_rsp_xbar_mux_001 -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_rsp_xbar_mux_001 -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20013): Ignored assignments for entity "integration_sysid" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sysid_qsys -entity integration_sysid -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity integration_sysid -qip integration/synthesis/integration.qip -library integration was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity integration_sysid -qip integration/synthesis/integration.qip -library integration was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches.
Info (332104): Reading SDC File: 'S4PU-16.out.sdc'
Warning (332174): Ignored filter at S4PU-16.out.sdc(41): clock could not be matched with a port
Warning (332049): Ignored create_clock at S4PU-16.out.sdc(41): Argument <targets> is an empty collection
    Info (332050): create_clock -name {clock} -period 20.000 [get_ports { clock }]
Warning (332174): Ignored filter at S4PU-16.out.sdc(43): altera_reserved_tck could not be matched with a port
Warning (332049): Ignored create_clock at S4PU-16.out.sdc(43): Argument <targets> is an empty collection
    Info (332050): create_clock -name {altera_reserved_tck} -period 20.000 [get_ports {altera_reserved_tck}]
Warning (332174): Ignored filter at S4PU-16.out.sdc(80): altera_reserved_tck could not be matched with a clock
Warning (332174): Ignored filter at S4PU-16.out.sdc(87): *|alt_jtag_atlantic:*|jupdate could not be matched with a register
Warning (332174): Ignored filter at S4PU-16.out.sdc(87): *|alt_jtag_atlantic:*|jupdate1* could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(87): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(87): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(88): *|alt_jtag_atlantic:*|rdata[*] could not be matched with a register
Warning (332174): Ignored filter at S4PU-16.out.sdc(88): *|alt_jtag_atlantic*|td_shift[*] could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(88): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(88): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(89): *|alt_jtag_atlantic:*|read could not be matched with a register
Warning (332174): Ignored filter at S4PU-16.out.sdc(89): *|alt_jtag_atlantic:*|read1* could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(89): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(89): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(90): *|alt_jtag_atlantic:*|read_req could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(90): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}] 
Warning (332174): Ignored filter at S4PU-16.out.sdc(91): *|alt_jtag_atlantic:*|rvalid could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(91): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(91): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(92): *|t_dav could not be matched with a register
Warning (332174): Ignored filter at S4PU-16.out.sdc(92): *|alt_jtag_atlantic:*|tck_t_dav could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(92): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(92): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(93): *|alt_jtag_atlantic:*|user_saw_rvalid could not be matched with a register
Warning (332174): Ignored filter at S4PU-16.out.sdc(93): *|alt_jtag_atlantic:*|rvalid0* could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(93): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(93): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(94): *|alt_jtag_atlantic:*|wdata[*] could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(94): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers *]
Warning (332174): Ignored filter at S4PU-16.out.sdc(95): *|alt_jtag_atlantic:*|write could not be matched with a register
Warning (332174): Ignored filter at S4PU-16.out.sdc(95): *|alt_jtag_atlantic:*|write1* could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(95): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(95): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(96): *|alt_jtag_atlantic:*|write_stalled could not be matched with a register
Warning (332174): Ignored filter at S4PU-16.out.sdc(96): *|alt_jtag_atlantic:*|t_ena* could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(96): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(96): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(97): *|alt_jtag_atlantic:*|t_pause* could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(97): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(97): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(98): *|alt_jtag_atlantic:*|write_valid could not be matched with a register
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(98): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}] 
Warning (332174): Ignored filter at S4PU-16.out.sdc(99): *altera_std_synchronizer:*|din_s1 could not be matched with a keeper
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(99): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Warning (332174): Ignored filter at S4PU-16.out.sdc(100): altera_reserved_tdi could not be matched with a keeper
Warning (332174): Ignored filter at S4PU-16.out.sdc(100): pzdyqx* could not be matched with a keeper
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(100): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(100): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(101): *|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr could not be matched with a pin
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(101): Argument <to> is an empty collection
    Info (332050): set_false_path -to [get_pins -nocase -compatibility_mode {*|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain*|aclr}]
Warning (332174): Ignored filter at S4PU-16.out.sdc(102): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_break:the_integration_nios2_cpu_nios2_oci_break|break_readreg* could not be matched with a keeper
Warning (332174): Ignored filter at S4PU-16.out.sdc(102): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|*sr* could not be matched with a keeper
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(102): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_break:the_integration_nios2_cpu_nios2_oci_break|break_readreg*}] -to [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|*sr*}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(102): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(103): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|*resetlatch could not be matched with a keeper
Warning (332174): Ignored filter at S4PU-16.out.sdc(103): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|*sr[33] could not be matched with a keeper
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(103): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|*resetlatch}] -to [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|*sr[33]}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(103): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(104): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_ready could not be matched with a keeper
Warning (332174): Ignored filter at S4PU-16.out.sdc(104): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|*sr[0] could not be matched with a keeper
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(104): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_ready}] -to [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|*sr[0]}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(104): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(105): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_error could not be matched with a keeper
Warning (332174): Ignored filter at S4PU-16.out.sdc(105): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|*sr[34] could not be matched with a keeper
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(105): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_error}] -to [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|*sr[34]}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(105): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(106): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|*MonDReg* could not be matched with a keeper
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(106): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_ocimem:the_integration_nios2_cpu_nios2_ocimem|*MonDReg*}] -to [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|*sr*}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(106): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(107): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|*jdo* could not be matched with a keeper
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(107): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|*sr*}] -to [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|*jdo*}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(107): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(108): sld_hub:*|irf_reg* could not be matched with a keeper
Warning (332174): Ignored filter at S4PU-16.out.sdc(108): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|ir* could not be matched with a keeper
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(108): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|ir*}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(108): Argument <to> is an empty collection
Warning (332174): Ignored filter at S4PU-16.out.sdc(109): sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] could not be matched with a keeper
Warning (332174): Ignored filter at S4PU-16.out.sdc(109): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_go could not be matched with a keeper
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(109): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_go}]
Warning (332049): Ignored set_false_path at S4PU-16.out.sdc(109): Argument <to> is an empty collection
Info (332104): Reading SDC File: 'integration/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'integration/synthesis/submodules/integration_nios2_cpu.sdc'
Warning (332049): Ignored set_false_path at integration_nios2_cpu.sdc(46): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$integration_nios2_cpu_oci_break_path|break_readreg*] -to [get_keepers *$integration_nios2_cpu_jtag_sr*]
Warning (332049): Ignored set_false_path at integration_nios2_cpu.sdc(46): Argument <to> is an empty collection
Warning (332049): Ignored set_false_path at integration_nios2_cpu.sdc(47): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$integration_nios2_cpu_oci_debug_path|*resetlatch]     -to [get_keepers *$integration_nios2_cpu_jtag_sr[33]]
Warning (332049): Ignored set_false_path at integration_nios2_cpu.sdc(47): Argument <to> is an empty collection
Warning (332049): Ignored set_false_path at integration_nios2_cpu.sdc(48): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$integration_nios2_cpu_oci_debug_path|monitor_ready]  -to [get_keepers *$integration_nios2_cpu_jtag_sr[0]]
Warning (332049): Ignored set_false_path at integration_nios2_cpu.sdc(48): Argument <to> is an empty collection
Warning (332049): Ignored set_false_path at integration_nios2_cpu.sdc(49): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$integration_nios2_cpu_oci_debug_path|monitor_error]  -to [get_keepers *$integration_nios2_cpu_jtag_sr[34]]
Warning (332049): Ignored set_false_path at integration_nios2_cpu.sdc(49): Argument <to> is an empty collection
Warning (332049): Ignored set_false_path at integration_nios2_cpu.sdc(50): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers *$integration_nios2_cpu_ocimem_path|*MonDReg*] -to [get_keepers *$integration_nios2_cpu_jtag_sr*]
Warning (332049): Ignored set_false_path at integration_nios2_cpu.sdc(50): Argument <to> is an empty collection
Warning (332174): Ignored filter at integration_nios2_cpu.sdc(51): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_tck:the_integration_nios2_cpu_jtag_debug_module_tck|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332174): Ignored filter at integration_nios2_cpu.sdc(51): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at integration_nios2_cpu.sdc(51): Argument <from> is not an object ID
    Info (332050): set_false_path -from *$integration_nios2_cpu_jtag_sr*    -to *$integration_nios2_cpu_jtag_sysclk_path|*jdo*
Warning (332049): Ignored set_false_path at integration_nios2_cpu.sdc(51): Argument <to> is not an object ID
Warning (332174): Ignored filter at integration_nios2_cpu.sdc(52): sld_hub:*|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332174): Ignored filter at integration_nios2_cpu.sdc(52): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_jtag_debug_module_wrapper:the_integration_nios2_cpu_jtag_debug_module_wrapper|integration_nios2_cpu_jtag_debug_module_sysclk:the_integration_nios2_cpu_jtag_debug_module_sysclk|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at integration_nios2_cpu.sdc(52): Argument <from> is not an object ID
    Info (332050): set_false_path -from sld_hub:*|irf_reg* -to *$integration_nios2_cpu_jtag_sysclk_path|ir*
Warning (332049): Ignored set_false_path at integration_nios2_cpu.sdc(52): Argument <to> is not an object ID
Warning (332174): Ignored filter at integration_nios2_cpu.sdc(53): sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332174): Ignored filter at integration_nios2_cpu.sdc(53): *integration_nios2_cpu:*|integration_nios2_cpu_nios2_oci:the_integration_nios2_cpu_nios2_oci|integration_nios2_cpu_nios2_oci_debug:the_integration_nios2_cpu_nios2_oci_debug|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at integration_nios2_cpu.sdc(53): Argument <from> is not an object ID
    Info (332050): set_false_path -from sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] -to *$integration_nios2_cpu_oci_debug_path|monitor_go
Warning (332049): Ignored set_false_path at integration_nios2_cpu.sdc(53): Argument <to> is not an object ID
Warning (332125): Found combinational loop of 299 nodes
    Warning (332126): Node "U0|cpu_readdata[1]~29|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~0|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux14~2|combout"
    Warning (332126): Node "U0|Add0~2|dataa"
    Warning (332126): Node "U0|Add0~2|combout"
    Warning (332126): Node "U0|address_range~4|dataa"
    Warning (332126): Node "U0|address_range~4|combout"
    Warning (332126): Node "U0|address_range~8|datac"
    Warning (332126): Node "U0|address_range~8|combout"
    Warning (332126): Node "U0|address_range~9|dataa"
    Warning (332126): Node "U0|address_range~9|combout"
    Warning (332126): Node "U0|LessThan4~0|dataa"
    Warning (332126): Node "U0|LessThan4~0|combout"
    Warning (332126): Node "U0|LessThan4~1|dataa"
    Warning (332126): Node "U0|LessThan4~1|combout"
    Warning (332126): Node "U0|LessThan4~2|datad"
    Warning (332126): Node "U0|LessThan4~2|combout"
    Warning (332126): Node "U0|cpu_readdata[1]~28|datac"
    Warning (332126): Node "U0|cpu_readdata[1]~28|combout"
    Warning (332126): Node "U0|cpu_readdata[1]~29|datac"
    Warning (332126): Node "U0|cpu_readdata[4]~34|datab"
    Warning (332126): Node "U0|cpu_readdata[4]~34|combout"
    Warning (332126): Node "U0|cpu_readdata[4]~35|datab"
    Warning (332126): Node "U0|cpu_readdata[4]~35|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux11~2|combout"
    Warning (332126): Node "U0|Add0~8|dataa"
    Warning (332126): Node "U0|Add0~8|combout"
    Warning (332126): Node "U0|address_range~5|datab"
    Warning (332126): Node "U0|address_range~5|combout"
    Warning (332126): Node "U0|address_range~8|datab"
    Warning (332126): Node "U0|Add0~8|cout"
    Warning (332126): Node "U0|Add0~10|cin"
    Warning (332126): Node "U0|Add0~10|combout"
    Warning (332126): Node "U0|address_range~5|dataa"
    Warning (332126): Node "U0|Add0~10|cout"
    Warning (332126): Node "U0|Add0~12|cin"
    Warning (332126): Node "U0|Add0~12|combout"
    Warning (332126): Node "U0|address_range~5|datac"
    Warning (332126): Node "U0|Add0~12|cout"
    Warning (332126): Node "U0|Add0~14|cin"
    Warning (332126): Node "U0|Add0~14|combout"
    Warning (332126): Node "U0|address_range~5|datad"
    Warning (332126): Node "U0|Add0~14|cout"
    Warning (332126): Node "U0|Add0~16|cin"
    Warning (332126): Node "U0|Add0~16|combout"
    Warning (332126): Node "U0|address_range~6|datac"
    Warning (332126): Node "U0|address_range~6|combout"
    Warning (332126): Node "U0|address_range~8|datad"
    Warning (332126): Node "U0|Add0~16|cout"
    Warning (332126): Node "U0|Add0~18|cin"
    Warning (332126): Node "U0|Add0~18|combout"
    Warning (332126): Node "U0|address_range~6|datab"
    Warning (332126): Node "U0|Add0~18|cout"
    Warning (332126): Node "U0|Add0~20|cin"
    Warning (332126): Node "U0|Add0~20|cout"
    Warning (332126): Node "U0|Add0~22|cin"
    Warning (332126): Node "U0|Add0~22|cout"
    Warning (332126): Node "U0|Add0~24|cin"
    Warning (332126): Node "U0|Add0~24|cout"
    Warning (332126): Node "U0|Add0~26|cin"
    Warning (332126): Node "U0|Add0~26|cout"
    Warning (332126): Node "U0|Add0~28|cin"
    Warning (332126): Node "U0|Add0~28|combout"
    Warning (332126): Node "U0|address_range~7|dataa"
    Warning (332126): Node "U0|address_range~7|combout"
    Warning (332126): Node "U0|address_range~8|dataa"
    Warning (332126): Node "U0|Add0~28|cout"
    Warning (332126): Node "U0|Add0~30|cin"
    Warning (332126): Node "U0|Add0~30|combout"
    Warning (332126): Node "U0|address_range~7|datab"
    Warning (332126): Node "U0|Add0~26|combout"
    Warning (332126): Node "U0|address_range~7|datac"
    Warning (332126): Node "U0|Add0~24|combout"
    Warning (332126): Node "U0|address_range~7|datad"
    Warning (332126): Node "U0|Add0~22|combout"
    Warning (332126): Node "U0|address_range~6|dataa"
    Warning (332126): Node "U0|Add0~20|combout"
    Warning (332126): Node "U0|address_range~6|datad"
    Warning (332126): Node "U0|cpu_readdata[2]~26|datac"
    Warning (332126): Node "U0|cpu_readdata[2]~26|combout"
    Warning (332126): Node "U0|cpu_readdata[2]~27|dataa"
    Warning (332126): Node "U0|cpu_readdata[2]~27|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux13~2|combout"
    Warning (332126): Node "U0|Add0~4|dataa"
    Warning (332126): Node "U0|Add0~4|combout"
    Warning (332126): Node "U0|address_range~4|datab"
    Warning (332126): Node "U0|Add0~4|cout"
    Warning (332126): Node "U0|Add0~6|cin"
    Warning (332126): Node "U0|Add0~6|combout"
    Warning (332126): Node "U0|address_range~4|datad"
    Warning (332126): Node "U0|Add0~6|cout"
    Warning (332126): Node "U0|Add0~8|cin"
    Warning (332126): Node "U0|cpu_readdata[0]~30|datab"
    Warning (332126): Node "U0|cpu_readdata[0]~30|combout"
    Warning (332126): Node "U0|cpu_readdata[0]~31|datac"
    Warning (332126): Node "U0|cpu_readdata[0]~31|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux15~2|combout"
    Warning (332126): Node "U0|Add0~0|dataa"
    Warning (332126): Node "U0|Add0~0|combout"
    Warning (332126): Node "U0|address_range~4|datac"
    Warning (332126): Node "U0|Add0~0|cout"
    Warning (332126): Node "U0|Add0~2|cin"
    Warning (332126): Node "U0|Add0~2|cout"
    Warning (332126): Node "U0|Add0~4|cin"
    Warning (332126): Node "U0|cpu_readdata[6]~18|datab"
    Warning (332126): Node "U0|cpu_readdata[6]~18|combout"
    Warning (332126): Node "U0|cpu_readdata[6]~19|datab"
    Warning (332126): Node "U0|cpu_readdata[6]~19|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux9~2|combout"
    Warning (332126): Node "U0|Add0~12|datab"
    Warning (332126): Node "U0|cpu_readdata[5]~32|datab"
    Warning (332126): Node "U0|cpu_readdata[5]~32|combout"
    Warning (332126): Node "U0|cpu_readdata[5]~33|datab"
    Warning (332126): Node "U0|cpu_readdata[5]~33|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~0|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux10~2|combout"
    Warning (332126): Node "U0|Add0~10|datab"
    Warning (332126): Node "U0|cpu_readdata[3]~24|datac"
    Warning (332126): Node "U0|cpu_readdata[3]~24|combout"
    Warning (332126): Node "U0|cpu_readdata[3]~25|datac"
    Warning (332126): Node "U0|cpu_readdata[3]~25|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~0|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux12~2|combout"
    Warning (332126): Node "U0|Add0~6|datab"
    Warning (332126): Node "U0|cpu_readdata[9]~20|datab"
    Warning (332126): Node "U0|cpu_readdata[9]~20|combout"
    Warning (332126): Node "U0|cpu_readdata[9]~21|datac"
    Warning (332126): Node "U0|cpu_readdata[9]~21|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~0|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux6~2|combout"
    Warning (332126): Node "U0|Add0~18|dataa"
    Warning (332126): Node "U0|cpu_readdata[7]~16|datac"
    Warning (332126): Node "U0|cpu_readdata[7]~16|combout"
    Warning (332126): Node "U0|cpu_readdata[7]~17|dataa"
    Warning (332126): Node "U0|cpu_readdata[7]~17|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~0|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux8~2|combout"
    Warning (332126): Node "U0|Add0~14|dataa"
    Warning (332126): Node "U0|cpu_readdata[10]~8|datab"
    Warning (332126): Node "U0|cpu_readdata[10]~8|combout"
    Warning (332126): Node "U0|cpu_readdata[10]~9|datac"
    Warning (332126): Node "U0|cpu_readdata[10]~9|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux5~2|combout"
    Warning (332126): Node "U0|LessThan4~0|datad"
    Warning (332126): Node "U0|Add0~20|dataa"
    Warning (332126): Node "U0|cpu_readdata[13]~6|datab"
    Warning (332126): Node "U0|cpu_readdata[13]~6|combout"
    Warning (332126): Node "U0|cpu_readdata[13]~7|dataa"
    Warning (332126): Node "U0|cpu_readdata[13]~7|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~2|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux2~3|combout"
    Warning (332126): Node "U0|address_range[13]~10|dataa"
    Warning (332126): Node "U0|address_range[13]~10|combout"
    Warning (332126): Node "U0|LessThan4~2|datab"
    Warning (332126): Node "U0|cpu_readdata~36|datad"
    Warning (332126): Node "U0|cpu_readdata~36|combout"
    Warning (332126): Node "U0|cpu_readdata[1]~28|dataa"
    Warning (332126): Node "U0|cpu_readdata[4]~34|dataa"
    Warning (332126): Node "U0|cpu_readdata[2]~26|datab"
    Warning (332126): Node "U0|cpu_readdata[0]~30|datac"
    Warning (332126): Node "U0|cpu_readdata[6]~18|dataa"
    Warning (332126): Node "U0|cpu_readdata[5]~32|dataa"
    Warning (332126): Node "U0|cpu_readdata[3]~24|dataa"
    Warning (332126): Node "U0|cpu_readdata[9]~20|datac"
    Warning (332126): Node "U0|cpu_readdata[7]~16|datab"
    Warning (332126): Node "U0|cpu_readdata[10]~8|datac"
    Warning (332126): Node "U0|cpu_readdata[14]~12|dataa"
    Warning (332126): Node "U0|cpu_readdata[14]~12|combout"
    Warning (332126): Node "U0|cpu_readdata[14]~13|datac"
    Warning (332126): Node "U0|cpu_readdata[14]~13|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~2|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux1~3|combout"
    Warning (332126): Node "U0|address_range[14]~11|datab"
    Warning (332126): Node "U0|address_range[14]~11|combout"
    Warning (332126): Node "U0|LessThan4~2|datac"
    Warning (332126): Node "U0|cpu_readdata~36|datac"
    Warning (332126): Node "U0|LessThan9~4|datab"
    Warning (332126): Node "U0|LessThan9~4|combout"
    Warning (332126): Node "U0|cpu_readdata[1]~29|datab"
    Warning (332126): Node "U0|cpu_readdata[4]~35|dataa"
    Warning (332126): Node "U0|cpu_readdata[2]~27|datab"
    Warning (332126): Node "U0|cpu_readdata[0]~31|datab"
    Warning (332126): Node "U0|cpu_readdata[6]~19|dataa"
    Warning (332126): Node "U0|cpu_readdata[5]~33|datac"
    Warning (332126): Node "U0|cpu_readdata[3]~25|dataa"
    Warning (332126): Node "U0|cpu_readdata[9]~21|datab"
    Warning (332126): Node "U0|cpu_readdata[7]~17|datab"
    Warning (332126): Node "U0|cpu_readdata[10]~9|dataa"
    Warning (332126): Node "U0|cpu_readdata[14]~13|datab"
    Warning (332126): Node "U0|cpu_readdata[13]~7|datac"
    Warning (332126): Node "U0|cpu_readdata[12]~5|datab"
    Warning (332126): Node "U0|cpu_readdata[12]~5|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux3~2|combout"
    Warning (332126): Node "U0|address_range[12]~13|datab"
    Warning (332126): Node "U0|address_range[12]~13|combout"
    Warning (332126): Node "U0|cpu_readdata~36|datab"
    Warning (332126): Node "U0|LessThan4~1|datad"
    Warning (332126): Node "U0|Add0~24|datab"
    Warning (332126): Node "U0|cpu_readdata[11]~11|datab"
    Warning (332126): Node "U0|cpu_readdata[11]~11|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~0|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux4~2|combout"
    Warning (332126): Node "U0|LessThan4~0|datab"
    Warning (332126): Node "U0|Add0~22|datab"
    Warning (332126): Node "U0|cpu_readdata[15]~15|datab"
    Warning (332126): Node "U0|cpu_readdata[15]~15|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~2|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~3|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux0~4|combout"
    Warning (332126): Node "U0|Add0~30|dataa"
    Warning (332126): Node "U0|address_range[15]~12|datab"
    Warning (332126): Node "U0|address_range[15]~12|combout"
    Warning (332126): Node "U0|LessThan4~2|dataa"
    Warning (332126): Node "U0|cpu_readdata~36|dataa"
    Warning (332126): Node "U0|LessThan9~4|dataa"
    Warning (332126): Node "U0|cpu_readdata[8]~23|datac"
    Warning (332126): Node "U0|cpu_readdata[8]~23|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1|dataa"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~1|combout"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2|datab"
    Warning (332126): Node "U0|CPU|OPERATIVE_BLOCK|MUX_ADDR|Mux7~2|combout"
    Warning (332126): Node "U0|Add0~16|datab"
    Warning (332126): Node "U0|Add0~28|datab"
    Warning (332126): Node "U0|cpu_readdata[13]~6|dataa"
    Warning (332126): Node "U0|cpu_readdata[12]~4|dataa"
    Warning (332126): Node "U0|cpu_readdata[12]~4|combout"
    Warning (332126): Node "U0|cpu_readdata[12]~5|dataa"
    Warning (332126): Node "U0|cpu_readdata[11]~10|datab"
    Warning (332126): Node "U0|cpu_readdata[11]~10|combout"
    Warning (332126): Node "U0|cpu_readdata[11]~11|datac"
    Warning (332126): Node "U0|cpu_readdata[8]~22|datab"
    Warning (332126): Node "U0|cpu_readdata[8]~22|combout"
    Warning (332126): Node "U0|cpu_readdata[8]~23|dataa"
    Warning (332126): Node "U0|cpu_readdata[15]~14|datac"
    Warning (332126): Node "U0|cpu_readdata[15]~14|combout"
    Warning (332126): Node "U0|cpu_readdata[15]~15|datac"
    Warning (332126): Node "U0|Add0~26|dataa"
    Warning (332126): Node "U0|cpu_readdata[12]~4|datac"
    Warning (332126): Node "U0|cpu_readdata[11]~10|dataa"
    Warning (332126): Node "U0|cpu_readdata[8]~22|datac"
    Warning (332126): Node "U0|cpu_readdata[15]~14|dataa"
    Warning (332126): Node "U0|cpu_readdata[14]~12|datac"
    Warning (332126): Node "U0|LessThan4~1|datab"
    Warning (332126): Node "U0|address_range[15]~12|dataa"
    Warning (332126): Node "U0|address_range[14]~11|dataa"
    Warning (332126): Node "U0|address_range[13]~10|datac"
    Warning (332126): Node "U0|LessThan9~4|datad"
    Warning (332126): Node "U0|address_range[12]~13|datac"
Critical Warning (332081): Design contains combinational loop of 299 nodes. Estimating the delays through the loop.
Warning (332060): Node: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.BRANCH was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.452
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.452        -0.718 CLOCK_50 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 14.856
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.856         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 2.783
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.783         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 7.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.500         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: S4PU_Daughterboard:U0|S4PU:CPU|S4PU_Control:CONTROL_BLOCK|curr_state.BRANCH was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 10.356
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.356         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.048
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.048         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 17.565
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.565         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.215         0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 7.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.500         0.000 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 512 warnings
    Info: Peak virtual memory: 501 megabytes
    Info: Processing ended: Fri Oct 19 20:34:48 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


