{
    "code": "module TopModule (\n    input wire clk,\n    input wire reset_n,\n    input wire load,\n    input wire [511:0] data,\n    output reg [511:0] q\n);\n\nalways @(posedge clk or negedge reset_n) begin\n    if (!reset_n) begin\n        q <= 512'b0;\n    end else if (load) begin\n        q <= data;\n    end else begin\n        integer i;\n        for (i = 0; i < 512; i = i + 1) begin\n            if (i == 0) begin\n                q[i] <= 0 ^ q[i+1];\n            end else if (i == 511) begin\n                q[i] <= q[i-1] ^ 0;\n            end else begin\n                q[i] <= q[i-1] ^ q[i+1];\n            end\n        end\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}