# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:46 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins_valid[0] ins_valid[1] outs_ready \
 index_ready
.outputs ins_ready[0] ins_ready[1] outs[0] outs[1] outs[2] outs[3] outs[4] \
 outs[5] outs[6] outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] \
 outs[13] outs[14] outs_valid index index_valid

.latch       n114 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n119 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n124 control.tehb.dataReg  0
.latch       n129 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n70
01 1
.names control.tehb.control.fullReg new_n70 ins_ready[1]
01 1
.names control.tehb.dataReg control.tehb.control.fullReg new_n72
11 1
.names ins_ready[1] new_n72 index
00 0
.names ins[0] index new_n74
10 1
.names ins[15] index new_n75
11 1
.names new_n74 new_n75 outs[0]
00 0
.names ins[1] index new_n77
10 1
.names ins[16] index new_n78
11 1
.names new_n77 new_n78 outs[1]
00 0
.names ins[2] index new_n80
10 1
.names ins[17] index new_n81
11 1
.names new_n80 new_n81 outs[2]
00 0
.names ins[3] index new_n83
10 1
.names ins[18] index new_n84
11 1
.names new_n83 new_n84 outs[3]
00 0
.names ins[4] index new_n86
10 1
.names ins[19] index new_n87
11 1
.names new_n86 new_n87 outs[4]
00 0
.names ins[5] index new_n89
10 1
.names ins[20] index new_n90
11 1
.names new_n89 new_n90 outs[5]
00 0
.names ins[6] index new_n92
10 1
.names ins[21] index new_n93
11 1
.names new_n92 new_n93 outs[6]
00 0
.names ins[7] index new_n95
10 1
.names ins[22] index new_n96
11 1
.names new_n95 new_n96 outs[7]
00 0
.names ins[23] index new_n98
11 1
.names ins[8] index new_n99
10 1
.names new_n98 new_n99 outs[8]
00 0
.names ins[24] index new_n101
11 1
.names ins[9] index new_n102
10 1
.names new_n101 new_n102 outs[9]
00 0
.names ins[25] index new_n104
11 1
.names ins[10] index new_n105
10 1
.names new_n104 new_n105 outs[10]
00 0
.names ins[26] index new_n107
11 1
.names ins[11] index new_n108
10 1
.names new_n107 new_n108 outs[11]
00 0
.names ins[27] index new_n110
11 1
.names ins[12] index new_n111
10 1
.names new_n110 new_n111 outs[12]
00 0
.names ins[28] index new_n113
11 1
.names ins[13] index new_n114_1
10 1
.names new_n113 new_n114_1 outs[13]
00 0
.names ins[29] index new_n116
11 1
.names ins[14] index new_n117
10 1
.names new_n116 new_n117 outs[14]
00 0
.names ins_valid[0] new_n70 new_n119_1
00 1
.names control.tehb.control.fullReg new_n119_1 new_n120
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n120 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n120 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n123
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n124_1
01 1
.names new_n123 new_n124_1 new_n125
00 1
.names rst new_n125 new_n126
00 1
.names new_n120 new_n126 n129
01 1
.names new_n123 n129 n114
01 0
.names new_n124_1 n129 n119
01 0
.names control.tehb.control.fullReg new_n119_1 new_n130
00 1
.names new_n125 new_n130 new_n131
01 1
.names control.tehb.dataReg new_n131 new_n132
10 1
.names new_n70 new_n131 new_n133
11 1
.names new_n132 new_n133 new_n134
00 1
.names rst new_n134 n124
00 1
.end
