{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540959823205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540959823215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 31 12:23:43 2018 " "Processing started: Wed Oct 31 12:23:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540959823215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540959823215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my_lock -c my_lock " "Command: quartus_map --read_settings_files=on --write_settings_files=off my_lock -c my_lock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540959823215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540959823635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540959823635 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "my_lock.v(46) " "Verilog HDL information at my_lock.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "my_lock.v" "" { Text "E:/prime_for_FPGA/Lite/demo/debounce2/output_files/my_lock.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1540959833027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_lock.v 4 4 " "Found 4 design units, including 4 entities, in source file my_lock.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_lock " "Found entity 1: my_lock" {  } { { "my_lock.v" "" { Text "E:/prime_for_FPGA/Lite/demo/debounce2/output_files/my_lock.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540959833027 ""} { "Info" "ISGN_ENTITY_NAME" "2 debounce " "Found entity 2: debounce" {  } { { "my_lock.v" "" { Text "E:/prime_for_FPGA/Lite/demo/debounce2/output_files/my_lock.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540959833027 ""} { "Info" "ISGN_ENTITY_NAME" "3 breath_led_and_led_test " "Found entity 3: breath_led_and_led_test" {  } { { "my_lock.v" "" { Text "E:/prime_for_FPGA/Lite/demo/debounce2/output_files/my_lock.v" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540959833027 ""} { "Info" "ISGN_ENTITY_NAME" "4 seg_scan " "Found entity 4: seg_scan" {  } { { "my_lock.v" "" { Text "E:/prime_for_FPGA/Lite/demo/debounce2/output_files/my_lock.v" 257 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540959833027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540959833027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_lock " "Elaborating entity \"my_lock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540959833067 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 my_lock.v(38) " "Verilog HDL assignment warning at my_lock.v(38): truncated value with size 32 to match size of target (28)" {  } { { "my_lock.v" "" { Text "E:/prime_for_FPGA/Lite/demo/debounce2/output_files/my_lock.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540959833067 "|my_lock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 my_lock.v(52) " "Verilog HDL assignment warning at my_lock.v(52): truncated value with size 32 to match size of target (3)" {  } { { "my_lock.v" "" { Text "E:/prime_for_FPGA/Lite/demo/debounce2/output_files/my_lock.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1540959833067 "|my_lock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breath_led_and_led_test breath_led_and_led_test:B1 " "Elaborating entity \"breath_led_and_led_test\" for hierarchy \"breath_led_and_led_test:B1\"" {  } { { "my_lock.v" "B1" { Text "E:/prime_for_FPGA/Lite/demo/debounce2/output_files/my_lock.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540959833077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_scan breath_led_and_led_test:B1\|seg_scan:u2 " "Elaborating entity \"seg_scan\" for hierarchy \"breath_led_and_led_test:B1\|seg_scan:u2\"" {  } { { "my_lock.v" "u2" { Text "E:/prime_for_FPGA/Lite/demo/debounce2/output_files/my_lock.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540959833087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:u1 " "Elaborating entity \"debounce\" for hierarchy \"debounce:u1\"" {  } { { "my_lock.v" "u1" { Text "E:/prime_for_FPGA/Lite/demo/debounce2/output_files/my_lock.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540959833097 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "my_lock.v" "" { Text "E:/prime_for_FPGA/Lite/demo/debounce2/output_files/my_lock.v" 25 -1 0 } } { "my_lock.v" "" { Text "E:/prime_for_FPGA/Lite/demo/debounce2/output_files/my_lock.v" 26 -1 0 } } { "my_lock.v" "" { Text "E:/prime_for_FPGA/Lite/demo/debounce2/output_files/my_lock.v" 27 -1 0 } } { "my_lock.v" "" { Text "E:/prime_for_FPGA/Lite/demo/debounce2/output_files/my_lock.v" 164 -1 0 } } { "my_lock.v" "" { Text "E:/prime_for_FPGA/Lite/demo/debounce2/output_files/my_lock.v" 156 -1 0 } } { "my_lock.v" "" { Text "E:/prime_for_FPGA/Lite/demo/debounce2/output_files/my_lock.v" 127 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1540959833527 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1540959833527 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digit_seg\[0\] GND " "Pin \"digit_seg\[0\]\" is stuck at GND" {  } { { "my_lock.v" "" { Text "E:/prime_for_FPGA/Lite/demo/debounce2/output_files/my_lock.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540959833567 "|my_lock|digit_seg[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540959833567 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1540959833647 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540959834047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/prime_for_FPGA/Lite/demo/debounce2/output_files/output_files/my_lock.map.smsg " "Generated suppressed messages file E:/prime_for_FPGA/Lite/demo/debounce2/output_files/output_files/my_lock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540959834067 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1540959834147 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540959834147 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "203 " "Implemented 203 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540959834197 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540959834197 ""} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Implemented 171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540959834197 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540959834197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540959834207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 31 12:23:54 2018 " "Processing ended: Wed Oct 31 12:23:54 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540959834207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540959834207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540959834207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540959834207 ""}
