Release 6.2.03i - xst G.31a
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.30 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.30 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: network.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : network.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : YES
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : network
Output Format                      : NGC
Target Device                      : xc3s200-4-pq208

---- Source Options
Top Module Name                    : network
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 150
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : NO
Slice Packing                      : YES
Pack IO Registers into IOBs        : true

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : YES
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : network.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file E:/desktop/network/vhdl/MII.vhd in Library work.
Architecture behavioral of Entity mii is up to date.
Compiling vhdl file E:/desktop/network/vhdl/PHYstatus.vhd in Library work.
Architecture behavioral of Entity phystatus is up to date.
Compiling vhdl file E:/desktop/network/vhdl/crc_combinational.vhd in Library work.
Architecture behavioral of Entity crc_combinational is up to date.
Compiling vhdl file E:/desktop/network/vhdl/GMIIin.vhd in Library work.
Architecture behavioral of Entity gmiiin is up to date.
Compiling vhdl file E:/desktop/network/vhdl/RXValid.vhd in Library work.
Architecture behavioral of Entity rxvalid is up to date.
Compiling vhdl file E:/desktop/network/vhdl/clockenable.vhd in Library work.
Architecture behavioral of Entity clockenable is up to date.
Compiling vhdl file E:/desktop/network/vhdl/memory.vhd in Library work.
Architecture behavioral of Entity memory is up to date.
Compiling vhdl file E:/desktop/network/vhdl/RXinput.vhd in Library work.
Entity <rxinput> (Architecture <behavioral>) compiled.
Compiling vhdl file E:/desktop/network/vhdl/RXoutput.vhd in Library work.
Architecture behavioral of Entity rxoutput is up to date.
Compiling vhdl file E:/desktop/network/vhdl/TXoutput.vhd in Library work.
Architecture behavioral of Entity txoutput is up to date.
Compiling vhdl file E:/desktop/network/vhdl/TXinput.vhd in Library work.
Architecture behavioral of Entity txinput is up to date.
Compiling vhdl file E:/desktop/network/vhdl/FIFOcheck.vhd in Library work.
Architecture behavioral of Entity fifocheck is up to date.
Compiling vhdl file E:/desktop/network/vhdl/control.vhd in Library work.
Architecture behavioral of Entity control is up to date.
Compiling vhdl file E:/desktop/network/vhdl/network.vhd in Library work.
Architecture behavioral of Entity network is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <network> (Architecture <behavioral>).
WARNING:Xst:753 - E:/desktop/network/vhdl/network.vhd line 274: Unconnected output port 'CLK90' of component 'CLKDLL'.
WARNING:Xst:753 - E:/desktop/network/vhdl/network.vhd line 274: Unconnected output port 'CLK270' of component 'CLKDLL'.
WARNING:Xst:753 - E:/desktop/network/vhdl/network.vhd line 274: Unconnected output port 'CLK2X' of component 'CLKDLL'.
WARNING:Xst:753 - E:/desktop/network/vhdl/network.vhd line 274: Unconnected output port 'CLKDV' of component 'CLKDLL'.
WARNING:Xst:753 - E:/desktop/network/vhdl/network.vhd line 274: Unconnected output port 'LOCKED' of component 'CLKDLL'.
WARNING:Xst:766 - E:/desktop/network/vhdl/network.vhd line 274: Generating a Black Box for component <CLKDLL>.
WARNING:Xst:766 - E:/desktop/network/vhdl/network.vhd line 282: Generating a Black Box for component <BUFG>.
WARNING:Xst:753 - E:/desktop/network/vhdl/network.vhd line 287: Unconnected output port 'CLK2X' of component 'CLKDLL'.
WARNING:Xst:753 - E:/desktop/network/vhdl/network.vhd line 287: Unconnected output port 'CLKDV' of component 'CLKDLL'.
WARNING:Xst:753 - E:/desktop/network/vhdl/network.vhd line 287: Unconnected output port 'LOCKED' of component 'CLKDLL'.
WARNING:Xst:766 - E:/desktop/network/vhdl/network.vhd line 287: Generating a Black Box for component <CLKDLL>.
WARNING:Xst:766 - E:/desktop/network/vhdl/network.vhd line 297: Generating a Black Box for component <BUFG>.
WARNING:Xst:753 - E:/desktop/network/vhdl/network.vhd line 302: Unconnected output port 'CLK90' of component 'CLKDLL'.
WARNING:Xst:753 - E:/desktop/network/vhdl/network.vhd line 302: Unconnected output port 'CLK180' of component 'CLKDLL'.
WARNING:Xst:753 - E:/desktop/network/vhdl/network.vhd line 302: Unconnected output port 'CLK270' of component 'CLKDLL'.
WARNING:Xst:753 - E:/desktop/network/vhdl/network.vhd line 302: Unconnected output port 'CLK2X' of component 'CLKDLL'.
WARNING:Xst:753 - E:/desktop/network/vhdl/network.vhd line 302: Unconnected output port 'CLKDV' of component 'CLKDLL'.
WARNING:Xst:753 - E:/desktop/network/vhdl/network.vhd line 302: Unconnected output port 'LOCKED' of component 'CLKDLL'.
WARNING:Xst:766 - E:/desktop/network/vhdl/network.vhd line 302: Generating a Black Box for component <CLKDLL>.
WARNING:Xst:766 - E:/desktop/network/vhdl/network.vhd line 309: Generating a Black Box for component <BUFG>.
WARNING:Xst:753 - E:/desktop/network/vhdl/network.vhd line 396: Unconnected output port 'GTX_CLK' of component 'TXoutput'.
WARNING:Xst:753 - E:/desktop/network/vhdl/network.vhd line 408: Unconnected output port 'DONE' of component 'TXinput'.
Entity <network> analyzed. Unit <network> generated.

Analyzing Entity <clockenable> (Architecture <behavioral>).
Entity <clockenable> analyzed. Unit <clockenable> generated.

Analyzing Entity <memory> (Architecture <behavioral>).
    Set user-defined property "IOB =  true" for signal <ts>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
WARNING:Xst:766 - E:/desktop/network/vhdl/memory.vhd line 69: Generating a Black Box for component <IOBUF_F_6>.
Entity <memory> analyzed. Unit <memory> generated.

Analyzing Entity <RXinput> (Architecture <behavioral>).
WARNING:Xst:819 - E:/desktop/network/vhdl/RXinput.vhd line 284: The following signals are missing in the process sensitivity list:
   erl, ofl, destok.
Entity <RXinput> analyzed. Unit <RXinput> generated.

Analyzing Entity <crc_combinational> (Architecture <behavioral>).
Entity <crc_combinational> analyzed. Unit <crc_combinational> generated.

Analyzing Entity <GMIIin> (Architecture <behavioral>).
WARNING:Xst:753 - E:/desktop/network/vhdl/GMIIin.vhd line 195: Unconnected output port 'DOA' of component 'RAMB16_S18_S18'.
WARNING:Xst:753 - E:/desktop/network/vhdl/GMIIin.vhd line 195: Unconnected output port 'DOPA' of component 'RAMB16_S18_S18'.
WARNING:Xst:753 - E:/desktop/network/vhdl/GMIIin.vhd line 195: Unconnected output port 'DOPB' of component 'RAMB16_S18_S18'.
WARNING:Xst:766 - E:/desktop/network/vhdl/GMIIin.vhd line 195: Generating a Black Box for component <RAMB16_S18_S18>.
Entity <GMIIin> analyzed. Unit <GMIIin> generated.

Analyzing Entity <RXValid> (Architecture <behavioral>).
Entity <RXValid> analyzed. Unit <RXValid> generated.

Analyzing Entity <RXoutput> (Architecture <behavioral>).
WARNING:Xst:753 - E:/desktop/network/vhdl/RXoutput.vhd line 167: Unconnected output port 'DOA' of component 'RAMB16_S18_S18'.
WARNING:Xst:753 - E:/desktop/network/vhdl/RXoutput.vhd line 167: Unconnected output port 'DOPA' of component 'RAMB16_S18_S18'.
WARNING:Xst:753 - E:/desktop/network/vhdl/RXoutput.vhd line 167: Unconnected output port 'DOPB' of component 'RAMB16_S18_S18'.
WARNING:Xst:766 - E:/desktop/network/vhdl/RXoutput.vhd line 167: Generating a Black Box for component <RAMB16_S18_S18>.
WARNING:Xst:819 - E:/desktop/network/vhdl/RXoutput.vhd line 334: The following signals are missing in the process sensitivity list:
   lbp, macnt.
Entity <RXoutput> analyzed. Unit <RXoutput> generated.

Analyzing Entity <TXoutput> (Architecture <behavioral>).
WARNING:Xst:819 - E:/desktop/network/vhdl/TXoutput.vhd line 177: The following signals are missing in the process sensitivity list:
   bcntlgt10.
Entity <TXoutput> analyzed. Unit <TXoutput> generated.

Analyzing Entity <TXinput> (Architecture <behavioral>).
WARNING:Xst:766 - E:/desktop/network/vhdl/TXinput.vhd line 90: Generating a Black Box for component <SRL16>.
WARNING:Xst:766 - E:/desktop/network/vhdl/TXinput.vhd line 98: Generating a Black Box for component <SRL16>.
WARNING:Xst:766 - E:/desktop/network/vhdl/TXinput.vhd line 107: Generating a Black Box for component <SRL16>.
WARNING:Xst:766 - E:/desktop/network/vhdl/TXinput.vhd line 107: Generating a Black Box for component <SRL16>.
WARNING:Xst:766 - E:/desktop/network/vhdl/TXinput.vhd line 107: Generating a Black Box for component <SRL16>.
WARNING:Xst:766 - E:/desktop/network/vhdl/TXinput.vhd line 107: Generating a Black Box for component <SRL16>.
WARNING:Xst:766 - E:/desktop/network/vhdl/TXinput.vhd line 107: Generating a Black Box for component <SRL16>.
WARNING:Xst:766 - E:/desktop/network/vhdl/TXinput.vhd line 107: Generating a Black Box for component <SRL16>.
WARNING:Xst:766 - E:/desktop/network/vhdl/TXinput.vhd line 107: Generating a Black Box for component <SRL16>.
WARNING:Xst:766 - E:/desktop/network/vhdl/TXinput.vhd line 107: Generating a Black Box for component <SRL16>.
WARNING:Xst:766 - E:/desktop/network/vhdl/TXinput.vhd line 107: Generating a Black Box for component <SRL16>.
WARNING:Xst:766 - E:/desktop/network/vhdl/TXinput.vhd line 107: Generating a Black Box for component <SRL16>.
WARNING:Xst:766 - E:/desktop/network/vhdl/TXinput.vhd line 107: Generating a Black Box for component <SRL16>.
WARNING:Xst:766 - E:/desktop/network/vhdl/TXinput.vhd line 107: Generating a Black Box for component <SRL16>.
WARNING:Xst:766 - E:/desktop/network/vhdl/TXinput.vhd line 107: Generating a Black Box for component <SRL16>.
WARNING:Xst:766 - E:/desktop/network/vhdl/TXinput.vhd line 107: Generating a Black Box for component <SRL16>.
WARNING:Xst:766 - E:/desktop/network/vhdl/TXinput.vhd line 107: Generating a Black Box for component <SRL16>.
WARNING:Xst:766 - E:/desktop/network/vhdl/TXinput.vhd line 107: Generating a Black Box for component <SRL16>.
Entity <TXinput> analyzed. Unit <TXinput> generated.

Analyzing Entity <FIFOcheck> (Architecture <behavioral>).
Entity <FIFOcheck> analyzed. Unit <FIFOcheck> generated.

Analyzing Entity <control> (Architecture <behavioral>).
WARNING:Xst:819 - E:/desktop/network/vhdl/control.vhd line 409: The following signals are missing in the process sensitivity list:
   rxbpl, rxfbbpl, txbpl, txfbbpl.
Entity <control> analyzed. Unit <control> generated.

Analyzing Entity <PHYstatus> (Architecture <behavioral>).
Entity <PHYstatus> analyzed. Unit <PHYstatus> generated.

Analyzing Entity <MII> (Architecture <behavioral>).
WARNING:Xst:766 - E:/desktop/network/vhdl/MII.vhd line 95: Generating a Black Box for component <IOBUF>.
Entity <MII> analyzed. Unit <MII> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MII>.
    Related source file is E:/desktop/network/vhdl/MII.vhd.
WARNING:Xst:646 - Signal <shiften> is assigned but never used.
    Found finite state machine <FSM_0> for signal <cs>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | CLKSLEN (positive)                             |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | none                                           |
    | Power Up State     | none                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <DOUT>.
    Found 6-bit comparator lessequal for signal <$n0021>.
    Found 6-bit adder for signal <$n0078> created at line 72.
    Found 16-bit register for signal <dreg>.
    Found 6-bit up counter for signal <mdccnt>.
    Found 1-bit register for signal <mdcint>.
    Found 6-bit register for signal <statecnt>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   1 Comparator(s).
Unit <MII> synthesized.


Synthesizing Unit <PHYstatus>.
    Related source file is E:/desktop/network/vhdl/PHYstatus.vhd.
WARNING:Xst:1780 - Signal <counter> is never used or assigned.
    Found finite state machine <FSM_1> for signal <cs>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 12                                             |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Clock enable       | CLKSLEN (positive)                             |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | read1k                                         |
    | Power Up State     | read1k                                         |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <miisel>.
    Found 1-bit register for signal <PHYADDRSTATUS>.
    Found 32-bit register for signal <PHYSTAT>.
    Found 16-bit register for signal <PHYDOUT>.
    Found 5-bit register for signal <addrl>.
    Found 16-bit register for signal <din>.
    Found 1-bit register for signal <phyaddrws>.
    Found 1-bit register for signal <rwl>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  72 D-type flip-flop(s).
Unit <PHYstatus> synthesized.


Synthesizing Unit <RXValid>.
    Related source file is E:/desktop/network/vhdl/RXValid.vhd.
WARNING:Xst:646 - Signal <mcast<5:1>> is assigned but never used.
    Found finite state machine <FSM_2> for signal <cs>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 20                                             |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | none                                           |
    | Power Up State     | none                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <DESTOK>.
    Found 8-bit comparator equal for signal <$n0033> created at line 131.
    Found 8-bit comparator equal for signal <$n0036> created at line 131.
    Found 8-bit comparator equal for signal <$n0039> created at line 131.
    Found 8-bit comparator equal for signal <$n0042> created at line 131.
    Found 8-bit comparator equal for signal <$n0045> created at line 131.
    Found 8-bit comparator equal for signal <$n0048> created at line 131.
    Found 6-bit register for signal <bcast>.
    Found 48-bit register for signal <datal>.
    Found 8-bit register for signal <dl>.
    Found 1-bit register for signal <fdl>.
    Found 48-bit register for signal <macaddrl>.
    Found 6-bit register for signal <maceq>.
    Found 6-bit register for signal <mcast>.
    Found 1-bit register for signal <nextfl>.
    Found 1-bit register for signal <rxallfl>.
    Found 1-bit register for signal <rxbcastl>.
    Found 1-bit register for signal <rxmcastl>.
    Found 1-bit register for signal <rxucastl>.
    Found 1-bit register for signal <validbcast>.
    Found 1-bit register for signal <validmcast>.
    Found 1-bit register for signal <validucast>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 132 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <RXValid> synthesized.


Synthesizing Unit <GMIIin>.
    Related source file is E:/desktop/network/vhdl/GMIIin.vhd.
WARNING:Xst:646 - Signal <do<12:8>> is assigned but never used.
WARNING:Xst:646 - Signal <al2l<7:0>> is assigned but never used.
WARNING:Xst:1780 - Signal <aol> is never used or assigned.
WARNING:Xst:737 - Found 1-bit latch for signal <ffs>.
    Found 10-bit comparator equal for signal <$n0003> created at line 221.
    Found 10-bit up counter for signal <ain>.
    Found 10-bit register for signal <al>.
    Found 10-bit register for signal <al2>.
    Found 10-bit register for signal <al2l>.
    Found 10-bit up counter for signal <ao>.
    Found 8-bit register for signal <din>.
    Found 1-bit register for signal <dvl>.
    Found 1-bit register for signal <dvll>.
    Found 1-bit register for signal <erin>.
    Found 1-bit register for signal <erl>.
    Found 1-bit register for signal <ff>.
    Found 1-bit register for signal <nfl>.
    Found 8-bit register for signal <rxdl>.
    Found 1-bit register for signal <val>.
    Found 1-bit register for signal <wel>.
    Summary:
	inferred   2 Counter(s).
	inferred  54 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <GMIIin> synthesized.


Synthesizing Unit <crc_combinational>.
    Related source file is E:/desktop/network/vhdl/crc_combinational.vhd.
    Found 1-bit xor3 for signal <CO<31>>.
    Found 1-bit xor4 for signal <CO<30>>.
    Found 2-bit xor5 for signal <CO<29:28>>.
    Found 1-bit xor5 for signal <CO<27>>.
    Found 1-bit xor3 for signal <CO<26>>.
    Found 1-bit xor4 for signal <CO<25>>.
    Found 2-bit xor2 for signal <CO<24:23>>.
    Found 1-bit xor2 for signal <CO<22>>.
    Found 2-bit xor3 for signal <CO<21:20>>.
    Found 1-bit xor4 for signal <CO<19>>.
    Found 4-bit xor5 for signal <CO<18:15>>.
    Found 1-bit xor7 for signal <CO<14>>.
    Found 1-bit xor5 for signal <CO<13>>.
    Found 1-bit xor4 for signal <CO<12>>.
    Found 1-bit xor3 for signal <CO<11>>.
    Found 1-bit xor4 for signal <CO<10>>.
    Found 4-bit xor3 for signal <CO<9:6>>.
    Found 1-bit xor3 for signal <CO<5>>.
    Found 2-bit xor2 for signal <CO<4:3>>.
    Found 1-bit xor2 for signal <CO<2>>.
    Found 2-bit xor2 for signal <CO<1:0>>.
    Found 1-bit xor2 for signal <$n0000> created at line 24.
    Found 1-bit xor2 for signal <$n0001> created at line 24.
    Found 1-bit xor2 for signal <$n0002> created at line 25.
    Found 1-bit xor2 for signal <$n0003> created at line 27.
    Found 1-bit xor2 for signal <$n0004> created at line 30.
    Found 1-bit xor2 for signal <$n0005> created at line 32.
    Found 1-bit xor3 for signal <$n0007> created at line 35.
    Found 1-bit xor2 for signal <$n0009> created at line 39.
    Found 1-bit xor2 for signal <$n0010> created at line 42.
    Found 1-bit xor2 for signal <$n0011> created at line 42.
    Found 1-bit xor2 for signal <$n0012> created at line 45.
    Found 1-bit xor2 for signal <$n0013> created at line 45.
    Found 1-bit xor2 for signal <$n0015> created at line 51.
    Found 1-bit xor2 for signal <$n0016> created at line 54.
    Found 1-bit xor2 for signal <$n0021> created at line 61.
    Found 1-bit xor2 for signal <$n0023> created at line 65.
    Summary:
	inferred  26 Xor(s).
Unit <crc_combinational> synthesized.


Synthesizing Unit <control>.
    Related source file is E:/desktop/network/vhdl/control.vhd.
WARNING:Xst:1780 - Signal <rxcrcerr_sr> is never used or assigned.
WARNING:Xst:1780 - Signal <txf_sr> is never used or assigned.
WARNING:Xst:653 - Signal <phydo<31:16>> is used but never assigned. Tied to value 0000000000000000.
WARNING:Xst:1780 - Signal <rxoferr_sr> is never used or assigned.
WARNING:Xst:1780 - Signal <doutmuxl> is never used or assigned.
WARNING:Xst:1780 - Signal <txfifowerr_sr> is never used or assigned.
WARNING:Xst:1780 - Signal <sclkdeltalll> is never used or assigned.
WARNING:Xst:1780 - Signal <addrl> is never used or assigned.
WARNING:Xst:1780 - Signal <rxf_sr> is never used or assigned.
WARNING:Xst:1780 - Signal <rxphyerr_sr> is never used or assigned.
WARNING:Xst:1780 - Signal <rxfifowerr_sr> is never used or assigned.
    Found 1-bit register for signal <RXUCAST>.
    Found 1-bit register for signal <LEDRX>.
    Found 1-bit register for signal <RXMCAST>.
    Found 1-bit register for signal <LEDTX>.
    Found 48-bit register for signal <MACADDR>.
    Found 1-bit register for signal <LEDDPX>.
    Found 1-bit register for signal <RXBCAST>.
    Found 1-bit register for signal <SOUT>.
    Found 1-bit register for signal <LEDACT>.
    Found 1-bit register for signal <PHYRESET>.
    Found 1-bit register for signal <LED1000>.
    Found 17-bit register for signal <MDEBUGADDR>.
    Found 1-bit register for signal <LED100>.
    Found 1-bit register for signal <RXALLF>.
    Found 32-bit comparator greater for signal <$n0070> created at line 331.
    Found 7-bit comparator greatequal for signal <$n0098> created at line 196.
    Found 7-bit comparator lessequal for signal <$n0099> created at line 201.
    Found 32-bit comparator lessequal for signal <$n0111> created at line 331.
    Found 8-bit register for signal <addr>.
    Found 6-bit up counter for signal <bitcnt>.
    Found 17-bit register for signal <debugaddr>.
    Found 32-bit register for signal <debugdata>.
    Found 32-bit register for signal <din>.
    Found 32-bit register for signal <dout>.
    Found 12-bit down counter for signal <ledrx_cnt>.
    Found 1-bit register for signal <ledrx_rst>.
    Found 12-bit down counter for signal <ledtx_cnt>.
    Found 1-bit register for signal <ledtx_rst>.
    Found 48-bit register for signal <lmacaddr>.
    Found 1-bit register for signal <lrxallf>.
    Found 1-bit register for signal <lrxbcast>.
    Found 1-bit register for signal <lrxmcast>.
    Found 1-bit register for signal <lrxucast>.
    Found 31-bit register for signal <phyaddr<30:0>>.
    Found 32-bit register for signal <phydi>.
    Found 32-bit down counter for signal <phyrstcnt>.
    Found 16-bit register for signal <rxbpl>.
    Found 32-bit up counter for signal <rxcrcerr_cnt>.
    Found 1-bit register for signal <rxcrcerr_rst>.
    Found 32-bit up counter for signal <rxf_cnt>.
    Found 1-bit register for signal <rxf_cross>.
    Found 1-bit register for signal <rxf_rst>.
    Found 16-bit register for signal <rxfbbpl>.
    Found 32-bit up counter for signal <rxfifowerr_cnt>.
    Found 1-bit register for signal <rxfifowerr_rst>.
    Found 32-bit up counter for signal <rxoferr_cnt>.
    Found 1-bit register for signal <rxoferr_rst>.
    Found 32-bit up counter for signal <rxphyerr_cnt>.
    Found 1-bit register for signal <rxphyerr_rst>.
    Found 1-bit register for signal <sclkdelta>.
    Found 1-bit register for signal <sclkdeltal>.
    Found 1-bit register for signal <sclkdeltall>.
    Found 1-bit register for signal <sclkl>.
    Found 1-bit register for signal <sclkll>.
    Found 3-bit shift register for signal <scslll>.
    Found 3-bit shift register for signal <sinlll>.
    Found 16-bit register for signal <txbpl>.
    Found 32-bit up counter for signal <txf_cnt>.
    Found 1-bit register for signal <txf_cross>.
    Found 1-bit register for signal <txf_rst>.
    Found 16-bit register for signal <txfbbpl>.
    Found 32-bit up counter for signal <txfifowerr_cnt>.
    Found 1-bit register for signal <txfifowerr_rst>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred  11 Counter(s).
	inferred 393 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred   2 Shift register(s).
Unit <control> synthesized.


Synthesizing Unit <FIFOcheck>.
    Related source file is E:/desktop/network/vhdl/FIFOcheck.vhd.
    Found 1-bit register for signal <FIFOFULL>.
    Found 16-bit subtractor for signal <$n0001> created at line 32.
    Found 17-bit comparator greater for signal <$n0003> created at line 34.
    Found 16-bit register for signal <bpl>.
    Found 16-bit register for signal <diff>.
    Found 16-bit register for signal <diffl>.
    Found 16-bit register for signal <fbbpl>.
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred   1 Comparator(s).
Unit <FIFOcheck> synthesized.


Synthesizing Unit <TXinput>.
    Related source file is E:/desktop/network/vhdl/TXinput.vhd.
WARNING:Xst:1780 - Signal <nenable> is never used or assigned.
    Found finite state machine <FSM_3> for signal <cs>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 25                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | none                                           |
    | Power Up State     | none                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <MA>.
    Found 1-bit register for signal <MWEN>.
    Found 32-bit register for signal <MD>.
    Found 16-bit subtractor for signal <$n0040> created at line 154.
    Found 16-bit up counter for signal <addr>.
    Found 16-bit register for signal <bp>.
    Found 16-bit register for signal <CNT>.
    Found 1-bit register for signal <den>.
    Found 16-bit register for signal <dh>.
    Found 16-bit register for signal <dinint>.
    Found 16-bit register for signal <dinl>.
    Found 16-bit register for signal <dl>.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <enableintl>.
    Found 1-bit register for signal <fifofulll>.
    Found 1-bit xor2 for signal <lden>.
    Found 1-bit register for signal <newfint>.
    Found 1-bit register for signal <newframel>.
    Found 16 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 151 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
	inferred  16 Multiplexer(s).
Unit <TXinput> synthesized.


Synthesizing Unit <TXoutput>.
    Related source file is E:/desktop/network/vhdl/TXoutput.vhd.
WARNING:Xst:1780 - Signal <rdata> is never used or assigned.
WARNING:Xst:1780 - Signal <rstaddr> is never used or assigned.
WARNING:Xst:646 - Signal <ncrcl> is assigned but never used.
    Found finite state machine <FSM_4> for signal <cs>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 23                                             |
    | Inputs             | 3                                              |
    | Outputs            | 17                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | none                                           |
    | Power Up State     | none                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <crcsell>.
    Using one-hot encoding for signal <dsel>.
    Using one-hot encoding for signal <outselll>.
    Found 16-bit register for signal <FBBP>.
    Found 8-bit register for signal <TXD>.
    Found 1-bit register for signal <TXEN>.
    Found 16-bit comparator equal for signal <$n0007> created at line 190.
    Found 16-bit comparator greater for signal <$n0037> created at line 106.
    Found 16-bit up counter for signal <addr>.
    Found 16-bit register for signal <addrl>.
    Found 16-bit down counter for signal <bcnt>.
    Found 16-bit register for signal <bcntl>.
    Found 1-bit register for signal <bcntlgt10>.
    Found 16-bit register for signal <bpl>.
    Found 1-bit register for signal <crcenl>.
    Found 32-bit register for signal <crcl>.
    Found 4-bit register for signal <crcsell>.
    Found 8-bit register for signal <data>.
    Found 8-bit register for signal <datal>.
    Found 1-bit register for signal <ltxen2>.
    Found 1-bit register for signal <ltxen3>.
    Found 8-bit register for signal <ncrcbytel>.
    Found 4-bit register for signal <outsell>.
    Found 4-bit register for signal <outselll>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 145 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <TXoutput> synthesized.


Synthesizing Unit <RXoutput>.
    Related source file is E:/desktop/network/vhdl/RXoutput.vhd.
WARNING:Xst:1780 - Signal <llbp> is never used or assigned.
    Found finite state machine <FSM_5> for signal <cs>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 29                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | none                                           |
    | Power Up State     | none                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x2-bit ROM for signal <$n0042>.
    Found 16-bit register for signal <FBBP>.
    Found 16-bit register for signal <DOUT>.
    Found 1-bit register for signal <DOUTEN>.
    Found 14-bit adder for signal <$n0004> created at line 276.
    Found 16-bit comparator not equal for signal <$n0013> created at line 354.
    Found 16-bit comparator equal for signal <$n0014> created at line 439.
    Found 16-bit adder for signal <$n0034> created at line 279.
    Found 10-bit comparator equal for signal <$n0037> created at line 189.
    Found 10-bit register for signal <ai>.
    Found 10-bit register for signal <ail>.
    Found 10-bit register for signal <aill>.
    Found 10-bit up counter for signal <ao>.
    Found 16-bit register for signal <bp>.
    Found 16-bit register for signal <bpinl>.
    Found 16-bit register for signal <di>.
    Found 1-bit register for signal <fifowel>.
    Found 1-bit register for signal <halffull>.
    Found 10-bit up counter for signal <lai>.
    Found 16-bit register for signal <lbp>.
    Found 1-bit register for signal <ldouten>.
    Found 16-bit register for signal <len>.
    Found 16-bit register for signal <lenr>.
    Found 16-bit up counter for signal <macnt>.
    Found 32-bit register for signal <mdl>.
    Found 1-bit register for signal <mdsell>.
    Found 1-bit register for signal <nearfull>.
    Found 1-bit register for signal <nfl>.
    Found 1-bit register for signal <nfll>.
    Found 1-bit register for signal <we>.
    Found 32 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   3 Counter(s).
	inferred 199 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred   3 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <RXoutput> synthesized.


Synthesizing Unit <RXinput>.
    Related source file is E:/desktop/network/vhdl/RXinput.vhd.
    Found finite state machine <FSM_6> for signal <cs>.
    -----------------------------------------------------------------------
    | States             | 15                                             |
    | Transitions        | 30                                             |
    | Inputs             | 8                                              |
    | Outputs            | 11                                             |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | none                                           |
    | Power Up State     | none                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <RXOFERR>.
    Found 1-bit register for signal <RXF>.
    Found 16-bit register for signal <MA>.
    Found 32-bit register for signal <MD>.
    Found 1-bit register for signal <RXFIFOWERR>.
    Found 1-bit register for signal <RXCRCERR>.
    Found 1-bit register for signal <RXPHYERR>.
    Found 16-bit up counter for signal <bcnt>.
    Found 1-bit register for signal <bpwenl>.
    Found 32-bit register for signal <crcl>.
    Found 32-bit register for signal <crcll>.
    Found 1-bit register for signal <crcvalid>.
    Found 8-bit register for signal <datal>.
    Found 1-bit register for signal <erl>.
    Found 1-bit register for signal <fdl>.
    Found 16-bit register for signal <lbp>.
    Found 32-bit register for signal <lm>.
    Found 16-bit register for signal <lma>.
    Found 32-bit register for signal <lml>.
    Found 16-bit up counter for signal <macnt>.
    Found 1-bit register for signal <ofl>.
    Found 48 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred 226 D-type flip-flop(s).
	inferred  48 Multiplexer(s).
Unit <RXinput> synthesized.


Synthesizing Unit <memory>.
    Related source file is E:/desktop/network/vhdl/memory.vhd.
WARNING:Xst:1780 - Signal <clk1> is never used or assigned.
WARNING:Xst:1780 - Signal <clk2> is never used or assigned.
WARNING:Xst:1780 - Signal <clk3> is never used or assigned.
WARNING:Xst:1780 - Signal <clk4> is never used or assigned.
    Found 32-bit register for signal <Q1>.
    Found 32-bit register for signal <Q2>.
    Found 32-bit register for signal <Q3>.
    Found 32-bit register for signal <Q4>.
    Found 17-bit register for signal <addr>.
    Found 17-bit 4-to-1 multiplexer for signal <addrn>.
    Found 2-bit up counter for signal <clknum>.
    Found 32-bit 4-to-1 multiplexer for signal <dn>.
    Found 32-bit register for signal <dnl1>.
    Found 32-bit register for signal <dnl2>.
    Found 32-bit register for signal <dnout>.
    Found 1-bit register for signal <oe>.
    Found 1-bit register for signal <oel>.
    Found 32-bit register for signal <qn>.
    Found 32-bit register for signal <ts>.
    Found 1-bit register for signal <we>.
    Summary:
	inferred   1 Counter(s).
	inferred 308 D-type flip-flop(s).
	inferred  49 Multiplexer(s).
Unit <memory> synthesized.


Synthesizing Unit <clockenable>.
    Related source file is E:/desktop/network/vhdl/clockenable.vhd.
WARNING:Xst:647 - Input <RESET> is never used.
    Found 1-bit register for signal <TXFIFOWERRSR>.
    Found 1-bit register for signal <RXFSR>.
    Found 1-bit register for signal <RXPHYERRSR>.
    Found 1-bit register for signal <RXFIFOWERRSR>.
    Found 1-bit register for signal <RXCRCERRSR>.
    Found 1-bit register for signal <TXFSR>.
    Found 1-bit register for signal <RXOFERRSR>.
    Found 3-bit up counter for signal <clkcnt>.
    Found 1-bit register for signal <clken>.
    Found 1-bit register for signal <lclken>.
    Found 1-bit register for signal <rxcrcerrl>.
    Found 1-bit register for signal <rxfifowerrl>.
    Found 1-bit register for signal <rxfl>.
    Found 1-bit register for signal <rxoferrl>.
    Found 1-bit register for signal <rxphyerrl>.
    Found 1-bit register for signal <txfifowerrl>.
    Found 1-bit register for signal <txfl>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <clockenable> synthesized.


Synthesizing Unit <network>.
    Related source file is E:/desktop/network/vhdl/network.vhd.
WARNING:Xst:653 - Signal <d2> is used but never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:653 - Signal <d3> is used but never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1780 - Signal <clkslen_to_bufg> is never used or assigned.
WARNING:Xst:1780 - Signal <debugwdata> is never used or assigned.
WARNING:Xst:646 - Signal <q1> is assigned but never used.
WARNING:Xst:646 - Signal <q4> is assigned but never used.
WARNING:Xst:1780 - Signal <debugwaddr> is never used or assigned.
WARNING:Xst:646 - Signal <clk90> is assigned but never used.
WARNING:Xst:646 - Signal <clk270> is assigned but never used.
WARNING:Xst:653 - Signal <debugdata> is used but never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <clken1> is assigned but never used.
WARNING:Xst:646 - Signal <clken4> is assigned but never used.
WARNING:Xst:646 - Signal <debugaddr> is assigned but never used.
WARNING:Xst:646 - Signal <txinmwen> is assigned but never used.
WARNING:Xst:1780 - Signal <txi_mwen> is never used or assigned.
WARNING:Xst:646 - Signal <clkio180> is assigned but never used.
Unit <network> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_6 ...
Optimizing FSM <FSM_6> on signal <cs> with one-hot encoding.
Selecting encoding for FSM_5 ...
Optimizing FSM <FSM_5> on signal <cs> with one-hot encoding.
Selecting encoding for FSM_4 ...
Optimizing FSM <FSM_4> on signal <cs> with one-hot encoding.
Selecting encoding for FSM_3 ...
Optimizing FSM <FSM_3> on signal <cs> with one-hot encoding.
Selecting encoding for FSM_2 ...
Optimizing FSM <FSM_2> on signal <cs> with one-hot encoding.
Selecting encoding for FSM_1 ...
Optimizing FSM <FSM_1> on signal <cs> with one-hot encoding.
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <cs> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 7
# ROMs                             : 1
 16x2-bit ROM                      : 1
# Adders/Subtractors               : 6
 16-bit adder                      : 1
 14-bit adder                      : 1
 16-bit subtractor                 : 3
 6-bit adder                       : 1
# Counters                         : 24
 16-bit up counter                 : 5
 10-bit up counter                 : 4
 16-bit down counter               : 1
 12-bit down counter               : 2
 32-bit down counter               : 1
 6-bit up counter                  : 2
 32-bit up counter                 : 7
 3-bit up counter                  : 1
 2-bit up counter                  : 1
# Registers                        : 520
 1-bit register                    : 437
 32-bit register                   : 19
 17-bit register                   : 3
 8-bit register                    : 8
 16-bit register                   : 37
 10-bit register                   : 6
 4-bit register                    : 3
 48-bit register                   : 2
 6-bit register                    : 4
 5-bit register                    : 1
# Latches                          : 1
 1-bit latch                       : 1
# Shift Registers                  : 2
 3-bit shift register              : 2
# Comparators                      : 19
 16-bit comparator not equal       : 1
 16-bit comparator greater         : 1
 16-bit comparator equal           : 2
 17-bit comparator greater         : 2
 32-bit comparator lessequal       : 1
 7-bit comparator lessequal        : 1
 7-bit comparator greatequal       : 1
 32-bit comparator greater         : 1
 10-bit comparator equal           : 2
 8-bit comparator equal            : 6
 6-bit comparator lessequal        : 1
# Multiplexers                     : 8
 17-bit 4-to-1 multiplexer         : 1
 32-bit 4-to-1 multiplexer         : 1
 16-bit 2-to-1 multiplexer         : 4
 32-bit 2-to-1 multiplexer         : 2
# Xors                             : 97
 1-bit xor7                        : 2
 1-bit xor5                        : 8
 1-bit xor4                        : 26
 1-bit xor3                        : 16
 1-bit xor2                        : 45

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1291 - FF/Latch <mcast_5> is unconnected in block <RXValid>.
WARNING:Xst:1291 - FF/Latch <mcast_1> is unconnected in block <RXValid>.
WARNING:Xst:1291 - FF/Latch <mcast_2> is unconnected in block <RXValid>.
WARNING:Xst:1291 - FF/Latch <mcast_3> is unconnected in block <RXValid>.
WARNING:Xst:1291 - FF/Latch <mcast_4> is unconnected in block <RXValid>.
WARNING:Xst:1291 - FF/Latch <al2l_0> is unconnected in block <GMIIin>.
WARNING:Xst:1291 - FF/Latch <al2l_1> is unconnected in block <GMIIin>.
WARNING:Xst:1291 - FF/Latch <al2l_2> is unconnected in block <GMIIin>.
WARNING:Xst:1291 - FF/Latch <al2l_3> is unconnected in block <GMIIin>.
WARNING:Xst:1291 - FF/Latch <al2l_4> is unconnected in block <GMIIin>.
WARNING:Xst:1291 - FF/Latch <al2l_5> is unconnected in block <GMIIin>.
WARNING:Xst:1291 - FF/Latch <al2l_6> is unconnected in block <GMIIin>.
WARNING:Xst:1291 - FF/Latch <al2l_7> is unconnected in block <GMIIin>.
WARNING:Xst:1291 - FF/Latch <MWEN> is unconnected in block <tx_input>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_15> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_14> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_13> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_12> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_11> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_10> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_9> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_8> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_7> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_6> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_5> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_4> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_3> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_2> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_1> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_0> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_16> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <Q4_31> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_31> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_0> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_1> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_2> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_3> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_4> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_5> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_6> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_7> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_8> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_9> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_10> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_11> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_12> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_13> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_14> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_15> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_16> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_17> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_18> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_19> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_20> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_21> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_22> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_23> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_24> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_25> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_26> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_27> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_28> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_29> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_30> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_0> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_1> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_2> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_3> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_4> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_5> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_6> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_7> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_8> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_9> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_10> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_11> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_12> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_13> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_14> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_15> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_16> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_17> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_18> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_19> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_20> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_21> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_22> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_23> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_24> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_25> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_26> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_27> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_28> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_29> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_30> is unconnected in block <memcontroller>.
WARNING:Xst:1293 - FF/Latch  <lenr_15> is constant in block <RXoutput>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <lenr_14> is constant in block <RXoutput>.

Optimizing unit <network> ...

Optimizing unit <TXinput> ...

Optimizing unit <FIFOcheck> ...

Optimizing unit <crc_combinational> ...

Optimizing unit <RXValid> ...

Optimizing unit <MII> ...

Optimizing unit <RXoutput> ...

Optimizing unit <TXoutput> ...

Optimizing unit <GMIIin> ...
WARNING:Xst:1294 - Latch <ffs> is equivalent to a wire in block <GMIIin>.

Optimizing unit <PHYstatus> ...

Optimizing unit <clockenable> ...

Optimizing unit <memory> ...

Optimizing unit <RXinput> ...

Optimizing unit <control> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
WARNING:Xst:1294 - Latch <ffs> is equivalent to a wire in block <GMIIin>.
WARNING:Xst:1293 - FF/Latch  <debugdata_31> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_29> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_27> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_30> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_28> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_3> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_4> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_0> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_5> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_6> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_7> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_2> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_8> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_16> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_17> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_18> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_19> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_20> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_21> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_22> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_1> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_23> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_24> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_25> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_26> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_9> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_10> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_11> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_12> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_13> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_14> is constant in block <mac_control>.
WARNING:Xst:1293 - FF/Latch  <debugdata_15> is constant in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MWEN> is unconnected in block <tx_input>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_15> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_14> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_13> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_12> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_11> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_10> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_9> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_8> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_7> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_6> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_5> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_4> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_3> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_2> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_1> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_0> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <MDEBUGADDR_16> is unconnected in block <mac_control>.
WARNING:Xst:1291 - FF/Latch <Q4_31> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_31> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_0> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_1> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_2> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_3> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_4> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_5> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_6> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_7> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_8> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_9> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_10> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_11> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_12> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_13> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_14> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_15> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_16> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_17> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_18> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_19> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_20> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_21> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_22> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_23> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_24> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_25> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_26> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_27> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_28> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_29> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q4_30> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_0> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_1> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_2> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_3> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_4> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_5> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_6> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_7> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_8> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_9> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_10> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_11> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_12> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_13> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_14> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_15> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_16> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_17> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_18> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_19> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_20> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_21> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_22> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_23> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_24> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_25> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_26> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_27> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_28> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_29> is unconnected in block <memcontroller>.
WARNING:Xst:1291 - FF/Latch <Q1_30> is unconnected in block <memcontroller>.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block network, actual ratio is 83.
WARNING:Xst:382 - Register addrl_15 is equivalent to FBBP_15
WARNING:Xst:382 - Register addrl_0 is equivalent to FBBP_0
WARNING:Xst:382 - Register addrl_1 is equivalent to FBBP_1
WARNING:Xst:382 - Register addrl_2 is equivalent to FBBP_2
WARNING:Xst:382 - Register addrl_3 is equivalent to FBBP_3
WARNING:Xst:382 - Register addrl_4 is equivalent to FBBP_4
WARNING:Xst:382 - Register addrl_5 is equivalent to FBBP_5
WARNING:Xst:382 - Register addrl_6 is equivalent to FBBP_6
WARNING:Xst:382 - Register addrl_7 is equivalent to FBBP_7
WARNING:Xst:382 - Register addrl_8 is equivalent to FBBP_8
WARNING:Xst:382 - Register addrl_9 is equivalent to FBBP_9
WARNING:Xst:382 - Register addrl_10 is equivalent to FBBP_10
WARNING:Xst:382 - Register addrl_11 is equivalent to FBBP_11
WARNING:Xst:382 - Register addrl_12 is equivalent to FBBP_12
WARNING:Xst:382 - Register addrl_13 is equivalent to FBBP_13
WARNING:Xst:382 - Register addrl_14 is equivalent to FBBP_14
WARNING:Xst:382 - Register ts_30 is equivalent to ts_0
WARNING:Xst:382 - Register ts_29 is equivalent to ts_0
WARNING:Xst:382 - Register ts_1 is equivalent to ts_0
WARNING:Xst:382 - Register ts_2 is equivalent to ts_0
WARNING:Xst:382 - Register ts_3 is equivalent to ts_0
WARNING:Xst:382 - Register ts_4 is equivalent to ts_0
WARNING:Xst:382 - Register ts_5 is equivalent to ts_0
WARNING:Xst:382 - Register ts_6 is equivalent to ts_0
WARNING:Xst:382 - Register ts_7 is equivalent to ts_0
WARNING:Xst:382 - Register ts_8 is equivalent to ts_0
WARNING:Xst:382 - Register ts_9 is equivalent to ts_0
WARNING:Xst:382 - Register ts_10 is equivalent to ts_0
WARNING:Xst:382 - Register ts_11 is equivalent to ts_0
WARNING:Xst:382 - Register ts_12 is equivalent to ts_0
WARNING:Xst:382 - Register ts_13 is equivalent to ts_0
WARNING:Xst:382 - Register ts_14 is equivalent to ts_0
WARNING:Xst:382 - Register ts_15 is equivalent to ts_0
WARNING:Xst:382 - Register ts_16 is equivalent to ts_0
WARNING:Xst:382 - Register ts_17 is equivalent to ts_0
WARNING:Xst:382 - Register ts_18 is equivalent to ts_0
WARNING:Xst:382 - Register ts_19 is equivalent to ts_0
WARNING:Xst:382 - Register ts_20 is equivalent to ts_0
WARNING:Xst:382 - Register ts_21 is equivalent to ts_0
WARNING:Xst:382 - Register ts_22 is equivalent to ts_0
WARNING:Xst:382 - Register ts_23 is equivalent to ts_0
WARNING:Xst:382 - Register ts_24 is equivalent to ts_0
WARNING:Xst:382 - Register ts_25 is equivalent to ts_0
WARNING:Xst:382 - Register ts_26 is equivalent to ts_0
WARNING:Xst:382 - Register ts_27 is equivalent to ts_0
WARNING:Xst:382 - Register ts_28 is equivalent to ts_0
WARNING:Xst:382 - Register ts_31 is equivalent to ts_0
WARNING:Xst:382 - Register ts_30 is equivalent to ts_1
WARNING:Xst:382 - Register ts_29 is equivalent to ts_1
WARNING:Xst:382 - Register ts_2 is equivalent to ts_1
WARNING:Xst:382 - Register ts_3 is equivalent to ts_1
WARNING:Xst:382 - Register ts_4 is equivalent to ts_1
WARNING:Xst:382 - Register ts_5 is equivalent to ts_1
WARNING:Xst:382 - Register ts_6 is equivalent to ts_1
WARNING:Xst:382 - Register ts_7 is equivalent to ts_1
WARNING:Xst:382 - Register ts_8 is equivalent to ts_1
WARNING:Xst:382 - Register ts_9 is equivalent to ts_1
WARNING:Xst:382 - Register ts_10 is equivalent to ts_1
WARNING:Xst:382 - Register ts_11 is equivalent to ts_1
WARNING:Xst:382 - Register ts_12 is equivalent to ts_1
WARNING:Xst:382 - Register ts_13 is equivalent to ts_1
WARNING:Xst:382 - Register ts_14 is equivalent to ts_1
WARNING:Xst:382 - Register ts_15 is equivalent to ts_1
WARNING:Xst:382 - Register ts_16 is equivalent to ts_1
WARNING:Xst:382 - Register ts_17 is equivalent to ts_1
WARNING:Xst:382 - Register ts_18 is equivalent to ts_1
WARNING:Xst:382 - Register ts_19 is equivalent to ts_1
WARNING:Xst:382 - Register ts_20 is equivalent to ts_1
WARNING:Xst:382 - Register ts_21 is equivalent to ts_1
WARNING:Xst:382 - Register ts_22 is equivalent to ts_1
WARNING:Xst:382 - Register ts_23 is equivalent to ts_1
WARNING:Xst:382 - Register ts_24 is equivalent to ts_1
WARNING:Xst:382 - Register ts_25 is equivalent to ts_1
WARNING:Xst:382 - Register ts_26 is equivalent to ts_1
WARNING:Xst:382 - Register ts_27 is equivalent to ts_1
WARNING:Xst:382 - Register ts_28 is equivalent to ts_1
WARNING:Xst:382 - Register ts_31 is equivalent to ts_1
WARNING:Xst:382 - Register ts_30 is equivalent to ts_2
WARNING:Xst:382 - Register ts_29 is equivalent to ts_2
WARNING:Xst:382 - Register ts_3 is equivalent to ts_2
WARNING:Xst:382 - Register ts_4 is equivalent to ts_2
WARNING:Xst:382 - Register ts_5 is equivalent to ts_2
WARNING:Xst:382 - Register ts_6 is equivalent to ts_2
WARNING:Xst:382 - Register ts_7 is equivalent to ts_2
WARNING:Xst:382 - Register ts_8 is equivalent to ts_2
WARNING:Xst:382 - Register ts_9 is equivalent to ts_2
WARNING:Xst:382 - Register ts_10 is equivalent to ts_2
WARNING:Xst:382 - Register ts_11 is equivalent to ts_2
WARNING:Xst:382 - Register ts_12 is equivalent to ts_2
WARNING:Xst:382 - Register ts_13 is equivalent to ts_2
WARNING:Xst:382 - Register ts_14 is equivalent to ts_2
WARNING:Xst:382 - Register ts_15 is equivalent to ts_2
WARNING:Xst:382 - Register ts_16 is equivalent to ts_2
WARNING:Xst:382 - Register ts_17 is equivalent to ts_2
WARNING:Xst:382 - Register ts_18 is equivalent to ts_2
WARNING:Xst:382 - Register ts_19 is equivalent to ts_2
WARNING:Xst:382 - Register ts_20 is equivalent to ts_2
WARNING:Xst:382 - Register ts_21 is equivalent to ts_2
WARNING:Xst:382 - Register ts_22 is equivalent to ts_2
WARNING:Xst:382 - Register ts_23 is equivalent to ts_2
WARNING:Xst:382 - Register ts_24 is equivalent to ts_2
WARNING:Xst:382 - Register ts_25 is equivalent to ts_2
WARNING:Xst:382 - Register ts_26 is equivalent to ts_2
WARNING:Xst:382 - Register ts_27 is equivalent to ts_2
WARNING:Xst:382 - Register ts_28 is equivalent to ts_2
WARNING:Xst:382 - Register ts_31 is equivalent to ts_2
WARNING:Xst:382 - Register ts_30 is equivalent to ts_3
WARNING:Xst:382 - Register ts_29 is equivalent to ts_3
WARNING:Xst:382 - Register ts_4 is equivalent to ts_3
WARNING:Xst:382 - Register ts_5 is equivalent to ts_3
WARNING:Xst:382 - Register ts_6 is equivalent to ts_3
WARNING:Xst:382 - Register ts_7 is equivalent to ts_3
WARNING:Xst:382 - Register ts_8 is equivalent to ts_3
WARNING:Xst:382 - Register ts_9 is equivalent to ts_3
WARNING:Xst:382 - Register ts_10 is equivalent to ts_3
WARNING:Xst:382 - Register ts_11 is equivalent to ts_3
WARNING:Xst:382 - Register ts_12 is equivalent to ts_3
WARNING:Xst:382 - Register ts_13 is equivalent to ts_3
WARNING:Xst:382 - Register ts_14 is equivalent to ts_3
WARNING:Xst:382 - Register ts_15 is equivalent to ts_3
WARNING:Xst:382 - Register ts_16 is equivalent to ts_3
WARNING:Xst:382 - Register ts_17 is equivalent to ts_3
WARNING:Xst:382 - Register ts_18 is equivalent to ts_3
WARNING:Xst:382 - Register ts_19 is equivalent to ts_3
WARNING:Xst:382 - Register ts_20 is equivalent to ts_3
WARNING:Xst:382 - Register ts_21 is equivalent to ts_3
WARNING:Xst:382 - Register ts_22 is equivalent to ts_3
WARNING:Xst:382 - Register ts_23 is equivalent to ts_3
WARNING:Xst:382 - Register ts_24 is equivalent to ts_3
WARNING:Xst:382 - Register ts_25 is equivalent to ts_3
WARNING:Xst:382 - Register ts_26 is equivalent to ts_3
WARNING:Xst:382 - Register ts_27 is equivalent to ts_3
WARNING:Xst:382 - Register ts_28 is equivalent to ts_3
WARNING:Xst:382 - Register ts_31 is equivalent to ts_3
WARNING:Xst:382 - Register ts_30 is equivalent to ts_4
WARNING:Xst:382 - Register ts_29 is equivalent to ts_4
WARNING:Xst:382 - Register ts_5 is equivalent to ts_4
WARNING:Xst:382 - Register ts_6 is equivalent to ts_4
WARNING:Xst:382 - Register ts_7 is equivalent to ts_4
WARNING:Xst:382 - Register ts_8 is equivalent to ts_4
WARNING:Xst:382 - Register ts_9 is equivalent to ts_4
WARNING:Xst:382 - Register ts_10 is equivalent to ts_4
WARNING:Xst:382 - Register ts_11 is equivalent to ts_4
WARNING:Xst:382 - Register ts_12 is equivalent to ts_4
WARNING:Xst:382 - Register ts_13 is equivalent to ts_4
WARNING:Xst:382 - Register ts_14 is equivalent to ts_4
WARNING:Xst:382 - Register ts_15 is equivalent to ts_4
WARNING:Xst:382 - Register ts_16 is equivalent to ts_4
WARNING:Xst:382 - Register ts_17 is equivalent to ts_4
WARNING:Xst:382 - Register ts_18 is equivalent to ts_4
WARNING:Xst:382 - Register ts_19 is equivalent to ts_4
WARNING:Xst:382 - Register ts_20 is equivalent to ts_4
WARNING:Xst:382 - Register ts_21 is equivalent to ts_4
WARNING:Xst:382 - Register ts_22 is equivalent to ts_4
WARNING:Xst:382 - Register ts_23 is equivalent to ts_4
WARNING:Xst:382 - Register ts_24 is equivalent to ts_4
WARNING:Xst:382 - Register ts_25 is equivalent to ts_4
WARNING:Xst:382 - Register ts_26 is equivalent to ts_4
WARNING:Xst:382 - Register ts_27 is equivalent to ts_4
WARNING:Xst:382 - Register ts_28 is equivalent to ts_4
WARNING:Xst:382 - Register ts_31 is equivalent to ts_4
WARNING:Xst:382 - Register ts_30 is equivalent to ts_5
WARNING:Xst:382 - Register ts_29 is equivalent to ts_5
WARNING:Xst:382 - Register ts_6 is equivalent to ts_5
WARNING:Xst:382 - Register ts_7 is equivalent to ts_5
WARNING:Xst:382 - Register ts_8 is equivalent to ts_5
WARNING:Xst:382 - Register ts_9 is equivalent to ts_5
WARNING:Xst:382 - Register ts_10 is equivalent to ts_5
WARNING:Xst:382 - Register ts_11 is equivalent to ts_5
WARNING:Xst:382 - Register ts_12 is equivalent to ts_5
WARNING:Xst:382 - Register ts_13 is equivalent to ts_5
WARNING:Xst:382 - Register ts_14 is equivalent to ts_5
WARNING:Xst:382 - Register ts_15 is equivalent to ts_5
WARNING:Xst:382 - Register ts_16 is equivalent to ts_5
WARNING:Xst:382 - Register ts_17 is equivalent to ts_5
WARNING:Xst:382 - Register ts_18 is equivalent to ts_5
WARNING:Xst:382 - Register ts_19 is equivalent to ts_5
WARNING:Xst:382 - Register ts_20 is equivalent to ts_5
WARNING:Xst:382 - Register ts_21 is equivalent to ts_5
WARNING:Xst:382 - Register ts_22 is equivalent to ts_5
WARNING:Xst:382 - Register ts_23 is equivalent to ts_5
WARNING:Xst:382 - Register ts_24 is equivalent to ts_5
WARNING:Xst:382 - Register ts_25 is equivalent to ts_5
WARNING:Xst:382 - Register ts_26 is equivalent to ts_5
WARNING:Xst:382 - Register ts_27 is equivalent to ts_5
WARNING:Xst:382 - Register ts_28 is equivalent to ts_5
WARNING:Xst:382 - Register ts_31 is equivalent to ts_5
WARNING:Xst:382 - Register ts_30 is equivalent to ts_6
WARNING:Xst:382 - Register ts_29 is equivalent to ts_6
WARNING:Xst:382 - Register ts_7 is equivalent to ts_6
WARNING:Xst:382 - Register ts_8 is equivalent to ts_6
WARNING:Xst:382 - Register ts_9 is equivalent to ts_6
WARNING:Xst:382 - Register ts_10 is equivalent to ts_6
WARNING:Xst:382 - Register ts_11 is equivalent to ts_6
WARNING:Xst:382 - Register ts_12 is equivalent to ts_6
WARNING:Xst:382 - Register ts_13 is equivalent to ts_6
WARNING:Xst:382 - Register ts_14 is equivalent to ts_6
WARNING:Xst:382 - Register ts_15 is equivalent to ts_6
WARNING:Xst:382 - Register ts_16 is equivalent to ts_6
WARNING:Xst:382 - Register ts_17 is equivalent to ts_6
WARNING:Xst:382 - Register ts_18 is equivalent to ts_6
WARNING:Xst:382 - Register ts_19 is equivalent to ts_6
WARNING:Xst:382 - Register ts_20 is equivalent to ts_6
WARNING:Xst:382 - Register ts_21 is equivalent to ts_6
WARNING:Xst:382 - Register ts_22 is equivalent to ts_6
WARNING:Xst:382 - Register ts_23 is equivalent to ts_6
WARNING:Xst:382 - Register ts_24 is equivalent to ts_6
WARNING:Xst:382 - Register ts_25 is equivalent to ts_6
WARNING:Xst:382 - Register ts_26 is equivalent to ts_6
WARNING:Xst:382 - Register ts_27 is equivalent to ts_6
WARNING:Xst:382 - Register ts_28 is equivalent to ts_6
WARNING:Xst:382 - Register ts_31 is equivalent to ts_6
WARNING:Xst:382 - Register ts_30 is equivalent to ts_7
WARNING:Xst:382 - Register ts_29 is equivalent to ts_7
WARNING:Xst:382 - Register ts_8 is equivalent to ts_7
WARNING:Xst:382 - Register ts_9 is equivalent to ts_7
WARNING:Xst:382 - Register ts_10 is equivalent to ts_7
WARNING:Xst:382 - Register ts_11 is equivalent to ts_7
WARNING:Xst:382 - Register ts_12 is equivalent to ts_7
WARNING:Xst:382 - Register ts_13 is equivalent to ts_7
WARNING:Xst:382 - Register ts_14 is equivalent to ts_7
WARNING:Xst:382 - Register ts_15 is equivalent to ts_7
WARNING:Xst:382 - Register ts_16 is equivalent to ts_7
WARNING:Xst:382 - Register ts_17 is equivalent to ts_7
WARNING:Xst:382 - Register ts_18 is equivalent to ts_7
WARNING:Xst:382 - Register ts_19 is equivalent to ts_7
WARNING:Xst:382 - Register ts_20 is equivalent to ts_7
WARNING:Xst:382 - Register ts_21 is equivalent to ts_7
WARNING:Xst:382 - Register ts_22 is equivalent to ts_7
WARNING:Xst:382 - Register ts_23 is equivalent to ts_7
WARNING:Xst:382 - Register ts_24 is equivalent to ts_7
WARNING:Xst:382 - Register ts_25 is equivalent to ts_7
WARNING:Xst:382 - Register ts_26 is equivalent to ts_7
WARNING:Xst:382 - Register ts_27 is equivalent to ts_7
WARNING:Xst:382 - Register ts_28 is equivalent to ts_7
WARNING:Xst:382 - Register ts_31 is equivalent to ts_7
WARNING:Xst:382 - Register ts_30 is equivalent to ts_8
WARNING:Xst:382 - Register ts_29 is equivalent to ts_8
WARNING:Xst:382 - Register ts_9 is equivalent to ts_8
WARNING:Xst:382 - Register ts_10 is equivalent to ts_8
WARNING:Xst:382 - Register ts_11 is equivalent to ts_8
WARNING:Xst:382 - Register ts_12 is equivalent to ts_8
WARNING:Xst:382 - Register ts_13 is equivalent to ts_8
WARNING:Xst:382 - Register ts_14 is equivalent to ts_8
WARNING:Xst:382 - Register ts_15 is equivalent to ts_8
WARNING:Xst:382 - Register ts_16 is equivalent to ts_8
WARNING:Xst:382 - Register ts_17 is equivalent to ts_8
WARNING:Xst:382 - Register ts_18 is equivalent to ts_8
WARNING:Xst:382 - Register ts_19 is equivalent to ts_8
WARNING:Xst:382 - Register ts_20 is equivalent to ts_8
WARNING:Xst:382 - Register ts_21 is equivalent to ts_8
WARNING:Xst:382 - Register ts_22 is equivalent to ts_8
WARNING:Xst:382 - Register ts_23 is equivalent to ts_8
WARNING:Xst:382 - Register ts_24 is equivalent to ts_8
WARNING:Xst:382 - Register ts_25 is equivalent to ts_8
WARNING:Xst:382 - Register ts_26 is equivalent to ts_8
WARNING:Xst:382 - Register ts_27 is equivalent to ts_8
WARNING:Xst:382 - Register ts_28 is equivalent to ts_8
WARNING:Xst:382 - Register ts_31 is equivalent to ts_8
WARNING:Xst:382 - Register ts_30 is equivalent to ts_9
WARNING:Xst:382 - Register ts_29 is equivalent to ts_9
WARNING:Xst:382 - Register ts_10 is equivalent to ts_9
WARNING:Xst:382 - Register ts_11 is equivalent to ts_9
WARNING:Xst:382 - Register ts_12 is equivalent to ts_9
WARNING:Xst:382 - Register ts_13 is equivalent to ts_9
WARNING:Xst:382 - Register ts_14 is equivalent to ts_9
WARNING:Xst:382 - Register ts_15 is equivalent to ts_9
WARNING:Xst:382 - Register ts_16 is equivalent to ts_9
WARNING:Xst:382 - Register ts_17 is equivalent to ts_9
WARNING:Xst:382 - Register ts_18 is equivalent to ts_9
WARNING:Xst:382 - Register ts_19 is equivalent to ts_9
WARNING:Xst:382 - Register ts_20 is equivalent to ts_9
WARNING:Xst:382 - Register ts_21 is equivalent to ts_9
WARNING:Xst:382 - Register ts_22 is equivalent to ts_9
WARNING:Xst:382 - Register ts_23 is equivalent to ts_9
WARNING:Xst:382 - Register ts_24 is equivalent to ts_9
WARNING:Xst:382 - Register ts_25 is equivalent to ts_9
WARNING:Xst:382 - Register ts_26 is equivalent to ts_9
WARNING:Xst:382 - Register ts_27 is equivalent to ts_9
WARNING:Xst:382 - Register ts_28 is equivalent to ts_9
WARNING:Xst:382 - Register ts_31 is equivalent to ts_9
WARNING:Xst:382 - Register ts_30 is equivalent to ts_10
WARNING:Xst:382 - Register ts_29 is equivalent to ts_10
WARNING:Xst:382 - Register ts_11 is equivalent to ts_10
WARNING:Xst:382 - Register ts_12 is equivalent to ts_10
WARNING:Xst:382 - Register ts_13 is equivalent to ts_10
WARNING:Xst:382 - Register ts_14 is equivalent to ts_10
WARNING:Xst:382 - Register ts_15 is equivalent to ts_10
WARNING:Xst:382 - Register ts_16 is equivalent to ts_10
WARNING:Xst:382 - Register ts_17 is equivalent to ts_10
WARNING:Xst:382 - Register ts_18 is equivalent to ts_10
WARNING:Xst:382 - Register ts_19 is equivalent to ts_10
WARNING:Xst:382 - Register ts_20 is equivalent to ts_10
WARNING:Xst:382 - Register ts_21 is equivalent to ts_10
WARNING:Xst:382 - Register ts_22 is equivalent to ts_10
WARNING:Xst:382 - Register ts_23 is equivalent to ts_10
WARNING:Xst:382 - Register ts_24 is equivalent to ts_10
WARNING:Xst:382 - Register ts_25 is equivalent to ts_10
WARNING:Xst:382 - Register ts_26 is equivalent to ts_10
WARNING:Xst:382 - Register ts_27 is equivalent to ts_10
WARNING:Xst:382 - Register ts_28 is equivalent to ts_10
WARNING:Xst:382 - Register ts_31 is equivalent to ts_10
WARNING:Xst:382 - Register ts_30 is equivalent to ts_11
WARNING:Xst:382 - Register ts_29 is equivalent to ts_11
WARNING:Xst:382 - Register ts_12 is equivalent to ts_11
WARNING:Xst:382 - Register ts_13 is equivalent to ts_11
WARNING:Xst:382 - Register ts_14 is equivalent to ts_11
WARNING:Xst:382 - Register ts_15 is equivalent to ts_11
WARNING:Xst:382 - Register ts_16 is equivalent to ts_11
WARNING:Xst:382 - Register ts_17 is equivalent to ts_11
WARNING:Xst:382 - Register ts_18 is equivalent to ts_11
WARNING:Xst:382 - Register ts_19 is equivalent to ts_11
WARNING:Xst:382 - Register ts_20 is equivalent to ts_11
WARNING:Xst:382 - Register ts_21 is equivalent to ts_11
WARNING:Xst:382 - Register ts_22 is equivalent to ts_11
WARNING:Xst:382 - Register ts_23 is equivalent to ts_11
WARNING:Xst:382 - Register ts_24 is equivalent to ts_11
WARNING:Xst:382 - Register ts_25 is equivalent to ts_11
WARNING:Xst:382 - Register ts_26 is equivalent to ts_11
WARNING:Xst:382 - Register ts_27 is equivalent to ts_11
WARNING:Xst:382 - Register ts_28 is equivalent to ts_11
WARNING:Xst:382 - Register ts_31 is equivalent to ts_11
WARNING:Xst:382 - Register ts_30 is equivalent to ts_12
WARNING:Xst:382 - Register ts_29 is equivalent to ts_12
WARNING:Xst:382 - Register ts_13 is equivalent to ts_12
WARNING:Xst:382 - Register ts_14 is equivalent to ts_12
WARNING:Xst:382 - Register ts_15 is equivalent to ts_12
WARNING:Xst:382 - Register ts_16 is equivalent to ts_12
WARNING:Xst:382 - Register ts_17 is equivalent to ts_12
WARNING:Xst:382 - Register ts_18 is equivalent to ts_12
WARNING:Xst:382 - Register ts_19 is equivalent to ts_12
WARNING:Xst:382 - Register ts_20 is equivalent to ts_12
WARNING:Xst:382 - Register ts_21 is equivalent to ts_12
WARNING:Xst:382 - Register ts_22 is equivalent to ts_12
WARNING:Xst:382 - Register ts_23 is equivalent to ts_12
WARNING:Xst:382 - Register ts_24 is equivalent to ts_12
WARNING:Xst:382 - Register ts_25 is equivalent to ts_12
WARNING:Xst:382 - Register ts_26 is equivalent to ts_12
WARNING:Xst:382 - Register ts_27 is equivalent to ts_12
WARNING:Xst:382 - Register ts_28 is equivalent to ts_12
WARNING:Xst:382 - Register ts_31 is equivalent to ts_12
WARNING:Xst:382 - Register ts_30 is equivalent to ts_13
WARNING:Xst:382 - Register ts_29 is equivalent to ts_13
WARNING:Xst:382 - Register ts_14 is equivalent to ts_13
WARNING:Xst:382 - Register ts_15 is equivalent to ts_13
WARNING:Xst:382 - Register ts_16 is equivalent to ts_13
WARNING:Xst:382 - Register ts_17 is equivalent to ts_13
WARNING:Xst:382 - Register ts_18 is equivalent to ts_13
WARNING:Xst:382 - Register ts_19 is equivalent to ts_13
WARNING:Xst:382 - Register ts_20 is equivalent to ts_13
WARNING:Xst:382 - Register ts_21 is equivalent to ts_13
WARNING:Xst:382 - Register ts_22 is equivalent to ts_13
WARNING:Xst:382 - Register ts_23 is equivalent to ts_13
WARNING:Xst:382 - Register ts_24 is equivalent to ts_13
WARNING:Xst:382 - Register ts_25 is equivalent to ts_13
WARNING:Xst:382 - Register ts_26 is equivalent to ts_13
WARNING:Xst:382 - Register ts_27 is equivalent to ts_13
WARNING:Xst:382 - Register ts_28 is equivalent to ts_13
WARNING:Xst:382 - Register ts_31 is equivalent to ts_13
WARNING:Xst:382 - Register ts_30 is equivalent to ts_14
WARNING:Xst:382 - Register ts_29 is equivalent to ts_14
WARNING:Xst:382 - Register ts_15 is equivalent to ts_14
WARNING:Xst:382 - Register ts_16 is equivalent to ts_14
WARNING:Xst:382 - Register ts_17 is equivalent to ts_14
WARNING:Xst:382 - Register ts_18 is equivalent to ts_14
WARNING:Xst:382 - Register ts_19 is equivalent to ts_14
WARNING:Xst:382 - Register ts_20 is equivalent to ts_14
WARNING:Xst:382 - Register ts_21 is equivalent to ts_14
WARNING:Xst:382 - Register ts_22 is equivalent to ts_14
WARNING:Xst:382 - Register ts_23 is equivalent to ts_14
WARNING:Xst:382 - Register ts_24 is equivalent to ts_14
WARNING:Xst:382 - Register ts_25 is equivalent to ts_14
WARNING:Xst:382 - Register ts_26 is equivalent to ts_14
WARNING:Xst:382 - Register ts_27 is equivalent to ts_14
WARNING:Xst:382 - Register ts_28 is equivalent to ts_14
WARNING:Xst:382 - Register ts_31 is equivalent to ts_14
WARNING:Xst:382 - Register ts_30 is equivalent to ts_15
WARNING:Xst:382 - Register ts_29 is equivalent to ts_15
WARNING:Xst:382 - Register ts_16 is equivalent to ts_15
WARNING:Xst:382 - Register ts_17 is equivalent to ts_15
WARNING:Xst:382 - Register ts_18 is equivalent to ts_15
WARNING:Xst:382 - Register ts_19 is equivalent to ts_15
WARNING:Xst:382 - Register ts_20 is equivalent to ts_15
WARNING:Xst:382 - Register ts_21 is equivalent to ts_15
WARNING:Xst:382 - Register ts_22 is equivalent to ts_15
WARNING:Xst:382 - Register ts_23 is equivalent to ts_15
WARNING:Xst:382 - Register ts_24 is equivalent to ts_15
WARNING:Xst:382 - Register ts_25 is equivalent to ts_15
WARNING:Xst:382 - Register ts_26 is equivalent to ts_15
WARNING:Xst:382 - Register ts_27 is equivalent to ts_15
WARNING:Xst:382 - Register ts_28 is equivalent to ts_15
WARNING:Xst:382 - Register ts_31 is equivalent to ts_15
WARNING:Xst:382 - Register ts_30 is equivalent to ts_16
WARNING:Xst:382 - Register ts_29 is equivalent to ts_16
WARNING:Xst:382 - Register ts_17 is equivalent to ts_16
WARNING:Xst:382 - Register ts_18 is equivalent to ts_16
WARNING:Xst:382 - Register ts_19 is equivalent to ts_16
WARNING:Xst:382 - Register ts_20 is equivalent to ts_16
WARNING:Xst:382 - Register ts_21 is equivalent to ts_16
WARNING:Xst:382 - Register ts_22 is equivalent to ts_16
WARNING:Xst:382 - Register ts_23 is equivalent to ts_16
WARNING:Xst:382 - Register ts_24 is equivalent to ts_16
WARNING:Xst:382 - Register ts_25 is equivalent to ts_16
WARNING:Xst:382 - Register ts_26 is equivalent to ts_16
WARNING:Xst:382 - Register ts_27 is equivalent to ts_16
WARNING:Xst:382 - Register ts_28 is equivalent to ts_16
WARNING:Xst:382 - Register ts_31 is equivalent to ts_16
WARNING:Xst:382 - Register ts_30 is equivalent to ts_17
WARNING:Xst:382 - Register ts_29 is equivalent to ts_17
WARNING:Xst:382 - Register ts_18 is equivalent to ts_17
WARNING:Xst:382 - Register ts_19 is equivalent to ts_17
WARNING:Xst:382 - Register ts_20 is equivalent to ts_17
WARNING:Xst:382 - Register ts_21 is equivalent to ts_17
WARNING:Xst:382 - Register ts_22 is equivalent to ts_17
WARNING:Xst:382 - Register ts_23 is equivalent to ts_17
WARNING:Xst:382 - Register ts_24 is equivalent to ts_17
WARNING:Xst:382 - Register ts_25 is equivalent to ts_17
WARNING:Xst:382 - Register ts_26 is equivalent to ts_17
WARNING:Xst:382 - Register ts_27 is equivalent to ts_17
WARNING:Xst:382 - Register ts_28 is equivalent to ts_17
WARNING:Xst:382 - Register ts_31 is equivalent to ts_17
WARNING:Xst:382 - Register ts_30 is equivalent to ts_18
WARNING:Xst:382 - Register ts_29 is equivalent to ts_18
WARNING:Xst:382 - Register ts_19 is equivalent to ts_18
WARNING:Xst:382 - Register ts_20 is equivalent to ts_18
WARNING:Xst:382 - Register ts_21 is equivalent to ts_18
WARNING:Xst:382 - Register ts_22 is equivalent to ts_18
WARNING:Xst:382 - Register ts_23 is equivalent to ts_18
WARNING:Xst:382 - Register ts_24 is equivalent to ts_18
WARNING:Xst:382 - Register ts_25 is equivalent to ts_18
WARNING:Xst:382 - Register ts_26 is equivalent to ts_18
WARNING:Xst:382 - Register ts_27 is equivalent to ts_18
WARNING:Xst:382 - Register ts_28 is equivalent to ts_18
WARNING:Xst:382 - Register ts_31 is equivalent to ts_18
WARNING:Xst:382 - Register ts_30 is equivalent to ts_19
WARNING:Xst:382 - Register ts_29 is equivalent to ts_19
WARNING:Xst:382 - Register ts_20 is equivalent to ts_19
WARNING:Xst:382 - Register ts_21 is equivalent to ts_19
WARNING:Xst:382 - Register ts_22 is equivalent to ts_19
WARNING:Xst:382 - Register ts_23 is equivalent to ts_19
WARNING:Xst:382 - Register ts_24 is equivalent to ts_19
WARNING:Xst:382 - Register ts_25 is equivalent to ts_19
WARNING:Xst:382 - Register ts_26 is equivalent to ts_19
WARNING:Xst:382 - Register ts_27 is equivalent to ts_19
WARNING:Xst:382 - Register ts_28 is equivalent to ts_19
WARNING:Xst:382 - Register ts_31 is equivalent to ts_19
WARNING:Xst:382 - Register ts_30 is equivalent to ts_20
WARNING:Xst:382 - Register ts_29 is equivalent to ts_20
WARNING:Xst:382 - Register ts_21 is equivalent to ts_20
WARNING:Xst:382 - Register ts_22 is equivalent to ts_20
WARNING:Xst:382 - Register ts_23 is equivalent to ts_20
WARNING:Xst:382 - Register ts_24 is equivalent to ts_20
WARNING:Xst:382 - Register ts_25 is equivalent to ts_20
WARNING:Xst:382 - Register ts_26 is equivalent to ts_20
WARNING:Xst:382 - Register ts_27 is equivalent to ts_20
WARNING:Xst:382 - Register ts_28 is equivalent to ts_20
WARNING:Xst:382 - Register ts_31 is equivalent to ts_20
WARNING:Xst:382 - Register ts_30 is equivalent to ts_21
WARNING:Xst:382 - Register ts_29 is equivalent to ts_21
WARNING:Xst:382 - Register ts_22 is equivalent to ts_21
WARNING:Xst:382 - Register ts_23 is equivalent to ts_21
WARNING:Xst:382 - Register ts_24 is equivalent to ts_21
WARNING:Xst:382 - Register ts_25 is equivalent to ts_21
WARNING:Xst:382 - Register ts_26 is equivalent to ts_21
WARNING:Xst:382 - Register ts_27 is equivalent to ts_21
WARNING:Xst:382 - Register ts_28 is equivalent to ts_21
WARNING:Xst:382 - Register ts_31 is equivalent to ts_21
WARNING:Xst:382 - Register ts_30 is equivalent to ts_22
WARNING:Xst:382 - Register ts_29 is equivalent to ts_22
WARNING:Xst:382 - Register ts_23 is equivalent to ts_22
WARNING:Xst:382 - Register ts_24 is equivalent to ts_22
WARNING:Xst:382 - Register ts_25 is equivalent to ts_22
WARNING:Xst:382 - Register ts_26 is equivalent to ts_22
WARNING:Xst:382 - Register ts_27 is equivalent to ts_22
WARNING:Xst:382 - Register ts_28 is equivalent to ts_22
WARNING:Xst:382 - Register ts_31 is equivalent to ts_22
WARNING:Xst:382 - Register ts_30 is equivalent to ts_23
WARNING:Xst:382 - Register ts_29 is equivalent to ts_23
WARNING:Xst:382 - Register ts_24 is equivalent to ts_23
WARNING:Xst:382 - Register ts_25 is equivalent to ts_23
WARNING:Xst:382 - Register ts_26 is equivalent to ts_23
WARNING:Xst:382 - Register ts_27 is equivalent to ts_23
WARNING:Xst:382 - Register ts_28 is equivalent to ts_23
WARNING:Xst:382 - Register ts_31 is equivalent to ts_23
WARNING:Xst:382 - Register ts_30 is equivalent to ts_24
WARNING:Xst:382 - Register ts_29 is equivalent to ts_24
WARNING:Xst:382 - Register ts_25 is equivalent to ts_24
WARNING:Xst:382 - Register ts_26 is equivalent to ts_24
WARNING:Xst:382 - Register ts_27 is equivalent to ts_24
WARNING:Xst:382 - Register ts_28 is equivalent to ts_24
WARNING:Xst:382 - Register ts_31 is equivalent to ts_24
WARNING:Xst:382 - Register ts_30 is equivalent to ts_25
WARNING:Xst:382 - Register ts_29 is equivalent to ts_25
WARNING:Xst:382 - Register ts_26 is equivalent to ts_25
WARNING:Xst:382 - Register ts_27 is equivalent to ts_25
WARNING:Xst:382 - Register ts_28 is equivalent to ts_25
WARNING:Xst:382 - Register ts_31 is equivalent to ts_25
WARNING:Xst:382 - Register ts_30 is equivalent to ts_26
WARNING:Xst:382 - Register ts_29 is equivalent to ts_26
WARNING:Xst:382 - Register ts_27 is equivalent to ts_26
WARNING:Xst:382 - Register ts_28 is equivalent to ts_26
WARNING:Xst:382 - Register ts_31 is equivalent to ts_26
WARNING:Xst:382 - Register ts_30 is equivalent to ts_27
WARNING:Xst:382 - Register ts_29 is equivalent to ts_27
WARNING:Xst:382 - Register ts_28 is equivalent to ts_27
WARNING:Xst:382 - Register ts_31 is equivalent to ts_27
WARNING:Xst:382 - Register ts_30 is equivalent to ts_28
WARNING:Xst:382 - Register ts_29 is equivalent to ts_28
WARNING:Xst:382 - Register ts_31 is equivalent to ts_28
WARNING:Xst:382 - Register ts_30 is equivalent to ts_29
WARNING:Xst:382 - Register ts_31 is equivalent to ts_29
WARNING:Xst:382 - Register ts_31 is equivalent to ts_30
WARNING:Xst:382 - Register addrl_15 is equivalent to FBBP_15
WARNING:Xst:382 - Register addrl_0 is equivalent to FBBP_0
WARNING:Xst:382 - Register addrl_1 is equivalent to FBBP_1
WARNING:Xst:382 - Register addrl_2 is equivalent to FBBP_2
WARNING:Xst:382 - Register addrl_3 is equivalent to FBBP_3
WARNING:Xst:382 - Register addrl_4 is equivalent to FBBP_4
WARNING:Xst:382 - Register addrl_5 is equivalent to FBBP_5
WARNING:Xst:382 - Register addrl_6 is equivalent to FBBP_6
WARNING:Xst:382 - Register addrl_7 is equivalent to FBBP_7
WARNING:Xst:382 - Register addrl_8 is equivalent to FBBP_8
WARNING:Xst:382 - Register addrl_9 is equivalent to FBBP_9
WARNING:Xst:382 - Register addrl_10 is equivalent to FBBP_10
WARNING:Xst:382 - Register addrl_11 is equivalent to FBBP_11
WARNING:Xst:382 - Register addrl_12 is equivalent to FBBP_12
WARNING:Xst:382 - Register addrl_13 is equivalent to FBBP_13
WARNING:Xst:382 - Register addrl_14 is equivalent to FBBP_14
WARNING:Xst:382 - Register ts_30 is equivalent to ts_0
WARNING:Xst:382 - Register ts_29 is equivalent to ts_0
WARNING:Xst:382 - Register ts_1 is equivalent to ts_0
WARNING:Xst:382 - Register ts_2 is equivalent to ts_0
WARNING:Xst:382 - Register ts_3 is equivalent to ts_0
WARNING:Xst:382 - Register ts_4 is equivalent to ts_0
WARNING:Xst:382 - Register ts_5 is equivalent to ts_0
WARNING:Xst:382 - Register ts_6 is equivalent to ts_0
WARNING:Xst:382 - Register ts_7 is equivalent to ts_0
WARNING:Xst:382 - Register ts_8 is equivalent to ts_0
WARNING:Xst:382 - Register ts_9 is equivalent to ts_0
WARNING:Xst:382 - Register ts_10 is equivalent to ts_0
WARNING:Xst:382 - Register ts_11 is equivalent to ts_0
WARNING:Xst:382 - Register ts_12 is equivalent to ts_0
WARNING:Xst:382 - Register ts_13 is equivalent to ts_0
WARNING:Xst:382 - Register ts_14 is equivalent to ts_0
WARNING:Xst:382 - Register ts_15 is equivalent to ts_0
WARNING:Xst:382 - Register ts_16 is equivalent to ts_0
WARNING:Xst:382 - Register ts_17 is equivalent to ts_0
WARNING:Xst:382 - Register ts_18 is equivalent to ts_0
WARNING:Xst:382 - Register ts_19 is equivalent to ts_0
WARNING:Xst:382 - Register ts_20 is equivalent to ts_0
WARNING:Xst:382 - Register ts_21 is equivalent to ts_0
WARNING:Xst:382 - Register ts_22 is equivalent to ts_0
WARNING:Xst:382 - Register ts_23 is equivalent to ts_0
WARNING:Xst:382 - Register ts_24 is equivalent to ts_0
WARNING:Xst:382 - Register ts_25 is equivalent to ts_0
WARNING:Xst:382 - Register ts_26 is equivalent to ts_0
WARNING:Xst:382 - Register ts_27 is equivalent to ts_0
WARNING:Xst:382 - Register ts_28 is equivalent to ts_0
WARNING:Xst:382 - Register ts_31 is equivalent to ts_0
WARNING:Xst:382 - Register ts_30 is equivalent to ts_1
WARNING:Xst:382 - Register ts_29 is equivalent to ts_1
WARNING:Xst:382 - Register ts_2 is equivalent to ts_1
WARNING:Xst:382 - Register ts_3 is equivalent to ts_1
WARNING:Xst:382 - Register ts_4 is equivalent to ts_1
WARNING:Xst:382 - Register ts_5 is equivalent to ts_1
WARNING:Xst:382 - Register ts_6 is equivalent to ts_1
WARNING:Xst:382 - Register ts_7 is equivalent to ts_1
WARNING:Xst:382 - Register ts_8 is equivalent to ts_1
WARNING:Xst:382 - Register ts_9 is equivalent to ts_1
WARNING:Xst:382 - Register ts_10 is equivalent to ts_1
WARNING:Xst:382 - Register ts_11 is equivalent to ts_1
WARNING:Xst:382 - Register ts_12 is equivalent to ts_1
WARNING:Xst:382 - Register ts_13 is equivalent to ts_1
WARNING:Xst:382 - Register ts_14 is equivalent to ts_1
WARNING:Xst:382 - Register ts_15 is equivalent to ts_1
WARNING:Xst:382 - Register ts_16 is equivalent to ts_1
WARNING:Xst:382 - Register ts_17 is equivalent to ts_1
WARNING:Xst:382 - Register ts_18 is equivalent to ts_1
WARNING:Xst:382 - Register ts_19 is equivalent to ts_1
WARNING:Xst:382 - Register ts_20 is equivalent to ts_1
WARNING:Xst:382 - Register ts_21 is equivalent to ts_1
WARNING:Xst:382 - Register ts_22 is equivalent to ts_1
WARNING:Xst:382 - Register ts_23 is equivalent to ts_1
WARNING:Xst:382 - Register ts_24 is equivalent to ts_1
WARNING:Xst:382 - Register ts_25 is equivalent to ts_1
WARNING:Xst:382 - Register ts_26 is equivalent to ts_1
WARNING:Xst:382 - Register ts_27 is equivalent to ts_1
WARNING:Xst:382 - Register ts_28 is equivalent to ts_1
WARNING:Xst:382 - Register ts_31 is equivalent to ts_1
WARNING:Xst:382 - Register ts_30 is equivalent to ts_2
WARNING:Xst:382 - Register ts_29 is equivalent to ts_2
WARNING:Xst:382 - Register ts_3 is equivalent to ts_2
WARNING:Xst:382 - Register ts_4 is equivalent to ts_2
WARNING:Xst:382 - Register ts_5 is equivalent to ts_2
WARNING:Xst:382 - Register ts_6 is equivalent to ts_2
WARNING:Xst:382 - Register ts_7 is equivalent to ts_2
WARNING:Xst:382 - Register ts_8 is equivalent to ts_2
WARNING:Xst:382 - Register ts_9 is equivalent to ts_2
WARNING:Xst:382 - Register ts_10 is equivalent to ts_2
WARNING:Xst:382 - Register ts_11 is equivalent to ts_2
WARNING:Xst:382 - Register ts_12 is equivalent to ts_2
WARNING:Xst:382 - Register ts_13 is equivalent to ts_2
WARNING:Xst:382 - Register ts_14 is equivalent to ts_2
WARNING:Xst:382 - Register ts_15 is equivalent to ts_2
WARNING:Xst:382 - Register ts_16 is equivalent to ts_2
WARNING:Xst:382 - Register ts_17 is equivalent to ts_2
WARNING:Xst:382 - Register ts_18 is equivalent to ts_2
WARNING:Xst:382 - Register ts_19 is equivalent to ts_2
WARNING:Xst:382 - Register ts_20 is equivalent to ts_2
WARNING:Xst:382 - Register ts_21 is equivalent to ts_2
WARNING:Xst:382 - Register ts_22 is equivalent to ts_2
WARNING:Xst:382 - Register ts_23 is equivalent to ts_2
WARNING:Xst:382 - Register ts_24 is equivalent to ts_2
WARNING:Xst:382 - Register ts_25 is equivalent to ts_2
WARNING:Xst:382 - Register ts_26 is equivalent to ts_2
WARNING:Xst:382 - Register ts_27 is equivalent to ts_2
WARNING:Xst:382 - Register ts_28 is equivalent to ts_2
WARNING:Xst:382 - Register ts_31 is equivalent to ts_2
WARNING:Xst:382 - Register ts_30 is equivalent to ts_3
WARNING:Xst:382 - Register ts_29 is equivalent to ts_3
WARNING:Xst:382 - Register ts_4 is equivalent to ts_3
WARNING:Xst:382 - Register ts_5 is equivalent to ts_3
WARNING:Xst:382 - Register ts_6 is equivalent to ts_3
WARNING:Xst:382 - Register ts_7 is equivalent to ts_3
WARNING:Xst:382 - Register ts_8 is equivalent to ts_3
WARNING:Xst:382 - Register ts_9 is equivalent to ts_3
WARNING:Xst:382 - Register ts_10 is equivalent to ts_3
WARNING:Xst:382 - Register ts_11 is equivalent to ts_3
WARNING:Xst:382 - Register ts_12 is equivalent to ts_3
WARNING:Xst:382 - Register ts_13 is equivalent to ts_3
WARNING:Xst:382 - Register ts_14 is equivalent to ts_3
WARNING:Xst:382 - Register ts_15 is equivalent to ts_3
WARNING:Xst:382 - Register ts_16 is equivalent to ts_3
WARNING:Xst:382 - Register ts_17 is equivalent to ts_3
WARNING:Xst:382 - Register ts_18 is equivalent to ts_3
WARNING:Xst:382 - Register ts_19 is equivalent to ts_3
WARNING:Xst:382 - Register ts_20 is equivalent to ts_3
WARNING:Xst:382 - Register ts_21 is equivalent to ts_3
WARNING:Xst:382 - Register ts_22 is equivalent to ts_3
WARNING:Xst:382 - Register ts_23 is equivalent to ts_3
WARNING:Xst:382 - Register ts_24 is equivalent to ts_3
WARNING:Xst:382 - Register ts_25 is equivalent to ts_3
WARNING:Xst:382 - Register ts_26 is equivalent to ts_3
WARNING:Xst:382 - Register ts_27 is equivalent to ts_3
WARNING:Xst:382 - Register ts_28 is equivalent to ts_3
WARNING:Xst:382 - Register ts_31 is equivalent to ts_3
WARNING:Xst:382 - Register ts_30 is equivalent to ts_4
WARNING:Xst:382 - Register ts_29 is equivalent to ts_4
WARNING:Xst:382 - Register ts_5 is equivalent to ts_4
WARNING:Xst:382 - Register ts_6 is equivalent to ts_4
WARNING:Xst:382 - Register ts_7 is equivalent to ts_4
WARNING:Xst:382 - Register ts_8 is equivalent to ts_4
WARNING:Xst:382 - Register ts_9 is equivalent to ts_4
WARNING:Xst:382 - Register ts_10 is equivalent to ts_4
WARNING:Xst:382 - Register ts_11 is equivalent to ts_4
WARNING:Xst:382 - Register ts_12 is equivalent to ts_4
WARNING:Xst:382 - Register ts_13 is equivalent to ts_4
WARNING:Xst:382 - Register ts_14 is equivalent to ts_4
WARNING:Xst:382 - Register ts_15 is equivalent to ts_4
WARNING:Xst:382 - Register ts_16 is equivalent to ts_4
WARNING:Xst:382 - Register ts_17 is equivalent to ts_4
WARNING:Xst:382 - Register ts_18 is equivalent to ts_4
WARNING:Xst:382 - Register ts_19 is equivalent to ts_4
WARNING:Xst:382 - Register ts_20 is equivalent to ts_4
WARNING:Xst:382 - Register ts_21 is equivalent to ts_4
WARNING:Xst:382 - Register ts_22 is equivalent to ts_4
WARNING:Xst:382 - Register ts_23 is equivalent to ts_4
WARNING:Xst:382 - Register ts_24 is equivalent to ts_4
WARNING:Xst:382 - Register ts_25 is equivalent to ts_4
WARNING:Xst:382 - Register ts_26 is equivalent to ts_4
WARNING:Xst:382 - Register ts_27 is equivalent to ts_4
WARNING:Xst:382 - Register ts_28 is equivalent to ts_4
WARNING:Xst:382 - Register ts_31 is equivalent to ts_4
WARNING:Xst:382 - Register ts_30 is equivalent to ts_5
WARNING:Xst:382 - Register ts_29 is equivalent to ts_5
WARNING:Xst:382 - Register ts_6 is equivalent to ts_5
WARNING:Xst:382 - Register ts_7 is equivalent to ts_5
WARNING:Xst:382 - Register ts_8 is equivalent to ts_5
WARNING:Xst:382 - Register ts_9 is equivalent to ts_5
WARNING:Xst:382 - Register ts_10 is equivalent to ts_5
WARNING:Xst:382 - Register ts_11 is equivalent to ts_5
WARNING:Xst:382 - Register ts_12 is equivalent to ts_5
WARNING:Xst:382 - Register ts_13 is equivalent to ts_5
WARNING:Xst:382 - Register ts_14 is equivalent to ts_5
WARNING:Xst:382 - Register ts_15 is equivalent to ts_5
WARNING:Xst:382 - Register ts_16 is equivalent to ts_5
WARNING:Xst:382 - Register ts_17 is equivalent to ts_5
WARNING:Xst:382 - Register ts_18 is equivalent to ts_5
WARNING:Xst:382 - Register ts_19 is equivalent to ts_5
WARNING:Xst:382 - Register ts_20 is equivalent to ts_5
WARNING:Xst:382 - Register ts_21 is equivalent to ts_5
WARNING:Xst:382 - Register ts_22 is equivalent to ts_5
WARNING:Xst:382 - Register ts_23 is equivalent to ts_5
WARNING:Xst:382 - Register ts_24 is equivalent to ts_5
WARNING:Xst:382 - Register ts_25 is equivalent to ts_5
WARNING:Xst:382 - Register ts_26 is equivalent to ts_5
WARNING:Xst:382 - Register ts_27 is equivalent to ts_5
WARNING:Xst:382 - Register ts_28 is equivalent to ts_5
WARNING:Xst:382 - Register ts_31 is equivalent to ts_5
WARNING:Xst:382 - Register ts_30 is equivalent to ts_6
WARNING:Xst:382 - Register ts_29 is equivalent to ts_6
WARNING:Xst:382 - Register ts_7 is equivalent to ts_6
WARNING:Xst:382 - Register ts_8 is equivalent to ts_6
WARNING:Xst:382 - Register ts_9 is equivalent to ts_6
WARNING:Xst:382 - Register ts_10 is equivalent to ts_6
WARNING:Xst:382 - Register ts_11 is equivalent to ts_6
WARNING:Xst:382 - Register ts_12 is equivalent to ts_6
WARNING:Xst:382 - Register ts_13 is equivalent to ts_6
WARNING:Xst:382 - Register ts_14 is equivalent to ts_6
WARNING:Xst:382 - Register ts_15 is equivalent to ts_6
WARNING:Xst:382 - Register ts_16 is equivalent to ts_6
WARNING:Xst:382 - Register ts_17 is equivalent to ts_6
WARNING:Xst:382 - Register ts_18 is equivalent to ts_6
WARNING:Xst:382 - Register ts_19 is equivalent to ts_6
WARNING:Xst:382 - Register ts_20 is equivalent to ts_6
WARNING:Xst:382 - Register ts_21 is equivalent to ts_6
WARNING:Xst:382 - Register ts_22 is equivalent to ts_6
WARNING:Xst:382 - Register ts_23 is equivalent to ts_6
WARNING:Xst:382 - Register ts_24 is equivalent to ts_6
WARNING:Xst:382 - Register ts_25 is equivalent to ts_6
WARNING:Xst:382 - Register ts_26 is equivalent to ts_6
WARNING:Xst:382 - Register ts_27 is equivalent to ts_6
WARNING:Xst:382 - Register ts_28 is equivalent to ts_6
WARNING:Xst:382 - Register ts_31 is equivalent to ts_6
WARNING:Xst:382 - Register ts_30 is equivalent to ts_7
WARNING:Xst:382 - Register ts_29 is equivalent to ts_7
WARNING:Xst:382 - Register ts_8 is equivalent to ts_7
WARNING:Xst:382 - Register ts_9 is equivalent to ts_7
WARNING:Xst:382 - Register ts_10 is equivalent to ts_7
WARNING:Xst:382 - Register ts_11 is equivalent to ts_7
WARNING:Xst:382 - Register ts_12 is equivalent to ts_7
WARNING:Xst:382 - Register ts_13 is equivalent to ts_7
WARNING:Xst:382 - Register ts_14 is equivalent to ts_7
WARNING:Xst:382 - Register ts_15 is equivalent to ts_7
WARNING:Xst:382 - Register ts_16 is equivalent to ts_7
WARNING:Xst:382 - Register ts_17 is equivalent to ts_7
WARNING:Xst:382 - Register ts_18 is equivalent to ts_7
WARNING:Xst:382 - Register ts_19 is equivalent to ts_7
WARNING:Xst:382 - Register ts_20 is equivalent to ts_7
WARNING:Xst:382 - Register ts_21 is equivalent to ts_7
WARNING:Xst:382 - Register ts_22 is equivalent to ts_7
WARNING:Xst:382 - Register ts_23 is equivalent to ts_7
WARNING:Xst:382 - Register ts_24 is equivalent to ts_7
WARNING:Xst:382 - Register ts_25 is equivalent to ts_7
WARNING:Xst:382 - Register ts_26 is equivalent to ts_7
WARNING:Xst:382 - Register ts_27 is equivalent to ts_7
WARNING:Xst:382 - Register ts_28 is equivalent to ts_7
WARNING:Xst:382 - Register ts_31 is equivalent to ts_7
WARNING:Xst:382 - Register ts_30 is equivalent to ts_8
WARNING:Xst:382 - Register ts_29 is equivalent to ts_8
WARNING:Xst:382 - Register ts_9 is equivalent to ts_8
WARNING:Xst:382 - Register ts_10 is equivalent to ts_8
WARNING:Xst:382 - Register ts_11 is equivalent to ts_8
WARNING:Xst:382 - Register ts_12 is equivalent to ts_8
WARNING:Xst:382 - Register ts_13 is equivalent to ts_8
WARNING:Xst:382 - Register ts_14 is equivalent to ts_8
WARNING:Xst:382 - Register ts_15 is equivalent to ts_8
WARNING:Xst:382 - Register ts_16 is equivalent to ts_8
WARNING:Xst:382 - Register ts_17 is equivalent to ts_8
WARNING:Xst:382 - Register ts_18 is equivalent to ts_8
WARNING:Xst:382 - Register ts_19 is equivalent to ts_8
WARNING:Xst:382 - Register ts_20 is equivalent to ts_8
WARNING:Xst:382 - Register ts_21 is equivalent to ts_8
WARNING:Xst:382 - Register ts_22 is equivalent to ts_8
WARNING:Xst:382 - Register ts_23 is equivalent to ts_8
WARNING:Xst:382 - Register ts_24 is equivalent to ts_8
WARNING:Xst:382 - Register ts_25 is equivalent to ts_8
WARNING:Xst:382 - Register ts_26 is equivalent to ts_8
WARNING:Xst:382 - Register ts_27 is equivalent to ts_8
WARNING:Xst:382 - Register ts_28 is equivalent to ts_8
WARNING:Xst:382 - Register ts_31 is equivalent to ts_8
WARNING:Xst:382 - Register ts_30 is equivalent to ts_9
WARNING:Xst:382 - Register ts_29 is equivalent to ts_9
WARNING:Xst:382 - Register ts_10 is equivalent to ts_9
WARNING:Xst:382 - Register ts_11 is equivalent to ts_9
WARNING:Xst:382 - Register ts_12 is equivalent to ts_9
WARNING:Xst:382 - Register ts_13 is equivalent to ts_9
WARNING:Xst:382 - Register ts_14 is equivalent to ts_9
WARNING:Xst:382 - Register ts_15 is equivalent to ts_9
WARNING:Xst:382 - Register ts_16 is equivalent to ts_9
WARNING:Xst:382 - Register ts_17 is equivalent to ts_9
WARNING:Xst:382 - Register ts_18 is equivalent to ts_9
WARNING:Xst:382 - Register ts_19 is equivalent to ts_9
WARNING:Xst:382 - Register ts_20 is equivalent to ts_9
WARNING:Xst:382 - Register ts_21 is equivalent to ts_9
WARNING:Xst:382 - Register ts_22 is equivalent to ts_9
WARNING:Xst:382 - Register ts_23 is equivalent to ts_9
WARNING:Xst:382 - Register ts_24 is equivalent to ts_9
WARNING:Xst:382 - Register ts_25 is equivalent to ts_9
WARNING:Xst:382 - Register ts_26 is equivalent to ts_9
WARNING:Xst:382 - Register ts_27 is equivalent to ts_9
WARNING:Xst:382 - Register ts_28 is equivalent to ts_9
WARNING:Xst:382 - Register ts_31 is equivalent to ts_9
WARNING:Xst:382 - Register ts_30 is equivalent to ts_10
WARNING:Xst:382 - Register ts_29 is equivalent to ts_10
WARNING:Xst:382 - Register ts_11 is equivalent to ts_10
WARNING:Xst:382 - Register ts_12 is equivalent to ts_10
WARNING:Xst:382 - Register ts_13 is equivalent to ts_10
WARNING:Xst:382 - Register ts_14 is equivalent to ts_10
WARNING:Xst:382 - Register ts_15 is equivalent to ts_10
WARNING:Xst:382 - Register ts_16 is equivalent to ts_10
WARNING:Xst:382 - Register ts_17 is equivalent to ts_10
WARNING:Xst:382 - Register ts_18 is equivalent to ts_10
WARNING:Xst:382 - Register ts_19 is equivalent to ts_10
WARNING:Xst:382 - Register ts_20 is equivalent to ts_10
WARNING:Xst:382 - Register ts_21 is equivalent to ts_10
WARNING:Xst:382 - Register ts_22 is equivalent to ts_10
WARNING:Xst:382 - Register ts_23 is equivalent to ts_10
WARNING:Xst:382 - Register ts_24 is equivalent to ts_10
WARNING:Xst:382 - Register ts_25 is equivalent to ts_10
WARNING:Xst:382 - Register ts_26 is equivalent to ts_10
WARNING:Xst:382 - Register ts_27 is equivalent to ts_10
WARNING:Xst:382 - Register ts_28 is equivalent to ts_10
WARNING:Xst:382 - Register ts_31 is equivalent to ts_10
WARNING:Xst:382 - Register ts_30 is equivalent to ts_11
WARNING:Xst:382 - Register ts_29 is equivalent to ts_11
WARNING:Xst:382 - Register ts_12 is equivalent to ts_11
WARNING:Xst:382 - Register ts_13 is equivalent to ts_11
WARNING:Xst:382 - Register ts_14 is equivalent to ts_11
WARNING:Xst:382 - Register ts_15 is equivalent to ts_11
WARNING:Xst:382 - Register ts_16 is equivalent to ts_11
WARNING:Xst:382 - Register ts_17 is equivalent to ts_11
WARNING:Xst:382 - Register ts_18 is equivalent to ts_11
WARNING:Xst:382 - Register ts_19 is equivalent to ts_11
WARNING:Xst:382 - Register ts_20 is equivalent to ts_11
WARNING:Xst:382 - Register ts_21 is equivalent to ts_11
WARNING:Xst:382 - Register ts_22 is equivalent to ts_11
WARNING:Xst:382 - Register ts_23 is equivalent to ts_11
WARNING:Xst:382 - Register ts_24 is equivalent to ts_11
WARNING:Xst:382 - Register ts_25 is equivalent to ts_11
WARNING:Xst:382 - Register ts_26 is equivalent to ts_11
WARNING:Xst:382 - Register ts_27 is equivalent to ts_11
WARNING:Xst:382 - Register ts_28 is equivalent to ts_11
WARNING:Xst:382 - Register ts_31 is equivalent to ts_11
WARNING:Xst:382 - Register ts_30 is equivalent to ts_12
WARNING:Xst:382 - Register ts_29 is equivalent to ts_12
WARNING:Xst:382 - Register ts_13 is equivalent to ts_12
WARNING:Xst:382 - Register ts_14 is equivalent to ts_12
WARNING:Xst:382 - Register ts_15 is equivalent to ts_12
WARNING:Xst:382 - Register ts_16 is equivalent to ts_12
WARNING:Xst:382 - Register ts_17 is equivalent to ts_12
WARNING:Xst:382 - Register ts_18 is equivalent to ts_12
WARNING:Xst:382 - Register ts_19 is equivalent to ts_12
WARNING:Xst:382 - Register ts_20 is equivalent to ts_12
WARNING:Xst:382 - Register ts_21 is equivalent to ts_12
WARNING:Xst:382 - Register ts_22 is equivalent to ts_12
WARNING:Xst:382 - Register ts_23 is equivalent to ts_12
WARNING:Xst:382 - Register ts_24 is equivalent to ts_12
WARNING:Xst:382 - Register ts_25 is equivalent to ts_12
WARNING:Xst:382 - Register ts_26 is equivalent to ts_12
WARNING:Xst:382 - Register ts_27 is equivalent to ts_12
WARNING:Xst:382 - Register ts_28 is equivalent to ts_12
WARNING:Xst:382 - Register ts_31 is equivalent to ts_12
WARNING:Xst:382 - Register ts_30 is equivalent to ts_13
WARNING:Xst:382 - Register ts_29 is equivalent to ts_13
WARNING:Xst:382 - Register ts_14 is equivalent to ts_13
WARNING:Xst:382 - Register ts_15 is equivalent to ts_13
WARNING:Xst:382 - Register ts_16 is equivalent to ts_13
WARNING:Xst:382 - Register ts_17 is equivalent to ts_13
WARNING:Xst:382 - Register ts_18 is equivalent to ts_13
WARNING:Xst:382 - Register ts_19 is equivalent to ts_13
WARNING:Xst:382 - Register ts_20 is equivalent to ts_13
WARNING:Xst:382 - Register ts_21 is equivalent to ts_13
WARNING:Xst:382 - Register ts_22 is equivalent to ts_13
WARNING:Xst:382 - Register ts_23 is equivalent to ts_13
WARNING:Xst:382 - Register ts_24 is equivalent to ts_13
WARNING:Xst:382 - Register ts_25 is equivalent to ts_13
WARNING:Xst:382 - Register ts_26 is equivalent to ts_13
WARNING:Xst:382 - Register ts_27 is equivalent to ts_13
WARNING:Xst:382 - Register ts_28 is equivalent to ts_13
WARNING:Xst:382 - Register ts_31 is equivalent to ts_13
WARNING:Xst:382 - Register ts_30 is equivalent to ts_14
WARNING:Xst:382 - Register ts_29 is equivalent to ts_14
WARNING:Xst:382 - Register ts_15 is equivalent to ts_14
WARNING:Xst:382 - Register ts_16 is equivalent to ts_14
WARNING:Xst:382 - Register ts_17 is equivalent to ts_14
WARNING:Xst:382 - Register ts_18 is equivalent to ts_14
WARNING:Xst:382 - Register ts_19 is equivalent to ts_14
WARNING:Xst:382 - Register ts_20 is equivalent to ts_14
WARNING:Xst:382 - Register ts_21 is equivalent to ts_14
WARNING:Xst:382 - Register ts_22 is equivalent to ts_14
WARNING:Xst:382 - Register ts_23 is equivalent to ts_14
WARNING:Xst:382 - Register ts_24 is equivalent to ts_14
WARNING:Xst:382 - Register ts_25 is equivalent to ts_14
WARNING:Xst:382 - Register ts_26 is equivalent to ts_14
WARNING:Xst:382 - Register ts_27 is equivalent to ts_14
WARNING:Xst:382 - Register ts_28 is equivalent to ts_14
WARNING:Xst:382 - Register ts_31 is equivalent to ts_14
WARNING:Xst:382 - Register ts_30 is equivalent to ts_15
WARNING:Xst:382 - Register ts_29 is equivalent to ts_15
WARNING:Xst:382 - Register ts_16 is equivalent to ts_15
WARNING:Xst:382 - Register ts_17 is equivalent to ts_15
WARNING:Xst:382 - Register ts_18 is equivalent to ts_15
WARNING:Xst:382 - Register ts_19 is equivalent to ts_15
WARNING:Xst:382 - Register ts_20 is equivalent to ts_15
WARNING:Xst:382 - Register ts_21 is equivalent to ts_15
WARNING:Xst:382 - Register ts_22 is equivalent to ts_15
WARNING:Xst:382 - Register ts_23 is equivalent to ts_15
WARNING:Xst:382 - Register ts_24 is equivalent to ts_15
WARNING:Xst:382 - Register ts_25 is equivalent to ts_15
WARNING:Xst:382 - Register ts_26 is equivalent to ts_15
WARNING:Xst:382 - Register ts_27 is equivalent to ts_15
WARNING:Xst:382 - Register ts_28 is equivalent to ts_15
WARNING:Xst:382 - Register ts_31 is equivalent to ts_15
WARNING:Xst:382 - Register ts_30 is equivalent to ts_16
WARNING:Xst:382 - Register ts_29 is equivalent to ts_16
WARNING:Xst:382 - Register ts_17 is equivalent to ts_16
WARNING:Xst:382 - Register ts_18 is equivalent to ts_16
WARNING:Xst:382 - Register ts_19 is equivalent to ts_16
WARNING:Xst:382 - Register ts_20 is equivalent to ts_16
WARNING:Xst:382 - Register ts_21 is equivalent to ts_16
WARNING:Xst:382 - Register ts_22 is equivalent to ts_16
WARNING:Xst:382 - Register ts_23 is equivalent to ts_16
WARNING:Xst:382 - Register ts_24 is equivalent to ts_16
WARNING:Xst:382 - Register ts_25 is equivalent to ts_16
WARNING:Xst:382 - Register ts_26 is equivalent to ts_16
WARNING:Xst:382 - Register ts_27 is equivalent to ts_16
WARNING:Xst:382 - Register ts_28 is equivalent to ts_16
WARNING:Xst:382 - Register ts_31 is equivalent to ts_16
WARNING:Xst:382 - Register ts_30 is equivalent to ts_17
WARNING:Xst:382 - Register ts_29 is equivalent to ts_17
WARNING:Xst:382 - Register ts_18 is equivalent to ts_17
WARNING:Xst:382 - Register ts_19 is equivalent to ts_17
WARNING:Xst:382 - Register ts_20 is equivalent to ts_17
WARNING:Xst:382 - Register ts_21 is equivalent to ts_17
WARNING:Xst:382 - Register ts_22 is equivalent to ts_17
WARNING:Xst:382 - Register ts_23 is equivalent to ts_17
WARNING:Xst:382 - Register ts_24 is equivalent to ts_17
WARNING:Xst:382 - Register ts_25 is equivalent to ts_17
WARNING:Xst:382 - Register ts_26 is equivalent to ts_17
WARNING:Xst:382 - Register ts_27 is equivalent to ts_17
WARNING:Xst:382 - Register ts_28 is equivalent to ts_17
WARNING:Xst:382 - Register ts_31 is equivalent to ts_17
WARNING:Xst:382 - Register ts_30 is equivalent to ts_18
WARNING:Xst:382 - Register ts_29 is equivalent to ts_18
WARNING:Xst:382 - Register ts_19 is equivalent to ts_18
WARNING:Xst:382 - Register ts_20 is equivalent to ts_18
WARNING:Xst:382 - Register ts_21 is equivalent to ts_18
WARNING:Xst:382 - Register ts_22 is equivalent to ts_18
WARNING:Xst:382 - Register ts_23 is equivalent to ts_18
WARNING:Xst:382 - Register ts_24 is equivalent to ts_18
WARNING:Xst:382 - Register ts_25 is equivalent to ts_18
WARNING:Xst:382 - Register ts_26 is equivalent to ts_18
WARNING:Xst:382 - Register ts_27 is equivalent to ts_18
WARNING:Xst:382 - Register ts_28 is equivalent to ts_18
WARNING:Xst:382 - Register ts_31 is equivalent to ts_18
WARNING:Xst:382 - Register ts_30 is equivalent to ts_19
WARNING:Xst:382 - Register ts_29 is equivalent to ts_19
WARNING:Xst:382 - Register ts_20 is equivalent to ts_19
WARNING:Xst:382 - Register ts_21 is equivalent to ts_19
WARNING:Xst:382 - Register ts_22 is equivalent to ts_19
WARNING:Xst:382 - Register ts_23 is equivalent to ts_19
WARNING:Xst:382 - Register ts_24 is equivalent to ts_19
WARNING:Xst:382 - Register ts_25 is equivalent to ts_19
WARNING:Xst:382 - Register ts_26 is equivalent to ts_19
WARNING:Xst:382 - Register ts_27 is equivalent to ts_19
WARNING:Xst:382 - Register ts_28 is equivalent to ts_19
WARNING:Xst:382 - Register ts_31 is equivalent to ts_19
WARNING:Xst:382 - Register ts_30 is equivalent to ts_20
WARNING:Xst:382 - Register ts_29 is equivalent to ts_20
WARNING:Xst:382 - Register ts_21 is equivalent to ts_20
WARNING:Xst:382 - Register ts_22 is equivalent to ts_20
WARNING:Xst:382 - Register ts_23 is equivalent to ts_20
WARNING:Xst:382 - Register ts_24 is equivalent to ts_20
WARNING:Xst:382 - Register ts_25 is equivalent to ts_20
WARNING:Xst:382 - Register ts_26 is equivalent to ts_20
WARNING:Xst:382 - Register ts_27 is equivalent to ts_20
WARNING:Xst:382 - Register ts_28 is equivalent to ts_20
WARNING:Xst:382 - Register ts_31 is equivalent to ts_20
WARNING:Xst:382 - Register ts_30 is equivalent to ts_21
WARNING:Xst:382 - Register ts_29 is equivalent to ts_21
WARNING:Xst:382 - Register ts_22 is equivalent to ts_21
WARNING:Xst:382 - Register ts_23 is equivalent to ts_21
WARNING:Xst:382 - Register ts_24 is equivalent to ts_21
WARNING:Xst:382 - Register ts_25 is equivalent to ts_21
WARNING:Xst:382 - Register ts_26 is equivalent to ts_21
WARNING:Xst:382 - Register ts_27 is equivalent to ts_21
WARNING:Xst:382 - Register ts_28 is equivalent to ts_21
WARNING:Xst:382 - Register ts_31 is equivalent to ts_21
WARNING:Xst:382 - Register ts_30 is equivalent to ts_22
WARNING:Xst:382 - Register ts_29 is equivalent to ts_22
WARNING:Xst:382 - Register ts_23 is equivalent to ts_22
WARNING:Xst:382 - Register ts_24 is equivalent to ts_22
WARNING:Xst:382 - Register ts_25 is equivalent to ts_22
WARNING:Xst:382 - Register ts_26 is equivalent to ts_22
WARNING:Xst:382 - Register ts_27 is equivalent to ts_22
WARNING:Xst:382 - Register ts_28 is equivalent to ts_22
WARNING:Xst:382 - Register ts_31 is equivalent to ts_22
WARNING:Xst:382 - Register ts_30 is equivalent to ts_23
WARNING:Xst:382 - Register ts_29 is equivalent to ts_23
WARNING:Xst:382 - Register ts_24 is equivalent to ts_23
WARNING:Xst:382 - Register ts_25 is equivalent to ts_23
WARNING:Xst:382 - Register ts_26 is equivalent to ts_23
WARNING:Xst:382 - Register ts_27 is equivalent to ts_23
WARNING:Xst:382 - Register ts_28 is equivalent to ts_23
WARNING:Xst:382 - Register ts_31 is equivalent to ts_23
WARNING:Xst:382 - Register ts_30 is equivalent to ts_24
WARNING:Xst:382 - Register ts_29 is equivalent to ts_24
WARNING:Xst:382 - Register ts_25 is equivalent to ts_24
WARNING:Xst:382 - Register ts_26 is equivalent to ts_24
WARNING:Xst:382 - Register ts_27 is equivalent to ts_24
WARNING:Xst:382 - Register ts_28 is equivalent to ts_24
WARNING:Xst:382 - Register ts_31 is equivalent to ts_24
WARNING:Xst:382 - Register ts_30 is equivalent to ts_25
WARNING:Xst:382 - Register ts_29 is equivalent to ts_25
WARNING:Xst:382 - Register ts_26 is equivalent to ts_25
WARNING:Xst:382 - Register ts_27 is equivalent to ts_25
WARNING:Xst:382 - Register ts_28 is equivalent to ts_25
WARNING:Xst:382 - Register ts_31 is equivalent to ts_25
WARNING:Xst:382 - Register ts_30 is equivalent to ts_26
WARNING:Xst:382 - Register ts_29 is equivalent to ts_26
WARNING:Xst:382 - Register ts_27 is equivalent to ts_26
WARNING:Xst:382 - Register ts_28 is equivalent to ts_26
WARNING:Xst:382 - Register ts_31 is equivalent to ts_26
WARNING:Xst:382 - Register ts_30 is equivalent to ts_27
WARNING:Xst:382 - Register ts_29 is equivalent to ts_27
WARNING:Xst:382 - Register ts_28 is equivalent to ts_27
WARNING:Xst:382 - Register ts_31 is equivalent to ts_27
WARNING:Xst:382 - Register ts_30 is equivalent to ts_28
WARNING:Xst:382 - Register ts_29 is equivalent to ts_28
WARNING:Xst:382 - Register ts_31 is equivalent to ts_28
WARNING:Xst:382 - Register ts_30 is equivalent to ts_29
WARNING:Xst:382 - Register ts_31 is equivalent to ts_29
WARNING:Xst:382 - Register ts_31 is equivalent to ts_30
FlipFlop mac_control/addr_4 has been replicated 1 time(s)
FlipFlop mac_control/addr_3 has been replicated 1 time(s)
FlipFlop mac_control/addr_2 has been replicated 1 time(s)
FlipFlop mac_control/addr_4 has been replicated 1 time(s)
FlipFlop mac_control/addr_3 has been replicated 1 time(s)
FlipFlop mac_control/addr_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : network.ngr
Top Level Output File Name         : network
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : YES

Design Statistics
# IOs                              : 124

Macro Statistics :
# ROMs                             : 1
#      16x2-bit ROM                : 1
# Registers                        : 449
#      1-bit register              : 353
#      10-bit register             : 19
#      16-bit register             : 37
#      17-bit register             : 3
#      32-bit register             : 19
#      4-bit register              : 3
#      48-bit register             : 2
#      5-bit register              : 1
#      6-bit register              : 4
#      8-bit register              : 8
# Counters                         : 11
#      10-bit up counter           : 1
#      12-bit down counter         : 2
#      16-bit down counter         : 1
#      16-bit up counter           : 4
#      32-bit down counter         : 1
#      6-bit up counter            : 2
# Shift Registers                  : 2
#      3-bit shift register        : 2
# Multiplexers                     : 8
#      17-bit 4-to-1 multiplexer   : 1
#      2-to-1 multiplexer          : 6
#      32-bit 4-to-1 multiplexer   : 1
# Adders/Subtractors               : 19
#      10-bit adder                : 13
#      14-bit adder                : 1
#      16-bit adder                : 1
#      16-bit subtractor           : 3
#      6-bit adder                 : 1
# Comparators                      : 19
#      10-bit comparator equal     : 2
#      16-bit comparator equal     : 2
#      16-bit comparator greater   : 1
#      16-bit comparator not equal : 1
#      17-bit comparator greater   : 2
#      32-bit comparator greater   : 1
#      32-bit comparator lessequal : 1
#      6-bit comparator lessequal  : 1
#      7-bit comparator greatequal : 1
#      7-bit comparator lessequal  : 1
#      8-bit comparator equal      : 6
# Xors                             : 52
#      1-bit xor3                  : 16
#      1-bit xor4                  : 26
#      1-bit xor5                  : 8
#      1-bit xor7                  : 2

Cell Usage :
# BELS                             : 3012
#      BUF                         : 1
#      GND                         : 12
#      LUT1                        : 342
#      LUT1_L                      : 1
#      LUT2                        : 293
#      LUT2_D                      : 5
#      LUT2_L                      : 1
#      LUT3                        : 395
#      LUT3_D                      : 1
#      LUT3_L                      : 16
#      LUT4                        : 638
#      LUT4_D                      : 30
#      LUT4_L                      : 131
#      MUXCY                       : 583
#      MUXF5                       : 52
#      VCC                         : 12
#      XORCY                       : 499
# FlipFlops/Latches                : 2261
#      FD                          : 286
#      FDC                         : 64
#      FDCE                        : 80
#      FDCPE                       : 16
#      FDE                         : 1545
#      FDP                         : 5
#      FDPE                        : 3
#      FDR                         : 18
#      FDRE                        : 236
#      FDSE                        : 8
# RAMS                             : 2
#      RAMB16_S18_S18              : 2
# Shifters                         : 20
#      SRL16                       : 18
#      SRL16E                      : 2
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 124
#      IBUF                        : 32
#      IBUFG                       : 3
#      IOBUF                       : 1
#      IOBUF_F_6                   : 32
#      OBUF                        : 56
# DLLs                             : 3
#      CLKDLL                      : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-4 

 Number of Slices:                    1497  out of   1920    77%  
 Number of Slice Flip Flops:          2261  out of   3840    58%  
 Number of 4 input LUTs:              1873  out of   3840    48%  
 Number of bonded IOBs:                124  out of    141    87%  
 Number of BRAMs:                        2  out of     12    16%  
 Number of GCLKs:                        3  out of      8    37%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLKIN                              | clk_dll:CLK0           | 2201  |
RX_CLK                             | clkrx_dll:CLK0         | 43    |
CLKIOIN                            | clkio_dll:CLK0         | 41    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.671ns (Maximum Frequency: 115.327MHz)
   Minimum input arrival time before clock: 7.845ns
   Maximum output required time after clock: 13.058ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'CLKIN'
Delay:               8.671ns (Levels of Logic = 19)
  Source:            mac_control/addr_7 (FF)
  Destination:       mac_control/phyrstcnt_135 (FF)
  Source Clock:      CLKIN rising
  Destination Clock: CLKIN rising

  Data Path: mac_control/addr_7 to mac_control/phyrstcnt_135
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.720   0.865  addr_7 (addr_7)
     LUT2:I1->O            1   0.551   0.240  _n0060_SW1 (N82425)
     LUT4:I3->O           20   0.551   1.137  Ker549301 (N54932)
     LUT4_D:I1->O         18   0.551   1.066  Ker548201 (N54822)
     LUT3_L:I0->LO         1   0.551   0.000  phyrstcnt_inst_lut3_2191 (phyrstcnt_inst_lut3_219)
     MUXCY:S->O            1   0.500   0.000  phyrstcnt_inst_cy_298 (phyrstcnt_inst_cy_298)
     MUXCY:CI->O           1   0.064   0.000  phyrstcnt_inst_cy_299 (phyrstcnt_inst_cy_299)
     MUXCY:CI->O           1   0.064   0.000  phyrstcnt_inst_cy_300 (phyrstcnt_inst_cy_300)
     MUXCY:CI->O           1   0.064   0.000  phyrstcnt_inst_cy_301 (phyrstcnt_inst_cy_301)
     MUXCY:CI->O           1   0.064   0.000  phyrstcnt_inst_cy_302 (phyrstcnt_inst_cy_302)
     MUXCY:CI->O           1   0.064   0.000  phyrstcnt_inst_cy_303 (phyrstcnt_inst_cy_303)
     MUXCY:CI->O           1   0.064   0.000  phyrstcnt_inst_cy_304 (phyrstcnt_inst_cy_304)
     MUXCY:CI->O           1   0.064   0.000  phyrstcnt_inst_cy_305 (phyrstcnt_inst_cy_305)
     MUXCY:CI->O           1   0.064   0.000  phyrstcnt_inst_cy_306 (phyrstcnt_inst_cy_306)
     MUXCY:CI->O           1   0.064   0.000  phyrstcnt_inst_cy_307 (phyrstcnt_inst_cy_307)
     MUXCY:CI->O           1   0.064   0.000  phyrstcnt_inst_cy_308 (phyrstcnt_inst_cy_308)
     MUXCY:CI->O           1   0.064   0.000  phyrstcnt_inst_cy_309 (phyrstcnt_inst_cy_309)
     MUXCY:CI->O           1   0.064   0.000  phyrstcnt_inst_cy_310 (phyrstcnt_inst_cy_310)
     MUXCY:CI->O           0   0.064   0.000  phyrstcnt_inst_cy_311 (phyrstcnt_inst_cy_311)
     XORCY:CI->O           1   0.904   0.000  phyrstcnt_inst_sum_259 (phyrstcnt_inst_sum_259)
     FDE:D                     0.203          phyrstcnt_135
    ----------------------------------------
    Total                      8.671ns (5.363ns logic, 3.308ns route)
                                       (61.8% logic, 38.2% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'RX_CLK'
Delay:               3.967ns (Levels of Logic = 11)
  Source:            rx_input/gmii/ain_0 (FF)
  Destination:       rx_input/gmii/ain_9 (FF)
  Source Clock:      RX_CLK rising
  Destination Clock: RX_CLK rising

  Data Path: rx_input/gmii/ain_0 to rx_input/gmii/ain_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.720   0.577  ain_0 (ain_0)
     LUT1:I0->O            2   0.551   0.000  ain_Madd__n0000_inst_lut2_01 (ain_Madd__n0000_inst_lut2_0)
     MUXCY:S->O            1   0.500   0.000  ain_Madd__n0000_inst_cy_0 (ain_Madd__n0000_inst_cy_0)
     MUXCY:CI->O           1   0.064   0.000  ain_Madd__n0000_inst_cy_1 (ain_Madd__n0000_inst_cy_1)
     MUXCY:CI->O           1   0.064   0.000  ain_Madd__n0000_inst_cy_2 (ain_Madd__n0000_inst_cy_2)
     MUXCY:CI->O           1   0.064   0.000  ain_Madd__n0000_inst_cy_3 (ain_Madd__n0000_inst_cy_3)
     MUXCY:CI->O           1   0.064   0.000  ain_Madd__n0000_inst_cy_4 (ain_Madd__n0000_inst_cy_4)
     MUXCY:CI->O           1   0.064   0.000  ain_Madd__n0000_inst_cy_5 (ain_Madd__n0000_inst_cy_5)
     MUXCY:CI->O           1   0.064   0.000  ain_Madd__n0000_inst_cy_6 (ain_Madd__n0000_inst_cy_6)
     MUXCY:CI->O           1   0.064   0.000  ain_Madd__n0000_inst_cy_7 (ain_Madd__n0000_inst_cy_7)
     MUXCY:CI->O           0   0.064   0.000  ain_Madd__n0000_inst_cy_8 (ain_Madd__n0000_inst_cy_8)
     XORCY:CI->O           1   0.904   0.000  ain_Madd__n0000_inst_sum_9 (ain__n0000<9>)
     FDE:D                     0.203          ain_9
    ----------------------------------------
    Total                      3.967ns (3.390ns logic, 0.577ns route)
                                       (85.5% logic, 14.5% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'CLKIOIN'
Delay:               5.072ns (Levels of Logic = 7)
  Source:            rx_output/ao_0 (FF)
  Destination:       rx_output/ao_8 (FF)
  Source Clock:      CLKIOIN rising
  Destination Clock: CLKIOIN rising

  Data Path: rx_output/ao_0 to rx_output/ao_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.720   0.577  ao_0 (ao_0)
     LUT4:I1->O            1   0.551   0.000  Mcompar__n0037_inst_lut4_81 (Mcompar__n0037_inst_lut4_8)
     MUXCY:S->O            1   0.500   0.000  Mcompar__n0037_inst_cy_134 (Mcompar__n0037_inst_cy_134)
     MUXCY:CI->O           1   0.064   0.000  Mcompar__n0037_inst_cy_135 (Mcompar__n0037_inst_cy_135)
     MUXCY:CI->O           1   0.064   0.000  Mcompar__n0037_inst_cy_136 (Mcompar__n0037_inst_cy_136)
     MUXCY:CI->O           1   0.064   0.000  Mcompar__n0037_inst_cy_137 (Mcompar__n0037_inst_cy_137)
     MUXCY:CI->O           1   0.303   0.240  Mcompar__n0037_inst_cy_138 (aeq)
     LUT2:I0->O           11   0.551   0.836  nextd1 (nextd)
     FDRE:CE                   0.602          ao_0
    ----------------------------------------
    Total                      5.072ns (3.419ns logic, 1.653ns route)
                                       (67.4% logic, 32.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLKIN'
Offset:              7.845ns (Levels of Logic = 4)
  Source:            RESET (PAD)
  Destination:       rx_output/FBBP_15 (FF)
  Destination Clock: CLKIN rising

  Data Path: RESET to rx_output/FBBP_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           118   1.930   1.407  RESET_IBUF (RESET_IBUF)
     BUF:I->O            105   0.551   1.394  RESET_IBUF_1 (RESET_IBUF_1)
     begin scope: 'rx_output'
     LUT1:I0->O          136   0.551   1.409  FBBP_N45491 (FBBP_N4549)
     FDE:CE                    0.602          FBBP_0
    ----------------------------------------
    Total                      7.845ns (3.634ns logic, 4.211ns route)
                                       (46.3% logic, 53.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'RX_CLK'
Offset:              2.373ns (Levels of Logic = 2)
  Source:            RXD<5> (PAD)
  Destination:       rx_input/gmii/rxdl_5 (FF)
  Destination Clock: RX_CLK rising

  Data Path: RXD<5> to rx_input/gmii/rxdl_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.930   0.240  RXD_5_IBUF (RXD_5_IBUF)
     begin scope: 'rx_input'
     begin scope: 'gmii'
     FD:D                      0.203          rxdl_5
    ----------------------------------------
    Total                      2.373ns (2.133ns logic, 0.240ns route)
                                       (89.9% logic, 10.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLKIOIN'
Offset:              2.373ns (Levels of Logic = 2)
  Source:            NEXTFRAME (PAD)
  Destination:       rx_output/nfl (FF)
  Destination Clock: CLKIOIN rising

  Data Path: NEXTFRAME to rx_output/nfl
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.930   0.240  NEXTFRAME_IBUF (NEXTFRAME_IBUF)
     begin scope: 'rx_output'
     FD:D                      0.203          nfl
    ----------------------------------------
    Total                      2.373ns (2.133ns logic, 0.240ns route)
                                       (89.9% logic, 10.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLKIN'
Offset:              13.058ns (Levels of Logic = 11)
  Source:            mac_control/PHY_status/cs_FFd4 (FF)
  Destination:       MDIO (PAD)
  Source Clock:      CLKIN rising

  Data Path: mac_control/PHY_status/cs_FFd4 to MDIO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.720   0.658  cs_FFd4 (cs_FFd4)
     LUT3:I1->O            7   0.551   0.717  Ker418291 (N41831)
     LUT4:I3->O            1   0.551   0.240  miiaddr<3>1 (miiaddr<3>)
     begin scope: 'MII_Interface'
     LUT4:I0->O            1   0.551   0.240  sout361 (CHOICE992)
     LUT4:I3->O            1   0.551   0.240  sout365 (CHOICE993)
     LUT4:I0->O            1   0.551   0.240  sout442 (CHOICE1009)
     LUT3:I0->O            1   0.551   0.240  sout472 (CHOICE1011)
     LUT3:I2->O            1   0.551   0.240  sout498_SW0 (N82813)
     LUT4:I0->O            1   0.551   0.240  sout498 (sout)
     IOBUF:I->IO               4.875          iobuffer (MDIO)
     end scope: 'MII_Interface'
     end scope: 'PHY_status'
     end scope: 'mac_control'
    ----------------------------------------
    Total                     13.058ns (10.003ns logic, 3.055ns route)
                                       (76.6% logic, 23.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLKIOIN'
Offset:              5.835ns (Levels of Logic = 2)
  Source:            rx_output/DOUTEN (FF)
  Destination:       DOUTEN (PAD)
  Source Clock:      CLKIOIN rising

  Data Path: rx_output/DOUTEN to DOUTEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.720   0.240  DOUTEN (DOUTEN)
     end scope: 'rx_output'
     OBUF:I->O                 4.875          DOUTEN_OBUF (DOUTEN)
    ----------------------------------------
    Total                      5.835ns (5.595ns logic, 0.240ns route)
                                       (95.9% logic, 4.1% route)

=========================================================================
CPU : 59.95 / 60.55 s | Elapsed : 59.00 / 60.00 s
 
--> 

Total memory usage is 109340 kilobytes


