Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon May 12 01:47:43 2025
| Host         : fpgalab215 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    59 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              44 |           12 |
| Yes          | No                    | No                     |              77 |           28 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              79 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|   Clock Signal   |                                       Enable Signal                                      |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+------------------+------------------------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|  clk_i_IBUF_BUFG | input_service/wr_en                                                                      | p_1_in                                               |                1 |              1 |
|  clk_i_IBUF_BUFG | print_data_service/data_to_send_o[3]_i_1_n_0                                             | print_data_service/data_to_send_o[6]_i_1_n_0         |                1 |              3 |
|  clk_i_IBUF_BUFG | print_data_service/data_to_send_o[3]_i_1_n_0                                             |                                                      |                1 |              4 |
|  clk_i_IBUF_BUFG | print_data_service/item_iter[0]_i_1_n_0                                                  |                                                      |                3 |              4 |
|  clk_i_IBUF_BUFG | print_data_service/row_iter[3]_i_1_n_0                                                   |                                                      |                1 |              4 |
|  clk_i_IBUF_BUFG | print_data_service/state[3]_i_1_n_0                                                      |                                                      |                2 |              4 |
|  clk_i_IBUF_BUFG | input_service/bit_cnt                                                                    |                                                      |                2 |              4 |
|  clk_i_IBUF_BUFG | print_data_service/print_frame_size[4]_i_1_n_0                                           |                                                      |                3 |              5 |
|  clk_i_IBUF_BUFG | output_service/SDU_reg                                                                   |                                                      |                1 |              7 |
|  clk_i_IBUF_BUFG | input_service/recv_ASCII_o[7]_i_1_n_0                                                    |                                                      |                2 |              8 |
|  clk_i_IBUF_BUFG | data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] |                                                      |                5 |             12 |
|  clk_i_IBUF_BUFG | data_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] |                                                      |                2 |             12 |
|  clk_i_IBUF_BUFG |                                                                                          | output_service/bit_time_cnt[13]_i_1_n_0              |                4 |             13 |
|  clk_i_IBUF_BUFG | print_data_service/read_rom_latency_cnt[0]_i_1_n_0                                       |                                                      |                6 |             13 |
|  clk_i_IBUF_BUFG | input_service/bit_time_cnt                                                               | input_service/bit_time_cnt[13]_i_1__0_n_0            |                4 |             13 |
|  clk_i_IBUF_BUFG | print_data_service/print_frame_reg_0_31_0_5_i_1_n_0                                      |                                                      |                2 |             16 |
|  clk_i_IBUF_BUFG |                                                                                          | display_service/clk_freq_div_cnt[31]_i_1_n_0         |                8 |             31 |
|  clk_i_IBUF_BUFG | print_data_service/read_fifo_latency_cnt[31]_i_2_n_0                                     | print_data_service/read_fifo_latency_cnt[31]_i_1_n_0 |                8 |             31 |
|  clk_i_IBUF_BUFG | print_data_service/read_rom_latency_cnt[0]_i_1_n_0                                       | print_data_service/read_rom_latency_cnt[31]_i_1_n_0  |                8 |             31 |
|  clk_i_IBUF_BUFG |                                                                                          |                                                      |               18 |             37 |
+------------------+------------------------------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+


