
library ieee ;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;

entity mux is
    port (
        A, B, C, D : in std_logic_vector(31 downto 0);
        S : in std_logic_vector(1 downto 0);
        X : out std_logic_vector(31 downto 0)
    );
    
end mux;

architecture arch of mux is
    
begin
    with S select
    X <=
	A when "00",
	B when "01",
	C when "10",
	D when "11",
	x"00000000" when others;
end architecture ;