module drive#(parameter WIDHT = 8)(	input [WIDHT-1:0]data_in, input data_en, output reg [WIDHT-1:0]data_out);
  
  always@(data_en or data_in)begin
    case(data_en )
     1'b0: data_out<=8'bzzzzzzzz;
      1'b1: data_out<=data_in;
    endcase

  
  end

  
endmodule