==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 176.543 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Convolution/sources/conv2d.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.478 seconds; current allocated memory: 178.289 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 61 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 79 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_5' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:30:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_6' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:31:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_5' (HLS_Convolution/sources/conv2d.c:30:30) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_6' (HLS_Convolution/sources/conv2d.c:31:34) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:5:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.043 seconds; current allocated memory: 180.309 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 180.309 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 184.590 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 186.371 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 207.742 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_18_1'(HLS_Convolution/sources/conv2d.c:18:22) and 'VITIS_LOOP_19_2'(HLS_Convolution/sources/conv2d.c:19:26) in function 'conv2d' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_26_3'(HLS_Convolution/sources/conv2d.c:26:22) and 'VITIS_LOOP_27_4'(HLS_Convolution/sources/conv2d.c:27:26) in function 'conv2d' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (HLS_Convolution/sources/conv2d.c:18:22) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_3' (HLS_Convolution/sources/conv2d.c:26:22) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 219.234 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'
WARNING: [HLS 200-871] Estimated clock period (6.202 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'conv2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' consists of the following:
	'load' operation 9 bit ('x_load', HLS_Convolution/sources/conv2d.c:19) on local variable 'x', HLS_Convolution/sources/conv2d.c:19 [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln19', HLS_Convolution/sources/conv2d.c:19) [21]  (1.823 ns)
	'select' operation 9 bit ('select_ln18', HLS_Convolution/sources/conv2d.c:18) [22]  (0.968 ns)
	'add' operation 9 bit ('add_ln19', HLS_Convolution/sources/conv2d.c:19) [32]  (1.823 ns)
	'store' operation 0 bit ('x_write_ln19', HLS_Convolution/sources/conv2d.c:19) of variable 'add_ln19', HLS_Convolution/sources/conv2d.c:19 on local variable 'x', HLS_Convolution/sources/conv2d.c:19 [35]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 223.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 224.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_3_VITIS_LOOP_27_4'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4' (loop 'VITIS_LOOP_26_3_VITIS_LOOP_27_4'): Unable to schedule 'load' operation 8 bit ('in_r_load', HLS_Convolution/sources/conv2d.c:32) on array 'in_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_r'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4' (loop 'VITIS_LOOP_26_3_VITIS_LOOP_27_4'): Unable to schedule 'load' operation 8 bit ('in_r_load_2', HLS_Convolution/sources/conv2d.c:32) on array 'in_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 7, loop 'VITIS_LOOP_26_3_VITIS_LOOP_27_4'
WARNING: [HLS 200-871] Estimated clock period (6.067 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'conv2d_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4' consists of the following:
	'icmp' operation 1 bit ('icmp_ln37', HLS_Convolution/sources/conv2d.c:37) [76]  (1.565 ns)
	'select' operation 8 bit ('select_ln38', HLS_Convolution/sources/conv2d.c:38) [78]  (1.248 ns)
	'store' operation 0 bit ('out_r_addr_write_ln38', HLS_Convolution/sources/conv2d.c:38) of variable 'select_ln38', HLS_Convolution/sources/conv2d.c:38 on array 'out_r' [79]  (3.254 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 224.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 224.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 224.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 224.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 226.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4' pipeline 'VITIS_LOOP_26_3_VITIS_LOOP_27_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4/in_r_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4/in_r_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4/in_r_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4/in_r_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 228.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/in_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/out_r' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d/in_r_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d/in_r_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d/in_r_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d/in_r_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 230.102 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 233.219 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 240.289 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 161.25 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:12; Allocated memory: 64.398 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1510] Running: config_export -output C:/DevWorks_HLS/Convolution_Project/rtl 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file rtl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:10; Allocated memory: 5.301 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 176.996 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Convolution/sources/conv2d.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.142 seconds; current allocated memory: 178.406 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 119 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 111 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 63 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 65 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 65 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 65 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 65 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 73 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 99 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_5' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:30:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_6' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:31:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_5' (HLS_Convolution/sources/conv2d.c:30:30) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:5:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_6' (HLS_Convolution/sources/conv2d.c:31:34) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:5:0)
INFO: [HLS 214-115] Multiple burst writes of length 65536 and bit width 8 in loop 'VITIS_LOOP_18_1'(HLS_Convolution/sources/conv2d.c:18:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Convolution/sources/conv2d.c:18:22)
INFO: [HLS 214-115] Multiple burst writes of length 254 and bit width 8 in loop 'VITIS_LOOP_27_4'(HLS_Convolution/sources/conv2d.c:27:26) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Convolution/sources/conv2d.c:27:26)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.869 seconds; current allocated memory: 180.891 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 180.891 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 185.238 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 186.863 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 208.875 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_26_3'(HLS_Convolution/sources/conv2d.c:26:22) and 'VITIS_LOOP_27_4'(HLS_Convolution/sources/conv2d.c:27:26) in function 'conv2d' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_18_1' (HLS_Convolution/sources/conv2d.c:18:22) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_26_3' (HLS_Convolution/sources/conv2d.c:26:22) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 220.371 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1_VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 224.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 225.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_3_VITIS_LOOP_27_4'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4' (loop 'VITIS_LOOP_26_3_VITIS_LOOP_27_4'): Unable to schedule bus request operation ('gmem_load_req', HLS_Convolution/sources/conv2d.c:32) on port 'gmem' (HLS_Convolution/sources/conv2d.c:32) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4' (loop 'VITIS_LOOP_26_3_VITIS_LOOP_27_4'): Unable to schedule bus request operation ('gmem_load_1_req', HLS_Convolution/sources/conv2d.c:32) on port 'gmem' (HLS_Convolution/sources/conv2d.c:32) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4' (loop 'VITIS_LOOP_26_3_VITIS_LOOP_27_4'): Unable to schedule bus request operation ('gmem_load_2_req', HLS_Convolution/sources/conv2d.c:32) on port 'gmem' (HLS_Convolution/sources/conv2d.c:32) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4' (loop 'VITIS_LOOP_26_3_VITIS_LOOP_27_4'): Unable to schedule bus request operation ('gmem_load_3_req', HLS_Convolution/sources/conv2d.c:32) on port 'gmem' (HLS_Convolution/sources/conv2d.c:32) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4' (loop 'VITIS_LOOP_26_3_VITIS_LOOP_27_4'): Unable to schedule bus request operation ('gmem_load_4_req', HLS_Convolution/sources/conv2d.c:32) on port 'gmem' (HLS_Convolution/sources/conv2d.c:32) due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 25, loop 'VITIS_LOOP_26_3_VITIS_LOOP_27_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 225.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 225.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 225.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 225.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_18_1_VITIS_LOOP_19_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 227.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4' pipeline 'VITIS_LOOP_26_3_VITIS_LOOP_27_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_26_3_VITIS_LOOP_27_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 229.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Bundling port 'in_r' and 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 233.645 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 237.324 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.766 seconds; current allocated memory: 245.543 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:11; Allocated memory: 68.793 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file rtl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:11; Allocated memory: 5.832 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.398 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.492 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.559 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.414 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.398 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.559 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.383 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 177.324 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Convolution/sources/conv2d.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.661 seconds; current allocated memory: 178.840 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 187 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 165 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 163 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 163 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 163 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 176 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 210 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'in_image' for cosimulation. (HLS_Convolution/sources/conv2d.c:15:0)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_7' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:61:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_8' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:62:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_3' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:42:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_4' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:43:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_7' (HLS_Convolution/sources/conv2d.c:61:30) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_8' (HLS_Convolution/sources/conv2d.c:62:34) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_3' (HLS_Convolution/sources/conv2d.c:42:30) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_4' (HLS_Convolution/sources/conv2d.c:43:34) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:15:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'out_image_sobel' (HLS_Convolution/sources/conv2d.c:92:17)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'out_image_sobel' (HLS_Convolution/sources/conv2d.c:105:33)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'out_image' (HLS_Convolution/sources/conv2d.c:105:30)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_90_12> at HLS_Convolution/sources/conv2d.c:90:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_103_14> at HLS_Convolution/sources/conv2d.c:103:28 
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Convolution/sources/conv2d.c:66:45)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 8 in loop 'VITIS_LOOP_103_14'(HLS_Convolution/sources/conv2d.c:103:28) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Convolution/sources/conv2d.c:103:28)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.294 seconds; current allocated memory: 181.371 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 181.379 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 186.238 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 188.066 MB.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_image_sobel' in function 'conv2d' (HLS_Convolution/sources/conv2d.c:92:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_image_sobel' in function 'conv2d' (HLS_Convolution/sources/conv2d.c:105:33).
INFO: [XFORM 203-11] Balancing expressions in function 'conv2d' (HLS_Convolution/sources/conv2d.c:14:28)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 210.289 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_37_1'(HLS_Convolution/sources/conv2d.c:37:22) and 'VITIS_LOOP_38_2'(HLS_Convolution/sources/conv2d.c:38:26) in function 'conv2d' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_56_5'(HLS_Convolution/sources/conv2d.c:56:22) and 'VITIS_LOOP_57_6'(HLS_Convolution/sources/conv2d.c:57:26) in function 'conv2d' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_75_9'(HLS_Convolution/sources/conv2d.c:75:22) and 'VITIS_LOOP_76_10'(HLS_Convolution/sources/conv2d.c:76:27) in function 'conv2d' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_88_11'(HLS_Convolution/sources/conv2d.c:88:23) and 'VITIS_LOOP_90_12'(HLS_Convolution/sources/conv2d.c:90:27) in function 'conv2d' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_101_13'(HLS_Convolution/sources/conv2d.c:101:24) and 'VITIS_LOOP_103_14'(HLS_Convolution/sources/conv2d.c:103:28) in function 'conv2d' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_1' (HLS_Convolution/sources/conv2d.c:37:22) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_5' (HLS_Convolution/sources/conv2d.c:56:22) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_75_9' (HLS_Convolution/sources/conv2d.c:75:22) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_88_11' (HLS_Convolution/sources/conv2d.c:88:23) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_13' (HLS_Convolution/sources/conv2d.c:101:24) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 248.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'): Unable to schedule bus request operation ('gmem_load_req', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'): Unable to schedule bus request operation ('gmem_load_1_req', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'): Unable to schedule bus request operation ('gmem_load_2_req', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'): Unable to schedule bus request operation ('gmem_load_3_req', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'): Unable to schedule bus request operation ('gmem_load_4_req', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 19, loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 252.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 253.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'.
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_2', HLS_Convolution/sources/conv2d.c:66) on port 'gmem' (HLS_Convolution/sources/conv2d.c:66) and bus read operation ('sum', HLS_Convolution/sources/conv2d.c:66) on port 'gmem' (HLS_Convolution/sources/conv2d.c:66).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_2', HLS_Convolution/sources/conv2d.c:66) on port 'gmem' (HLS_Convolution/sources/conv2d.c:66) and bus read operation ('sum', HLS_Convolution/sources/conv2d.c:66) on port 'gmem' (HLS_Convolution/sources/conv2d.c:66).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus request operation ('empty_15', HLS_Convolution/sources/conv2d.c:66) on port 'gmem' (HLS_Convolution/sources/conv2d.c:66) and bus request operation ('empty', HLS_Convolution/sources/conv2d.c:66) on port 'gmem' (HLS_Convolution/sources/conv2d.c:66).
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to schedule bus read operation ('gmem_addr_1_read_1', HLS_Convolution/sources/conv2d.c:66) on port 'gmem' (HLS_Convolution/sources/conv2d.c:66) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to schedule bus read operation ('gmem_addr_1_read_2', HLS_Convolution/sources/conv2d.c:66) on port 'gmem' (HLS_Convolution/sources/conv2d.c:66) due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 18, loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 253.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 253.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_75_9_VITIS_LOOP_76_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_9_VITIS_LOOP_76_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_75_9_VITIS_LOOP_76_10'
WARNING: [HLS 200-871] Estimated clock period (6.321 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'conv2d_Pipeline_VITIS_LOOP_75_9_VITIS_LOOP_76_10' consists of the following:
	'load' operation 7 bit ('j_load', HLS_Convolution/sources/conv2d.c:76) on local variable 'j', HLS_Convolution/sources/conv2d.c:76 [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln76', HLS_Convolution/sources/conv2d.c:76) [22]  (1.870 ns)
	'select' operation 7 bit ('select_ln75', HLS_Convolution/sources/conv2d.c:75) [23]  (0.993 ns)
	'add' operation 7 bit ('add_ln76', HLS_Convolution/sources/conv2d.c:76) [50]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln76', HLS_Convolution/sources/conv2d.c:76) of variable 'add_ln76', HLS_Convolution/sources/conv2d.c:76 on local variable 'j', HLS_Convolution/sources/conv2d.c:76 [53]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 254.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 254.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_88_11_VITIS_LOOP_90_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_88_11_VITIS_LOOP_90_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_88_11_VITIS_LOOP_90_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 254.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 254.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_101_13_VITIS_LOOP_103_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_101_13_VITIS_LOOP_103_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 37, loop 'VITIS_LOOP_101_13_VITIS_LOOP_103_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 255.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 255.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 255.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 256.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' pipeline 'VITIS_LOOP_37_1_VITIS_LOOP_38_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 258.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' pipeline 'VITIS_LOOP_56_5_VITIS_LOOP_57_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 261.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_75_9_VITIS_LOOP_76_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_75_9_VITIS_LOOP_76_10' pipeline 'VITIS_LOOP_75_9_VITIS_LOOP_76_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_75_9_VITIS_LOOP_76_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 263.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_88_11_VITIS_LOOP_90_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_88_11_VITIS_LOOP_90_12' pipeline 'VITIS_LOOP_88_11_VITIS_LOOP_90_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_88_11_VITIS_LOOP_90_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 264.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_101_13_VITIS_LOOP_103_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_101_13_VITIS_LOOP_103_14' pipeline 'VITIS_LOOP_101_13_VITIS_LOOP_103_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'udiv_23ns_16ns_8_27_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_101_13_VITIS_LOOP_103_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 267.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/in_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/out_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Bundling port 'in_image' and 'out_image' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [RTMG 210-278] Implementing memory 'conv2d_out_image_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_out_image_sobel_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 271.141 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 274.594 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.016 seconds; current allocated memory: 285.422 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.20 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:14; Allocated memory: 108.258 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 177.820 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Convolution/sources/conv2d.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.253 seconds; current allocated memory: 179.605 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 182 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 210 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'in_image' for cosimulation. (HLS_Convolution/sources/conv2d.c:15:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'out_image_sobel' (HLS_Convolution/sources/conv2d.c:88:17)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'out_image_sobel' (HLS_Convolution/sources/conv2d.c:101:33)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'out_image' (HLS_Convolution/sources/conv2d.c:101:30)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_38_2> at HLS_Convolution/sources/conv2d.c:38:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_55_6> at HLS_Convolution/sources/conv2d.c:55:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_86_12> at HLS_Convolution/sources/conv2d.c:86:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_99_14> at HLS_Convolution/sources/conv2d.c:99:27 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_7' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:58:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_8' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:59:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_41_3' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:41:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_4' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:42:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_7' (HLS_Convolution/sources/conv2d.c:58:30) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_8' (HLS_Convolution/sources/conv2d.c:59:34) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_3' (HLS_Convolution/sources/conv2d.c:41:30) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_4' (HLS_Convolution/sources/conv2d.c:42:34) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:15:0)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Convolution/sources/conv2d.c:42:34)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Convolution/sources/conv2d.c:59:34)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 8 in loop 'VITIS_LOOP_99_14'(HLS_Convolution/sources/conv2d.c:99:27) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Convolution/sources/conv2d.c:99:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.086 seconds; current allocated memory: 182.191 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 182.191 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 187.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 189.039 MB.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_image_sobel' in function 'conv2d' (HLS_Convolution/sources/conv2d.c:88:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_image_sobel' in function 'conv2d' (HLS_Convolution/sources/conv2d.c:101:33).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 211.301 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_37_1'(HLS_Convolution/sources/conv2d.c:37:22) and 'VITIS_LOOP_38_2'(HLS_Convolution/sources/conv2d.c:38:26) in function 'conv2d' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_54_5'(HLS_Convolution/sources/conv2d.c:54:22) and 'VITIS_LOOP_55_6'(HLS_Convolution/sources/conv2d.c:55:26) in function 'conv2d' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_9'(HLS_Convolution/sources/conv2d.c:71:22) and 'VITIS_LOOP_72_10'(HLS_Convolution/sources/conv2d.c:72:27) in function 'conv2d' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_84_11'(HLS_Convolution/sources/conv2d.c:84:23) and 'VITIS_LOOP_86_12'(HLS_Convolution/sources/conv2d.c:86:27) in function 'conv2d' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_97_13'(HLS_Convolution/sources/conv2d.c:97:23) and 'VITIS_LOOP_99_14'(HLS_Convolution/sources/conv2d.c:99:27) in function 'conv2d' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_1' (HLS_Convolution/sources/conv2d.c:37:22) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_5' (HLS_Convolution/sources/conv2d.c:54:22) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_9' (HLS_Convolution/sources/conv2d.c:71:22) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_11' (HLS_Convolution/sources/conv2d.c:84:23) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_97_13' (HLS_Convolution/sources/conv2d.c:97:23) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 249.270 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'.
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read', HLS_Convolution/sources/conv2d.c:45) on port 'gmem' (HLS_Convolution/sources/conv2d.c:45) and bus read operation ('sum', HLS_Convolution/sources/conv2d.c:45) on port 'gmem' (HLS_Convolution/sources/conv2d.c:45).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read', HLS_Convolution/sources/conv2d.c:45) on port 'gmem' (HLS_Convolution/sources/conv2d.c:45) and bus read operation ('sum', HLS_Convolution/sources/conv2d.c:45) on port 'gmem' (HLS_Convolution/sources/conv2d.c:45).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus request operation ('empty_27', HLS_Convolution/sources/conv2d.c:42) on port 'gmem' (HLS_Convolution/sources/conv2d.c:42) and bus request operation ('empty_24', HLS_Convolution/sources/conv2d.c:42) on port 'gmem' (HLS_Convolution/sources/conv2d.c:42).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus request operation ('empty_30', HLS_Convolution/sources/conv2d.c:42) on port 'gmem' (HLS_Convolution/sources/conv2d.c:42) and bus request operation ('empty_24', HLS_Convolution/sources/conv2d.c:42) on port 'gmem' (HLS_Convolution/sources/conv2d.c:42).
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'): Unable to schedule bus read operation ('empty_31', HLS_Convolution/sources/conv2d.c:45) on port 'gmem' (HLS_Convolution/sources/conv2d.c:45) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'): Unable to schedule bus read operation ('gmem_addr_2_read_1', HLS_Convolution/sources/conv2d.c:45) on port 'gmem' (HLS_Convolution/sources/conv2d.c:45) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 21, loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 253.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 254.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_54_5_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_5_VITIS_LOOP_55_6'.
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_54_5_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_54_5_VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', HLS_Convolution/sources/conv2d.c:62) on port 'gmem' (HLS_Convolution/sources/conv2d.c:62) and bus read operation ('sum', HLS_Convolution/sources/conv2d.c:62) on port 'gmem' (HLS_Convolution/sources/conv2d.c:62).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_54_5_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_54_5_VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', HLS_Convolution/sources/conv2d.c:62) on port 'gmem' (HLS_Convolution/sources/conv2d.c:62) and bus read operation ('sum', HLS_Convolution/sources/conv2d.c:62) on port 'gmem' (HLS_Convolution/sources/conv2d.c:62).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_54_5_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_54_5_VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus request operation ('empty_18', HLS_Convolution/sources/conv2d.c:59) on port 'gmem' (HLS_Convolution/sources/conv2d.c:59) and bus request operation ('empty_16', HLS_Convolution/sources/conv2d.c:59) on port 'gmem' (HLS_Convolution/sources/conv2d.c:59).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_54_5_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_54_5_VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus request operation ('empty_23', HLS_Convolution/sources/conv2d.c:59) on port 'gmem' (HLS_Convolution/sources/conv2d.c:59) and bus request operation ('empty_16', HLS_Convolution/sources/conv2d.c:59) on port 'gmem' (HLS_Convolution/sources/conv2d.c:59).
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_54_5_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_54_5_VITIS_LOOP_55_6'): Unable to schedule bus read operation ('gmem_addr_2_read_1', HLS_Convolution/sources/conv2d.c:62) on port 'gmem' (HLS_Convolution/sources/conv2d.c:62) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_54_5_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_54_5_VITIS_LOOP_55_6'): Unable to schedule bus read operation ('gmem_addr_2_read_2', HLS_Convolution/sources/conv2d.c:62) on port 'gmem' (HLS_Convolution/sources/conv2d.c:62) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 21, loop 'VITIS_LOOP_54_5_VITIS_LOOP_55_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 254.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 254.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_9_VITIS_LOOP_72_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'VITIS_LOOP_71_9_VITIS_LOOP_72_10'
WARNING: [HLS 200-871] Estimated clock period (6.321 ns) exceeds the target (target clock period: 8.000 ns, clock uncertainty: 2.160 ns, effective delay budget: 5.840 ns).
WARNING: [HLS 200-1016] The critical path in module 'conv2d_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10' consists of the following:
	'load' operation 7 bit ('j_load', HLS_Convolution/sources/conv2d.c:72) on local variable 'j', HLS_Convolution/sources/conv2d.c:72 [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln72', HLS_Convolution/sources/conv2d.c:72) [22]  (1.870 ns)
	'select' operation 7 bit ('select_ln71', HLS_Convolution/sources/conv2d.c:71) [23]  (0.993 ns)
	'add' operation 7 bit ('add_ln72', HLS_Convolution/sources/conv2d.c:72) [50]  (1.870 ns)
	'store' operation 0 bit ('j_write_ln72', HLS_Convolution/sources/conv2d.c:72) of variable 'add_ln72', HLS_Convolution/sources/conv2d.c:72 on local variable 'j', HLS_Convolution/sources/conv2d.c:72 [53]  (1.588 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 254.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 255.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_86_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_11_VITIS_LOOP_86_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_84_11_VITIS_LOOP_86_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 255.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 255.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_97_13_VITIS_LOOP_99_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_97_13_VITIS_LOOP_99_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 37, loop 'VITIS_LOOP_97_13_VITIS_LOOP_99_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 256.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 256.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 256.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 256.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' pipeline 'VITIS_LOOP_37_1_VITIS_LOOP_38_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 259.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_54_5_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_54_5_VITIS_LOOP_55_6' pipeline 'VITIS_LOOP_54_5_VITIS_LOOP_55_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_54_5_VITIS_LOOP_55_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 262.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10' pipeline 'VITIS_LOOP_71_9_VITIS_LOOP_72_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 264.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_86_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_86_12' pipeline 'VITIS_LOOP_84_11_VITIS_LOOP_86_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_84_11_VITIS_LOOP_86_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 265.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_97_13_VITIS_LOOP_99_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_97_13_VITIS_LOOP_99_14' pipeline 'VITIS_LOOP_97_13_VITIS_LOOP_99_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'udiv_23ns_16ns_8_27_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_97_13_VITIS_LOOP_99_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 268.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/in_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/out_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Bundling port 'in_image' and 'out_image' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [RTMG 210-278] Implementing memory 'conv2d_out_image_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_out_image_sobel_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 271.656 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 275.414 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.975 seconds; current allocated memory: 286.086 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 158.20 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:13; Allocated memory: 108.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 176.918 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Convolution/sources/conv2d.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.216 seconds; current allocated memory: 178.465 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 258 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 182 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 210 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'in_image' for cosimulation. (HLS_Convolution/sources/conv2d.c:15:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'out_image_sobel' (HLS_Convolution/sources/conv2d.c:87:17)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'out_image_sobel' (HLS_Convolution/sources/conv2d.c:100:33)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'out_image' (HLS_Convolution/sources/conv2d.c:100:30)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_38_2> at HLS_Convolution/sources/conv2d.c:38:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_55_6> at HLS_Convolution/sources/conv2d.c:55:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_72_10> at HLS_Convolution/sources/conv2d.c:72:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_85_12> at HLS_Convolution/sources/conv2d.c:85:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_98_14> at HLS_Convolution/sources/conv2d.c:98:27 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_58_7' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:58:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_59_8' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:59:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_41_3' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:41:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_4' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:42:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_58_7' (HLS_Convolution/sources/conv2d.c:58:30) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_8' (HLS_Convolution/sources/conv2d.c:59:34) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_3' (HLS_Convolution/sources/conv2d.c:41:30) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_4' (HLS_Convolution/sources/conv2d.c:42:34) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:15:0)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Convolution/sources/conv2d.c:42:34)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Convolution/sources/conv2d.c:59:34)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 8 in loop 'VITIS_LOOP_98_14'(HLS_Convolution/sources/conv2d.c:98:27) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Convolution/sources/conv2d.c:98:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.074 seconds; current allocated memory: 181.258 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 181.270 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 185.918 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 187.641 MB.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_image_sobel' in function 'conv2d' (HLS_Convolution/sources/conv2d.c:87:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_image_sobel' in function 'conv2d' (HLS_Convolution/sources/conv2d.c:100:33).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 210.047 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_37_1'(HLS_Convolution/sources/conv2d.c:37:22) and 'VITIS_LOOP_38_2'(HLS_Convolution/sources/conv2d.c:38:26) in function 'conv2d' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_54_5'(HLS_Convolution/sources/conv2d.c:54:22) and 'VITIS_LOOP_55_6'(HLS_Convolution/sources/conv2d.c:55:26) in function 'conv2d' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_71_9'(HLS_Convolution/sources/conv2d.c:71:22) and 'VITIS_LOOP_72_10'(HLS_Convolution/sources/conv2d.c:72:27) in function 'conv2d' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_83_11'(HLS_Convolution/sources/conv2d.c:83:23) and 'VITIS_LOOP_85_12'(HLS_Convolution/sources/conv2d.c:85:27) in function 'conv2d' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_96_13'(HLS_Convolution/sources/conv2d.c:96:23) and 'VITIS_LOOP_98_14'(HLS_Convolution/sources/conv2d.c:98:27) in function 'conv2d' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_1' (HLS_Convolution/sources/conv2d.c:37:22) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_54_5' (HLS_Convolution/sources/conv2d.c:54:22) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_71_9' (HLS_Convolution/sources/conv2d.c:71:22) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_83_11' (HLS_Convolution/sources/conv2d.c:83:23) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_96_13' (HLS_Convolution/sources/conv2d.c:96:23) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 248.062 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'.
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read', HLS_Convolution/sources/conv2d.c:45) on port 'gmem' (HLS_Convolution/sources/conv2d.c:45) and bus read operation ('sum', HLS_Convolution/sources/conv2d.c:45) on port 'gmem' (HLS_Convolution/sources/conv2d.c:45).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read', HLS_Convolution/sources/conv2d.c:45) on port 'gmem' (HLS_Convolution/sources/conv2d.c:45) and bus read operation ('sum', HLS_Convolution/sources/conv2d.c:45) on port 'gmem' (HLS_Convolution/sources/conv2d.c:45).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus request operation ('empty_27', HLS_Convolution/sources/conv2d.c:42) on port 'gmem' (HLS_Convolution/sources/conv2d.c:42) and bus request operation ('empty_24', HLS_Convolution/sources/conv2d.c:42) on port 'gmem' (HLS_Convolution/sources/conv2d.c:42).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus request operation ('empty_30', HLS_Convolution/sources/conv2d.c:42) on port 'gmem' (HLS_Convolution/sources/conv2d.c:42) and bus request operation ('empty_24', HLS_Convolution/sources/conv2d.c:42) on port 'gmem' (HLS_Convolution/sources/conv2d.c:42).
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'): Unable to schedule bus read operation ('empty_31', HLS_Convolution/sources/conv2d.c:45) on port 'gmem' (HLS_Convolution/sources/conv2d.c:45) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' (loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'): Unable to schedule bus read operation ('gmem_addr_2_read_1', HLS_Convolution/sources/conv2d.c:45) on port 'gmem' (HLS_Convolution/sources/conv2d.c:45) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 21, loop 'VITIS_LOOP_37_1_VITIS_LOOP_38_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 252.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 253.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_54_5_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_5_VITIS_LOOP_55_6'.
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_54_5_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_54_5_VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', HLS_Convolution/sources/conv2d.c:62) on port 'gmem' (HLS_Convolution/sources/conv2d.c:62) and bus read operation ('sum', HLS_Convolution/sources/conv2d.c:62) on port 'gmem' (HLS_Convolution/sources/conv2d.c:62).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_54_5_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_54_5_VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', HLS_Convolution/sources/conv2d.c:62) on port 'gmem' (HLS_Convolution/sources/conv2d.c:62) and bus read operation ('sum', HLS_Convolution/sources/conv2d.c:62) on port 'gmem' (HLS_Convolution/sources/conv2d.c:62).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_54_5_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_54_5_VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus request operation ('empty_18', HLS_Convolution/sources/conv2d.c:59) on port 'gmem' (HLS_Convolution/sources/conv2d.c:59) and bus request operation ('empty_16', HLS_Convolution/sources/conv2d.c:59) on port 'gmem' (HLS_Convolution/sources/conv2d.c:59).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_54_5_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_54_5_VITIS_LOOP_55_6'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus request operation ('empty_23', HLS_Convolution/sources/conv2d.c:59) on port 'gmem' (HLS_Convolution/sources/conv2d.c:59) and bus request operation ('empty_16', HLS_Convolution/sources/conv2d.c:59) on port 'gmem' (HLS_Convolution/sources/conv2d.c:59).
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_54_5_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_54_5_VITIS_LOOP_55_6'): Unable to schedule bus read operation ('gmem_addr_2_read_1', HLS_Convolution/sources/conv2d.c:62) on port 'gmem' (HLS_Convolution/sources/conv2d.c:62) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_54_5_VITIS_LOOP_55_6' (loop 'VITIS_LOOP_54_5_VITIS_LOOP_55_6'): Unable to schedule bus read operation ('gmem_addr_2_read_2', HLS_Convolution/sources/conv2d.c:62) on port 'gmem' (HLS_Convolution/sources/conv2d.c:62) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 21, loop 'VITIS_LOOP_54_5_VITIS_LOOP_55_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 253.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 253.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_71_9_VITIS_LOOP_72_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_71_9_VITIS_LOOP_72_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 253.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 254.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_83_11_VITIS_LOOP_85_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_11_VITIS_LOOP_85_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_83_11_VITIS_LOOP_85_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 254.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 254.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_96_13_VITIS_LOOP_98_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_96_13_VITIS_LOOP_98_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 37, loop 'VITIS_LOOP_96_13_VITIS_LOOP_98_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 255.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 255.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 255.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 255.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2' pipeline 'VITIS_LOOP_37_1_VITIS_LOOP_38_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_38_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 258.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_54_5_VITIS_LOOP_55_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_54_5_VITIS_LOOP_55_6' pipeline 'VITIS_LOOP_54_5_VITIS_LOOP_55_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_54_5_VITIS_LOOP_55_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 261.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10' pipeline 'VITIS_LOOP_71_9_VITIS_LOOP_72_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 263.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_83_11_VITIS_LOOP_85_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_83_11_VITIS_LOOP_85_12' pipeline 'VITIS_LOOP_83_11_VITIS_LOOP_85_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_83_11_VITIS_LOOP_85_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 264.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_96_13_VITIS_LOOP_98_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_96_13_VITIS_LOOP_98_14' pipeline 'VITIS_LOOP_96_13_VITIS_LOOP_98_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'udiv_23ns_16ns_8_27_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_96_13_VITIS_LOOP_98_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 266.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/in_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/out_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Bundling port 'in_image' and 'out_image' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [RTMG 210-278] Implementing memory 'conv2d_out_image_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_out_image_sobel_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 270.648 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 274.355 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.98 seconds; current allocated memory: 284.613 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:13; Allocated memory: 107.785 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file rtl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:17; Allocated memory: 7.238 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.395 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 180.676 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Convolution/sources/conv2d.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.562 seconds; current allocated memory: 182.668 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 154 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 151 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 210 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'in_image' for cosimulation. (HLS_Convolution/sources/conv2d.c:15:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'out_image_sobel' (HLS_Convolution/sources/conv2d.c:89:17)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'out_image_sobel' (HLS_Convolution/sources/conv2d.c:102:33)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'out_image' (HLS_Convolution/sources/conv2d.c:102:30)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_40_2> at HLS_Convolution/sources/conv2d.c:40:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_57_6> at HLS_Convolution/sources/conv2d.c:57:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_74_10> at HLS_Convolution/sources/conv2d.c:74:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_87_12> at HLS_Convolution/sources/conv2d.c:87:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_100_14> at HLS_Convolution/sources/conv2d.c:100:28 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:60:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:61:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_3' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:43:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_4' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:44:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (HLS_Convolution/sources/conv2d.c:60:30) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (HLS_Convolution/sources/conv2d.c:61:34) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_3' (HLS_Convolution/sources/conv2d.c:43:30) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_4' (HLS_Convolution/sources/conv2d.c:44:34) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:15:0)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Convolution/sources/conv2d.c:44:34)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Convolution/sources/conv2d.c:61:34)
INFO: [HLS 214-115] Multiple burst writes of length 128 and bit width 8 in loop 'VITIS_LOOP_100_14'(HLS_Convolution/sources/conv2d.c:100:28) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Convolution/sources/conv2d.c:100:28)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.598 seconds; current allocated memory: 185.199 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 185.199 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 190.277 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 192.098 MB.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_image_sobel' in function 'conv2d' (HLS_Convolution/sources/conv2d.c:89:17).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_image_sobel' in function 'conv2d' (HLS_Convolution/sources/conv2d.c:102:33).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 213.973 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_39_1'(HLS_Convolution/sources/conv2d.c:39:22) and 'VITIS_LOOP_40_2'(HLS_Convolution/sources/conv2d.c:40:26) in function 'conv2d' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_56_5'(HLS_Convolution/sources/conv2d.c:56:22) and 'VITIS_LOOP_57_6'(HLS_Convolution/sources/conv2d.c:57:26) in function 'conv2d' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_73_9'(HLS_Convolution/sources/conv2d.c:73:22) and 'VITIS_LOOP_74_10'(HLS_Convolution/sources/conv2d.c:74:27) in function 'conv2d' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_85_11'(HLS_Convolution/sources/conv2d.c:85:23) and 'VITIS_LOOP_87_12'(HLS_Convolution/sources/conv2d.c:87:27) in function 'conv2d' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_98_13'(HLS_Convolution/sources/conv2d.c:98:23) and 'VITIS_LOOP_100_14'(HLS_Convolution/sources/conv2d.c:100:28) in function 'conv2d' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (HLS_Convolution/sources/conv2d.c:39:22) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_5' (HLS_Convolution/sources/conv2d.c:56:22) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_9' (HLS_Convolution/sources/conv2d.c:73:22) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_11' (HLS_Convolution/sources/conv2d.c:85:23) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_13' (HLS_Convolution/sources/conv2d.c:98:23) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 251.832 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) and bus read operation ('sum', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) and bus read operation ('sum', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus request operation ('empty_27', HLS_Convolution/sources/conv2d.c:44) on port 'gmem' (HLS_Convolution/sources/conv2d.c:44) and bus request operation ('empty_24', HLS_Convolution/sources/conv2d.c:44) on port 'gmem' (HLS_Convolution/sources/conv2d.c:44).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus request operation ('empty_30', HLS_Convolution/sources/conv2d.c:44) on port 'gmem' (HLS_Convolution/sources/conv2d.c:44) and bus request operation ('empty_24', HLS_Convolution/sources/conv2d.c:44) on port 'gmem' (HLS_Convolution/sources/conv2d.c:44).
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'): Unable to schedule bus read operation ('empty_31', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'): Unable to schedule bus read operation ('gmem_addr_2_read_1', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 21, loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 256.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 257.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'.
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', HLS_Convolution/sources/conv2d.c:64) on port 'gmem' (HLS_Convolution/sources/conv2d.c:64) and bus read operation ('sum', HLS_Convolution/sources/conv2d.c:64) on port 'gmem' (HLS_Convolution/sources/conv2d.c:64).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', HLS_Convolution/sources/conv2d.c:64) on port 'gmem' (HLS_Convolution/sources/conv2d.c:64) and bus read operation ('sum', HLS_Convolution/sources/conv2d.c:64) on port 'gmem' (HLS_Convolution/sources/conv2d.c:64).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus request operation ('empty_18', HLS_Convolution/sources/conv2d.c:61) on port 'gmem' (HLS_Convolution/sources/conv2d.c:61) and bus request operation ('empty_16', HLS_Convolution/sources/conv2d.c:61) on port 'gmem' (HLS_Convolution/sources/conv2d.c:61).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus request operation ('empty_23', HLS_Convolution/sources/conv2d.c:61) on port 'gmem' (HLS_Convolution/sources/conv2d.c:61) and bus request operation ('empty_16', HLS_Convolution/sources/conv2d.c:61) on port 'gmem' (HLS_Convolution/sources/conv2d.c:61).
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to schedule bus read operation ('gmem_addr_2_read_1', HLS_Convolution/sources/conv2d.c:64) on port 'gmem' (HLS_Convolution/sources/conv2d.c:64) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to schedule bus read operation ('gmem_addr_2_read_2', HLS_Convolution/sources/conv2d.c:64) on port 'gmem' (HLS_Convolution/sources/conv2d.c:64) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 21, loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 257.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 257.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_9_VITIS_LOOP_74_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_73_9_VITIS_LOOP_74_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 257.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 258.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_11_VITIS_LOOP_87_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_85_11_VITIS_LOOP_87_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 258.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 258.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_13_VITIS_LOOP_100_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 37, loop 'VITIS_LOOP_98_13_VITIS_LOOP_100_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 259.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 259.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 259.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 260.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 262.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' pipeline 'VITIS_LOOP_56_5_VITIS_LOOP_57_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 265.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10' pipeline 'VITIS_LOOP_73_9_VITIS_LOOP_74_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 267.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12' pipeline 'VITIS_LOOP_85_11_VITIS_LOOP_87_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 268.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14' pipeline 'VITIS_LOOP_98_13_VITIS_LOOP_100_14' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'udiv_23ns_16ns_8_27_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 271.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/in_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/out_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_image', 'out_image' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [RTMG 210-278] Implementing memory 'conv2d_out_image_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_out_image_sobel_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 275.090 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.517 seconds; current allocated memory: 278.883 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.051 seconds; current allocated memory: 288.793 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 108.234 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file rtl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:12; Allocated memory: 6.750 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 177.328 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Convolution/sources/conv2d.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.57 seconds; current allocated memory: 179.203 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 260 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 184 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 154 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 139 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 153 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 208 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Convolution/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-386] A depth specification is required for MAXI interface port 'in_image' for cosimulation. (HLS_Convolution/sources/conv2d.c:15:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'out_image_sobel' (HLS_Convolution/sources/conv2d.c:89:17)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_40_2> at HLS_Convolution/sources/conv2d.c:40:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_57_6> at HLS_Convolution/sources/conv2d.c:57:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_74_10> at HLS_Convolution/sources/conv2d.c:74:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_87_12> at HLS_Convolution/sources/conv2d.c:87:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_100_14> at HLS_Convolution/sources/conv2d.c:100:28 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_7' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:60:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_8' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:61:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_3' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:43:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_4' is marked as complete unroll implied by the pipeline pragma (HLS_Convolution/sources/conv2d.c:44:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_7' (HLS_Convolution/sources/conv2d.c:60:30) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_61_8' (HLS_Convolution/sources/conv2d.c:61:34) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_3' (HLS_Convolution/sources/conv2d.c:43:30) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_4' (HLS_Convolution/sources/conv2d.c:44:34) in function 'conv2d' completely with a factor of 3 (HLS_Convolution/sources/conv2d.c:15:0)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Convolution/sources/conv2d.c:44:34)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Convolution/sources/conv2d.c:61:34)
INFO: [HLS 214-115] Multiple burst writes of length 15876 and bit width 8 in loop 'VITIS_LOOP_98_13'(HLS_Convolution/sources/conv2d.c:98:23) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Convolution/sources/conv2d.c:98:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.419 seconds; current allocated memory: 181.730 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 181.734 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 186.719 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 188.336 MB.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'out_image_sobel' in function 'conv2d' (HLS_Convolution/sources/conv2d.c:89:17).
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 210.332 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_39_1'(HLS_Convolution/sources/conv2d.c:39:22) and 'VITIS_LOOP_40_2'(HLS_Convolution/sources/conv2d.c:40:26) in function 'conv2d' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_56_5'(HLS_Convolution/sources/conv2d.c:56:22) and 'VITIS_LOOP_57_6'(HLS_Convolution/sources/conv2d.c:57:26) in function 'conv2d' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_73_9'(HLS_Convolution/sources/conv2d.c:73:22) and 'VITIS_LOOP_74_10'(HLS_Convolution/sources/conv2d.c:74:27) in function 'conv2d' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_85_11'(HLS_Convolution/sources/conv2d.c:85:23) and 'VITIS_LOOP_87_12'(HLS_Convolution/sources/conv2d.c:87:27) in function 'conv2d' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_98_13'(HLS_Convolution/sources/conv2d.c:98:23) and 'VITIS_LOOP_100_14'(HLS_Convolution/sources/conv2d.c:100:28) in function 'conv2d' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (HLS_Convolution/sources/conv2d.c:39:22) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_56_5' (HLS_Convolution/sources/conv2d.c:56:22) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_73_9' (HLS_Convolution/sources/conv2d.c:73:22) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_85_11' (HLS_Convolution/sources/conv2d.c:85:23) in function 'conv2d'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_13' (HLS_Convolution/sources/conv2d.c:98:23) in function 'conv2d'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 248.242 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) and bus read operation ('sum', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) and bus read operation ('sum', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus request operation ('empty_26', HLS_Convolution/sources/conv2d.c:44) on port 'gmem' (HLS_Convolution/sources/conv2d.c:44) and bus request operation ('empty_23', HLS_Convolution/sources/conv2d.c:44) on port 'gmem' (HLS_Convolution/sources/conv2d.c:44).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus request operation ('empty_29', HLS_Convolution/sources/conv2d.c:44) on port 'gmem' (HLS_Convolution/sources/conv2d.c:44) and bus request operation ('empty_23', HLS_Convolution/sources/conv2d.c:44) on port 'gmem' (HLS_Convolution/sources/conv2d.c:44).
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'): Unable to schedule bus read operation ('empty_30', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' (loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'): Unable to schedule bus read operation ('gmem_addr_2_read_1', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 21, loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 252.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 253.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'.
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', HLS_Convolution/sources/conv2d.c:64) on port 'gmem' (HLS_Convolution/sources/conv2d.c:64) and bus read operation ('sum', HLS_Convolution/sources/conv2d.c:64) on port 'gmem' (HLS_Convolution/sources/conv2d.c:64).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', HLS_Convolution/sources/conv2d.c:64) on port 'gmem' (HLS_Convolution/sources/conv2d.c:64) and bus read operation ('sum', HLS_Convolution/sources/conv2d.c:64) on port 'gmem' (HLS_Convolution/sources/conv2d.c:64).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus request operation ('empty_17', HLS_Convolution/sources/conv2d.c:61) on port 'gmem' (HLS_Convolution/sources/conv2d.c:61) and bus request operation ('empty_15', HLS_Convolution/sources/conv2d.c:61) on port 'gmem' (HLS_Convolution/sources/conv2d.c:61).
WARNING: [HLS 200-880] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus request operation ('empty_22', HLS_Convolution/sources/conv2d.c:61) on port 'gmem' (HLS_Convolution/sources/conv2d.c:61) and bus request operation ('empty_15', HLS_Convolution/sources/conv2d.c:61) on port 'gmem' (HLS_Convolution/sources/conv2d.c:61).
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to schedule bus read operation ('gmem_addr_2_read_1', HLS_Convolution/sources/conv2d.c:64) on port 'gmem' (HLS_Convolution/sources/conv2d.c:64) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' (loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'): Unable to schedule bus read operation ('gmem_addr_2_read_2', HLS_Convolution/sources/conv2d.c:64) on port 'gmem' (HLS_Convolution/sources/conv2d.c:64) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 21, loop 'VITIS_LOOP_56_5_VITIS_LOOP_57_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 253.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 253.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_9_VITIS_LOOP_74_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_73_9_VITIS_LOOP_74_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 254.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 254.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_85_11_VITIS_LOOP_87_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_85_11_VITIS_LOOP_87_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 254.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 255.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_13_VITIS_LOOP_100_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 33, loop 'VITIS_LOOP_98_13_VITIS_LOOP_100_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 255.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 255.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 255.820 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 256.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 258.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6' pipeline 'VITIS_LOOP_56_5_VITIS_LOOP_57_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_56_5_VITIS_LOOP_57_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 261.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10' pipeline 'VITIS_LOOP_73_9_VITIS_LOOP_74_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_73_9_VITIS_LOOP_74_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 263.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12' pipeline 'VITIS_LOOP_85_11_VITIS_LOOP_87_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_85_11_VITIS_LOOP_87_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 265.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14' pipeline 'VITIS_LOOP_98_13_VITIS_LOOP_100_14' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'udiv_23ns_16ns_8_27_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d_Pipeline_VITIS_LOOP_98_13_VITIS_LOOP_100_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 266.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/in_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv2d/out_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv2d' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_image', 'out_image' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv2d'.
INFO: [RTMG 210-278] Implementing memory 'conv2d_out_image_x_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'conv2d_out_image_sobel_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 270.676 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 274.523 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.134 seconds; current allocated memory: 284.293 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv2d.
INFO: [VLOG 209-307] Generating Verilog RTL for conv2d.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 107.066 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Convolution/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name conv2d conv2d 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file rtl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:17; Allocated memory: 6.918 MB.
