///Register `EVT_ST3_CLR` writer
pub type W = crate::W<EVT_ST3_CLR_SPEC>;
///Field `MCPWM1_EVT_TIMER1_STOP_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_timer1_stop trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_TIMER1_STOP_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_TIMER2_STOP_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_timer2_stop trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_TIMER2_STOP_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_TIMER0_TEZ_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_timer0_tez trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_TIMER0_TEZ_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_TIMER1_TEZ_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_timer1_tez trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_TIMER1_TEZ_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_TIMER2_TEZ_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_timer2_tez trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_TIMER2_TEZ_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_TIMER0_TEP_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_timer0_tep trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_TIMER0_TEP_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_TIMER1_TEP_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_timer1_tep trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_TIMER1_TEP_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_TIMER2_TEP_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_timer2_tep trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_TIMER2_TEP_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_OP0_TEA_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_op0_tea trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_OP0_TEA_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_OP1_TEA_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_op1_tea trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_OP1_TEA_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_OP2_TEA_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_op2_tea trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_OP2_TEA_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_OP0_TEB_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_op0_teb trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_OP0_TEB_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_OP1_TEB_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_op1_teb trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_OP1_TEB_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_OP2_TEB_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_op2_teb trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_OP2_TEB_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_F0_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_f0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_F0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_F1_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_f1 trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_F1_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_F2_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_f2 trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_F2_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_F0_CLR_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_f0_clr trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_F0_CLR_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_F1_CLR_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_f1_clr trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_F1_CLR_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_F2_CLR_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_f2_clr trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_F2_CLR_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_TZ0_CBC_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_tz0_cbc trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_TZ0_CBC_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_TZ1_CBC_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_tz1_cbc trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_TZ1_CBC_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_TZ2_CBC_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_tz2_cbc trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_TZ2_CBC_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_TZ0_OST_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_tz0_ost trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_TZ0_OST_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_TZ1_OST_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_tz1_ost trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_TZ1_OST_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_TZ2_OST_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_tz2_ost trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_TZ2_OST_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_CAP0_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_cap0 trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_CAP0_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_CAP1_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_cap1 trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_CAP1_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_CAP2_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_cap2 trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_CAP2_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_OP0_TEE1_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_op0_tee1 trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_OP0_TEE1_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_OP1_TEE1_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_op1_tee1 trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_OP1_TEE1_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `MCPWM1_EVT_OP2_TEE1_ST_CLR` writer - Configures whether or not to clear MCPWM1_evt_op2_tee1 trigger status.\\0: Invalid, No effect\\1: Clear
pub type MCPWM1_EVT_OP2_TEE1_ST_CLR_W<'a, REG> = crate::BitWriter<'a, REG>;
#[cfg(feature = "impl-register-debug")]
impl core::fmt::Debug for crate::generic::Reg<EVT_ST3_CLR_SPEC> {
    fn fmt(&self, f: &mut core::fmt::Formatter<'_>) -> core::fmt::Result {
        write!(f, "(not readable)")
    }
}
impl W {
    ///Bit 0 - Configures whether or not to clear MCPWM1_evt_timer1_stop trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_timer1_stop_st_clr(
        &mut self,
    ) -> MCPWM1_EVT_TIMER1_STOP_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_TIMER1_STOP_ST_CLR_W::new(self, 0)
    }
    ///Bit 1 - Configures whether or not to clear MCPWM1_evt_timer2_stop trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_timer2_stop_st_clr(
        &mut self,
    ) -> MCPWM1_EVT_TIMER2_STOP_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_TIMER2_STOP_ST_CLR_W::new(self, 1)
    }
    ///Bit 2 - Configures whether or not to clear MCPWM1_evt_timer0_tez trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_timer0_tez_st_clr(
        &mut self,
    ) -> MCPWM1_EVT_TIMER0_TEZ_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_TIMER0_TEZ_ST_CLR_W::new(self, 2)
    }
    ///Bit 3 - Configures whether or not to clear MCPWM1_evt_timer1_tez trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_timer1_tez_st_clr(
        &mut self,
    ) -> MCPWM1_EVT_TIMER1_TEZ_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_TIMER1_TEZ_ST_CLR_W::new(self, 3)
    }
    ///Bit 4 - Configures whether or not to clear MCPWM1_evt_timer2_tez trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_timer2_tez_st_clr(
        &mut self,
    ) -> MCPWM1_EVT_TIMER2_TEZ_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_TIMER2_TEZ_ST_CLR_W::new(self, 4)
    }
    ///Bit 5 - Configures whether or not to clear MCPWM1_evt_timer0_tep trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_timer0_tep_st_clr(
        &mut self,
    ) -> MCPWM1_EVT_TIMER0_TEP_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_TIMER0_TEP_ST_CLR_W::new(self, 5)
    }
    ///Bit 6 - Configures whether or not to clear MCPWM1_evt_timer1_tep trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_timer1_tep_st_clr(
        &mut self,
    ) -> MCPWM1_EVT_TIMER1_TEP_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_TIMER1_TEP_ST_CLR_W::new(self, 6)
    }
    ///Bit 7 - Configures whether or not to clear MCPWM1_evt_timer2_tep trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_timer2_tep_st_clr(
        &mut self,
    ) -> MCPWM1_EVT_TIMER2_TEP_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_TIMER2_TEP_ST_CLR_W::new(self, 7)
    }
    ///Bit 8 - Configures whether or not to clear MCPWM1_evt_op0_tea trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_op0_tea_st_clr(&mut self) -> MCPWM1_EVT_OP0_TEA_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_OP0_TEA_ST_CLR_W::new(self, 8)
    }
    ///Bit 9 - Configures whether or not to clear MCPWM1_evt_op1_tea trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_op1_tea_st_clr(&mut self) -> MCPWM1_EVT_OP1_TEA_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_OP1_TEA_ST_CLR_W::new(self, 9)
    }
    ///Bit 10 - Configures whether or not to clear MCPWM1_evt_op2_tea trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_op2_tea_st_clr(&mut self) -> MCPWM1_EVT_OP2_TEA_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_OP2_TEA_ST_CLR_W::new(self, 10)
    }
    ///Bit 11 - Configures whether or not to clear MCPWM1_evt_op0_teb trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_op0_teb_st_clr(&mut self) -> MCPWM1_EVT_OP0_TEB_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_OP0_TEB_ST_CLR_W::new(self, 11)
    }
    ///Bit 12 - Configures whether or not to clear MCPWM1_evt_op1_teb trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_op1_teb_st_clr(&mut self) -> MCPWM1_EVT_OP1_TEB_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_OP1_TEB_ST_CLR_W::new(self, 12)
    }
    ///Bit 13 - Configures whether or not to clear MCPWM1_evt_op2_teb trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_op2_teb_st_clr(&mut self) -> MCPWM1_EVT_OP2_TEB_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_OP2_TEB_ST_CLR_W::new(self, 13)
    }
    ///Bit 14 - Configures whether or not to clear MCPWM1_evt_f0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_f0_st_clr(&mut self) -> MCPWM1_EVT_F0_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_F0_ST_CLR_W::new(self, 14)
    }
    ///Bit 15 - Configures whether or not to clear MCPWM1_evt_f1 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_f1_st_clr(&mut self) -> MCPWM1_EVT_F1_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_F1_ST_CLR_W::new(self, 15)
    }
    ///Bit 16 - Configures whether or not to clear MCPWM1_evt_f2 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_f2_st_clr(&mut self) -> MCPWM1_EVT_F2_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_F2_ST_CLR_W::new(self, 16)
    }
    ///Bit 17 - Configures whether or not to clear MCPWM1_evt_f0_clr trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_f0_clr_st_clr(&mut self) -> MCPWM1_EVT_F0_CLR_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_F0_CLR_ST_CLR_W::new(self, 17)
    }
    ///Bit 18 - Configures whether or not to clear MCPWM1_evt_f1_clr trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_f1_clr_st_clr(&mut self) -> MCPWM1_EVT_F1_CLR_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_F1_CLR_ST_CLR_W::new(self, 18)
    }
    ///Bit 19 - Configures whether or not to clear MCPWM1_evt_f2_clr trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_f2_clr_st_clr(&mut self) -> MCPWM1_EVT_F2_CLR_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_F2_CLR_ST_CLR_W::new(self, 19)
    }
    ///Bit 20 - Configures whether or not to clear MCPWM1_evt_tz0_cbc trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_tz0_cbc_st_clr(&mut self) -> MCPWM1_EVT_TZ0_CBC_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_TZ0_CBC_ST_CLR_W::new(self, 20)
    }
    ///Bit 21 - Configures whether or not to clear MCPWM1_evt_tz1_cbc trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_tz1_cbc_st_clr(&mut self) -> MCPWM1_EVT_TZ1_CBC_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_TZ1_CBC_ST_CLR_W::new(self, 21)
    }
    ///Bit 22 - Configures whether or not to clear MCPWM1_evt_tz2_cbc trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_tz2_cbc_st_clr(&mut self) -> MCPWM1_EVT_TZ2_CBC_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_TZ2_CBC_ST_CLR_W::new(self, 22)
    }
    ///Bit 23 - Configures whether or not to clear MCPWM1_evt_tz0_ost trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_tz0_ost_st_clr(&mut self) -> MCPWM1_EVT_TZ0_OST_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_TZ0_OST_ST_CLR_W::new(self, 23)
    }
    ///Bit 24 - Configures whether or not to clear MCPWM1_evt_tz1_ost trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_tz1_ost_st_clr(&mut self) -> MCPWM1_EVT_TZ1_OST_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_TZ1_OST_ST_CLR_W::new(self, 24)
    }
    ///Bit 25 - Configures whether or not to clear MCPWM1_evt_tz2_ost trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_tz2_ost_st_clr(&mut self) -> MCPWM1_EVT_TZ2_OST_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_TZ2_OST_ST_CLR_W::new(self, 25)
    }
    ///Bit 26 - Configures whether or not to clear MCPWM1_evt_cap0 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_cap0_st_clr(&mut self) -> MCPWM1_EVT_CAP0_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_CAP0_ST_CLR_W::new(self, 26)
    }
    ///Bit 27 - Configures whether or not to clear MCPWM1_evt_cap1 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_cap1_st_clr(&mut self) -> MCPWM1_EVT_CAP1_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_CAP1_ST_CLR_W::new(self, 27)
    }
    ///Bit 28 - Configures whether or not to clear MCPWM1_evt_cap2 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_cap2_st_clr(&mut self) -> MCPWM1_EVT_CAP2_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_CAP2_ST_CLR_W::new(self, 28)
    }
    ///Bit 29 - Configures whether or not to clear MCPWM1_evt_op0_tee1 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_op0_tee1_st_clr(&mut self) -> MCPWM1_EVT_OP0_TEE1_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_OP0_TEE1_ST_CLR_W::new(self, 29)
    }
    ///Bit 30 - Configures whether or not to clear MCPWM1_evt_op1_tee1 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_op1_tee1_st_clr(&mut self) -> MCPWM1_EVT_OP1_TEE1_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_OP1_TEE1_ST_CLR_W::new(self, 30)
    }
    ///Bit 31 - Configures whether or not to clear MCPWM1_evt_op2_tee1 trigger status.\\0: Invalid, No effect\\1: Clear
    #[inline(always)]
    #[must_use]
    pub fn mcpwm1_evt_op2_tee1_st_clr(&mut self) -> MCPWM1_EVT_OP2_TEE1_ST_CLR_W<EVT_ST3_CLR_SPEC> {
        MCPWM1_EVT_OP2_TEE1_ST_CLR_W::new(self, 31)
    }
}
/**Events trigger status clear register

You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`evt_st3_clr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api).*/
pub struct EVT_ST3_CLR_SPEC;
impl crate::RegisterSpec for EVT_ST3_CLR_SPEC {
    type Ux = u32;
}
///`write(|w| ..)` method takes [`evt_st3_clr::W`](W) writer structure
impl crate::Writable for EVT_ST3_CLR_SPEC {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
///`reset()` method sets EVT_ST3_CLR to value 0
impl crate::Resettable for EVT_ST3_CLR_SPEC {
    const RESET_VALUE: u32 = 0;
}
