<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Sep 05 22:26:49 2016" VIVADOVERSION="2014.4.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z045" NAME="OpenSSD2_imp" PACKAGE="ffg900" SPEEDGRADE="-3"/>

  <EXTERNALPORTS>
    <PORT DIR="IO" NAME="DDR_cas_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_cke" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_ck_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_ck_p" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_cs_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_reset_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_odt" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_ras_n" SIGIS="undef"/>
    <PORT DIR="IO" NAME="DDR_we_n" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="2" NAME="DDR_ba" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="14" NAME="DDR_addr" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dm" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="31" NAME="DDR_dq" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_n" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_p" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" LEFT="53" NAME="FIXED_IO_mio" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrn" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ddr_vrp" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ps_srstb" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ps_clk" SIGIS="undef"/>
    <PORT DIR="IO" NAME="FIXED_IO_ps_porb" SIGIS="undef"/>
    <PORT DIR="O" LEFT="31" NAME="O_DEBUG" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" NAME="O_NAND_CH0_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_CLE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="O_NAND_CLE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH0_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_RE_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="O_NAND_RE_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH0_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_RE_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="O_NAND_RE_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH0_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH0_DQS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="IO_NAND_DQS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH0_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_WE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="O_NAND_WE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="IO_NAND_CH0_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH0_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="IO_NAND_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH0_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH0_DQS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="IO_NAND_DQS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="O_NAND_CH0_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_CE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="O_NAND_CE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="I_NAND_CH0_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH0_RB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="I_NAND_RB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH0_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_ALE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="O_NAND_ALE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH0_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_WP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="O_NAND_WP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH1_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH1_DQS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="IO_NAND_DQS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH1_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH1_DQS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="IO_NAND_DQS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="I_NAND_CH1_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH1_RB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="I_NAND_RB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="IO_NAND_CH1_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH1_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="IO_NAND_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH1_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_ALE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="O_NAND_ALE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="O_NAND_CH1_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_CE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="O_NAND_CE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH1_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_CLE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="O_NAND_CLE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH1_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_RE_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="O_NAND_RE_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH1_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_RE_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="O_NAND_RE_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH1_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_WE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="O_NAND_WE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH1_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_WP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="O_NAND_WP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH2_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH2_DQS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="IO_NAND_DQS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="IO_NAND_CH2_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH2_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="IO_NAND_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH2_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH2_DQS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="IO_NAND_DQS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="I_NAND_CH2_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH2_RB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="I_NAND_RB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH2_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_ALE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="O_NAND_ALE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="O_NAND_CH2_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_CE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="O_NAND_CE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH2_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_CLE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="O_NAND_CLE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH2_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_RE_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="O_NAND_RE_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH2_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_RE_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="O_NAND_RE_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH2_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_WE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="O_NAND_WE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH2_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_WP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="O_NAND_WP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="IO_NAND_CH3_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH3_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="IO_NAND_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH3_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH3_DQS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="IO_NAND_DQS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH3_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH3_DQS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="IO_NAND_DQS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="I_NAND_CH3_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH3_RB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="I_NAND_RB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH3_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_ALE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="O_NAND_ALE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="O_NAND_CH3_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_CE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="O_NAND_CE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH3_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_CLE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="O_NAND_CLE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH3_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_RE_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="O_NAND_RE_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH3_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_RE_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="O_NAND_RE_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH3_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_WE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="O_NAND_WE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH3_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_WP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="O_NAND_WP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="pcie_perst_n" SIGIS="undef" SIGNAME="External_Ports_pcie_perst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="NVMeHostController_0" PORT="pcie_perst_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="pcie_ref_clk_n" SIGIS="undef" SIGNAME="External_Ports_pcie_ref_clk_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="NVMeHostController_0" PORT="pcie_ref_clk_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="pcie_rx_n" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_pcie_rx_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="NVMeHostController_0" PORT="pcie_rx_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="pcie_rx_p" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_pcie_rx_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="NVMeHostController_0" PORT="pcie_rx_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="pcie_ref_clk_p" SIGIS="undef" SIGNAME="External_Ports_pcie_ref_clk_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="NVMeHostController_0" PORT="pcie_ref_clk_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="pcie_tx_p" RIGHT="0" SIGIS="undef" SIGNAME="NVMeHostController_0_pcie_tx_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="NVMeHostController_0" PORT="pcie_tx_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="pcie_tx_n" RIGHT="0" SIGIS="undef" SIGNAME="NVMeHostController_0_pcie_tx_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="NVMeHostController_0" PORT="pcie_tx_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="IO_NAND_CH4_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH4_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="IO_NAND_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH4_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH4_DQS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="IO_NAND_DQS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH4_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH4_DQS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="IO_NAND_DQS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH4_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_ALE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="O_NAND_ALE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="O_NAND_CH4_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_CE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="O_NAND_CE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH4_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_CLE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="O_NAND_CLE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH4_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_RE_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="O_NAND_RE_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH4_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_RE_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="O_NAND_RE_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH4_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_WE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="O_NAND_WE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH4_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_WP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="O_NAND_WP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="I_NAND_CH4_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH4_RB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="I_NAND_RB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH5_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH5_DQS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="IO_NAND_DQS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="I_NAND_CH5_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH5_RB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="I_NAND_RB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="IO_NAND_CH5_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH5_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="IO_NAND_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH5_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH5_DQS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="IO_NAND_DQS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH5_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_ALE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="O_NAND_ALE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="O_NAND_CH5_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_CE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="O_NAND_CE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH5_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_CLE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="O_NAND_CLE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH5_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_RE_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="O_NAND_RE_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH5_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_RE_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="O_NAND_RE_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH5_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_WE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="O_NAND_WE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH5_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_WP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="O_NAND_WP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="I_NAND_CH6_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH6_RB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="I_NAND_RB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="IO_NAND_CH6_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH6_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="IO_NAND_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH6_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH6_DQS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="IO_NAND_DQS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH6_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH6_DQS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="IO_NAND_DQS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH6_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_ALE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="O_NAND_ALE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="O_NAND_CH6_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_CE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="O_NAND_CE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH6_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_CLE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="O_NAND_CLE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH6_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_RE_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="O_NAND_RE_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH6_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_RE_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="O_NAND_RE_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH6_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_WE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="O_NAND_WE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH6_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_WP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="O_NAND_WP"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="I_NAND_CH7_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH7_RB">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="I_NAND_RB"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="7" NAME="IO_NAND_CH7_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH7_DQ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="IO_NAND_DQ"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH7_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH7_DQS_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="IO_NAND_DQS_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="IO_NAND_CH7_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH7_DQS_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="IO_NAND_DQS_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH7_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_ALE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="O_NAND_ALE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="7" NAME="O_NAND_CH7_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_CE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="O_NAND_CE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH7_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_CLE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="O_NAND_CLE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH7_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_RE_N">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="O_NAND_RE_N"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH7_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_RE_P">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="O_NAND_RE_P"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH7_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_WE">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="O_NAND_WE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="O_NAND_CH7_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_WP">
      <CONNECTIONS>
        <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="O_NAND_WP"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <MODULES>
    <MODULE FULLNAME="/CH0MMCMC1H200" HWVERSION="5.1" INSTANCE="CH0MMCMC1H200" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_1;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="OpenSSD2_clk_wiz_0_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="1"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="CLK_OUT1___200.000______0.000______50.0_______81.410_____74.126"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_clk_wiz_0_0"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="false"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="81.410"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="74.126"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="CH0MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iDelayRefClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iOutputDrivingClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iDelayRefClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iOutputDrivingClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/CH2MMCMC1H200" HWVERSION="5.1" INSTANCE="CH2MMCMC1H200" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_1;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="OpenSSD2_CH0MMCMC1H200_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="1"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="CLK_OUT1___200.000______0.000______50.0_______81.410_____74.126"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_CH0MMCMC1H200_0"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="false"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="81.410"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="74.126"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="CH2MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iDelayRefClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iOutputDrivingClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/CH3MMCMC1H200" HWVERSION="5.1" INSTANCE="CH3MMCMC1H200" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_1;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="OpenSSD2_CH2MMCMC1H200_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="1"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="CLK_OUT1___200.000______0.000______50.0_______81.410_____74.126"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_CH2MMCMC1H200_0"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="false"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="81.410"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="74.126"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="CH3MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iDelayRefClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iOutputDrivingClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/CH4MMCMC1H200" HWVERSION="5.1" INSTANCE="CH4MMCMC1H200" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_1;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="OpenSSD2_CH0MMCMC1H200_1"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="1"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="CLK_OUT1___200.000______0.000______50.0_______81.410_____74.126"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_CH0MMCMC1H200_1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="false"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="81.410"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="74.126"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="CH4MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iDelayRefClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iOutputDrivingClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iDelayRefClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iOutputDrivingClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/CH6MMCMC1H200" HWVERSION="5.1" INSTANCE="CH6MMCMC1H200" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_1;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="OpenSSD2_CH4MMCMC1H200_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="1"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="CLK_OUT1___200.000______0.000______50.0_______81.410_____74.126"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_CH4MMCMC1H200_0"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="false"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="81.410"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="74.126"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="CH6MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iDelayRefClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iOutputDrivingClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/CH7MMCMC1H200" HWVERSION="5.1" INSTANCE="CH7MMCMC1H200" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:5.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v5_1;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="OpenSSD2_CH6MMCMC1H200_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="1"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="CLK_OUT1___200.000______0.000______50.0_______81.410_____74.126"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="200.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_CH6MMCMC1H200_0"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="Min_O_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="200"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Global_buffer"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="false"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="HIGH"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="15.750"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.0"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="7.875"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="81.410"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="74.126"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="CH7MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iDelayRefClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iOutputDrivingClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/Dispatcher_uCode_0" HWVERSION="8.2" INSTANCE="Dispatcher_uCode_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="OpenSSD2_blk_mem_gen_0_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     6.700549 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_blk_mem_gen_0_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="64"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="256"/>
        <PARAMETER NAME="Read_Width_A" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="64"/>
        <PARAMETER NAME="Read_Width_B" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../uProgROM_v2.0.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oROMClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oROMReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oROMEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oROMRW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oROMAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oROMWData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iROMRData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_0_uROMInterface" NAME="BRAM_PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Dispatcher_uCode_1" HWVERSION="8.2" INSTANCE="Dispatcher_uCode_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="OpenSSD2_Dispatcher_uCode_0_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     6.700549 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Dispatcher_uCode_0_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="64"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="256"/>
        <PARAMETER NAME="Read_Width_A" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="64"/>
        <PARAMETER NAME="Read_Width_B" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../uProgROM_v2.0.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oROMClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oROMReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oROMEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oROMRW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oROMAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oROMWData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iROMRData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_1_uROMInterface" NAME="BRAM_PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Dispatcher_uCode_2" HWVERSION="8.2" INSTANCE="Dispatcher_uCode_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="OpenSSD2_Dispatcher_uCode_1_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     6.700549 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Dispatcher_uCode_1_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="64"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="256"/>
        <PARAMETER NAME="Read_Width_A" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="64"/>
        <PARAMETER NAME="Read_Width_B" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../uProgROM_v2.0.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oROMClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oROMReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oROMEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oROMRW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oROMAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oROMWData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iROMRData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_2_uROMInterface" NAME="BRAM_PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Dispatcher_uCode_3" HWVERSION="8.2" INSTANCE="Dispatcher_uCode_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="OpenSSD2_Dispatcher_uCode_2_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     6.700549 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Dispatcher_uCode_2_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="64"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="256"/>
        <PARAMETER NAME="Read_Width_A" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="64"/>
        <PARAMETER NAME="Read_Width_B" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../uProgROM_v2.0.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oROMClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oROMReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oROMEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oROMRW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oROMAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oROMWData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iROMRData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_3_uROMInterface" NAME="BRAM_PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Dispatcher_uCode_4" HWVERSION="8.2" INSTANCE="Dispatcher_uCode_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="OpenSSD2_Dispatcher_uCode_3_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     6.7005489999999996 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Dispatcher_uCode_3_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="64"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="256"/>
        <PARAMETER NAME="Read_Width_A" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="64"/>
        <PARAMETER NAME="Read_Width_B" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../uProgROM_v2.0.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oROMClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oROMReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oROMEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oROMRW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oROMAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oROMWData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iROMRData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_4_uROMInterface" NAME="BRAM_PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Dispatcher_uCode_5" HWVERSION="8.2" INSTANCE="Dispatcher_uCode_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="OpenSSD2_Dispatcher_uCode_4_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     6.7005489999999996 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Dispatcher_uCode_4_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="64"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="256"/>
        <PARAMETER NAME="Read_Width_A" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="64"/>
        <PARAMETER NAME="Read_Width_B" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../uProgROM_v2.0.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oROMClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oROMReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oROMEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oROMRW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oROMAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oROMWData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iROMRData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_5_uROMInterface" NAME="BRAM_PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Dispatcher_uCode_6" HWVERSION="8.2" INSTANCE="Dispatcher_uCode_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="OpenSSD2_Dispatcher_uCode_5_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     6.7005489999999996 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Dispatcher_uCode_5_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="64"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="256"/>
        <PARAMETER NAME="Read_Width_A" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="64"/>
        <PARAMETER NAME="Read_Width_B" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../uProgROM_v2.0.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oROMClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oROMReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oROMEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oROMRW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oROMAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oROMWData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iROMRData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_6_uROMInterface" NAME="BRAM_PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Dispatcher_uCode_7" HWVERSION="8.2" INSTANCE="Dispatcher_uCode_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="0"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="9"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="1"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="OpenSSD2_Dispatcher_uCode_6_0.mif"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="0"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="256"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="0"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="0"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="0"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="64"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="256"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     6.7005489999999996 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Dispatcher_uCode_6_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="Single_Port_RAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="false"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="false"/>
        <PARAMETER NAME="Byte_Size" VALUE="9"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="64"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="256"/>
        <PARAMETER NAME="Read_Width_A" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="64"/>
        <PARAMETER NAME="Read_Width_B" VALUE="64"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Always_Enabled"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="true"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="true"/>
        <PARAMETER NAME="Coe_File" VALUE="../../../../uProgROM_v2.0.coe"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="false"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="0"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="0"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="0"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="Stand_Alone"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oROMClock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oROMReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oROMEnable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oROMRW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oROMAddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oROMWData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iROMRData"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_7_uROMInterface" NAME="BRAM_PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/GPIC0" HWVERSION="2.1" INSTANCE="GPIC0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="8"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="1"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_axi_interconnect_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M03_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M03_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M04_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M04_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M05_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M05_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M06_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M06_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="M07_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M07_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="C_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="C_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="C_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_awvalid" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_awready" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_wvalid" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_wready" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_bvalid" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_bready" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_arvalid" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_arready" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M03_AXI_rvalid" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M03_AXI_rready" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="C_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_awvalid" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_awready" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M04_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_wvalid" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_wready" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_bvalid" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_bready" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M04_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M04_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_arvalid" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_arready" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M04_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M04_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M04_AXI_rvalid" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M04_AXI_rready" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="C_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_awvalid" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_awready" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M05_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_wvalid" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_wready" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_bvalid" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_bready" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M05_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M05_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_arvalid" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_arready" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M05_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M05_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M05_AXI_rvalid" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M05_AXI_rready" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="C_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_awvalid" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_awready" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M06_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_wvalid" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_wready" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_bvalid" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_bready" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M06_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M06_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_arvalid" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_arready" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M06_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M06_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M06_AXI_rvalid" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M06_AXI_rready" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="C_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_awvalid" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_awready" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M07_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_wvalid" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_wready" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_bvalid" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_bready" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M07_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M07_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_arvalid" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_arready" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M07_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M07_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M07_AXI_rvalid" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M07_AXI_rready" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="C_RREADY"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="PS_M_AXI_GP0" NAME="S00_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_bready"/>
            <PORTMAP PHYSICAL="S00_AXI_rready"/>
            <PORTMAP PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_arid"/>
            <PORTMAP PHYSICAL="S00_AXI_awid"/>
            <PORTMAP PHYSICAL="S00_AXI_wid"/>
            <PORTMAP PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S00_AXI_arready"/>
            <PORTMAP PHYSICAL="S00_AXI_awready"/>
            <PORTMAP PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_wready"/>
            <PORTMAP PHYSICAL="S00_AXI_bid"/>
            <PORTMAP PHYSICAL="S00_AXI_rid"/>
            <PORTMAP PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP PHYSICAL="S00_AXI_rdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC0_M00_AXI" NAME="M00_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_awready"/>
            <PORTMAP PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_wready"/>
            <PORTMAP PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_bready"/>
            <PORTMAP PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_arready"/>
            <PORTMAP PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC0_M01_AXI" NAME="M01_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_awready"/>
            <PORTMAP PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M01_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_wready"/>
            <PORTMAP PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_bready"/>
            <PORTMAP PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_arready"/>
            <PORTMAP PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC0_M02_AXI" NAME="M02_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_awready"/>
            <PORTMAP PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M02_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_wready"/>
            <PORTMAP PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_bready"/>
            <PORTMAP PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_arready"/>
            <PORTMAP PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC0_M03_AXI" NAME="M03_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M03_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M03_AXI_awprot"/>
            <PORTMAP PHYSICAL="M03_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_awready"/>
            <PORTMAP PHYSICAL="M03_AXI_wdata"/>
            <PORTMAP PHYSICAL="M03_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M03_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_wready"/>
            <PORTMAP PHYSICAL="M03_AXI_bresp"/>
            <PORTMAP PHYSICAL="M03_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_bready"/>
            <PORTMAP PHYSICAL="M03_AXI_araddr"/>
            <PORTMAP PHYSICAL="M03_AXI_arprot"/>
            <PORTMAP PHYSICAL="M03_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_arready"/>
            <PORTMAP PHYSICAL="M03_AXI_rdata"/>
            <PORTMAP PHYSICAL="M03_AXI_rresp"/>
            <PORTMAP PHYSICAL="M03_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC0_M04_AXI" NAME="M04_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M04_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M04_AXI_awprot"/>
            <PORTMAP PHYSICAL="M04_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_awready"/>
            <PORTMAP PHYSICAL="M04_AXI_wdata"/>
            <PORTMAP PHYSICAL="M04_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M04_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_wready"/>
            <PORTMAP PHYSICAL="M04_AXI_bresp"/>
            <PORTMAP PHYSICAL="M04_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_bready"/>
            <PORTMAP PHYSICAL="M04_AXI_araddr"/>
            <PORTMAP PHYSICAL="M04_AXI_arprot"/>
            <PORTMAP PHYSICAL="M04_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_arready"/>
            <PORTMAP PHYSICAL="M04_AXI_rdata"/>
            <PORTMAP PHYSICAL="M04_AXI_rresp"/>
            <PORTMAP PHYSICAL="M04_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M04_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC0_M05_AXI" NAME="M05_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M05_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M05_AXI_awprot"/>
            <PORTMAP PHYSICAL="M05_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_awready"/>
            <PORTMAP PHYSICAL="M05_AXI_wdata"/>
            <PORTMAP PHYSICAL="M05_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M05_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_wready"/>
            <PORTMAP PHYSICAL="M05_AXI_bresp"/>
            <PORTMAP PHYSICAL="M05_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_bready"/>
            <PORTMAP PHYSICAL="M05_AXI_araddr"/>
            <PORTMAP PHYSICAL="M05_AXI_arprot"/>
            <PORTMAP PHYSICAL="M05_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_arready"/>
            <PORTMAP PHYSICAL="M05_AXI_rdata"/>
            <PORTMAP PHYSICAL="M05_AXI_rresp"/>
            <PORTMAP PHYSICAL="M05_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M05_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC0_M06_AXI" NAME="M06_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M06_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M06_AXI_awprot"/>
            <PORTMAP PHYSICAL="M06_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_awready"/>
            <PORTMAP PHYSICAL="M06_AXI_wdata"/>
            <PORTMAP PHYSICAL="M06_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M06_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_wready"/>
            <PORTMAP PHYSICAL="M06_AXI_bresp"/>
            <PORTMAP PHYSICAL="M06_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_bready"/>
            <PORTMAP PHYSICAL="M06_AXI_araddr"/>
            <PORTMAP PHYSICAL="M06_AXI_arprot"/>
            <PORTMAP PHYSICAL="M06_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_arready"/>
            <PORTMAP PHYSICAL="M06_AXI_rdata"/>
            <PORTMAP PHYSICAL="M06_AXI_rresp"/>
            <PORTMAP PHYSICAL="M06_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M06_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC0_M07_AXI" NAME="M07_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M07_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M07_AXI_awprot"/>
            <PORTMAP PHYSICAL="M07_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M07_AXI_awready"/>
            <PORTMAP PHYSICAL="M07_AXI_wdata"/>
            <PORTMAP PHYSICAL="M07_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M07_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M07_AXI_wready"/>
            <PORTMAP PHYSICAL="M07_AXI_bresp"/>
            <PORTMAP PHYSICAL="M07_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M07_AXI_bready"/>
            <PORTMAP PHYSICAL="M07_AXI_araddr"/>
            <PORTMAP PHYSICAL="M07_AXI_arprot"/>
            <PORTMAP PHYSICAL="M07_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M07_AXI_arready"/>
            <PORTMAP PHYSICAL="M07_AXI_rdata"/>
            <PORTMAP PHYSICAL="M07_AXI_rresp"/>
            <PORTMAP PHYSICAL="M07_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M07_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/GPIC1" HWVERSION="2.1" INSTANCE="GPIC1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="3"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_axi_interconnect_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_2_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_2" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_2" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_2" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_2" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="M02_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M02_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_2" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="S00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M01_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arlock" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M01_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awlock" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M01_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M01_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M02_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arlock" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_arready" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_arvalid" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="M02_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awlock" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_awready" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_awvalid" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M02_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_bready" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_bvalid" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="M02_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rlast" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_rready" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_rvalid" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wlast" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M02_AXI_wready" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M02_AXI_wvalid" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="PS_M_AXI_GP1" NAME="S00_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_bready"/>
            <PORTMAP PHYSICAL="S00_AXI_rready"/>
            <PORTMAP PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_arid"/>
            <PORTMAP PHYSICAL="S00_AXI_awid"/>
            <PORTMAP PHYSICAL="S00_AXI_wid"/>
            <PORTMAP PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S00_AXI_arready"/>
            <PORTMAP PHYSICAL="S00_AXI_awready"/>
            <PORTMAP PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_wready"/>
            <PORTMAP PHYSICAL="S00_AXI_bid"/>
            <PORTMAP PHYSICAL="S00_AXI_rid"/>
            <PORTMAP PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP PHYSICAL="S00_AXI_rdata"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC1_M00_AXI" NAME="M00_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_awready"/>
            <PORTMAP PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP PHYSICAL="M00_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_wready"/>
            <PORTMAP PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_bready"/>
            <PORTMAP PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_arready"/>
            <PORTMAP PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC1_M01_AXI" NAME="M01_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP PHYSICAL="M01_AXI_arid"/>
            <PORTMAP PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP PHYSICAL="M01_AXI_arready"/>
            <PORTMAP PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP PHYSICAL="M01_AXI_awid"/>
            <PORTMAP PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP PHYSICAL="M01_AXI_awready"/>
            <PORTMAP PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_bid"/>
            <PORTMAP PHYSICAL="M01_AXI_bready"/>
            <PORTMAP PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP PHYSICAL="M01_AXI_rid"/>
            <PORTMAP PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP PHYSICAL="M01_AXI_rready"/>
            <PORTMAP PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP PHYSICAL="M01_AXI_wready"/>
            <PORTMAP PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC1_M02_AXI" NAME="M02_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M02_AXI_araddr"/>
            <PORTMAP PHYSICAL="M02_AXI_arburst"/>
            <PORTMAP PHYSICAL="M02_AXI_arcache"/>
            <PORTMAP PHYSICAL="M02_AXI_arid"/>
            <PORTMAP PHYSICAL="M02_AXI_arlen"/>
            <PORTMAP PHYSICAL="M02_AXI_arlock"/>
            <PORTMAP PHYSICAL="M02_AXI_arprot"/>
            <PORTMAP PHYSICAL="M02_AXI_arready"/>
            <PORTMAP PHYSICAL="M02_AXI_arsize"/>
            <PORTMAP PHYSICAL="M02_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M02_AXI_awburst"/>
            <PORTMAP PHYSICAL="M02_AXI_awcache"/>
            <PORTMAP PHYSICAL="M02_AXI_awid"/>
            <PORTMAP PHYSICAL="M02_AXI_awlen"/>
            <PORTMAP PHYSICAL="M02_AXI_awlock"/>
            <PORTMAP PHYSICAL="M02_AXI_awprot"/>
            <PORTMAP PHYSICAL="M02_AXI_awready"/>
            <PORTMAP PHYSICAL="M02_AXI_awsize"/>
            <PORTMAP PHYSICAL="M02_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_bid"/>
            <PORTMAP PHYSICAL="M02_AXI_bready"/>
            <PORTMAP PHYSICAL="M02_AXI_bresp"/>
            <PORTMAP PHYSICAL="M02_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_rdata"/>
            <PORTMAP PHYSICAL="M02_AXI_rid"/>
            <PORTMAP PHYSICAL="M02_AXI_rlast"/>
            <PORTMAP PHYSICAL="M02_AXI_rready"/>
            <PORTMAP PHYSICAL="M02_AXI_rresp"/>
            <PORTMAP PHYSICAL="M02_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M02_AXI_wdata"/>
            <PORTMAP PHYSICAL="M02_AXI_wlast"/>
            <PORTMAP PHYSICAL="M02_AXI_wready"/>
            <PORTMAP PHYSICAL="M02_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M02_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/HPIC3" HWVERSION="2.1" INSTANCE="HPIC3" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="1"/>
        <PARAMETER NAME="NUM_MI" VALUE="1"/>
        <PARAMETER NAME="STRATEGY" VALUE="0"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="0"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_axi_interconnect_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_3_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_3" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_3_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_3" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_3_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_3" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awregion" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_awuser" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wid" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_wuser" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_buser" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arregion" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_AXI_aruser" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="S00_AXI_ruser" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_rready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="NVMeHostController_0_m0_axi" NAME="S00_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S00_AXI_awid"/>
            <PORTMAP PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP PHYSICAL="S00_AXI_awlock"/>
            <PORTMAP PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP PHYSICAL="S00_AXI_awregion"/>
            <PORTMAP PHYSICAL="S00_AXI_awqos"/>
            <PORTMAP PHYSICAL="S00_AXI_awuser"/>
            <PORTMAP PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_awready"/>
            <PORTMAP PHYSICAL="S00_AXI_wid"/>
            <PORTMAP PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP PHYSICAL="S00_AXI_wuser"/>
            <PORTMAP PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_wready"/>
            <PORTMAP PHYSICAL="S00_AXI_bid"/>
            <PORTMAP PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP PHYSICAL="S00_AXI_buser"/>
            <PORTMAP PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_bready"/>
            <PORTMAP PHYSICAL="S00_AXI_arid"/>
            <PORTMAP PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP PHYSICAL="S00_AXI_arlock"/>
            <PORTMAP PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP PHYSICAL="S00_AXI_arregion"/>
            <PORTMAP PHYSICAL="S00_AXI_arqos"/>
            <PORTMAP PHYSICAL="S00_AXI_aruser"/>
            <PORTMAP PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_arready"/>
            <PORTMAP PHYSICAL="S00_AXI_rid"/>
            <PORTMAP PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP PHYSICAL="S00_AXI_ruser"/>
            <PORTMAP PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="HPIC3_M00_AXI" NAME="M00_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M00_AXI_arready"/>
            <PORTMAP PHYSICAL="M00_AXI_awready"/>
            <PORTMAP PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_wready"/>
            <PORTMAP PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP PHYSICAL="M00_AXI_bid"/>
            <PORTMAP PHYSICAL="M00_AXI_rid"/>
            <PORTMAP PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_bready"/>
            <PORTMAP PHYSICAL="M00_AXI_rready"/>
            <PORTMAP PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP PHYSICAL="M00_AXI_arid"/>
            <PORTMAP PHYSICAL="M00_AXI_awid"/>
            <PORTMAP PHYSICAL="M00_AXI_wid"/>
            <PORTMAP PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP PHYSICAL="M00_AXI_wstrb"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/NVMeHostController_0" HWVERSION="2.0.0" INSTANCE="NVMeHostController_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="NVMeHostController" VLNV="ENCLab:ip:NVMeHostController:2.0.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_S0_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S0_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S0_AXI_BASEADDR" VALUE="0x83C00000"/>
        <PARAMETER NAME="C_S0_AXI_HIGHADDR" VALUE="0x83C0FFFF"/>
        <PARAMETER NAME="C_M0_AXI_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_M0_AXI_DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_M0_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M0_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M0_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M0_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M0_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_M0_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_NVMeHostController_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x83C00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x83C0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s0_axi_aclk" SIGIS="clk" SIGNAME="PS_FCLK_CLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_2" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s0_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s0_axi_awready" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_axi_awvalid" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s0_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_axi_wvalid" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s0_axi_wready" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s0_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s0_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s0_axi_bvalid" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_axi_bready" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s0_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_axi_arvalid" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s0_axi_arready" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s0_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s0_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s0_axi_rvalid" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s0_axi_rready" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s0_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s0_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="m0_axi_aclk" SIGIS="clk" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m0_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_3_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_3" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m0_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m0_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m0_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m0_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m0_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m0_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m0_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m0_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m0_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m0_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m0_axi_awuser" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_axi_awvalid" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m0_axi_awready" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m0_axi_wid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_wid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m0_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m0_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_axi_wlast" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m0_axi_wuser" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wuser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_axi_wvalid" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m0_axi_wready" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m0_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m0_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m0_axi_bvalid" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m0_axi_buser" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_buser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_axi_bready" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m0_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="m0_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m0_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m0_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m0_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m0_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m0_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m0_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m0_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m0_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m0_axi_aruser" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_aruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_axi_arvalid" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m0_axi_arready" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m0_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="m0_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m0_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m0_axi_rlast" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="m0_axi_ruser" RIGHT="0" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_ruser">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m0_axi_rvalid" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m0_axi_rready" SIGIS="undef" SIGNAME="HPIC3_S00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="61" NAME="dev_irq_assert" SIGIS="undef" SIGNAME="NVMeHostController_0_dev_irq_assert">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_F2P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pcie_ref_clk_p" SIGIS="undef" SIGNAME="External_Ports_pcie_ref_clk_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_ref_clk_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pcie_ref_clk_n" SIGIS="undef" SIGNAME="External_Ports_pcie_ref_clk_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_ref_clk_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pcie_perst_n" SIGIS="undef" SIGNAME="External_Ports_pcie_perst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_perst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="pcie_tx_p" RIGHT="0" SIGIS="undef" SIGNAME="NVMeHostController_0_pcie_tx_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_tx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="pcie_tx_n" RIGHT="0" SIGIS="undef" SIGNAME="NVMeHostController_0_pcie_tx_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_tx_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pcie_rx_p" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_pcie_rx_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_rx_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="pcie_rx_n" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_pcie_rx_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="pcie_rx_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="NVMeHostController_0_m0_axi" NAME="m0_axi" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="m0_axi_awid"/>
            <PORTMAP PHYSICAL="m0_axi_awaddr"/>
            <PORTMAP PHYSICAL="m0_axi_awlen"/>
            <PORTMAP PHYSICAL="m0_axi_awsize"/>
            <PORTMAP PHYSICAL="m0_axi_awburst"/>
            <PORTMAP PHYSICAL="m0_axi_awlock"/>
            <PORTMAP PHYSICAL="m0_axi_awcache"/>
            <PORTMAP PHYSICAL="m0_axi_awprot"/>
            <PORTMAP PHYSICAL="m0_axi_awregion"/>
            <PORTMAP PHYSICAL="m0_axi_awqos"/>
            <PORTMAP PHYSICAL="m0_axi_awuser"/>
            <PORTMAP PHYSICAL="m0_axi_awvalid"/>
            <PORTMAP PHYSICAL="m0_axi_awready"/>
            <PORTMAP PHYSICAL="m0_axi_wid"/>
            <PORTMAP PHYSICAL="m0_axi_wdata"/>
            <PORTMAP PHYSICAL="m0_axi_wstrb"/>
            <PORTMAP PHYSICAL="m0_axi_wlast"/>
            <PORTMAP PHYSICAL="m0_axi_wuser"/>
            <PORTMAP PHYSICAL="m0_axi_wvalid"/>
            <PORTMAP PHYSICAL="m0_axi_wready"/>
            <PORTMAP PHYSICAL="m0_axi_bid"/>
            <PORTMAP PHYSICAL="m0_axi_bresp"/>
            <PORTMAP PHYSICAL="m0_axi_buser"/>
            <PORTMAP PHYSICAL="m0_axi_bvalid"/>
            <PORTMAP PHYSICAL="m0_axi_bready"/>
            <PORTMAP PHYSICAL="m0_axi_arid"/>
            <PORTMAP PHYSICAL="m0_axi_araddr"/>
            <PORTMAP PHYSICAL="m0_axi_arlen"/>
            <PORTMAP PHYSICAL="m0_axi_arsize"/>
            <PORTMAP PHYSICAL="m0_axi_arburst"/>
            <PORTMAP PHYSICAL="m0_axi_arlock"/>
            <PORTMAP PHYSICAL="m0_axi_arcache"/>
            <PORTMAP PHYSICAL="m0_axi_arprot"/>
            <PORTMAP PHYSICAL="m0_axi_arregion"/>
            <PORTMAP PHYSICAL="m0_axi_arqos"/>
            <PORTMAP PHYSICAL="m0_axi_aruser"/>
            <PORTMAP PHYSICAL="m0_axi_arvalid"/>
            <PORTMAP PHYSICAL="m0_axi_arready"/>
            <PORTMAP PHYSICAL="m0_axi_rid"/>
            <PORTMAP PHYSICAL="m0_axi_rdata"/>
            <PORTMAP PHYSICAL="m0_axi_rresp"/>
            <PORTMAP PHYSICAL="m0_axi_rlast"/>
            <PORTMAP PHYSICAL="m0_axi_ruser"/>
            <PORTMAP PHYSICAL="m0_axi_rvalid"/>
            <PORTMAP PHYSICAL="m0_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="GPIC1_M00_AXI" NAME="s0_axi" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s0_axi_awaddr"/>
            <PORTMAP PHYSICAL="s0_axi_awprot"/>
            <PORTMAP PHYSICAL="s0_axi_awvalid"/>
            <PORTMAP PHYSICAL="s0_axi_awready"/>
            <PORTMAP PHYSICAL="s0_axi_wdata"/>
            <PORTMAP PHYSICAL="s0_axi_wstrb"/>
            <PORTMAP PHYSICAL="s0_axi_wvalid"/>
            <PORTMAP PHYSICAL="s0_axi_wready"/>
            <PORTMAP PHYSICAL="s0_axi_bresp"/>
            <PORTMAP PHYSICAL="s0_axi_bvalid"/>
            <PORTMAP PHYSICAL="s0_axi_bready"/>
            <PORTMAP PHYSICAL="s0_axi_araddr"/>
            <PORTMAP PHYSICAL="s0_axi_arprot"/>
            <PORTMAP PHYSICAL="s0_axi_arvalid"/>
            <PORTMAP PHYSICAL="s0_axi_arready"/>
            <PORTMAP PHYSICAL="s0_axi_rdata"/>
            <PORTMAP PHYSICAL="s0_axi_rresp"/>
            <PORTMAP PHYSICAL="s0_axi_rvalid"/>
            <PORTMAP PHYSICAL="s0_axi_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Tiger4NSC_0" HWVERSION="1.1.0" INSTANCE="Tiger4NSC_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Tiger4NSC" VLNV="ENCLab:ip:Tiger4NSC:1.1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="ProgWordWidth" VALUE="64"/>
        <PARAMETER NAME="UProgSize" VALUE="256"/>
        <PARAMETER NAME="BCHDecMulti" VALUE="2"/>
        <PARAMETER NAME="GaloisFieldDegree" VALUE="12"/>
        <PARAMETER NAME="MaxErrorCountBits" VALUE="9"/>
        <PARAMETER NAME="Syndromes" VALUE="27"/>
        <PARAMETER NAME="ELPCoefficients" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Tiger4NSC_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C00000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C0FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_AWVALID" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_AWREADY" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_WVALID" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_WREADY" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="C_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_BVALID" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_BREADY" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_ARVALID" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_ARREADY" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_RVALID" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_RREADY" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="C_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M00_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AWVALID" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_AWREADY" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WLAST" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WVALID" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_WREADY" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_BVALID" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_BREADY" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_ARVALID" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_ARREADY" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RLAST" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RVALID" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_RREADY" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="iMOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="iMTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="iMSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="iMAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="iMLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_0_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="iMCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_0_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="oMCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="iMWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_0_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="iMWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_0_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="iMWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_0_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="oMWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="oMReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_0_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="oMReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_0_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="oMReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_0_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="iMReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="oMReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMClock" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_0" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMReset" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_0" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="oROMAddr" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_0" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMRW" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_0" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMEnable" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_0" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="oROMWData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_0" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="iROMRData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_0_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_0" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSharedKESReady" SIGIS="undef" SIGNAME="Tiger4NSC_0_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oSharedKESReady_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErrorDetectionEnd" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iErrorDetectionEnd_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oDecodeNeeded" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iDecodeNeeded_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="647" NAME="oSyndromes" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iSyndromes_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iIntraSharedKESEnd" SIGIS="undef" SIGNAME="Tiger4NSC_0_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oIntraSharedKESEnd_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErroredChunk" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oErroredChunk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iCorrectionFail" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oCorrectionFail_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="iErrorCount" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oClusterErrorCount_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="359" NAME="iELPCoefficients" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oELPCoefficients_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCSAvailable" SIGIS="undef" SIGNAME="Tiger4NSC_0_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iCSAvailable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="O_DEBUG" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="GPIC0_M00_AXI" NAME="C_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="C_AWADDR"/>
            <PORTMAP PHYSICAL="C_AWPROT"/>
            <PORTMAP PHYSICAL="C_AWVALID"/>
            <PORTMAP PHYSICAL="C_AWREADY"/>
            <PORTMAP PHYSICAL="C_WDATA"/>
            <PORTMAP PHYSICAL="C_WSTRB"/>
            <PORTMAP PHYSICAL="C_WVALID"/>
            <PORTMAP PHYSICAL="C_WREADY"/>
            <PORTMAP PHYSICAL="C_BRESP"/>
            <PORTMAP PHYSICAL="C_BVALID"/>
            <PORTMAP PHYSICAL="C_BREADY"/>
            <PORTMAP PHYSICAL="C_ARADDR"/>
            <PORTMAP PHYSICAL="C_ARPROT"/>
            <PORTMAP PHYSICAL="C_ARVALID"/>
            <PORTMAP PHYSICAL="C_ARREADY"/>
            <PORTMAP PHYSICAL="C_RDATA"/>
            <PORTMAP PHYSICAL="C_RRESP"/>
            <PORTMAP PHYSICAL="C_RVALID"/>
            <PORTMAP PHYSICAL="C_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_0_D_AXI" NAME="D_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="D_AWADDR"/>
            <PORTMAP PHYSICAL="D_AWLEN"/>
            <PORTMAP PHYSICAL="D_AWSIZE"/>
            <PORTMAP PHYSICAL="D_AWBURST"/>
            <PORTMAP PHYSICAL="D_AWCACHE"/>
            <PORTMAP PHYSICAL="D_AWPROT"/>
            <PORTMAP PHYSICAL="D_AWVALID"/>
            <PORTMAP PHYSICAL="D_AWREADY"/>
            <PORTMAP PHYSICAL="D_WDATA"/>
            <PORTMAP PHYSICAL="D_WSTRB"/>
            <PORTMAP PHYSICAL="D_WLAST"/>
            <PORTMAP PHYSICAL="D_WVALID"/>
            <PORTMAP PHYSICAL="D_WREADY"/>
            <PORTMAP PHYSICAL="D_BRESP"/>
            <PORTMAP PHYSICAL="D_BVALID"/>
            <PORTMAP PHYSICAL="D_BREADY"/>
            <PORTMAP PHYSICAL="D_ARADDR"/>
            <PORTMAP PHYSICAL="D_ARLEN"/>
            <PORTMAP PHYSICAL="D_ARSIZE"/>
            <PORTMAP PHYSICAL="D_ARBURST"/>
            <PORTMAP PHYSICAL="D_ARCACHE"/>
            <PORTMAP PHYSICAL="D_ARPROT"/>
            <PORTMAP PHYSICAL="D_ARVALID"/>
            <PORTMAP PHYSICAL="D_ARREADY"/>
            <PORTMAP PHYSICAL="D_RDATA"/>
            <PORTMAP PHYSICAL="D_RRESP"/>
            <PORTMAP PHYSICAL="D_RLAST"/>
            <PORTMAP PHYSICAL="D_RVALID"/>
            <PORTMAP PHYSICAL="D_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_0_NFCInterface" NAME="NFCInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oOpcode"/>
            <PORTMAP PHYSICAL="oTargetID"/>
            <PORTMAP PHYSICAL="oSourceID"/>
            <PORTMAP PHYSICAL="oAddress"/>
            <PORTMAP PHYSICAL="oLength"/>
            <PORTMAP PHYSICAL="oCMDValid"/>
            <PORTMAP PHYSICAL="iCMDReady"/>
            <PORTMAP PHYSICAL="oWriteData"/>
            <PORTMAP PHYSICAL="oWriteLast"/>
            <PORTMAP PHYSICAL="oWriteValid"/>
            <PORTMAP PHYSICAL="iWriteReady"/>
            <PORTMAP PHYSICAL="iReadData"/>
            <PORTMAP PHYSICAL="iReadLast"/>
            <PORTMAP PHYSICAL="iReadValid"/>
            <PORTMAP PHYSICAL="oReadReady"/>
            <PORTMAP PHYSICAL="iReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_0_uROMInterface" NAME="uROMInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oROMEnable"/>
            <PORTMAP PHYSICAL="oROMAddr"/>
            <PORTMAP PHYSICAL="oROMWData"/>
            <PORTMAP PHYSICAL="iROMRData"/>
            <PORTMAP PHYSICAL="oROMRW"/>
            <PORTMAP PHYSICAL="oROMReset"/>
            <PORTMAP PHYSICAL="oROMClock"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_0_SharedKESInterface" NAME="SharedKESInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iSharedKESReady"/>
            <PORTMAP PHYSICAL="oErrorDetectionEnd"/>
            <PORTMAP PHYSICAL="oDecodeNeeded"/>
            <PORTMAP PHYSICAL="oSyndromes"/>
            <PORTMAP PHYSICAL="iIntraSharedKESEnd"/>
            <PORTMAP PHYSICAL="iErroredChunk"/>
            <PORTMAP PHYSICAL="iCorrectionFail"/>
            <PORTMAP PHYSICAL="iErrorCount"/>
            <PORTMAP PHYSICAL="iELPCoefficients"/>
            <PORTMAP PHYSICAL="oCSAvailable"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x80001FFF" INSTANCE="axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_0"/>
        <PERIPHERAL INSTANCE="V2DCIClockConverter32_0"/>
        <PERIPHERAL INSTANCE="Dispatcher_uCode_0"/>
        <PERIPHERAL INSTANCE="Tiger4SharedKES_0"/>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Tiger4NSC_1" HWVERSION="1.1.0" INSTANCE="Tiger4NSC_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Tiger4NSC" VLNV="ENCLab:ip:Tiger4NSC:1.1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="ProgWordWidth" VALUE="64"/>
        <PARAMETER NAME="UProgSize" VALUE="256"/>
        <PARAMETER NAME="BCHDecMulti" VALUE="2"/>
        <PARAMETER NAME="GaloisFieldDegree" VALUE="12"/>
        <PARAMETER NAME="MaxErrorCountBits" VALUE="9"/>
        <PARAMETER NAME="Syndromes" VALUE="27"/>
        <PARAMETER NAME="ELPCoefficients" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Tiger4NSC_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C10000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C1FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_AWVALID" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_AWREADY" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_WVALID" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_WREADY" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="C_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_BVALID" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_BREADY" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_ARVALID" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_ARREADY" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_RVALID" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_RREADY" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="C_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AWVALID" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_AWREADY" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WLAST" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WVALID" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_WREADY" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_BVALID" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_BREADY" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_ARVALID" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_ARREADY" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RLAST" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RVALID" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_RREADY" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="iMOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="iMTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="iMSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="iMAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="iMLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_1_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="iMCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_1_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="oMCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="iMWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_1_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="iMWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_1_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="iMWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_1_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="oMWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="oMReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_1_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="oMReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_1_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="oMReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_1_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="iMReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="oMReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMClock" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_1" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMReset" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_1" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="oROMAddr" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_1" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMRW" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_1" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMEnable" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_1" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="oROMWData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_1" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="iROMRData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_1_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_1" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSharedKESReady" SIGIS="undef" SIGNAME="Tiger4NSC_1_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oSharedKESReady_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErrorDetectionEnd" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iErrorDetectionEnd_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oDecodeNeeded" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iDecodeNeeded_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="647" NAME="oSyndromes" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iSyndromes_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iIntraSharedKESEnd" SIGIS="undef" SIGNAME="Tiger4NSC_1_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oIntraSharedKESEnd_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErroredChunk" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oErroredChunk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iCorrectionFail" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oCorrectionFail_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="iErrorCount" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oClusterErrorCount_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="359" NAME="iELPCoefficients" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oELPCoefficients_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCSAvailable" SIGIS="undef" SIGNAME="Tiger4NSC_1_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iCSAvailable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="O_DEBUG" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="GPIC0_M01_AXI" NAME="C_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="C_AWADDR"/>
            <PORTMAP PHYSICAL="C_AWPROT"/>
            <PORTMAP PHYSICAL="C_AWVALID"/>
            <PORTMAP PHYSICAL="C_AWREADY"/>
            <PORTMAP PHYSICAL="C_WDATA"/>
            <PORTMAP PHYSICAL="C_WSTRB"/>
            <PORTMAP PHYSICAL="C_WVALID"/>
            <PORTMAP PHYSICAL="C_WREADY"/>
            <PORTMAP PHYSICAL="C_BRESP"/>
            <PORTMAP PHYSICAL="C_BVALID"/>
            <PORTMAP PHYSICAL="C_BREADY"/>
            <PORTMAP PHYSICAL="C_ARADDR"/>
            <PORTMAP PHYSICAL="C_ARPROT"/>
            <PORTMAP PHYSICAL="C_ARVALID"/>
            <PORTMAP PHYSICAL="C_ARREADY"/>
            <PORTMAP PHYSICAL="C_RDATA"/>
            <PORTMAP PHYSICAL="C_RRESP"/>
            <PORTMAP PHYSICAL="C_RVALID"/>
            <PORTMAP PHYSICAL="C_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_1_D_AXI" NAME="D_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="D_AWADDR"/>
            <PORTMAP PHYSICAL="D_AWLEN"/>
            <PORTMAP PHYSICAL="D_AWSIZE"/>
            <PORTMAP PHYSICAL="D_AWBURST"/>
            <PORTMAP PHYSICAL="D_AWCACHE"/>
            <PORTMAP PHYSICAL="D_AWPROT"/>
            <PORTMAP PHYSICAL="D_AWVALID"/>
            <PORTMAP PHYSICAL="D_AWREADY"/>
            <PORTMAP PHYSICAL="D_WDATA"/>
            <PORTMAP PHYSICAL="D_WSTRB"/>
            <PORTMAP PHYSICAL="D_WLAST"/>
            <PORTMAP PHYSICAL="D_WVALID"/>
            <PORTMAP PHYSICAL="D_WREADY"/>
            <PORTMAP PHYSICAL="D_BRESP"/>
            <PORTMAP PHYSICAL="D_BVALID"/>
            <PORTMAP PHYSICAL="D_BREADY"/>
            <PORTMAP PHYSICAL="D_ARADDR"/>
            <PORTMAP PHYSICAL="D_ARLEN"/>
            <PORTMAP PHYSICAL="D_ARSIZE"/>
            <PORTMAP PHYSICAL="D_ARBURST"/>
            <PORTMAP PHYSICAL="D_ARCACHE"/>
            <PORTMAP PHYSICAL="D_ARPROT"/>
            <PORTMAP PHYSICAL="D_ARVALID"/>
            <PORTMAP PHYSICAL="D_ARREADY"/>
            <PORTMAP PHYSICAL="D_RDATA"/>
            <PORTMAP PHYSICAL="D_RRESP"/>
            <PORTMAP PHYSICAL="D_RLAST"/>
            <PORTMAP PHYSICAL="D_RVALID"/>
            <PORTMAP PHYSICAL="D_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_1_NFCInterface" NAME="NFCInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oOpcode"/>
            <PORTMAP PHYSICAL="oTargetID"/>
            <PORTMAP PHYSICAL="oSourceID"/>
            <PORTMAP PHYSICAL="oAddress"/>
            <PORTMAP PHYSICAL="oLength"/>
            <PORTMAP PHYSICAL="oCMDValid"/>
            <PORTMAP PHYSICAL="iCMDReady"/>
            <PORTMAP PHYSICAL="oWriteData"/>
            <PORTMAP PHYSICAL="oWriteLast"/>
            <PORTMAP PHYSICAL="oWriteValid"/>
            <PORTMAP PHYSICAL="iWriteReady"/>
            <PORTMAP PHYSICAL="iReadData"/>
            <PORTMAP PHYSICAL="iReadLast"/>
            <PORTMAP PHYSICAL="iReadValid"/>
            <PORTMAP PHYSICAL="oReadReady"/>
            <PORTMAP PHYSICAL="iReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_1_uROMInterface" NAME="uROMInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oROMEnable"/>
            <PORTMAP PHYSICAL="oROMAddr"/>
            <PORTMAP PHYSICAL="oROMWData"/>
            <PORTMAP PHYSICAL="iROMRData"/>
            <PORTMAP PHYSICAL="oROMRW"/>
            <PORTMAP PHYSICAL="oROMReset"/>
            <PORTMAP PHYSICAL="oROMClock"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_1_SharedKESInterface" NAME="SharedKESInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iSharedKESReady"/>
            <PORTMAP PHYSICAL="oErrorDetectionEnd"/>
            <PORTMAP PHYSICAL="oDecodeNeeded"/>
            <PORTMAP PHYSICAL="oSyndromes"/>
            <PORTMAP PHYSICAL="iIntraSharedKESEnd"/>
            <PORTMAP PHYSICAL="iErroredChunk"/>
            <PORTMAP PHYSICAL="iCorrectionFail"/>
            <PORTMAP PHYSICAL="iErrorCount"/>
            <PORTMAP PHYSICAL="iELPCoefficients"/>
            <PORTMAP PHYSICAL="oCSAvailable"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x80001FFF" INSTANCE="axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_0"/>
        <PERIPHERAL INSTANCE="V2DCIClockConverter32_1"/>
        <PERIPHERAL INSTANCE="Dispatcher_uCode_1"/>
        <PERIPHERAL INSTANCE="Tiger4SharedKES_0"/>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Tiger4NSC_2" HWVERSION="1.1.0" INSTANCE="Tiger4NSC_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Tiger4NSC" VLNV="ENCLab:ip:Tiger4NSC:1.1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="ProgWordWidth" VALUE="64"/>
        <PARAMETER NAME="UProgSize" VALUE="256"/>
        <PARAMETER NAME="BCHDecMulti" VALUE="2"/>
        <PARAMETER NAME="GaloisFieldDegree" VALUE="12"/>
        <PARAMETER NAME="MaxErrorCountBits" VALUE="9"/>
        <PARAMETER NAME="Syndromes" VALUE="27"/>
        <PARAMETER NAME="ELPCoefficients" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Tiger4NSC_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C20000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C2FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_AWVALID" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_AWREADY" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_WVALID" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_WREADY" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="C_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_BVALID" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_BREADY" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_ARVALID" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_ARREADY" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_RVALID" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_RREADY" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="C_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AWVALID" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_AWREADY" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WLAST" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WVALID" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_WREADY" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_BVALID" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_BREADY" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_ARVALID" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_ARREADY" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RLAST" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RVALID" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_RREADY" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="iMOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="iMTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="iMSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="iMAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="iMLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_2_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="iMCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_2_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="oMCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="iMWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_2_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="iMWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_2_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="iMWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_2_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="oMWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="oMReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_2_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="oMReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_2_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="oMReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_2_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="iMReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="oMReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMClock" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_2" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMReset" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_2" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="oROMAddr" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_2" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMRW" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_2" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMEnable" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_2" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="oROMWData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_2" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="iROMRData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_2_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_2" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSharedKESReady" SIGIS="undef" SIGNAME="Tiger4NSC_2_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oSharedKESReady_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErrorDetectionEnd" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iErrorDetectionEnd_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oDecodeNeeded" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iDecodeNeeded_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="647" NAME="oSyndromes" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iSyndromes_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iIntraSharedKESEnd" SIGIS="undef" SIGNAME="Tiger4NSC_2_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oIntraSharedKESEnd_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErroredChunk" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oErroredChunk_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iCorrectionFail" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oCorrectionFail_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="iErrorCount" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oClusterErrorCount_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="359" NAME="iELPCoefficients" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oELPCoefficients_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCSAvailable" SIGIS="undef" SIGNAME="Tiger4NSC_2_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iCSAvailable_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="O_DEBUG" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="GPIC0_M02_AXI" NAME="C_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="C_AWADDR"/>
            <PORTMAP PHYSICAL="C_AWPROT"/>
            <PORTMAP PHYSICAL="C_AWVALID"/>
            <PORTMAP PHYSICAL="C_AWREADY"/>
            <PORTMAP PHYSICAL="C_WDATA"/>
            <PORTMAP PHYSICAL="C_WSTRB"/>
            <PORTMAP PHYSICAL="C_WVALID"/>
            <PORTMAP PHYSICAL="C_WREADY"/>
            <PORTMAP PHYSICAL="C_BRESP"/>
            <PORTMAP PHYSICAL="C_BVALID"/>
            <PORTMAP PHYSICAL="C_BREADY"/>
            <PORTMAP PHYSICAL="C_ARADDR"/>
            <PORTMAP PHYSICAL="C_ARPROT"/>
            <PORTMAP PHYSICAL="C_ARVALID"/>
            <PORTMAP PHYSICAL="C_ARREADY"/>
            <PORTMAP PHYSICAL="C_RDATA"/>
            <PORTMAP PHYSICAL="C_RRESP"/>
            <PORTMAP PHYSICAL="C_RVALID"/>
            <PORTMAP PHYSICAL="C_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_2_D_AXI" NAME="D_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="D_AWADDR"/>
            <PORTMAP PHYSICAL="D_AWLEN"/>
            <PORTMAP PHYSICAL="D_AWSIZE"/>
            <PORTMAP PHYSICAL="D_AWBURST"/>
            <PORTMAP PHYSICAL="D_AWCACHE"/>
            <PORTMAP PHYSICAL="D_AWPROT"/>
            <PORTMAP PHYSICAL="D_AWVALID"/>
            <PORTMAP PHYSICAL="D_AWREADY"/>
            <PORTMAP PHYSICAL="D_WDATA"/>
            <PORTMAP PHYSICAL="D_WSTRB"/>
            <PORTMAP PHYSICAL="D_WLAST"/>
            <PORTMAP PHYSICAL="D_WVALID"/>
            <PORTMAP PHYSICAL="D_WREADY"/>
            <PORTMAP PHYSICAL="D_BRESP"/>
            <PORTMAP PHYSICAL="D_BVALID"/>
            <PORTMAP PHYSICAL="D_BREADY"/>
            <PORTMAP PHYSICAL="D_ARADDR"/>
            <PORTMAP PHYSICAL="D_ARLEN"/>
            <PORTMAP PHYSICAL="D_ARSIZE"/>
            <PORTMAP PHYSICAL="D_ARBURST"/>
            <PORTMAP PHYSICAL="D_ARCACHE"/>
            <PORTMAP PHYSICAL="D_ARPROT"/>
            <PORTMAP PHYSICAL="D_ARVALID"/>
            <PORTMAP PHYSICAL="D_ARREADY"/>
            <PORTMAP PHYSICAL="D_RDATA"/>
            <PORTMAP PHYSICAL="D_RRESP"/>
            <PORTMAP PHYSICAL="D_RLAST"/>
            <PORTMAP PHYSICAL="D_RVALID"/>
            <PORTMAP PHYSICAL="D_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_2_NFCInterface" NAME="NFCInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oOpcode"/>
            <PORTMAP PHYSICAL="oTargetID"/>
            <PORTMAP PHYSICAL="oSourceID"/>
            <PORTMAP PHYSICAL="oAddress"/>
            <PORTMAP PHYSICAL="oLength"/>
            <PORTMAP PHYSICAL="oCMDValid"/>
            <PORTMAP PHYSICAL="iCMDReady"/>
            <PORTMAP PHYSICAL="oWriteData"/>
            <PORTMAP PHYSICAL="oWriteLast"/>
            <PORTMAP PHYSICAL="oWriteValid"/>
            <PORTMAP PHYSICAL="iWriteReady"/>
            <PORTMAP PHYSICAL="iReadData"/>
            <PORTMAP PHYSICAL="iReadLast"/>
            <PORTMAP PHYSICAL="iReadValid"/>
            <PORTMAP PHYSICAL="oReadReady"/>
            <PORTMAP PHYSICAL="iReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_2_uROMInterface" NAME="uROMInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oROMEnable"/>
            <PORTMAP PHYSICAL="oROMAddr"/>
            <PORTMAP PHYSICAL="oROMWData"/>
            <PORTMAP PHYSICAL="iROMRData"/>
            <PORTMAP PHYSICAL="oROMRW"/>
            <PORTMAP PHYSICAL="oROMReset"/>
            <PORTMAP PHYSICAL="oROMClock"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_2_SharedKESInterface" NAME="SharedKESInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iSharedKESReady"/>
            <PORTMAP PHYSICAL="oErrorDetectionEnd"/>
            <PORTMAP PHYSICAL="oDecodeNeeded"/>
            <PORTMAP PHYSICAL="oSyndromes"/>
            <PORTMAP PHYSICAL="iIntraSharedKESEnd"/>
            <PORTMAP PHYSICAL="iErroredChunk"/>
            <PORTMAP PHYSICAL="iCorrectionFail"/>
            <PORTMAP PHYSICAL="iErrorCount"/>
            <PORTMAP PHYSICAL="iELPCoefficients"/>
            <PORTMAP PHYSICAL="oCSAvailable"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x80001FFF" INSTANCE="axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_0"/>
        <PERIPHERAL INSTANCE="V2DCIClockConverter32_2"/>
        <PERIPHERAL INSTANCE="Dispatcher_uCode_2"/>
        <PERIPHERAL INSTANCE="Tiger4SharedKES_0"/>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Tiger4NSC_3" HWVERSION="1.1.0" INSTANCE="Tiger4NSC_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Tiger4NSC" VLNV="ENCLab:ip:Tiger4NSC:1.1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="ProgWordWidth" VALUE="64"/>
        <PARAMETER NAME="UProgSize" VALUE="256"/>
        <PARAMETER NAME="BCHDecMulti" VALUE="2"/>
        <PARAMETER NAME="GaloisFieldDegree" VALUE="12"/>
        <PARAMETER NAME="MaxErrorCountBits" VALUE="9"/>
        <PARAMETER NAME="Syndromes" VALUE="27"/>
        <PARAMETER NAME="ELPCoefficients" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Tiger4NSC_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C30000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C3FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_AWVALID" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_AWREADY" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_WVALID" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_WREADY" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="C_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_BVALID" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_BREADY" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_ARVALID" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_ARREADY" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_RVALID" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_RREADY" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="C_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M03_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AWVALID" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_AWREADY" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WLAST" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WVALID" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_WREADY" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_BVALID" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_BREADY" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_ARVALID" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_ARREADY" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RLAST" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RVALID" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_RREADY" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="iMOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="iMTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="iMSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="iMAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="iMLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_3_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="iMCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_3_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="oMCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="iMWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_3_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="iMWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_3_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="iMWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_3_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="oMWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="oMReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_3_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="oMReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_3_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="oMReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_3_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="iMReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="oMReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMClock" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_3" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMReset" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_3" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="oROMAddr" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_3" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMRW" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_3" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMEnable" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_3" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="oROMWData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_3" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="iROMRData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_3_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_3" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSharedKESReady" SIGIS="undef" SIGNAME="Tiger4NSC_3_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oSharedKESReady_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErrorDetectionEnd" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iErrorDetectionEnd_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oDecodeNeeded" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iDecodeNeeded_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="647" NAME="oSyndromes" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iSyndromes_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iIntraSharedKESEnd" SIGIS="undef" SIGNAME="Tiger4NSC_3_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oIntraSharedKESEnd_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErroredChunk" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oErroredChunk_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iCorrectionFail" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oCorrectionFail_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="iErrorCount" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oClusterErrorCount_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="359" NAME="iELPCoefficients" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="oELPCoefficients_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCSAvailable" SIGIS="undef" SIGNAME="Tiger4NSC_3_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iCSAvailable_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="O_DEBUG" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="GPIC0_M03_AXI" NAME="C_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="C_AWADDR"/>
            <PORTMAP PHYSICAL="C_AWPROT"/>
            <PORTMAP PHYSICAL="C_AWVALID"/>
            <PORTMAP PHYSICAL="C_AWREADY"/>
            <PORTMAP PHYSICAL="C_WDATA"/>
            <PORTMAP PHYSICAL="C_WSTRB"/>
            <PORTMAP PHYSICAL="C_WVALID"/>
            <PORTMAP PHYSICAL="C_WREADY"/>
            <PORTMAP PHYSICAL="C_BRESP"/>
            <PORTMAP PHYSICAL="C_BVALID"/>
            <PORTMAP PHYSICAL="C_BREADY"/>
            <PORTMAP PHYSICAL="C_ARADDR"/>
            <PORTMAP PHYSICAL="C_ARPROT"/>
            <PORTMAP PHYSICAL="C_ARVALID"/>
            <PORTMAP PHYSICAL="C_ARREADY"/>
            <PORTMAP PHYSICAL="C_RDATA"/>
            <PORTMAP PHYSICAL="C_RRESP"/>
            <PORTMAP PHYSICAL="C_RVALID"/>
            <PORTMAP PHYSICAL="C_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_3_D_AXI" NAME="D_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="D_AWADDR"/>
            <PORTMAP PHYSICAL="D_AWLEN"/>
            <PORTMAP PHYSICAL="D_AWSIZE"/>
            <PORTMAP PHYSICAL="D_AWBURST"/>
            <PORTMAP PHYSICAL="D_AWCACHE"/>
            <PORTMAP PHYSICAL="D_AWPROT"/>
            <PORTMAP PHYSICAL="D_AWVALID"/>
            <PORTMAP PHYSICAL="D_AWREADY"/>
            <PORTMAP PHYSICAL="D_WDATA"/>
            <PORTMAP PHYSICAL="D_WSTRB"/>
            <PORTMAP PHYSICAL="D_WLAST"/>
            <PORTMAP PHYSICAL="D_WVALID"/>
            <PORTMAP PHYSICAL="D_WREADY"/>
            <PORTMAP PHYSICAL="D_BRESP"/>
            <PORTMAP PHYSICAL="D_BVALID"/>
            <PORTMAP PHYSICAL="D_BREADY"/>
            <PORTMAP PHYSICAL="D_ARADDR"/>
            <PORTMAP PHYSICAL="D_ARLEN"/>
            <PORTMAP PHYSICAL="D_ARSIZE"/>
            <PORTMAP PHYSICAL="D_ARBURST"/>
            <PORTMAP PHYSICAL="D_ARCACHE"/>
            <PORTMAP PHYSICAL="D_ARPROT"/>
            <PORTMAP PHYSICAL="D_ARVALID"/>
            <PORTMAP PHYSICAL="D_ARREADY"/>
            <PORTMAP PHYSICAL="D_RDATA"/>
            <PORTMAP PHYSICAL="D_RRESP"/>
            <PORTMAP PHYSICAL="D_RLAST"/>
            <PORTMAP PHYSICAL="D_RVALID"/>
            <PORTMAP PHYSICAL="D_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_3_NFCInterface" NAME="NFCInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oOpcode"/>
            <PORTMAP PHYSICAL="oTargetID"/>
            <PORTMAP PHYSICAL="oSourceID"/>
            <PORTMAP PHYSICAL="oAddress"/>
            <PORTMAP PHYSICAL="oLength"/>
            <PORTMAP PHYSICAL="oCMDValid"/>
            <PORTMAP PHYSICAL="iCMDReady"/>
            <PORTMAP PHYSICAL="oWriteData"/>
            <PORTMAP PHYSICAL="oWriteLast"/>
            <PORTMAP PHYSICAL="oWriteValid"/>
            <PORTMAP PHYSICAL="iWriteReady"/>
            <PORTMAP PHYSICAL="iReadData"/>
            <PORTMAP PHYSICAL="iReadLast"/>
            <PORTMAP PHYSICAL="iReadValid"/>
            <PORTMAP PHYSICAL="oReadReady"/>
            <PORTMAP PHYSICAL="iReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_3_uROMInterface" NAME="uROMInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oROMEnable"/>
            <PORTMAP PHYSICAL="oROMAddr"/>
            <PORTMAP PHYSICAL="oROMWData"/>
            <PORTMAP PHYSICAL="iROMRData"/>
            <PORTMAP PHYSICAL="oROMRW"/>
            <PORTMAP PHYSICAL="oROMReset"/>
            <PORTMAP PHYSICAL="oROMClock"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_3_SharedKESInterface" NAME="SharedKESInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iSharedKESReady"/>
            <PORTMAP PHYSICAL="oErrorDetectionEnd"/>
            <PORTMAP PHYSICAL="oDecodeNeeded"/>
            <PORTMAP PHYSICAL="oSyndromes"/>
            <PORTMAP PHYSICAL="iIntraSharedKESEnd"/>
            <PORTMAP PHYSICAL="iErroredChunk"/>
            <PORTMAP PHYSICAL="iCorrectionFail"/>
            <PORTMAP PHYSICAL="iErrorCount"/>
            <PORTMAP PHYSICAL="iELPCoefficients"/>
            <PORTMAP PHYSICAL="oCSAvailable"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x80001FFF" INSTANCE="axi_bram_ctrl_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_0"/>
        <PERIPHERAL INSTANCE="V2DCIClockConverter32_3"/>
        <PERIPHERAL INSTANCE="Dispatcher_uCode_3"/>
        <PERIPHERAL INSTANCE="Tiger4SharedKES_0"/>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Tiger4NSC_4" HWVERSION="1.1.0" INSTANCE="Tiger4NSC_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Tiger4NSC" VLNV="ENCLab:ip:Tiger4NSC:1.1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="ProgWordWidth" VALUE="64"/>
        <PARAMETER NAME="UProgSize" VALUE="256"/>
        <PARAMETER NAME="BCHDecMulti" VALUE="2"/>
        <PARAMETER NAME="GaloisFieldDegree" VALUE="12"/>
        <PARAMETER NAME="MaxErrorCountBits" VALUE="9"/>
        <PARAMETER NAME="Syndromes" VALUE="27"/>
        <PARAMETER NAME="ELPCoefficients" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Tiger4NSC_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C40000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C4FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_AWVALID" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_AWREADY" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_WVALID" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_WREADY" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="C_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_BVALID" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_BREADY" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_ARVALID" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_ARREADY" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_RVALID" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_RREADY" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="C_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M04_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AWVALID" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_AWREADY" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WLAST" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WVALID" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_WREADY" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_BVALID" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_BREADY" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_ARVALID" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_ARREADY" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RLAST" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RVALID" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_RREADY" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="iMOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="iMTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="iMSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="iMAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="iMLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_4_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="iMCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_4_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="oMCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="iMWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_4_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="iMWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_4_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="iMWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_4_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="oMWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="oMReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_4_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="oMReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_4_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="oMReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_4_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="iMReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="oMReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMClock" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_4" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMReset" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_4" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="oROMAddr" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_4" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMRW" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_4" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMEnable" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_4" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="oROMWData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_4" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="iROMRData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_4_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_4" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSharedKESReady" SIGIS="undef" SIGNAME="Tiger4NSC_4_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oSharedKESReady_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErrorDetectionEnd" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iErrorDetectionEnd_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oDecodeNeeded" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iDecodeNeeded_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="647" NAME="oSyndromes" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iSyndromes_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iIntraSharedKESEnd" SIGIS="undef" SIGNAME="Tiger4NSC_4_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oIntraSharedKESEnd_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErroredChunk" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oErroredChunk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iCorrectionFail" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oCorrectionFail_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="iErrorCount" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oClusterErrorCount_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="359" NAME="iELPCoefficients" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oELPCoefficients_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCSAvailable" SIGIS="undef" SIGNAME="Tiger4NSC_4_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iCSAvailable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="O_DEBUG" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="GPIC0_M04_AXI" NAME="C_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="C_AWADDR"/>
            <PORTMAP PHYSICAL="C_AWPROT"/>
            <PORTMAP PHYSICAL="C_AWVALID"/>
            <PORTMAP PHYSICAL="C_AWREADY"/>
            <PORTMAP PHYSICAL="C_WDATA"/>
            <PORTMAP PHYSICAL="C_WSTRB"/>
            <PORTMAP PHYSICAL="C_WVALID"/>
            <PORTMAP PHYSICAL="C_WREADY"/>
            <PORTMAP PHYSICAL="C_BRESP"/>
            <PORTMAP PHYSICAL="C_BVALID"/>
            <PORTMAP PHYSICAL="C_BREADY"/>
            <PORTMAP PHYSICAL="C_ARADDR"/>
            <PORTMAP PHYSICAL="C_ARPROT"/>
            <PORTMAP PHYSICAL="C_ARVALID"/>
            <PORTMAP PHYSICAL="C_ARREADY"/>
            <PORTMAP PHYSICAL="C_RDATA"/>
            <PORTMAP PHYSICAL="C_RRESP"/>
            <PORTMAP PHYSICAL="C_RVALID"/>
            <PORTMAP PHYSICAL="C_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_4_D_AXI" NAME="D_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="D_AWADDR"/>
            <PORTMAP PHYSICAL="D_AWLEN"/>
            <PORTMAP PHYSICAL="D_AWSIZE"/>
            <PORTMAP PHYSICAL="D_AWBURST"/>
            <PORTMAP PHYSICAL="D_AWCACHE"/>
            <PORTMAP PHYSICAL="D_AWPROT"/>
            <PORTMAP PHYSICAL="D_AWVALID"/>
            <PORTMAP PHYSICAL="D_AWREADY"/>
            <PORTMAP PHYSICAL="D_WDATA"/>
            <PORTMAP PHYSICAL="D_WSTRB"/>
            <PORTMAP PHYSICAL="D_WLAST"/>
            <PORTMAP PHYSICAL="D_WVALID"/>
            <PORTMAP PHYSICAL="D_WREADY"/>
            <PORTMAP PHYSICAL="D_BRESP"/>
            <PORTMAP PHYSICAL="D_BVALID"/>
            <PORTMAP PHYSICAL="D_BREADY"/>
            <PORTMAP PHYSICAL="D_ARADDR"/>
            <PORTMAP PHYSICAL="D_ARLEN"/>
            <PORTMAP PHYSICAL="D_ARSIZE"/>
            <PORTMAP PHYSICAL="D_ARBURST"/>
            <PORTMAP PHYSICAL="D_ARCACHE"/>
            <PORTMAP PHYSICAL="D_ARPROT"/>
            <PORTMAP PHYSICAL="D_ARVALID"/>
            <PORTMAP PHYSICAL="D_ARREADY"/>
            <PORTMAP PHYSICAL="D_RDATA"/>
            <PORTMAP PHYSICAL="D_RRESP"/>
            <PORTMAP PHYSICAL="D_RLAST"/>
            <PORTMAP PHYSICAL="D_RVALID"/>
            <PORTMAP PHYSICAL="D_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_4_NFCInterface" NAME="NFCInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oOpcode"/>
            <PORTMAP PHYSICAL="oTargetID"/>
            <PORTMAP PHYSICAL="oSourceID"/>
            <PORTMAP PHYSICAL="oAddress"/>
            <PORTMAP PHYSICAL="oLength"/>
            <PORTMAP PHYSICAL="oCMDValid"/>
            <PORTMAP PHYSICAL="iCMDReady"/>
            <PORTMAP PHYSICAL="oWriteData"/>
            <PORTMAP PHYSICAL="oWriteLast"/>
            <PORTMAP PHYSICAL="oWriteValid"/>
            <PORTMAP PHYSICAL="iWriteReady"/>
            <PORTMAP PHYSICAL="iReadData"/>
            <PORTMAP PHYSICAL="iReadLast"/>
            <PORTMAP PHYSICAL="iReadValid"/>
            <PORTMAP PHYSICAL="oReadReady"/>
            <PORTMAP PHYSICAL="iReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_4_uROMInterface" NAME="uROMInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oROMEnable"/>
            <PORTMAP PHYSICAL="oROMAddr"/>
            <PORTMAP PHYSICAL="oROMWData"/>
            <PORTMAP PHYSICAL="iROMRData"/>
            <PORTMAP PHYSICAL="oROMRW"/>
            <PORTMAP PHYSICAL="oROMReset"/>
            <PORTMAP PHYSICAL="oROMClock"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_4_SharedKESInterface" NAME="SharedKESInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iSharedKESReady"/>
            <PORTMAP PHYSICAL="oErrorDetectionEnd"/>
            <PORTMAP PHYSICAL="oDecodeNeeded"/>
            <PORTMAP PHYSICAL="oSyndromes"/>
            <PORTMAP PHYSICAL="iIntraSharedKESEnd"/>
            <PORTMAP PHYSICAL="iErroredChunk"/>
            <PORTMAP PHYSICAL="iCorrectionFail"/>
            <PORTMAP PHYSICAL="iErrorCount"/>
            <PORTMAP PHYSICAL="iELPCoefficients"/>
            <PORTMAP PHYSICAL="oCSAvailable"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x80010000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x80011FFF" INSTANCE="axi_bram_ctrl_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_2"/>
        <PERIPHERAL INSTANCE="V2DCIClockConverter32_4"/>
        <PERIPHERAL INSTANCE="Dispatcher_uCode_4"/>
        <PERIPHERAL INSTANCE="Tiger4SharedKES_1"/>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Tiger4NSC_5" HWVERSION="1.1.0" INSTANCE="Tiger4NSC_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Tiger4NSC" VLNV="ENCLab:ip:Tiger4NSC:1.1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="ProgWordWidth" VALUE="64"/>
        <PARAMETER NAME="UProgSize" VALUE="256"/>
        <PARAMETER NAME="BCHDecMulti" VALUE="2"/>
        <PARAMETER NAME="GaloisFieldDegree" VALUE="12"/>
        <PARAMETER NAME="MaxErrorCountBits" VALUE="9"/>
        <PARAMETER NAME="Syndromes" VALUE="27"/>
        <PARAMETER NAME="ELPCoefficients" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Tiger4NSC_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C50000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C5FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_AWVALID" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M05_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_AWREADY" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M05_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M05_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M05_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_WVALID" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M05_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_WREADY" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M05_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M05_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="C_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M05_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_BVALID" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M05_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_BREADY" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M05_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M05_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_ARVALID" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M05_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_ARREADY" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M05_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M05_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M05_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_RVALID" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M05_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_RREADY" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M05_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="C_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M05_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M05_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M05_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AWVALID" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_AWREADY" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WLAST" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WVALID" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_WREADY" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_BVALID" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_BREADY" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_ARVALID" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_ARREADY" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RLAST" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RVALID" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_RREADY" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="iMOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="iMTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="iMSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="iMAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="iMLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_5_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="iMCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_5_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="oMCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="iMWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_5_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="iMWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_5_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="iMWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_5_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="oMWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="oMReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_5_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="oMReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_5_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="oMReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_5_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="iMReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="oMReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMClock" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_5" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMReset" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_5" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="oROMAddr" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_5" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMRW" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_5" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMEnable" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_5" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="oROMWData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_5" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="iROMRData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_5_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_5" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSharedKESReady" SIGIS="undef" SIGNAME="Tiger4NSC_5_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oSharedKESReady_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErrorDetectionEnd" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iErrorDetectionEnd_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oDecodeNeeded" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iDecodeNeeded_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="647" NAME="oSyndromes" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iSyndromes_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iIntraSharedKESEnd" SIGIS="undef" SIGNAME="Tiger4NSC_5_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oIntraSharedKESEnd_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErroredChunk" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oErroredChunk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iCorrectionFail" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oCorrectionFail_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="iErrorCount" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oClusterErrorCount_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="359" NAME="iELPCoefficients" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oELPCoefficients_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCSAvailable" SIGIS="undef" SIGNAME="Tiger4NSC_5_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iCSAvailable_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="O_DEBUG" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="GPIC0_M05_AXI" NAME="C_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="C_AWADDR"/>
            <PORTMAP PHYSICAL="C_AWPROT"/>
            <PORTMAP PHYSICAL="C_AWVALID"/>
            <PORTMAP PHYSICAL="C_AWREADY"/>
            <PORTMAP PHYSICAL="C_WDATA"/>
            <PORTMAP PHYSICAL="C_WSTRB"/>
            <PORTMAP PHYSICAL="C_WVALID"/>
            <PORTMAP PHYSICAL="C_WREADY"/>
            <PORTMAP PHYSICAL="C_BRESP"/>
            <PORTMAP PHYSICAL="C_BVALID"/>
            <PORTMAP PHYSICAL="C_BREADY"/>
            <PORTMAP PHYSICAL="C_ARADDR"/>
            <PORTMAP PHYSICAL="C_ARPROT"/>
            <PORTMAP PHYSICAL="C_ARVALID"/>
            <PORTMAP PHYSICAL="C_ARREADY"/>
            <PORTMAP PHYSICAL="C_RDATA"/>
            <PORTMAP PHYSICAL="C_RRESP"/>
            <PORTMAP PHYSICAL="C_RVALID"/>
            <PORTMAP PHYSICAL="C_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_5_D_AXI" NAME="D_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="D_AWADDR"/>
            <PORTMAP PHYSICAL="D_AWLEN"/>
            <PORTMAP PHYSICAL="D_AWSIZE"/>
            <PORTMAP PHYSICAL="D_AWBURST"/>
            <PORTMAP PHYSICAL="D_AWCACHE"/>
            <PORTMAP PHYSICAL="D_AWPROT"/>
            <PORTMAP PHYSICAL="D_AWVALID"/>
            <PORTMAP PHYSICAL="D_AWREADY"/>
            <PORTMAP PHYSICAL="D_WDATA"/>
            <PORTMAP PHYSICAL="D_WSTRB"/>
            <PORTMAP PHYSICAL="D_WLAST"/>
            <PORTMAP PHYSICAL="D_WVALID"/>
            <PORTMAP PHYSICAL="D_WREADY"/>
            <PORTMAP PHYSICAL="D_BRESP"/>
            <PORTMAP PHYSICAL="D_BVALID"/>
            <PORTMAP PHYSICAL="D_BREADY"/>
            <PORTMAP PHYSICAL="D_ARADDR"/>
            <PORTMAP PHYSICAL="D_ARLEN"/>
            <PORTMAP PHYSICAL="D_ARSIZE"/>
            <PORTMAP PHYSICAL="D_ARBURST"/>
            <PORTMAP PHYSICAL="D_ARCACHE"/>
            <PORTMAP PHYSICAL="D_ARPROT"/>
            <PORTMAP PHYSICAL="D_ARVALID"/>
            <PORTMAP PHYSICAL="D_ARREADY"/>
            <PORTMAP PHYSICAL="D_RDATA"/>
            <PORTMAP PHYSICAL="D_RRESP"/>
            <PORTMAP PHYSICAL="D_RLAST"/>
            <PORTMAP PHYSICAL="D_RVALID"/>
            <PORTMAP PHYSICAL="D_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_5_NFCInterface" NAME="NFCInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oOpcode"/>
            <PORTMAP PHYSICAL="oTargetID"/>
            <PORTMAP PHYSICAL="oSourceID"/>
            <PORTMAP PHYSICAL="oAddress"/>
            <PORTMAP PHYSICAL="oLength"/>
            <PORTMAP PHYSICAL="oCMDValid"/>
            <PORTMAP PHYSICAL="iCMDReady"/>
            <PORTMAP PHYSICAL="oWriteData"/>
            <PORTMAP PHYSICAL="oWriteLast"/>
            <PORTMAP PHYSICAL="oWriteValid"/>
            <PORTMAP PHYSICAL="iWriteReady"/>
            <PORTMAP PHYSICAL="iReadData"/>
            <PORTMAP PHYSICAL="iReadLast"/>
            <PORTMAP PHYSICAL="iReadValid"/>
            <PORTMAP PHYSICAL="oReadReady"/>
            <PORTMAP PHYSICAL="iReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_5_uROMInterface" NAME="uROMInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oROMEnable"/>
            <PORTMAP PHYSICAL="oROMAddr"/>
            <PORTMAP PHYSICAL="oROMWData"/>
            <PORTMAP PHYSICAL="iROMRData"/>
            <PORTMAP PHYSICAL="oROMRW"/>
            <PORTMAP PHYSICAL="oROMReset"/>
            <PORTMAP PHYSICAL="oROMClock"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_5_SharedKESInterface" NAME="SharedKESInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iSharedKESReady"/>
            <PORTMAP PHYSICAL="oErrorDetectionEnd"/>
            <PORTMAP PHYSICAL="oDecodeNeeded"/>
            <PORTMAP PHYSICAL="oSyndromes"/>
            <PORTMAP PHYSICAL="iIntraSharedKESEnd"/>
            <PORTMAP PHYSICAL="iErroredChunk"/>
            <PORTMAP PHYSICAL="iCorrectionFail"/>
            <PORTMAP PHYSICAL="iErrorCount"/>
            <PORTMAP PHYSICAL="iELPCoefficients"/>
            <PORTMAP PHYSICAL="oCSAvailable"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x80010000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x80011FFF" INSTANCE="axi_bram_ctrl_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_2"/>
        <PERIPHERAL INSTANCE="V2DCIClockConverter32_5"/>
        <PERIPHERAL INSTANCE="Dispatcher_uCode_5"/>
        <PERIPHERAL INSTANCE="Tiger4SharedKES_1"/>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Tiger4NSC_6" HWVERSION="1.1.0" INSTANCE="Tiger4NSC_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Tiger4NSC" VLNV="ENCLab:ip:Tiger4NSC:1.1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="ProgWordWidth" VALUE="64"/>
        <PARAMETER NAME="UProgSize" VALUE="256"/>
        <PARAMETER NAME="BCHDecMulti" VALUE="2"/>
        <PARAMETER NAME="GaloisFieldDegree" VALUE="12"/>
        <PARAMETER NAME="MaxErrorCountBits" VALUE="9"/>
        <PARAMETER NAME="Syndromes" VALUE="27"/>
        <PARAMETER NAME="ELPCoefficients" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Tiger4NSC_5_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C60000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C6FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_AWVALID" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M06_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_AWREADY" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M06_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M06_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M06_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_WVALID" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M06_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_WREADY" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M06_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M06_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="C_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M06_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_BVALID" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M06_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_BREADY" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M06_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M06_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_ARVALID" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M06_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_ARREADY" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M06_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M06_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M06_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_RVALID" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M06_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_RREADY" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M06_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="C_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M06_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M06_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M06_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AWVALID" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_AWREADY" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WLAST" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WVALID" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_WREADY" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_BVALID" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_BREADY" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_ARVALID" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_ARREADY" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RLAST" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RVALID" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_RREADY" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="iMOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="iMTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="iMSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="iMAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="iMLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_6_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="iMCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_6_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="oMCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="iMWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_6_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="iMWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_6_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="iMWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_6_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="oMWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="oMReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_6_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="oMReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_6_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="oMReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_6_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="iMReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="oMReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMClock" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_6" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMReset" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_6" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="oROMAddr" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_6" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMRW" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_6" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMEnable" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_6" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="oROMWData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_6" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="iROMRData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_6_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_6" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSharedKESReady" SIGIS="undef" SIGNAME="Tiger4NSC_6_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oSharedKESReady_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErrorDetectionEnd" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iErrorDetectionEnd_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oDecodeNeeded" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iDecodeNeeded_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="647" NAME="oSyndromes" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iSyndromes_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iIntraSharedKESEnd" SIGIS="undef" SIGNAME="Tiger4NSC_6_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oIntraSharedKESEnd_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErroredChunk" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oErroredChunk_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iCorrectionFail" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oCorrectionFail_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="iErrorCount" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oClusterErrorCount_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="359" NAME="iELPCoefficients" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oELPCoefficients_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCSAvailable" SIGIS="undef" SIGNAME="Tiger4NSC_6_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iCSAvailable_2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="O_DEBUG" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="GPIC0_M06_AXI" NAME="C_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="C_AWADDR"/>
            <PORTMAP PHYSICAL="C_AWPROT"/>
            <PORTMAP PHYSICAL="C_AWVALID"/>
            <PORTMAP PHYSICAL="C_AWREADY"/>
            <PORTMAP PHYSICAL="C_WDATA"/>
            <PORTMAP PHYSICAL="C_WSTRB"/>
            <PORTMAP PHYSICAL="C_WVALID"/>
            <PORTMAP PHYSICAL="C_WREADY"/>
            <PORTMAP PHYSICAL="C_BRESP"/>
            <PORTMAP PHYSICAL="C_BVALID"/>
            <PORTMAP PHYSICAL="C_BREADY"/>
            <PORTMAP PHYSICAL="C_ARADDR"/>
            <PORTMAP PHYSICAL="C_ARPROT"/>
            <PORTMAP PHYSICAL="C_ARVALID"/>
            <PORTMAP PHYSICAL="C_ARREADY"/>
            <PORTMAP PHYSICAL="C_RDATA"/>
            <PORTMAP PHYSICAL="C_RRESP"/>
            <PORTMAP PHYSICAL="C_RVALID"/>
            <PORTMAP PHYSICAL="C_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_6_D_AXI" NAME="D_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="D_AWADDR"/>
            <PORTMAP PHYSICAL="D_AWLEN"/>
            <PORTMAP PHYSICAL="D_AWSIZE"/>
            <PORTMAP PHYSICAL="D_AWBURST"/>
            <PORTMAP PHYSICAL="D_AWCACHE"/>
            <PORTMAP PHYSICAL="D_AWPROT"/>
            <PORTMAP PHYSICAL="D_AWVALID"/>
            <PORTMAP PHYSICAL="D_AWREADY"/>
            <PORTMAP PHYSICAL="D_WDATA"/>
            <PORTMAP PHYSICAL="D_WSTRB"/>
            <PORTMAP PHYSICAL="D_WLAST"/>
            <PORTMAP PHYSICAL="D_WVALID"/>
            <PORTMAP PHYSICAL="D_WREADY"/>
            <PORTMAP PHYSICAL="D_BRESP"/>
            <PORTMAP PHYSICAL="D_BVALID"/>
            <PORTMAP PHYSICAL="D_BREADY"/>
            <PORTMAP PHYSICAL="D_ARADDR"/>
            <PORTMAP PHYSICAL="D_ARLEN"/>
            <PORTMAP PHYSICAL="D_ARSIZE"/>
            <PORTMAP PHYSICAL="D_ARBURST"/>
            <PORTMAP PHYSICAL="D_ARCACHE"/>
            <PORTMAP PHYSICAL="D_ARPROT"/>
            <PORTMAP PHYSICAL="D_ARVALID"/>
            <PORTMAP PHYSICAL="D_ARREADY"/>
            <PORTMAP PHYSICAL="D_RDATA"/>
            <PORTMAP PHYSICAL="D_RRESP"/>
            <PORTMAP PHYSICAL="D_RLAST"/>
            <PORTMAP PHYSICAL="D_RVALID"/>
            <PORTMAP PHYSICAL="D_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_6_NFCInterface" NAME="NFCInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oOpcode"/>
            <PORTMAP PHYSICAL="oTargetID"/>
            <PORTMAP PHYSICAL="oSourceID"/>
            <PORTMAP PHYSICAL="oAddress"/>
            <PORTMAP PHYSICAL="oLength"/>
            <PORTMAP PHYSICAL="oCMDValid"/>
            <PORTMAP PHYSICAL="iCMDReady"/>
            <PORTMAP PHYSICAL="oWriteData"/>
            <PORTMAP PHYSICAL="oWriteLast"/>
            <PORTMAP PHYSICAL="oWriteValid"/>
            <PORTMAP PHYSICAL="iWriteReady"/>
            <PORTMAP PHYSICAL="iReadData"/>
            <PORTMAP PHYSICAL="iReadLast"/>
            <PORTMAP PHYSICAL="iReadValid"/>
            <PORTMAP PHYSICAL="oReadReady"/>
            <PORTMAP PHYSICAL="iReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_6_uROMInterface" NAME="uROMInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oROMEnable"/>
            <PORTMAP PHYSICAL="oROMAddr"/>
            <PORTMAP PHYSICAL="oROMWData"/>
            <PORTMAP PHYSICAL="iROMRData"/>
            <PORTMAP PHYSICAL="oROMRW"/>
            <PORTMAP PHYSICAL="oROMReset"/>
            <PORTMAP PHYSICAL="oROMClock"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_6_SharedKESInterface" NAME="SharedKESInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iSharedKESReady"/>
            <PORTMAP PHYSICAL="oErrorDetectionEnd"/>
            <PORTMAP PHYSICAL="oDecodeNeeded"/>
            <PORTMAP PHYSICAL="oSyndromes"/>
            <PORTMAP PHYSICAL="iIntraSharedKESEnd"/>
            <PORTMAP PHYSICAL="iErroredChunk"/>
            <PORTMAP PHYSICAL="iCorrectionFail"/>
            <PORTMAP PHYSICAL="iErrorCount"/>
            <PORTMAP PHYSICAL="iELPCoefficients"/>
            <PORTMAP PHYSICAL="oCSAvailable"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x80010000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x80011FFF" INSTANCE="axi_bram_ctrl_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_2"/>
        <PERIPHERAL INSTANCE="V2DCIClockConverter32_6"/>
        <PERIPHERAL INSTANCE="Dispatcher_uCode_6"/>
        <PERIPHERAL INSTANCE="Tiger4SharedKES_1"/>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Tiger4NSC_7" HWVERSION="1.1.0" INSTANCE="Tiger4NSC_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Tiger4NSC" VLNV="ENCLab:ip:Tiger4NSC:1.1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="ProgWordWidth" VALUE="64"/>
        <PARAMETER NAME="UProgSize" VALUE="256"/>
        <PARAMETER NAME="BCHDecMulti" VALUE="2"/>
        <PARAMETER NAME="GaloisFieldDegree" VALUE="12"/>
        <PARAMETER NAME="MaxErrorCountBits" VALUE="9"/>
        <PARAMETER NAME="Syndromes" VALUE="27"/>
        <PARAMETER NAME="ELPCoefficients" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Tiger4NSC_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="C_BASEADDR" VALUE="0x43C70000"/>
        <PARAMETER NAME="C_HIGHADDR" VALUE="0x43C7FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_AWVALID" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M07_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_AWREADY" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M07_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M07_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M07_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_WVALID" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M07_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_WREADY" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M07_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M07_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="C_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M07_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_BVALID" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M07_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_BREADY" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M07_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M07_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_ARVALID" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M07_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_ARREADY" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M07_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="C_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M07_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="C_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M07_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="C_RVALID" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M07_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_RREADY" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M07_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="C_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M07_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="C_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="GPIC0_M07_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M07_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_AWADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_AWLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_AWBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_AWCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_AWPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_AWVALID" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_AWREADY" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_WDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_WSTRB" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WLAST" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_WVALID" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_WREADY" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_BRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_BVALID" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_BREADY" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="D_ARADDR" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="D_ARLEN" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARSIZE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="D_ARBURST" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="D_ARCACHE" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="D_ARPROT" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_ARVALID" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_ARREADY" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="D_RDATA" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="D_RRESP" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RLAST" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="D_RVALID" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="D_RREADY" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="iMOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="iMTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="iMSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="iMAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="iMLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_7_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="iMCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_7_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="oMCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="iMWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_7_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="iMWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_7_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="iMWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_7_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="oMWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="oMReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_7_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="oMReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_7_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="oMReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_7_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="iMReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="oMReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMClock" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_clka">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_7" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMReset" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_rsta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_7" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="255" NAME="oROMAddr" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_addra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_7" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMRW" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_wea">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_7" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oROMEnable" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_7" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="oROMWData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_dina">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_7" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="iROMRData" RIGHT="0" SIGIS="undef" SIGNAME="Dispatcher_uCode_7_douta">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Dispatcher_uCode_7" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSharedKESReady" SIGIS="undef" SIGNAME="Tiger4NSC_7_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oSharedKESReady_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErrorDetectionEnd" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iErrorDetectionEnd_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oDecodeNeeded" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iDecodeNeeded_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="647" NAME="oSyndromes" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iSyndromes_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iIntraSharedKESEnd" SIGIS="undef" SIGNAME="Tiger4NSC_7_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oIntraSharedKESEnd_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErroredChunk" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oErroredChunk_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iCorrectionFail" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oCorrectionFail_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="17" NAME="iErrorCount" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oClusterErrorCount_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="359" NAME="iELPCoefficients" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="oELPCoefficients_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCSAvailable" SIGIS="undef" SIGNAME="Tiger4NSC_7_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iCSAvailable_3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="O_DEBUG" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="GPIC0_M07_AXI" NAME="C_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="C_AWADDR"/>
            <PORTMAP PHYSICAL="C_AWPROT"/>
            <PORTMAP PHYSICAL="C_AWVALID"/>
            <PORTMAP PHYSICAL="C_AWREADY"/>
            <PORTMAP PHYSICAL="C_WDATA"/>
            <PORTMAP PHYSICAL="C_WSTRB"/>
            <PORTMAP PHYSICAL="C_WVALID"/>
            <PORTMAP PHYSICAL="C_WREADY"/>
            <PORTMAP PHYSICAL="C_BRESP"/>
            <PORTMAP PHYSICAL="C_BVALID"/>
            <PORTMAP PHYSICAL="C_BREADY"/>
            <PORTMAP PHYSICAL="C_ARADDR"/>
            <PORTMAP PHYSICAL="C_ARPROT"/>
            <PORTMAP PHYSICAL="C_ARVALID"/>
            <PORTMAP PHYSICAL="C_ARREADY"/>
            <PORTMAP PHYSICAL="C_RDATA"/>
            <PORTMAP PHYSICAL="C_RRESP"/>
            <PORTMAP PHYSICAL="C_RVALID"/>
            <PORTMAP PHYSICAL="C_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_7_D_AXI" NAME="D_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="D_AWADDR"/>
            <PORTMAP PHYSICAL="D_AWLEN"/>
            <PORTMAP PHYSICAL="D_AWSIZE"/>
            <PORTMAP PHYSICAL="D_AWBURST"/>
            <PORTMAP PHYSICAL="D_AWCACHE"/>
            <PORTMAP PHYSICAL="D_AWPROT"/>
            <PORTMAP PHYSICAL="D_AWVALID"/>
            <PORTMAP PHYSICAL="D_AWREADY"/>
            <PORTMAP PHYSICAL="D_WDATA"/>
            <PORTMAP PHYSICAL="D_WSTRB"/>
            <PORTMAP PHYSICAL="D_WLAST"/>
            <PORTMAP PHYSICAL="D_WVALID"/>
            <PORTMAP PHYSICAL="D_WREADY"/>
            <PORTMAP PHYSICAL="D_BRESP"/>
            <PORTMAP PHYSICAL="D_BVALID"/>
            <PORTMAP PHYSICAL="D_BREADY"/>
            <PORTMAP PHYSICAL="D_ARADDR"/>
            <PORTMAP PHYSICAL="D_ARLEN"/>
            <PORTMAP PHYSICAL="D_ARSIZE"/>
            <PORTMAP PHYSICAL="D_ARBURST"/>
            <PORTMAP PHYSICAL="D_ARCACHE"/>
            <PORTMAP PHYSICAL="D_ARPROT"/>
            <PORTMAP PHYSICAL="D_ARVALID"/>
            <PORTMAP PHYSICAL="D_ARREADY"/>
            <PORTMAP PHYSICAL="D_RDATA"/>
            <PORTMAP PHYSICAL="D_RRESP"/>
            <PORTMAP PHYSICAL="D_RLAST"/>
            <PORTMAP PHYSICAL="D_RVALID"/>
            <PORTMAP PHYSICAL="D_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_7_NFCInterface" NAME="NFCInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oOpcode"/>
            <PORTMAP PHYSICAL="oTargetID"/>
            <PORTMAP PHYSICAL="oSourceID"/>
            <PORTMAP PHYSICAL="oAddress"/>
            <PORTMAP PHYSICAL="oLength"/>
            <PORTMAP PHYSICAL="oCMDValid"/>
            <PORTMAP PHYSICAL="iCMDReady"/>
            <PORTMAP PHYSICAL="oWriteData"/>
            <PORTMAP PHYSICAL="oWriteLast"/>
            <PORTMAP PHYSICAL="oWriteValid"/>
            <PORTMAP PHYSICAL="iWriteReady"/>
            <PORTMAP PHYSICAL="iReadData"/>
            <PORTMAP PHYSICAL="iReadLast"/>
            <PORTMAP PHYSICAL="iReadValid"/>
            <PORTMAP PHYSICAL="oReadReady"/>
            <PORTMAP PHYSICAL="iReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_7_uROMInterface" NAME="uROMInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oROMEnable"/>
            <PORTMAP PHYSICAL="oROMAddr"/>
            <PORTMAP PHYSICAL="oROMWData"/>
            <PORTMAP PHYSICAL="iROMRData"/>
            <PORTMAP PHYSICAL="oROMRW"/>
            <PORTMAP PHYSICAL="oROMReset"/>
            <PORTMAP PHYSICAL="oROMClock"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_7_SharedKESInterface" NAME="SharedKESInterface" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iSharedKESReady"/>
            <PORTMAP PHYSICAL="oErrorDetectionEnd"/>
            <PORTMAP PHYSICAL="oDecodeNeeded"/>
            <PORTMAP PHYSICAL="oSyndromes"/>
            <PORTMAP PHYSICAL="iIntraSharedKESEnd"/>
            <PORTMAP PHYSICAL="iErroredChunk"/>
            <PORTMAP PHYSICAL="iCorrectionFail"/>
            <PORTMAP PHYSICAL="iErrorCount"/>
            <PORTMAP PHYSICAL="iELPCoefficients"/>
            <PORTMAP PHYSICAL="oCSAvailable"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x80010000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x80011FFF" INSTANCE="axi_bram_ctrl_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0003FFFF" INSTANCE="ps7_ram_0" IS_DATA="FALSE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_2"/>
        <PERIPHERAL INSTANCE="V2DCIClockConverter32_7"/>
        <PERIPHERAL INSTANCE="Dispatcher_uCode_7"/>
        <PERIPHERAL INSTANCE="Tiger4SharedKES_1"/>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE FULLNAME="/Tiger4SharedKES_0" HWVERSION="1.0.0" INSTANCE="Tiger4SharedKES_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Tiger4SharedKES" VLNV="ENCLab:ip:Tiger4SharedKES:1.0.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Channel" VALUE="4"/>
        <PARAMETER NAME="Multi" VALUE="2"/>
        <PARAMETER NAME="GaloisFieldDegree" VALUE="12"/>
        <PARAMETER NAME="MaxErrorCountBits" VALUE="9"/>
        <PARAMETER NAME="Syndromes" VALUE="27"/>
        <PARAMETER NAME="ELPCoefficients" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Tiger4SharedKES_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSharedKESReady_0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iSharedKESReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErrorDetectionEnd_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oErrorDetectionEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iDecodeNeeded_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oDecodeNeeded"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="647" NAME="iSyndromes_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oSyndromes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCSAvailable_0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oCSAvailable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oIntraSharedKESEnd_0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iIntraSharedKESEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErroredChunk_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iErroredChunk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oCorrectionFail_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iCorrectionFail"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="oClusterErrorCount_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iErrorCount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="359" NAME="oELPCoefficients_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iELPCoefficients"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSharedKESReady_1" SIGIS="undef" SIGNAME="Tiger4NSC_1_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iSharedKESReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErrorDetectionEnd_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oErrorDetectionEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iDecodeNeeded_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oDecodeNeeded"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="647" NAME="iSyndromes_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oSyndromes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCSAvailable_1" SIGIS="undef" SIGNAME="Tiger4NSC_1_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oCSAvailable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oIntraSharedKESEnd_1" SIGIS="undef" SIGNAME="Tiger4NSC_1_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iIntraSharedKESEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErroredChunk_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iErroredChunk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oCorrectionFail_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iCorrectionFail"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="oClusterErrorCount_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iErrorCount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="359" NAME="oELPCoefficients_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iELPCoefficients"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSharedKESReady_2" SIGIS="undef" SIGNAME="Tiger4NSC_2_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iSharedKESReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErrorDetectionEnd_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oErrorDetectionEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iDecodeNeeded_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oDecodeNeeded"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="647" NAME="iSyndromes_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oSyndromes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCSAvailable_2" SIGIS="undef" SIGNAME="Tiger4NSC_2_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oCSAvailable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oIntraSharedKESEnd_2" SIGIS="undef" SIGNAME="Tiger4NSC_2_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iIntraSharedKESEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErroredChunk_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iErroredChunk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oCorrectionFail_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iCorrectionFail"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="oClusterErrorCount_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iErrorCount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="359" NAME="oELPCoefficients_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iELPCoefficients"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSharedKESReady_3" SIGIS="undef" SIGNAME="Tiger4NSC_3_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iSharedKESReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErrorDetectionEnd_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oErrorDetectionEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iDecodeNeeded_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oDecodeNeeded"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="647" NAME="iSyndromes_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oSyndromes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCSAvailable_3" SIGIS="undef" SIGNAME="Tiger4NSC_3_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oCSAvailable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oIntraSharedKESEnd_3" SIGIS="undef" SIGNAME="Tiger4NSC_3_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iIntraSharedKESEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErroredChunk_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iErroredChunk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oCorrectionFail_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iCorrectionFail"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="oClusterErrorCount_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iErrorCount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="359" NAME="oELPCoefficients_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iELPCoefficients"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_0_SharedKESInterface" NAME="SharedKESInterface_CH0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oSharedKESReady_0"/>
            <PORTMAP PHYSICAL="iErrorDetectionEnd_0"/>
            <PORTMAP PHYSICAL="iDecodeNeeded_0"/>
            <PORTMAP PHYSICAL="iSyndromes_0"/>
            <PORTMAP PHYSICAL="oIntraSharedKESEnd_0"/>
            <PORTMAP PHYSICAL="oErroredChunk_0"/>
            <PORTMAP PHYSICAL="oCorrectionFail_0"/>
            <PORTMAP PHYSICAL="oClusterErrorCount_0"/>
            <PORTMAP PHYSICAL="oELPCoefficients_0"/>
            <PORTMAP PHYSICAL="iCSAvailable_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_1_SharedKESInterface" NAME="SharedKESInterface_CH1" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oSharedKESReady_1"/>
            <PORTMAP PHYSICAL="iErrorDetectionEnd_1"/>
            <PORTMAP PHYSICAL="iDecodeNeeded_1"/>
            <PORTMAP PHYSICAL="iSyndromes_1"/>
            <PORTMAP PHYSICAL="oIntraSharedKESEnd_1"/>
            <PORTMAP PHYSICAL="oErroredChunk_1"/>
            <PORTMAP PHYSICAL="oCorrectionFail_1"/>
            <PORTMAP PHYSICAL="oClusterErrorCount_1"/>
            <PORTMAP PHYSICAL="oELPCoefficients_1"/>
            <PORTMAP PHYSICAL="iCSAvailable_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_2_SharedKESInterface" NAME="SharedKESInterface_CH2" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oSharedKESReady_2"/>
            <PORTMAP PHYSICAL="iErrorDetectionEnd_2"/>
            <PORTMAP PHYSICAL="iDecodeNeeded_2"/>
            <PORTMAP PHYSICAL="iSyndromes_2"/>
            <PORTMAP PHYSICAL="oIntraSharedKESEnd_2"/>
            <PORTMAP PHYSICAL="oErroredChunk_2"/>
            <PORTMAP PHYSICAL="oCorrectionFail_2"/>
            <PORTMAP PHYSICAL="oClusterErrorCount_2"/>
            <PORTMAP PHYSICAL="oELPCoefficients_2"/>
            <PORTMAP PHYSICAL="iCSAvailable_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_3_SharedKESInterface" NAME="SharedKESInterface_CH3" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oSharedKESReady_3"/>
            <PORTMAP PHYSICAL="iErrorDetectionEnd_3"/>
            <PORTMAP PHYSICAL="iDecodeNeeded_3"/>
            <PORTMAP PHYSICAL="iSyndromes_3"/>
            <PORTMAP PHYSICAL="oIntraSharedKESEnd_3"/>
            <PORTMAP PHYSICAL="oErroredChunk_3"/>
            <PORTMAP PHYSICAL="oCorrectionFail_3"/>
            <PORTMAP PHYSICAL="oClusterErrorCount_3"/>
            <PORTMAP PHYSICAL="oELPCoefficients_3"/>
            <PORTMAP PHYSICAL="iCSAvailable_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/Tiger4SharedKES_1" HWVERSION="1.0.0" INSTANCE="Tiger4SharedKES_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Tiger4SharedKES" VLNV="ENCLab:ip:Tiger4SharedKES:1.0.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Channel" VALUE="4"/>
        <PARAMETER NAME="Multi" VALUE="2"/>
        <PARAMETER NAME="GaloisFieldDegree" VALUE="12"/>
        <PARAMETER NAME="MaxErrorCountBits" VALUE="9"/>
        <PARAMETER NAME="Syndromes" VALUE="27"/>
        <PARAMETER NAME="ELPCoefficients" VALUE="15"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_Tiger4SharedKES_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSharedKESReady_0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iSharedKESReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErrorDetectionEnd_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oErrorDetectionEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iDecodeNeeded_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oDecodeNeeded"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="647" NAME="iSyndromes_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oSyndromes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCSAvailable_0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oCSAvailable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oIntraSharedKESEnd_0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iIntraSharedKESEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErroredChunk_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iErroredChunk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oCorrectionFail_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iCorrectionFail"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="oClusterErrorCount_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iErrorCount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="359" NAME="oELPCoefficients_0" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iELPCoefficients"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSharedKESReady_1" SIGIS="undef" SIGNAME="Tiger4NSC_5_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iSharedKESReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErrorDetectionEnd_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oErrorDetectionEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iDecodeNeeded_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oDecodeNeeded"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="647" NAME="iSyndromes_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oSyndromes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCSAvailable_1" SIGIS="undef" SIGNAME="Tiger4NSC_5_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oCSAvailable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oIntraSharedKESEnd_1" SIGIS="undef" SIGNAME="Tiger4NSC_5_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iIntraSharedKESEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErroredChunk_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iErroredChunk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oCorrectionFail_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iCorrectionFail"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="oClusterErrorCount_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iErrorCount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="359" NAME="oELPCoefficients_1" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iELPCoefficients"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSharedKESReady_2" SIGIS="undef" SIGNAME="Tiger4NSC_6_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iSharedKESReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErrorDetectionEnd_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oErrorDetectionEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iDecodeNeeded_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oDecodeNeeded"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="647" NAME="iSyndromes_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oSyndromes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCSAvailable_2" SIGIS="undef" SIGNAME="Tiger4NSC_6_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oCSAvailable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oIntraSharedKESEnd_2" SIGIS="undef" SIGNAME="Tiger4NSC_6_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iIntraSharedKESEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErroredChunk_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iErroredChunk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oCorrectionFail_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iCorrectionFail"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="oClusterErrorCount_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iErrorCount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="359" NAME="oELPCoefficients_2" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iELPCoefficients"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSharedKESReady_3" SIGIS="undef" SIGNAME="Tiger4NSC_7_iSharedKESReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iSharedKESReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iErrorDetectionEnd_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oErrorDetectionEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oErrorDetectionEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="iDecodeNeeded_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oDecodeNeeded">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oDecodeNeeded"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="647" NAME="iSyndromes_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oSyndromes">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oSyndromes"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCSAvailable_3" SIGIS="undef" SIGNAME="Tiger4NSC_7_oCSAvailable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oCSAvailable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oIntraSharedKESEnd_3" SIGIS="undef" SIGNAME="Tiger4NSC_7_iIntraSharedKESEnd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iIntraSharedKESEnd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oErroredChunk_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iErroredChunk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iErroredChunk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="oCorrectionFail_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iCorrectionFail">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iCorrectionFail"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="17" NAME="oClusterErrorCount_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iErrorCount">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iErrorCount"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="359" NAME="oELPCoefficients_3" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iELPCoefficients">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iELPCoefficients"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_4_SharedKESInterface" NAME="SharedKESInterface_CH0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oSharedKESReady_0"/>
            <PORTMAP PHYSICAL="iErrorDetectionEnd_0"/>
            <PORTMAP PHYSICAL="iDecodeNeeded_0"/>
            <PORTMAP PHYSICAL="iSyndromes_0"/>
            <PORTMAP PHYSICAL="oIntraSharedKESEnd_0"/>
            <PORTMAP PHYSICAL="oErroredChunk_0"/>
            <PORTMAP PHYSICAL="oCorrectionFail_0"/>
            <PORTMAP PHYSICAL="oClusterErrorCount_0"/>
            <PORTMAP PHYSICAL="oELPCoefficients_0"/>
            <PORTMAP PHYSICAL="iCSAvailable_0"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_5_SharedKESInterface" NAME="SharedKESInterface_CH1" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oSharedKESReady_1"/>
            <PORTMAP PHYSICAL="iErrorDetectionEnd_1"/>
            <PORTMAP PHYSICAL="iDecodeNeeded_1"/>
            <PORTMAP PHYSICAL="iSyndromes_1"/>
            <PORTMAP PHYSICAL="oIntraSharedKESEnd_1"/>
            <PORTMAP PHYSICAL="oErroredChunk_1"/>
            <PORTMAP PHYSICAL="oCorrectionFail_1"/>
            <PORTMAP PHYSICAL="oClusterErrorCount_1"/>
            <PORTMAP PHYSICAL="oELPCoefficients_1"/>
            <PORTMAP PHYSICAL="iCSAvailable_1"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_6_SharedKESInterface" NAME="SharedKESInterface_CH2" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oSharedKESReady_2"/>
            <PORTMAP PHYSICAL="iErrorDetectionEnd_2"/>
            <PORTMAP PHYSICAL="iDecodeNeeded_2"/>
            <PORTMAP PHYSICAL="iSyndromes_2"/>
            <PORTMAP PHYSICAL="oIntraSharedKESEnd_2"/>
            <PORTMAP PHYSICAL="oErroredChunk_2"/>
            <PORTMAP PHYSICAL="oCorrectionFail_2"/>
            <PORTMAP PHYSICAL="oClusterErrorCount_2"/>
            <PORTMAP PHYSICAL="oELPCoefficients_2"/>
            <PORTMAP PHYSICAL="iCSAvailable_2"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_7_SharedKESInterface" NAME="SharedKESInterface_CH3" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oSharedKESReady_3"/>
            <PORTMAP PHYSICAL="iErrorDetectionEnd_3"/>
            <PORTMAP PHYSICAL="iDecodeNeeded_3"/>
            <PORTMAP PHYSICAL="iSyndromes_3"/>
            <PORTMAP PHYSICAL="oIntraSharedKESEnd_3"/>
            <PORTMAP PHYSICAL="oErroredChunk_3"/>
            <PORTMAP PHYSICAL="oCorrectionFail_3"/>
            <PORTMAP PHYSICAL="oClusterErrorCount_3"/>
            <PORTMAP PHYSICAL="oELPCoefficients_3"/>
            <PORTMAP PHYSICAL="iCSAvailable_3"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2DCIClockConverter32_0" HWVERSION="1.0.6" INSTANCE="V2DCIClockConverter32_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2DCIClockConverter32" VLNV="ENCLab:ip:V2DCIClockConverter32:1.0.6">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="AdditionalSynchronizationStages" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2DCIClockConverter32_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iMClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iMOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iMTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iMSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iMAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iMLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_0_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_0_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iMWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_0_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_0_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_0_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oMReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_0_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_0_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_0_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="oReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oMReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oSOpcode" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_oSOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSTargetID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_oSTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSSourceID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_oSSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oSAddress" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_oSAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oSLength" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_oSLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSCMDValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_oSCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSCMDReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_iSCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="oCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oSWriteData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_oSWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSWriteLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_oSWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSWriteValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_oSWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSWriteReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_iSWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="oWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iSReadData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_iSReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="oReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReadLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_iSReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="oReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReadValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_iSReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="oReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSReadReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_oSReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iSReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_iSReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="oReadyBusy"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_0_NFCInterface" NAME="M_DCL" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iMOpcode"/>
            <PORTMAP PHYSICAL="iMTargetID"/>
            <PORTMAP PHYSICAL="iMSourceID"/>
            <PORTMAP PHYSICAL="iMAddress"/>
            <PORTMAP PHYSICAL="iMLength"/>
            <PORTMAP PHYSICAL="iMCMDValid"/>
            <PORTMAP PHYSICAL="oMCMDReady"/>
            <PORTMAP PHYSICAL="iMWriteData"/>
            <PORTMAP PHYSICAL="iMWriteLast"/>
            <PORTMAP PHYSICAL="iMWriteValid"/>
            <PORTMAP PHYSICAL="oMWriteReady"/>
            <PORTMAP PHYSICAL="oMReadData"/>
            <PORTMAP PHYSICAL="oMReadLast"/>
            <PORTMAP PHYSICAL="oMReadValid"/>
            <PORTMAP PHYSICAL="iMReadReady"/>
            <PORTMAP PHYSICAL="oMReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="V2DCIClockConverter32_0_S_DCL" NAME="S_DCL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oSOpcode"/>
            <PORTMAP PHYSICAL="oSTargetID"/>
            <PORTMAP PHYSICAL="oSSourceID"/>
            <PORTMAP PHYSICAL="oSAddress"/>
            <PORTMAP PHYSICAL="oSLength"/>
            <PORTMAP PHYSICAL="oSCMDValid"/>
            <PORTMAP PHYSICAL="iSCMDReady"/>
            <PORTMAP PHYSICAL="oSWriteData"/>
            <PORTMAP PHYSICAL="oSWriteLast"/>
            <PORTMAP PHYSICAL="oSWriteValid"/>
            <PORTMAP PHYSICAL="iSWriteReady"/>
            <PORTMAP PHYSICAL="iSReadData"/>
            <PORTMAP PHYSICAL="iSReadLast"/>
            <PORTMAP PHYSICAL="iSReadValid"/>
            <PORTMAP PHYSICAL="oSReadReady"/>
            <PORTMAP PHYSICAL="iSReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2DCIClockConverter32_1" HWVERSION="1.0.6" INSTANCE="V2DCIClockConverter32_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2DCIClockConverter32" VLNV="ENCLab:ip:V2DCIClockConverter32:1.0.6">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="AdditionalSynchronizationStages" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2DCIClockConverter32_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iMClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iMOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iMTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iMSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iMAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iMLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_1_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_1_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iMWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_1_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_1_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_1_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oMReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_1_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_1_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_1_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="oReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oMReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oSOpcode" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_oSOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSTargetID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_oSTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSSourceID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_oSSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oSAddress" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_oSAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oSLength" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_oSLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSCMDValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_oSCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSCMDReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_iSCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="oCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oSWriteData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_oSWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSWriteLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_oSWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSWriteValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_oSWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSWriteReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_iSWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="oWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iSReadData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_iSReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="oReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReadLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_iSReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="oReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReadValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_iSReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="oReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSReadReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_oSReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iSReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_iSReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="oReadyBusy"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_1_NFCInterface" NAME="M_DCL" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iMOpcode"/>
            <PORTMAP PHYSICAL="iMTargetID"/>
            <PORTMAP PHYSICAL="iMSourceID"/>
            <PORTMAP PHYSICAL="iMAddress"/>
            <PORTMAP PHYSICAL="iMLength"/>
            <PORTMAP PHYSICAL="iMCMDValid"/>
            <PORTMAP PHYSICAL="oMCMDReady"/>
            <PORTMAP PHYSICAL="iMWriteData"/>
            <PORTMAP PHYSICAL="iMWriteLast"/>
            <PORTMAP PHYSICAL="iMWriteValid"/>
            <PORTMAP PHYSICAL="oMWriteReady"/>
            <PORTMAP PHYSICAL="oMReadData"/>
            <PORTMAP PHYSICAL="oMReadLast"/>
            <PORTMAP PHYSICAL="oMReadValid"/>
            <PORTMAP PHYSICAL="iMReadReady"/>
            <PORTMAP PHYSICAL="oMReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="V2DCIClockConverter32_1_S_DCL" NAME="S_DCL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oSOpcode"/>
            <PORTMAP PHYSICAL="oSTargetID"/>
            <PORTMAP PHYSICAL="oSSourceID"/>
            <PORTMAP PHYSICAL="oSAddress"/>
            <PORTMAP PHYSICAL="oSLength"/>
            <PORTMAP PHYSICAL="oSCMDValid"/>
            <PORTMAP PHYSICAL="iSCMDReady"/>
            <PORTMAP PHYSICAL="oSWriteData"/>
            <PORTMAP PHYSICAL="oSWriteLast"/>
            <PORTMAP PHYSICAL="oSWriteValid"/>
            <PORTMAP PHYSICAL="iSWriteReady"/>
            <PORTMAP PHYSICAL="iSReadData"/>
            <PORTMAP PHYSICAL="iSReadLast"/>
            <PORTMAP PHYSICAL="iSReadValid"/>
            <PORTMAP PHYSICAL="oSReadReady"/>
            <PORTMAP PHYSICAL="iSReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2DCIClockConverter32_2" HWVERSION="1.0.6" INSTANCE="V2DCIClockConverter32_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2DCIClockConverter32" VLNV="ENCLab:ip:V2DCIClockConverter32:1.0.6">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="AdditionalSynchronizationStages" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2DCIClockConverter32_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iMClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iMOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iMTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iMSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iMAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iMLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_2_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_2_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iMWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_2_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_2_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_2_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oMReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_2_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_2_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_2_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="oReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oMReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oSOpcode" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_oSOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSTargetID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_oSTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSSourceID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_oSSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oSAddress" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_oSAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oSLength" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_oSLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSCMDValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_oSCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSCMDReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_iSCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="oCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oSWriteData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_oSWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSWriteLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_oSWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSWriteValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_oSWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSWriteReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_iSWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="oWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iSReadData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_iSReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="oReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReadLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_iSReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="oReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReadValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_iSReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="oReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSReadReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_oSReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iSReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_iSReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="oReadyBusy"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_2_NFCInterface" NAME="M_DCL" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iMOpcode"/>
            <PORTMAP PHYSICAL="iMTargetID"/>
            <PORTMAP PHYSICAL="iMSourceID"/>
            <PORTMAP PHYSICAL="iMAddress"/>
            <PORTMAP PHYSICAL="iMLength"/>
            <PORTMAP PHYSICAL="iMCMDValid"/>
            <PORTMAP PHYSICAL="oMCMDReady"/>
            <PORTMAP PHYSICAL="iMWriteData"/>
            <PORTMAP PHYSICAL="iMWriteLast"/>
            <PORTMAP PHYSICAL="iMWriteValid"/>
            <PORTMAP PHYSICAL="oMWriteReady"/>
            <PORTMAP PHYSICAL="oMReadData"/>
            <PORTMAP PHYSICAL="oMReadLast"/>
            <PORTMAP PHYSICAL="oMReadValid"/>
            <PORTMAP PHYSICAL="iMReadReady"/>
            <PORTMAP PHYSICAL="oMReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="V2DCIClockConverter32_2_S_DCL" NAME="S_DCL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oSOpcode"/>
            <PORTMAP PHYSICAL="oSTargetID"/>
            <PORTMAP PHYSICAL="oSSourceID"/>
            <PORTMAP PHYSICAL="oSAddress"/>
            <PORTMAP PHYSICAL="oSLength"/>
            <PORTMAP PHYSICAL="oSCMDValid"/>
            <PORTMAP PHYSICAL="iSCMDReady"/>
            <PORTMAP PHYSICAL="oSWriteData"/>
            <PORTMAP PHYSICAL="oSWriteLast"/>
            <PORTMAP PHYSICAL="oSWriteValid"/>
            <PORTMAP PHYSICAL="iSWriteReady"/>
            <PORTMAP PHYSICAL="iSReadData"/>
            <PORTMAP PHYSICAL="iSReadLast"/>
            <PORTMAP PHYSICAL="iSReadValid"/>
            <PORTMAP PHYSICAL="oSReadReady"/>
            <PORTMAP PHYSICAL="iSReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2DCIClockConverter32_3" HWVERSION="1.0.6" INSTANCE="V2DCIClockConverter32_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2DCIClockConverter32" VLNV="ENCLab:ip:V2DCIClockConverter32:1.0.6">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="AdditionalSynchronizationStages" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2DCIClockConverter32_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iMClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iMOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iMTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iMSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iMAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iMLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_3_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_3_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iMWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_3_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_3_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_3_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oMReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_3_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_3_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_3_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="oReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oMReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oSOpcode" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_oSOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSTargetID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_oSTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSSourceID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_oSSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oSAddress" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_oSAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oSLength" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_oSLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSCMDValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_oSCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSCMDReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_iSCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="oCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oSWriteData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_oSWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSWriteLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_oSWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSWriteValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_oSWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSWriteReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_iSWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="oWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iSReadData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_iSReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="oReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReadLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_iSReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="oReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReadValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_iSReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="oReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSReadReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_oSReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iSReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_iSReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="oReadyBusy"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_3_NFCInterface" NAME="M_DCL" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iMOpcode"/>
            <PORTMAP PHYSICAL="iMTargetID"/>
            <PORTMAP PHYSICAL="iMSourceID"/>
            <PORTMAP PHYSICAL="iMAddress"/>
            <PORTMAP PHYSICAL="iMLength"/>
            <PORTMAP PHYSICAL="iMCMDValid"/>
            <PORTMAP PHYSICAL="oMCMDReady"/>
            <PORTMAP PHYSICAL="iMWriteData"/>
            <PORTMAP PHYSICAL="iMWriteLast"/>
            <PORTMAP PHYSICAL="iMWriteValid"/>
            <PORTMAP PHYSICAL="oMWriteReady"/>
            <PORTMAP PHYSICAL="oMReadData"/>
            <PORTMAP PHYSICAL="oMReadLast"/>
            <PORTMAP PHYSICAL="oMReadValid"/>
            <PORTMAP PHYSICAL="iMReadReady"/>
            <PORTMAP PHYSICAL="oMReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="V2DCIClockConverter32_3_S_DCL" NAME="S_DCL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oSOpcode"/>
            <PORTMAP PHYSICAL="oSTargetID"/>
            <PORTMAP PHYSICAL="oSSourceID"/>
            <PORTMAP PHYSICAL="oSAddress"/>
            <PORTMAP PHYSICAL="oSLength"/>
            <PORTMAP PHYSICAL="oSCMDValid"/>
            <PORTMAP PHYSICAL="iSCMDReady"/>
            <PORTMAP PHYSICAL="oSWriteData"/>
            <PORTMAP PHYSICAL="oSWriteLast"/>
            <PORTMAP PHYSICAL="oSWriteValid"/>
            <PORTMAP PHYSICAL="iSWriteReady"/>
            <PORTMAP PHYSICAL="iSReadData"/>
            <PORTMAP PHYSICAL="iSReadLast"/>
            <PORTMAP PHYSICAL="iSReadValid"/>
            <PORTMAP PHYSICAL="oSReadReady"/>
            <PORTMAP PHYSICAL="iSReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2DCIClockConverter32_4" HWVERSION="1.0.6" INSTANCE="V2DCIClockConverter32_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2DCIClockConverter32" VLNV="ENCLab:ip:V2DCIClockConverter32:1.0.6">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="AdditionalSynchronizationStages" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2DCIClockConverter32_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iMClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iMOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iMTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iMSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iMAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iMLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_4_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_4_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iMWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_4_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_4_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_4_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oMReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_4_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_4_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_4_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="oReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oMReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oSOpcode" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_oSOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSTargetID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_oSTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSSourceID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_oSSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oSAddress" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_oSAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oSLength" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_oSLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSCMDValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_oSCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSCMDReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_iSCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="oCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oSWriteData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_oSWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSWriteLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_oSWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSWriteValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_oSWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSWriteReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_iSWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="oWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iSReadData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_iSReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="oReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReadLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_iSReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="oReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReadValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_iSReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="oReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSReadReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_oSReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iSReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_iSReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="oReadyBusy"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_4_NFCInterface" NAME="M_DCL" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iMOpcode"/>
            <PORTMAP PHYSICAL="iMTargetID"/>
            <PORTMAP PHYSICAL="iMSourceID"/>
            <PORTMAP PHYSICAL="iMAddress"/>
            <PORTMAP PHYSICAL="iMLength"/>
            <PORTMAP PHYSICAL="iMCMDValid"/>
            <PORTMAP PHYSICAL="oMCMDReady"/>
            <PORTMAP PHYSICAL="iMWriteData"/>
            <PORTMAP PHYSICAL="iMWriteLast"/>
            <PORTMAP PHYSICAL="iMWriteValid"/>
            <PORTMAP PHYSICAL="oMWriteReady"/>
            <PORTMAP PHYSICAL="oMReadData"/>
            <PORTMAP PHYSICAL="oMReadLast"/>
            <PORTMAP PHYSICAL="oMReadValid"/>
            <PORTMAP PHYSICAL="iMReadReady"/>
            <PORTMAP PHYSICAL="oMReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="V2DCIClockConverter32_4_S_DCL" NAME="S_DCL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oSOpcode"/>
            <PORTMAP PHYSICAL="oSTargetID"/>
            <PORTMAP PHYSICAL="oSSourceID"/>
            <PORTMAP PHYSICAL="oSAddress"/>
            <PORTMAP PHYSICAL="oSLength"/>
            <PORTMAP PHYSICAL="oSCMDValid"/>
            <PORTMAP PHYSICAL="iSCMDReady"/>
            <PORTMAP PHYSICAL="oSWriteData"/>
            <PORTMAP PHYSICAL="oSWriteLast"/>
            <PORTMAP PHYSICAL="oSWriteValid"/>
            <PORTMAP PHYSICAL="iSWriteReady"/>
            <PORTMAP PHYSICAL="iSReadData"/>
            <PORTMAP PHYSICAL="iSReadLast"/>
            <PORTMAP PHYSICAL="iSReadValid"/>
            <PORTMAP PHYSICAL="oSReadReady"/>
            <PORTMAP PHYSICAL="iSReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2DCIClockConverter32_5" HWVERSION="1.0.6" INSTANCE="V2DCIClockConverter32_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2DCIClockConverter32" VLNV="ENCLab:ip:V2DCIClockConverter32:1.0.6">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="AdditionalSynchronizationStages" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2DCIClockConverter32_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iMClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iMOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iMTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iMSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iMAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iMLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_5_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_5_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iMWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_5_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_5_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_5_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oMReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_5_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_5_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_5_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="oReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oMReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oSOpcode" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_oSOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSTargetID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_oSTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSSourceID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_oSSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oSAddress" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_oSAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oSLength" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_oSLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSCMDValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_oSCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSCMDReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_iSCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="oCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oSWriteData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_oSWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSWriteLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_oSWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSWriteValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_oSWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSWriteReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_iSWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="oWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iSReadData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_iSReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="oReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReadLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_iSReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="oReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReadValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_iSReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="oReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSReadReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_oSReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iSReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_iSReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="oReadyBusy"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_5_NFCInterface" NAME="M_DCL" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iMOpcode"/>
            <PORTMAP PHYSICAL="iMTargetID"/>
            <PORTMAP PHYSICAL="iMSourceID"/>
            <PORTMAP PHYSICAL="iMAddress"/>
            <PORTMAP PHYSICAL="iMLength"/>
            <PORTMAP PHYSICAL="iMCMDValid"/>
            <PORTMAP PHYSICAL="oMCMDReady"/>
            <PORTMAP PHYSICAL="iMWriteData"/>
            <PORTMAP PHYSICAL="iMWriteLast"/>
            <PORTMAP PHYSICAL="iMWriteValid"/>
            <PORTMAP PHYSICAL="oMWriteReady"/>
            <PORTMAP PHYSICAL="oMReadData"/>
            <PORTMAP PHYSICAL="oMReadLast"/>
            <PORTMAP PHYSICAL="oMReadValid"/>
            <PORTMAP PHYSICAL="iMReadReady"/>
            <PORTMAP PHYSICAL="oMReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="V2DCIClockConverter32_5_S_DCL" NAME="S_DCL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oSOpcode"/>
            <PORTMAP PHYSICAL="oSTargetID"/>
            <PORTMAP PHYSICAL="oSSourceID"/>
            <PORTMAP PHYSICAL="oSAddress"/>
            <PORTMAP PHYSICAL="oSLength"/>
            <PORTMAP PHYSICAL="oSCMDValid"/>
            <PORTMAP PHYSICAL="iSCMDReady"/>
            <PORTMAP PHYSICAL="oSWriteData"/>
            <PORTMAP PHYSICAL="oSWriteLast"/>
            <PORTMAP PHYSICAL="oSWriteValid"/>
            <PORTMAP PHYSICAL="iSWriteReady"/>
            <PORTMAP PHYSICAL="iSReadData"/>
            <PORTMAP PHYSICAL="iSReadLast"/>
            <PORTMAP PHYSICAL="iSReadValid"/>
            <PORTMAP PHYSICAL="oSReadReady"/>
            <PORTMAP PHYSICAL="iSReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2DCIClockConverter32_6" HWVERSION="1.0.6" INSTANCE="V2DCIClockConverter32_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2DCIClockConverter32" VLNV="ENCLab:ip:V2DCIClockConverter32:1.0.6">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="AdditionalSynchronizationStages" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2DCIClockConverter32_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iMClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iMOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iMTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iMSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iMAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iMLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_6_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_6_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iMWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_6_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_6_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_6_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oMReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_6_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_6_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_6_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="oReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oMReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oSOpcode" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_oSOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSTargetID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_oSTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSSourceID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_oSSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oSAddress" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_oSAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oSLength" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_oSLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSCMDValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_oSCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSCMDReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_iSCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="oCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oSWriteData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_oSWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSWriteLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_oSWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSWriteValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_oSWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSWriteReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_iSWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="oWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iSReadData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_iSReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="oReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReadLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_iSReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="oReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReadValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_iSReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="oReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSReadReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_oSReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iSReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_iSReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="oReadyBusy"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_6_NFCInterface" NAME="M_DCL" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iMOpcode"/>
            <PORTMAP PHYSICAL="iMTargetID"/>
            <PORTMAP PHYSICAL="iMSourceID"/>
            <PORTMAP PHYSICAL="iMAddress"/>
            <PORTMAP PHYSICAL="iMLength"/>
            <PORTMAP PHYSICAL="iMCMDValid"/>
            <PORTMAP PHYSICAL="oMCMDReady"/>
            <PORTMAP PHYSICAL="iMWriteData"/>
            <PORTMAP PHYSICAL="iMWriteLast"/>
            <PORTMAP PHYSICAL="iMWriteValid"/>
            <PORTMAP PHYSICAL="oMWriteReady"/>
            <PORTMAP PHYSICAL="oMReadData"/>
            <PORTMAP PHYSICAL="oMReadLast"/>
            <PORTMAP PHYSICAL="oMReadValid"/>
            <PORTMAP PHYSICAL="iMReadReady"/>
            <PORTMAP PHYSICAL="oMReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="V2DCIClockConverter32_6_S_DCL" NAME="S_DCL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oSOpcode"/>
            <PORTMAP PHYSICAL="oSTargetID"/>
            <PORTMAP PHYSICAL="oSSourceID"/>
            <PORTMAP PHYSICAL="oSAddress"/>
            <PORTMAP PHYSICAL="oSLength"/>
            <PORTMAP PHYSICAL="oSCMDValid"/>
            <PORTMAP PHYSICAL="iSCMDReady"/>
            <PORTMAP PHYSICAL="oSWriteData"/>
            <PORTMAP PHYSICAL="oSWriteLast"/>
            <PORTMAP PHYSICAL="oSWriteValid"/>
            <PORTMAP PHYSICAL="iSWriteReady"/>
            <PORTMAP PHYSICAL="iSReadData"/>
            <PORTMAP PHYSICAL="iSReadLast"/>
            <PORTMAP PHYSICAL="iSReadValid"/>
            <PORTMAP PHYSICAL="oSReadReady"/>
            <PORTMAP PHYSICAL="iSReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2DCIClockConverter32_7" HWVERSION="1.0.6" INSTANCE="V2DCIClockConverter32_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2DCIClockConverter32" VLNV="ENCLab:ip:V2DCIClockConverter32:1.0.6">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="AdditionalSynchronizationStages" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2DCIClockConverter32_7_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iMClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iMOpcode" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iMTargetID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iMSourceID" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iMAddress" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iMLength" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMCMDValid" SIGIS="undef" SIGNAME="Tiger4NSC_7_oCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMCMDReady" SIGIS="undef" SIGNAME="Tiger4NSC_7_iCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iMWriteData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_oWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMWriteLast" SIGIS="undef" SIGNAME="Tiger4NSC_7_oWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMWriteValid" SIGIS="undef" SIGNAME="Tiger4NSC_7_oWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMWriteReady" SIGIS="undef" SIGNAME="Tiger4NSC_7_iWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oMReadData" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMReadLast" SIGIS="undef" SIGNAME="Tiger4NSC_7_iReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oMReadValid" SIGIS="undef" SIGNAME="Tiger4NSC_7_iReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iMReadReady" SIGIS="undef" SIGNAME="Tiger4NSC_7_oReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="oReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oMReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_iReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="oSOpcode" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_oSOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSTargetID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_oSTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="4" NAME="oSSourceID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_oSSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oSAddress" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_oSAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="oSLength" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_oSLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSCMDValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_oSCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSCMDReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_iSCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="oCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oSWriteData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_oSWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSWriteLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_oSWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSWriteValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_oSWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSWriteReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_iSWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="oWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iSReadData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_iSReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="oReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReadLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_iSReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="oReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iSReadValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_iSReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="oReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oSReadReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_oSReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="iSReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_iSReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="oReadyBusy"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_7_NFCInterface" NAME="M_DCL" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iMOpcode"/>
            <PORTMAP PHYSICAL="iMTargetID"/>
            <PORTMAP PHYSICAL="iMSourceID"/>
            <PORTMAP PHYSICAL="iMAddress"/>
            <PORTMAP PHYSICAL="iMLength"/>
            <PORTMAP PHYSICAL="iMCMDValid"/>
            <PORTMAP PHYSICAL="oMCMDReady"/>
            <PORTMAP PHYSICAL="iMWriteData"/>
            <PORTMAP PHYSICAL="iMWriteLast"/>
            <PORTMAP PHYSICAL="iMWriteValid"/>
            <PORTMAP PHYSICAL="oMWriteReady"/>
            <PORTMAP PHYSICAL="oMReadData"/>
            <PORTMAP PHYSICAL="oMReadLast"/>
            <PORTMAP PHYSICAL="oMReadValid"/>
            <PORTMAP PHYSICAL="iMReadReady"/>
            <PORTMAP PHYSICAL="oMReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="V2DCIClockConverter32_7_S_DCL" NAME="S_DCL" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="oSOpcode"/>
            <PORTMAP PHYSICAL="oSTargetID"/>
            <PORTMAP PHYSICAL="oSSourceID"/>
            <PORTMAP PHYSICAL="oSAddress"/>
            <PORTMAP PHYSICAL="oSLength"/>
            <PORTMAP PHYSICAL="oSCMDValid"/>
            <PORTMAP PHYSICAL="iSCMDReady"/>
            <PORTMAP PHYSICAL="oSWriteData"/>
            <PORTMAP PHYSICAL="oSWriteLast"/>
            <PORTMAP PHYSICAL="oSWriteValid"/>
            <PORTMAP PHYSICAL="iSWriteReady"/>
            <PORTMAP PHYSICAL="iSReadData"/>
            <PORTMAP PHYSICAL="iSReadLast"/>
            <PORTMAP PHYSICAL="iSReadValid"/>
            <PORTMAP PHYSICAL="oSReadReady"/>
            <PORTMAP PHYSICAL="iSReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2NFC100DDR_0" HWVERSION="1.0.0" INSTANCE="V2NFC100DDR_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2NFC100DDR" VLNV="ENCLab:ip:V2NFC100DDR:1.0.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="IDelayValue" VALUE="13"/>
        <PARAMETER NAME="InputClockBufferType" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2NFC100DDR_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSystemClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iDelayRefClock" SIGIS="undef" SIGNAME="CH0MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH0MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iOutputDrivingClock" SIGIS="undef" SIGNAME="CH0MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH0MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iOpcode" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_oSOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="oSOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iTargetID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_oSTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="oSTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iSourceID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_oSSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="oSSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iAddress" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_oSAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="oSAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iLength" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_oSLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="oSLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_oSCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="oSCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_iSCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="iSCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iWriteData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_oSWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="oSWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_oSWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="oSWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_oSWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="oSWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_iSWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="iSWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oReadData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_iSReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="iSReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_iSReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="iSReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_iSReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="iSReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_oSReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="oSReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_0_iSReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="iSReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH0_DQS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH0_DQS_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH0_DQS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH0_DQS_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="IO_NAND_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH0_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH0_DQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="O_NAND_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH0_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_WE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH0_WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_RE_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH0_RE_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_RE_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH0_RE_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_ALE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH0_ALE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_CLE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH0_CLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="I_NAND_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH0_RB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I_NAND_CH0_RB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_0_O_NAND_WP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH0_WP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="V2DCIClockConverter32_0_S_DCL" NAME="NFCInterface" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iOpcode"/>
            <PORTMAP PHYSICAL="iTargetID"/>
            <PORTMAP PHYSICAL="iSourceID"/>
            <PORTMAP PHYSICAL="iAddress"/>
            <PORTMAP PHYSICAL="iLength"/>
            <PORTMAP PHYSICAL="iCMDValid"/>
            <PORTMAP PHYSICAL="oCMDReady"/>
            <PORTMAP PHYSICAL="iWriteData"/>
            <PORTMAP PHYSICAL="iWriteLast"/>
            <PORTMAP PHYSICAL="iWriteValid"/>
            <PORTMAP PHYSICAL="oWriteReady"/>
            <PORTMAP PHYSICAL="oReadData"/>
            <PORTMAP PHYSICAL="oReadLast"/>
            <PORTMAP PHYSICAL="oReadValid"/>
            <PORTMAP PHYSICAL="iReadReady"/>
            <PORTMAP PHYSICAL="oReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2NFC100DDR_1" HWVERSION="1.0.0" INSTANCE="V2NFC100DDR_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2NFC100DDR" VLNV="ENCLab:ip:V2NFC100DDR:1.0.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="IDelayValue" VALUE="13"/>
        <PARAMETER NAME="InputClockBufferType" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2NFC100DDR_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSystemClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iDelayRefClock" SIGIS="undef" SIGNAME="CH0MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH0MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iOutputDrivingClock" SIGIS="undef" SIGNAME="CH0MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH0MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iOpcode" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_oSOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="oSOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iTargetID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_oSTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="oSTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iSourceID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_oSSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="oSSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iAddress" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_oSAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="oSAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iLength" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_oSLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="oSLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_oSCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="oSCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_iSCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="iSCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iWriteData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_oSWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="oSWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_oSWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="oSWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_oSWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="oSWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_iSWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="iSWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oReadData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_iSReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="iSReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_iSReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="iSReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_iSReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="iSReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_oSReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="oSReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_1_iSReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="iSReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH1_DQS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH1_DQS_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH1_DQS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH1_DQS_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="IO_NAND_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH1_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH1_DQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="O_NAND_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH1_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_WE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH1_WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_RE_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH1_RE_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_RE_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH1_RE_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_ALE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH1_ALE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_CLE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH1_CLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="I_NAND_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH1_RB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I_NAND_CH1_RB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_1_O_NAND_WP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH1_WP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="V2DCIClockConverter32_1_S_DCL" NAME="NFCInterface" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iOpcode"/>
            <PORTMAP PHYSICAL="iTargetID"/>
            <PORTMAP PHYSICAL="iSourceID"/>
            <PORTMAP PHYSICAL="iAddress"/>
            <PORTMAP PHYSICAL="iLength"/>
            <PORTMAP PHYSICAL="iCMDValid"/>
            <PORTMAP PHYSICAL="oCMDReady"/>
            <PORTMAP PHYSICAL="iWriteData"/>
            <PORTMAP PHYSICAL="iWriteLast"/>
            <PORTMAP PHYSICAL="iWriteValid"/>
            <PORTMAP PHYSICAL="oWriteReady"/>
            <PORTMAP PHYSICAL="oReadData"/>
            <PORTMAP PHYSICAL="oReadLast"/>
            <PORTMAP PHYSICAL="oReadValid"/>
            <PORTMAP PHYSICAL="iReadReady"/>
            <PORTMAP PHYSICAL="oReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2NFC100DDR_2" HWVERSION="1.0.0" INSTANCE="V2NFC100DDR_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2NFC100DDR" VLNV="ENCLab:ip:V2NFC100DDR:1.0.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="IDelayValue" VALUE="13"/>
        <PARAMETER NAME="InputClockBufferType" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2NFC100DDR_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSystemClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iDelayRefClock" SIGIS="undef" SIGNAME="CH2MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH2MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iOutputDrivingClock" SIGIS="undef" SIGNAME="CH2MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH2MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iOpcode" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_oSOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="oSOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iTargetID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_oSTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="oSTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iSourceID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_oSSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="oSSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iAddress" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_oSAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="oSAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iLength" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_oSLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="oSLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_oSCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="oSCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_iSCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="iSCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iWriteData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_oSWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="oSWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_oSWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="oSWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_oSWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="oSWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_iSWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="iSWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oReadData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_iSReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="iSReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_iSReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="iSReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_iSReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="iSReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_oSReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="oSReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_2_iSReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="iSReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH2_DQS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH2_DQS_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH2_DQS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH2_DQS_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="IO_NAND_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH2_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH2_DQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="O_NAND_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH2_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_WE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH2_WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_RE_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH2_RE_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_RE_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH2_RE_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_ALE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH2_ALE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_CLE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH2_CLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="I_NAND_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH2_RB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I_NAND_CH2_RB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_2_O_NAND_WP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH2_WP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="V2DCIClockConverter32_2_S_DCL" NAME="NFCInterface" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iOpcode"/>
            <PORTMAP PHYSICAL="iTargetID"/>
            <PORTMAP PHYSICAL="iSourceID"/>
            <PORTMAP PHYSICAL="iAddress"/>
            <PORTMAP PHYSICAL="iLength"/>
            <PORTMAP PHYSICAL="iCMDValid"/>
            <PORTMAP PHYSICAL="oCMDReady"/>
            <PORTMAP PHYSICAL="iWriteData"/>
            <PORTMAP PHYSICAL="iWriteLast"/>
            <PORTMAP PHYSICAL="iWriteValid"/>
            <PORTMAP PHYSICAL="oWriteReady"/>
            <PORTMAP PHYSICAL="oReadData"/>
            <PORTMAP PHYSICAL="oReadLast"/>
            <PORTMAP PHYSICAL="oReadValid"/>
            <PORTMAP PHYSICAL="iReadReady"/>
            <PORTMAP PHYSICAL="oReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2NFC100DDR_3" HWVERSION="1.0.0" INSTANCE="V2NFC100DDR_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2NFC100DDR" VLNV="ENCLab:ip:V2NFC100DDR:1.0.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="IDelayValue" VALUE="13"/>
        <PARAMETER NAME="InputClockBufferType" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2NFC100DDR_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSystemClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iDelayRefClock" SIGIS="undef" SIGNAME="CH3MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH3MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iOutputDrivingClock" SIGIS="undef" SIGNAME="CH3MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH3MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iOpcode" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_oSOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="oSOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iTargetID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_oSTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="oSTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iSourceID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_oSSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="oSSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iAddress" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_oSAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="oSAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iLength" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_oSLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="oSLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_oSCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="oSCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_iSCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="iSCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iWriteData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_oSWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="oSWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_oSWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="oSWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_oSWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="oSWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_iSWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="iSWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oReadData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_iSReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="iSReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_iSReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="iSReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_iSReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="iSReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_oSReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="oSReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_3_iSReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="iSReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH3_DQS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH3_DQS_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH3_DQS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH3_DQS_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="IO_NAND_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH3_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH3_DQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="O_NAND_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH3_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_WE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH3_WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_RE_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH3_RE_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_RE_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH3_RE_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_ALE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH3_ALE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_CLE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH3_CLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="I_NAND_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH3_RB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I_NAND_CH3_RB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_3_O_NAND_WP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH3_WP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="V2DCIClockConverter32_3_S_DCL" NAME="NFCInterface" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iOpcode"/>
            <PORTMAP PHYSICAL="iTargetID"/>
            <PORTMAP PHYSICAL="iSourceID"/>
            <PORTMAP PHYSICAL="iAddress"/>
            <PORTMAP PHYSICAL="iLength"/>
            <PORTMAP PHYSICAL="iCMDValid"/>
            <PORTMAP PHYSICAL="oCMDReady"/>
            <PORTMAP PHYSICAL="iWriteData"/>
            <PORTMAP PHYSICAL="iWriteLast"/>
            <PORTMAP PHYSICAL="iWriteValid"/>
            <PORTMAP PHYSICAL="oWriteReady"/>
            <PORTMAP PHYSICAL="oReadData"/>
            <PORTMAP PHYSICAL="oReadLast"/>
            <PORTMAP PHYSICAL="oReadValid"/>
            <PORTMAP PHYSICAL="iReadReady"/>
            <PORTMAP PHYSICAL="oReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2NFC100DDR_4" HWVERSION="1.0.0" INSTANCE="V2NFC100DDR_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2NFC100DDR" VLNV="ENCLab:ip:V2NFC100DDR:1.0.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="IDelayValue" VALUE="13"/>
        <PARAMETER NAME="InputClockBufferType" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2NFC100DDR_4_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSystemClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iDelayRefClock" SIGIS="undef" SIGNAME="CH4MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH4MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iOutputDrivingClock" SIGIS="undef" SIGNAME="CH4MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH4MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iOpcode" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_oSOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="oSOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iTargetID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_oSTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="oSTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iSourceID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_oSSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="oSSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iAddress" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_oSAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="oSAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iLength" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_oSLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="oSLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_oSCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="oSCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_iSCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="iSCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iWriteData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_oSWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="oSWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_oSWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="oSWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_oSWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="oSWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_iSWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="iSWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oReadData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_iSReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="iSReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_iSReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="iSReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_iSReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="iSReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_oSReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="oSReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_4_iSReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="iSReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH4_DQS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH4_DQS_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH4_DQS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH4_DQS_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="IO_NAND_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH4_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH4_DQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="O_NAND_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH4_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_WE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH4_WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_RE_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH4_RE_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_RE_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH4_RE_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_ALE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH4_ALE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_CLE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH4_CLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="I_NAND_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH4_RB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I_NAND_CH4_RB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_4_O_NAND_WP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH4_WP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="V2DCIClockConverter32_4_S_DCL" NAME="NFCInterface" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iOpcode"/>
            <PORTMAP PHYSICAL="iTargetID"/>
            <PORTMAP PHYSICAL="iSourceID"/>
            <PORTMAP PHYSICAL="iAddress"/>
            <PORTMAP PHYSICAL="iLength"/>
            <PORTMAP PHYSICAL="iCMDValid"/>
            <PORTMAP PHYSICAL="oCMDReady"/>
            <PORTMAP PHYSICAL="iWriteData"/>
            <PORTMAP PHYSICAL="iWriteLast"/>
            <PORTMAP PHYSICAL="iWriteValid"/>
            <PORTMAP PHYSICAL="oWriteReady"/>
            <PORTMAP PHYSICAL="oReadData"/>
            <PORTMAP PHYSICAL="oReadLast"/>
            <PORTMAP PHYSICAL="oReadValid"/>
            <PORTMAP PHYSICAL="iReadReady"/>
            <PORTMAP PHYSICAL="oReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2NFC100DDR_5" HWVERSION="1.0.0" INSTANCE="V2NFC100DDR_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2NFC100DDR" VLNV="ENCLab:ip:V2NFC100DDR:1.0.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="IDelayValue" VALUE="13"/>
        <PARAMETER NAME="InputClockBufferType" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2NFC100DDR_4_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSystemClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iDelayRefClock" SIGIS="undef" SIGNAME="CH4MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH4MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iOutputDrivingClock" SIGIS="undef" SIGNAME="CH4MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH4MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iOpcode" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_oSOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="oSOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iTargetID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_oSTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="oSTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iSourceID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_oSSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="oSSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iAddress" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_oSAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="oSAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iLength" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_oSLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="oSLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_oSCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="oSCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_iSCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="iSCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iWriteData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_oSWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="oSWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_oSWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="oSWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_oSWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="oSWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_iSWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="iSWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oReadData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_iSReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="iSReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_iSReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="iSReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_iSReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="iSReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_oSReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="oSReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_5_iSReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="iSReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH5_DQS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH5_DQS_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH5_DQS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH5_DQS_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="IO_NAND_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH5_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH5_DQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="O_NAND_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH5_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_WE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH5_WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_RE_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH5_RE_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_RE_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH5_RE_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_ALE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH5_ALE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_CLE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH5_CLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="I_NAND_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH5_RB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I_NAND_CH5_RB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_5_O_NAND_WP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH5_WP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="V2DCIClockConverter32_5_S_DCL" NAME="NFCInterface" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iOpcode"/>
            <PORTMAP PHYSICAL="iTargetID"/>
            <PORTMAP PHYSICAL="iSourceID"/>
            <PORTMAP PHYSICAL="iAddress"/>
            <PORTMAP PHYSICAL="iLength"/>
            <PORTMAP PHYSICAL="iCMDValid"/>
            <PORTMAP PHYSICAL="oCMDReady"/>
            <PORTMAP PHYSICAL="iWriteData"/>
            <PORTMAP PHYSICAL="iWriteLast"/>
            <PORTMAP PHYSICAL="iWriteValid"/>
            <PORTMAP PHYSICAL="oWriteReady"/>
            <PORTMAP PHYSICAL="oReadData"/>
            <PORTMAP PHYSICAL="oReadLast"/>
            <PORTMAP PHYSICAL="oReadValid"/>
            <PORTMAP PHYSICAL="iReadReady"/>
            <PORTMAP PHYSICAL="oReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2NFC100DDR_6" HWVERSION="1.0.0" INSTANCE="V2NFC100DDR_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2NFC100DDR" VLNV="ENCLab:ip:V2NFC100DDR:1.0.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="IDelayValue" VALUE="13"/>
        <PARAMETER NAME="InputClockBufferType" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2NFC100DDR_5_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSystemClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iDelayRefClock" SIGIS="undef" SIGNAME="CH6MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH6MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iOutputDrivingClock" SIGIS="undef" SIGNAME="CH6MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH6MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iOpcode" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_oSOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="oSOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iTargetID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_oSTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="oSTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iSourceID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_oSSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="oSSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iAddress" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_oSAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="oSAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iLength" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_oSLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="oSLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_oSCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="oSCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_iSCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="iSCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iWriteData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_oSWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="oSWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_oSWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="oSWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_oSWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="oSWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_iSWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="iSWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oReadData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_iSReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="iSReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_iSReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="iSReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_iSReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="iSReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_oSReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="oSReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_6_iSReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="iSReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH6_DQS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH6_DQS_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH6_DQS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH6_DQS_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="IO_NAND_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH6_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH6_DQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="O_NAND_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH6_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_WE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH6_WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_RE_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH6_RE_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_RE_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH6_RE_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_ALE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH6_ALE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_CLE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH6_CLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="I_NAND_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH6_RB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I_NAND_CH6_RB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_6_O_NAND_WP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH6_WP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="V2DCIClockConverter32_6_S_DCL" NAME="NFCInterface" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iOpcode"/>
            <PORTMAP PHYSICAL="iTargetID"/>
            <PORTMAP PHYSICAL="iSourceID"/>
            <PORTMAP PHYSICAL="iAddress"/>
            <PORTMAP PHYSICAL="iLength"/>
            <PORTMAP PHYSICAL="iCMDValid"/>
            <PORTMAP PHYSICAL="oCMDReady"/>
            <PORTMAP PHYSICAL="iWriteData"/>
            <PORTMAP PHYSICAL="iWriteLast"/>
            <PORTMAP PHYSICAL="iWriteValid"/>
            <PORTMAP PHYSICAL="oWriteReady"/>
            <PORTMAP PHYSICAL="oReadData"/>
            <PORTMAP PHYSICAL="oReadLast"/>
            <PORTMAP PHYSICAL="oReadValid"/>
            <PORTMAP PHYSICAL="iReadReady"/>
            <PORTMAP PHYSICAL="oReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/V2NFC100DDR_7" HWVERSION="1.0.0" INSTANCE="V2NFC100DDR_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="V2NFC100DDR" VLNV="ENCLab:ip:V2NFC100DDR:1.0.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="NumberOfWays" VALUE="8"/>
        <PARAMETER NAME="IDelayValue" VALUE="13"/>
        <PARAMETER NAME="InputClockBufferType" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_V2NFC100DDR_6_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="iSystemClock" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iDelayRefClock" SIGIS="undef" SIGNAME="CH7MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH7MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iOutputDrivingClock" SIGIS="undef" SIGNAME="CH7MMCMC1H200_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH7MMCMC1H200" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReset" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="iOpcode" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_oSOpcode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="oSOpcode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iTargetID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_oSTargetID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="oSTargetID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="4" NAME="iSourceID" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_oSSourceID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="oSSourceID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iAddress" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_oSAddress">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="oSAddress"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="iLength" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_oSLength">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="oSLength"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iCMDValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_oSCMDValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="oSCMDValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oCMDReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_iSCMDReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="iSCMDReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="iWriteData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_oSWriteData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="oSWriteData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_oSWriteLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="oSWriteLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iWriteValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_oSWriteValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="oSWriteValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oWriteReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_iSWriteReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="iSWriteReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="oReadData" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_iSReadData">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="iSReadData"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadLast" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_iSReadLast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="iSReadLast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="oReadValid" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_iSReadValid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="iSReadValid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="iReadReady" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_oSReadReady">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="oSReadReady"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="oReadyBusy" RIGHT="0" SIGIS="undef" SIGNAME="V2DCIClockConverter32_7_iSReadyBusy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="iSReadyBusy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_P" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH7_DQS_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH7_DQS_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="IO_NAND_DQS_N" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH7_DQS_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH7_DQS_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="7" NAME="IO_NAND_DQ" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_IO_NAND_CH7_DQ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="IO_NAND_CH7_DQ"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="O_NAND_CE" RIGHT="0" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_CE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH7_CE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WE" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_WE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH7_WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_P" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_RE_P">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH7_RE_P"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_RE_N" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_RE_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH7_RE_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_ALE" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_ALE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH7_ALE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_CLE" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_CLE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH7_CLE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="I_NAND_RB" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_I_NAND_CH7_RB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="I_NAND_CH7_RB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="O_NAND_WP" SIGIS="undef" SIGNAME="V2NFC100DDR_7_O_NAND_WP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="O_NAND_CH7_WP"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="V2DCIClockConverter32_7_S_DCL" NAME="NFCInterface" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="iOpcode"/>
            <PORTMAP PHYSICAL="iTargetID"/>
            <PORTMAP PHYSICAL="iSourceID"/>
            <PORTMAP PHYSICAL="iAddress"/>
            <PORTMAP PHYSICAL="iLength"/>
            <PORTMAP PHYSICAL="iCMDValid"/>
            <PORTMAP PHYSICAL="oCMDReady"/>
            <PORTMAP PHYSICAL="iWriteData"/>
            <PORTMAP PHYSICAL="iWriteLast"/>
            <PORTMAP PHYSICAL="iWriteValid"/>
            <PORTMAP PHYSICAL="oWriteReady"/>
            <PORTMAP PHYSICAL="oReadData"/>
            <PORTMAP PHYSICAL="oReadLast"/>
            <PORTMAP PHYSICAL="oReadValid"/>
            <PORTMAP PHYSICAL="iReadReady"/>
            <PORTMAP PHYSICAL="oReadyBusy"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_bram_ctrl_0" HWVERSION="4.0" INSTANCE="axi_bram_ctrl_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_axi_bram_ctrl_0_0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x80000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x80001FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="PS_FCLK_CLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_2" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M01_AXI" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_bram_ctrl_1" HWVERSION="4.0" INSTANCE="axi_bram_ctrl_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_axi_bram_ctrl_0_1"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x80000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x80001FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="PS_FCLK_CLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_2" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="GPIC1_M01_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_0" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="GPIC1_M01_AXI" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_1_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_bram_ctrl_2" HWVERSION="4.0" INSTANCE="axi_bram_ctrl_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_axi_bram_ctrl_2_0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x80010000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x80011FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="PS_FCLK_CLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_2" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="rsta"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="clka"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="wea"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="addra"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="dina"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="douta"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_interconnect_1_M01_AXI" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_2_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_bram_ctrl_3" HWVERSION="4.0" INSTANCE="axi_bram_ctrl_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY_CNTLR" MODTYPE="axi_bram_ctrl" VLNV="xilinx.com:ip:axi_bram_ctrl:4.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_bram_ctrl;v=v4_0;d=pg078-axi-bram-ctrl.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_BRAM_INST_MODE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="C_MEMORY_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="C_BRAM_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="C_S_AXI_PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="C_S_AXI_SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="C_SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_S_AXI_CTRL_ADDR_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_S_AXI_CTRL_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_ECC" VALUE="0"/>
        <PARAMETER NAME="C_ECC_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="C_ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="12"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="0"/>
        <PARAMETER NAME="SINGLE_PORT_BRAM" VALUE="1"/>
        <PARAMETER NAME="ECC_TYPE" VALUE="Hamming"/>
        <PARAMETER NAME="USE_ECC" VALUE="0"/>
        <PARAMETER NAME="FAULT_INJECT" VALUE="0"/>
        <PARAMETER NAME="ECC_ONOFF_RESET_VALUE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_axi_bram_ctrl_3_0"/>
        <PARAMETER NAME="BMG_INSTANCE" VALUE="EXTERNAL"/>
        <PARAMETER NAME="MEM_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
        <PARAMETER NAME="EDK_SPECIAL" VALUE="BRAM_CTRL"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x80010000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x80011FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="s_axi_aclk" SIGIS="clk" SIGNAME="PS_FCLK_CLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_aresetn" SIGIS="rst" SIGNAME="proc_sys_reset_2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_2" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_awid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awlock" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_bid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_arid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="12" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arlock" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_rid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="GPIC1_M02_AXI_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_AXI_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_rst_a" SIGIS="undef" SIGNAME="axi_bram_ctrl_3_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="rstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_clk_a" SIGIS="undef" SIGNAME="axi_bram_ctrl_3_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="clkb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="bram_en_a" SIGIS="undef" SIGNAME="axi_bram_ctrl_3_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="enb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="bram_we_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_3_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="web"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="bram_addr_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_3_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="addrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="bram_wrdata_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_3_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="dinb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="bram_rddata_a" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_3_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="blk_mem_gen_1" PORT="doutb"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="GPIC1_M02_AXI" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="s_axi_araddr"/>
            <PORTMAP PHYSICAL="s_axi_arburst"/>
            <PORTMAP PHYSICAL="s_axi_arcache"/>
            <PORTMAP PHYSICAL="s_axi_arid"/>
            <PORTMAP PHYSICAL="s_axi_arlen"/>
            <PORTMAP PHYSICAL="s_axi_arlock"/>
            <PORTMAP PHYSICAL="s_axi_arprot"/>
            <PORTMAP PHYSICAL="s_axi_arready"/>
            <PORTMAP PHYSICAL="s_axi_arsize"/>
            <PORTMAP PHYSICAL="s_axi_arvalid"/>
            <PORTMAP PHYSICAL="s_axi_awaddr"/>
            <PORTMAP PHYSICAL="s_axi_awburst"/>
            <PORTMAP PHYSICAL="s_axi_awcache"/>
            <PORTMAP PHYSICAL="s_axi_awid"/>
            <PORTMAP PHYSICAL="s_axi_awlen"/>
            <PORTMAP PHYSICAL="s_axi_awlock"/>
            <PORTMAP PHYSICAL="s_axi_awprot"/>
            <PORTMAP PHYSICAL="s_axi_awready"/>
            <PORTMAP PHYSICAL="s_axi_awsize"/>
            <PORTMAP PHYSICAL="s_axi_awvalid"/>
            <PORTMAP PHYSICAL="s_axi_bid"/>
            <PORTMAP PHYSICAL="s_axi_bready"/>
            <PORTMAP PHYSICAL="s_axi_bresp"/>
            <PORTMAP PHYSICAL="s_axi_bvalid"/>
            <PORTMAP PHYSICAL="s_axi_rdata"/>
            <PORTMAP PHYSICAL="s_axi_rid"/>
            <PORTMAP PHYSICAL="s_axi_rlast"/>
            <PORTMAP PHYSICAL="s_axi_rready"/>
            <PORTMAP PHYSICAL="s_axi_rresp"/>
            <PORTMAP PHYSICAL="s_axi_rvalid"/>
            <PORTMAP PHYSICAL="s_axi_wdata"/>
            <PORTMAP PHYSICAL="s_axi_wlast"/>
            <PORTMAP PHYSICAL="s_axi_wready"/>
            <PORTMAP PHYSICAL="s_axi_wstrb"/>
            <PORTMAP PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_3_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="INITIATOR">
          <PORTMAPS>
            <PORTMAP PHYSICAL="bram_addr_a"/>
            <PORTMAP PHYSICAL="bram_clk_a"/>
            <PORTMAP PHYSICAL="bram_wrdata_a"/>
            <PORTMAP PHYSICAL="bram_rddata_a"/>
            <PORTMAP PHYSICAL="bram_en_a"/>
            <PORTMAP PHYSICAL="bram_rst_a"/>
            <PORTMAP PHYSICAL="bram_we_a"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_interconnect_0" HWVERSION="2.1" INSTANCE="axi_interconnect_0" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="4"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="STRATEGY" VALUE="2"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="1"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_axi_interconnect_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_3_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_3" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_3_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_3" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_2" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S02_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S03_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="Tiger4NSC_0_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="D_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="Tiger4NSC_1_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="D_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef" SIGNAME="Tiger4NSC_2_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="D_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awvalid" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_awready" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wlast" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wvalid" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_wready" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_bvalid" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_bready" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arvalid" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_arready" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rlast" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rvalid" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_rready" SIGIS="undef" SIGNAME="Tiger4NSC_3_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="D_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP0_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_WSTRB"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_0_D_AXI" NAME="S00_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_awready"/>
            <PORTMAP PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_wready"/>
            <PORTMAP PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_bready"/>
            <PORTMAP PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_arready"/>
            <PORTMAP PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" NAME="M00_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M00_AXI_arready"/>
            <PORTMAP PHYSICAL="M00_AXI_awready"/>
            <PORTMAP PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_wready"/>
            <PORTMAP PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP PHYSICAL="M00_AXI_bid"/>
            <PORTMAP PHYSICAL="M00_AXI_rid"/>
            <PORTMAP PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_bready"/>
            <PORTMAP PHYSICAL="M00_AXI_rready"/>
            <PORTMAP PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP PHYSICAL="M00_AXI_arid"/>
            <PORTMAP PHYSICAL="M00_AXI_awid"/>
            <PORTMAP PHYSICAL="M00_AXI_wid"/>
            <PORTMAP PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP PHYSICAL="M00_AXI_wstrb"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M01_AXI" NAME="M01_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP PHYSICAL="M01_AXI_arready"/>
            <PORTMAP PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP PHYSICAL="M01_AXI_awready"/>
            <PORTMAP PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_bready"/>
            <PORTMAP PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP PHYSICAL="M01_AXI_rready"/>
            <PORTMAP PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP PHYSICAL="M01_AXI_wready"/>
            <PORTMAP PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_1_D_AXI" NAME="S01_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_awready"/>
            <PORTMAP PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_wready"/>
            <PORTMAP PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_bready"/>
            <PORTMAP PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_arready"/>
            <PORTMAP PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_2_D_AXI" NAME="S02_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S02_AXI_awready"/>
            <PORTMAP PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S02_AXI_wready"/>
            <PORTMAP PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S02_AXI_bready"/>
            <PORTMAP PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S02_AXI_arready"/>
            <PORTMAP PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_3_D_AXI" NAME="S03_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S03_AXI_awready"/>
            <PORTMAP PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP PHYSICAL="S03_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S03_AXI_wready"/>
            <PORTMAP PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S03_AXI_bready"/>
            <PORTMAP PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S03_AXI_arready"/>
            <PORTMAP PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/axi_interconnect_1" HWVERSION="2.1" INSTANCE="axi_interconnect_1" IPTYPE="BUS" IS_ENABLE="1" MODCLASS="BUS" MODTYPE="axi_interconnect" VLNV="xilinx.com:ip:axi_interconnect:2.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v2_1;d=pg059-axi-interconnect.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="NUM_SI" VALUE="4"/>
        <PARAMETER NAME="NUM_MI" VALUE="2"/>
        <PARAMETER NAME="STRATEGY" VALUE="2"/>
        <PARAMETER NAME="ENABLE_ADVANCED_OPTIONS" VALUE="1"/>
        <PARAMETER NAME="ENABLE_PROTOCOL_CHECKERS" VALUE="0"/>
        <PARAMETER NAME="XBAR_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="PCHK_WAITS" VALUE="0"/>
        <PARAMETER NAME="PCHK_MAX_RD_BURSTS" VALUE="2"/>
        <PARAMETER NAME="PCHK_MAX_WR_BURSTS" VALUE="2"/>
        <PARAMETER NAME="SYNCHRONIZATION_STAGES" VALUE="2"/>
        <PARAMETER NAME="M00_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="M02_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="M00_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="M01_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M02_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M03_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M16_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M17_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M18_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M19_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M20_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M21_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M22_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M23_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M24_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M25_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M26_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M27_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M28_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M29_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M30_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M31_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M32_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M33_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M34_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M35_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M36_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M37_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M38_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M39_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M40_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M41_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M42_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M43_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M44_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M45_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M46_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M47_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M48_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M49_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M50_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M51_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M52_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M53_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M54_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M55_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M56_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M57_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M58_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M59_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M60_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M61_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M62_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M63_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S01_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S02_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S03_HAS_REGSLICE" VALUE="1"/>
        <PARAMETER NAME="S04_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_REGSLICE" VALUE="0"/>
        <PARAMETER NAME="S00_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S01_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S02_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S03_HAS_DATA_FIFO" VALUE="2"/>
        <PARAMETER NAME="S04_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S05_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S06_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S07_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S08_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S09_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S10_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S11_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S12_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S13_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S14_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="S15_HAS_DATA_FIFO" VALUE="0"/>
        <PARAMETER NAME="M00_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M01_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M02_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M03_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M04_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M05_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M06_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M07_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M08_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M09_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M10_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M11_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M12_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M13_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M14_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M15_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M16_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M17_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M18_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M19_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M20_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M21_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M22_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M23_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M24_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M25_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M26_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M27_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M28_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M29_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M30_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M31_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M32_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M33_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M34_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M35_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M36_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M37_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M38_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M39_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M40_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M41_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M42_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M43_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M44_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M45_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M46_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M47_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M48_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M49_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M50_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M51_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M52_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M53_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M54_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M55_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M56_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M57_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M58_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M59_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M60_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M61_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M62_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M63_ISSUANCE" VALUE="0"/>
        <PARAMETER NAME="M00_SECURE" VALUE="0"/>
        <PARAMETER NAME="M01_SECURE" VALUE="0"/>
        <PARAMETER NAME="M02_SECURE" VALUE="0"/>
        <PARAMETER NAME="M03_SECURE" VALUE="0"/>
        <PARAMETER NAME="M04_SECURE" VALUE="0"/>
        <PARAMETER NAME="M05_SECURE" VALUE="0"/>
        <PARAMETER NAME="M06_SECURE" VALUE="0"/>
        <PARAMETER NAME="M07_SECURE" VALUE="0"/>
        <PARAMETER NAME="M08_SECURE" VALUE="0"/>
        <PARAMETER NAME="M09_SECURE" VALUE="0"/>
        <PARAMETER NAME="M10_SECURE" VALUE="0"/>
        <PARAMETER NAME="M11_SECURE" VALUE="0"/>
        <PARAMETER NAME="M12_SECURE" VALUE="0"/>
        <PARAMETER NAME="M13_SECURE" VALUE="0"/>
        <PARAMETER NAME="M14_SECURE" VALUE="0"/>
        <PARAMETER NAME="M15_SECURE" VALUE="0"/>
        <PARAMETER NAME="M16_SECURE" VALUE="0"/>
        <PARAMETER NAME="M17_SECURE" VALUE="0"/>
        <PARAMETER NAME="M18_SECURE" VALUE="0"/>
        <PARAMETER NAME="M19_SECURE" VALUE="0"/>
        <PARAMETER NAME="M20_SECURE" VALUE="0"/>
        <PARAMETER NAME="M21_SECURE" VALUE="0"/>
        <PARAMETER NAME="M22_SECURE" VALUE="0"/>
        <PARAMETER NAME="M23_SECURE" VALUE="0"/>
        <PARAMETER NAME="M24_SECURE" VALUE="0"/>
        <PARAMETER NAME="M25_SECURE" VALUE="0"/>
        <PARAMETER NAME="M26_SECURE" VALUE="0"/>
        <PARAMETER NAME="M27_SECURE" VALUE="0"/>
        <PARAMETER NAME="M28_SECURE" VALUE="0"/>
        <PARAMETER NAME="M29_SECURE" VALUE="0"/>
        <PARAMETER NAME="M30_SECURE" VALUE="0"/>
        <PARAMETER NAME="M31_SECURE" VALUE="0"/>
        <PARAMETER NAME="M32_SECURE" VALUE="0"/>
        <PARAMETER NAME="M33_SECURE" VALUE="0"/>
        <PARAMETER NAME="M34_SECURE" VALUE="0"/>
        <PARAMETER NAME="M35_SECURE" VALUE="0"/>
        <PARAMETER NAME="M36_SECURE" VALUE="0"/>
        <PARAMETER NAME="M37_SECURE" VALUE="0"/>
        <PARAMETER NAME="M38_SECURE" VALUE="0"/>
        <PARAMETER NAME="M39_SECURE" VALUE="0"/>
        <PARAMETER NAME="M40_SECURE" VALUE="0"/>
        <PARAMETER NAME="M41_SECURE" VALUE="0"/>
        <PARAMETER NAME="M42_SECURE" VALUE="0"/>
        <PARAMETER NAME="M43_SECURE" VALUE="0"/>
        <PARAMETER NAME="M44_SECURE" VALUE="0"/>
        <PARAMETER NAME="M45_SECURE" VALUE="0"/>
        <PARAMETER NAME="M46_SECURE" VALUE="0"/>
        <PARAMETER NAME="M47_SECURE" VALUE="0"/>
        <PARAMETER NAME="M48_SECURE" VALUE="0"/>
        <PARAMETER NAME="M49_SECURE" VALUE="0"/>
        <PARAMETER NAME="M50_SECURE" VALUE="0"/>
        <PARAMETER NAME="M51_SECURE" VALUE="0"/>
        <PARAMETER NAME="M52_SECURE" VALUE="0"/>
        <PARAMETER NAME="M53_SECURE" VALUE="0"/>
        <PARAMETER NAME="M54_SECURE" VALUE="0"/>
        <PARAMETER NAME="M55_SECURE" VALUE="0"/>
        <PARAMETER NAME="M56_SECURE" VALUE="0"/>
        <PARAMETER NAME="M57_SECURE" VALUE="0"/>
        <PARAMETER NAME="M58_SECURE" VALUE="0"/>
        <PARAMETER NAME="M59_SECURE" VALUE="0"/>
        <PARAMETER NAME="M60_SECURE" VALUE="0"/>
        <PARAMETER NAME="M61_SECURE" VALUE="0"/>
        <PARAMETER NAME="M62_SECURE" VALUE="0"/>
        <PARAMETER NAME="M63_SECURE" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_axi_interconnect_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="BUS"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_3_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_3" PORT="interconnect_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S00_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="M00_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M00_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_3_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_3" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="M01_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="M01_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_2" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S01_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S01_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S02_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S02_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S03_ACLK" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="S03_ARESETN" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="peripheral_aresetn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_awvalid" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_awready" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wlast" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_wvalid" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_wready" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_bvalid" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_bready" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_arvalid" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_arready" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rlast" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S00_AXI_rvalid" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S00_AXI_rready" SIGIS="undef" SIGNAME="Tiger4NSC_4_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="D_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_awvalid" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_awready" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wlast" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_wvalid" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_wready" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_bvalid" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_bready" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_arvalid" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_arready" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rlast" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S01_AXI_rvalid" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S01_AXI_rready" SIGIS="undef" SIGNAME="Tiger4NSC_5_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="D_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_awvalid" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_awready" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wlast" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_wvalid" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_wready" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_bvalid" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_bready" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S02_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S02_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S02_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S02_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S02_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_arvalid" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_arready" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S02_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S02_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rlast" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S02_AXI_rvalid" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S02_AXI_rready" SIGIS="undef" SIGNAME="Tiger4NSC_6_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="D_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_awvalid" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_awready" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wlast" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_wvalid" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_wready" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_bvalid" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_bready" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="S03_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="S03_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="S03_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="S03_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="S03_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_arvalid" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_arready" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="S03_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="S03_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rlast" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S03_AXI_rvalid" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S03_AXI_rready" SIGIS="undef" SIGNAME="Tiger4NSC_7_D_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="D_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M01_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_arready" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_arvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="M01_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M01_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M01_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="M01_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_awready" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M01_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_awvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_bready" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_bvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="M01_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_rready" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M01_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_rvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M01_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wlast" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M01_AXI_wready" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M01_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M01_AXI_wvalid" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_s_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_arready" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_awready" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_bvalid" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rlast" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_RLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_RLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_rvalid" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M00_AXI_wready" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bresp" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rresp" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_bid" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_BID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_BID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="M00_AXI_rid" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_RID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_RID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="M00_AXI_rdata" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_arvalid" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_awvalid" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_bready" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_rready" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wlast" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_WLAST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_WLAST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M00_AXI_wvalid" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arburst" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_ARBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_ARBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arlock" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_ARLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_ARLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arsize" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_ARSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_ARSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awburst" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_AWBURST">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_AWBURST"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awlock" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_AWLOCK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_AWLOCK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awsize" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_AWSIZE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_AWSIZE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_arprot" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_ARPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_ARPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="M00_AXI_awprot" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_AWPROT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_AWPROT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_araddr" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="M00_AXI_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arcache" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_ARCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_ARCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arlen" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_ARLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_ARLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_arqos" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_ARQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_ARQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awcache" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_AWCACHE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_AWCACHE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awlen" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_AWLEN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_AWLEN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="M00_AXI_awqos" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_AWQOS">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_AWQOS"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_arid" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_ARID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_ARID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_awid" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_AWID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_AWID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="M00_AXI_wid" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_WID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_WID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="M00_AXI_wdata" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="M00_AXI_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="PS_S_AXI_HP1_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_WSTRB"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="Tiger4NSC_4_D_AXI" NAME="S00_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S00_AXI_awlen"/>
            <PORTMAP PHYSICAL="S00_AXI_awsize"/>
            <PORTMAP PHYSICAL="S00_AXI_awburst"/>
            <PORTMAP PHYSICAL="S00_AXI_awcache"/>
            <PORTMAP PHYSICAL="S00_AXI_awprot"/>
            <PORTMAP PHYSICAL="S00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_awready"/>
            <PORTMAP PHYSICAL="S00_AXI_wdata"/>
            <PORTMAP PHYSICAL="S00_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S00_AXI_wlast"/>
            <PORTMAP PHYSICAL="S00_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_wready"/>
            <PORTMAP PHYSICAL="S00_AXI_bresp"/>
            <PORTMAP PHYSICAL="S00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_bready"/>
            <PORTMAP PHYSICAL="S00_AXI_araddr"/>
            <PORTMAP PHYSICAL="S00_AXI_arlen"/>
            <PORTMAP PHYSICAL="S00_AXI_arsize"/>
            <PORTMAP PHYSICAL="S00_AXI_arburst"/>
            <PORTMAP PHYSICAL="S00_AXI_arcache"/>
            <PORTMAP PHYSICAL="S00_AXI_arprot"/>
            <PORTMAP PHYSICAL="S00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_arready"/>
            <PORTMAP PHYSICAL="S00_AXI_rdata"/>
            <PORTMAP PHYSICAL="S00_AXI_rresp"/>
            <PORTMAP PHYSICAL="S00_AXI_rlast"/>
            <PORTMAP PHYSICAL="S00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S00_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_1_M00_AXI" NAME="M00_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M00_AXI_arready"/>
            <PORTMAP PHYSICAL="M00_AXI_awready"/>
            <PORTMAP PHYSICAL="M00_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_rlast"/>
            <PORTMAP PHYSICAL="M00_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_wready"/>
            <PORTMAP PHYSICAL="M00_AXI_bresp"/>
            <PORTMAP PHYSICAL="M00_AXI_rresp"/>
            <PORTMAP PHYSICAL="M00_AXI_bid"/>
            <PORTMAP PHYSICAL="M00_AXI_rid"/>
            <PORTMAP PHYSICAL="M00_AXI_rdata"/>
            <PORTMAP PHYSICAL="M00_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_bready"/>
            <PORTMAP PHYSICAL="M00_AXI_rready"/>
            <PORTMAP PHYSICAL="M00_AXI_wlast"/>
            <PORTMAP PHYSICAL="M00_AXI_wvalid"/>
            <PORTMAP PHYSICAL="M00_AXI_arburst"/>
            <PORTMAP PHYSICAL="M00_AXI_arlock"/>
            <PORTMAP PHYSICAL="M00_AXI_arsize"/>
            <PORTMAP PHYSICAL="M00_AXI_awburst"/>
            <PORTMAP PHYSICAL="M00_AXI_awlock"/>
            <PORTMAP PHYSICAL="M00_AXI_awsize"/>
            <PORTMAP PHYSICAL="M00_AXI_arprot"/>
            <PORTMAP PHYSICAL="M00_AXI_awprot"/>
            <PORTMAP PHYSICAL="M00_AXI_araddr"/>
            <PORTMAP PHYSICAL="M00_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M00_AXI_arcache"/>
            <PORTMAP PHYSICAL="M00_AXI_arlen"/>
            <PORTMAP PHYSICAL="M00_AXI_arqos"/>
            <PORTMAP PHYSICAL="M00_AXI_awcache"/>
            <PORTMAP PHYSICAL="M00_AXI_awlen"/>
            <PORTMAP PHYSICAL="M00_AXI_awqos"/>
            <PORTMAP PHYSICAL="M00_AXI_arid"/>
            <PORTMAP PHYSICAL="M00_AXI_awid"/>
            <PORTMAP PHYSICAL="M00_AXI_wid"/>
            <PORTMAP PHYSICAL="M00_AXI_wdata"/>
            <PORTMAP PHYSICAL="M00_AXI_wstrb"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_1_M01_AXI" NAME="M01_AXI" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M01_AXI_araddr"/>
            <PORTMAP PHYSICAL="M01_AXI_arburst"/>
            <PORTMAP PHYSICAL="M01_AXI_arcache"/>
            <PORTMAP PHYSICAL="M01_AXI_arlen"/>
            <PORTMAP PHYSICAL="M01_AXI_arlock"/>
            <PORTMAP PHYSICAL="M01_AXI_arprot"/>
            <PORTMAP PHYSICAL="M01_AXI_arready"/>
            <PORTMAP PHYSICAL="M01_AXI_arsize"/>
            <PORTMAP PHYSICAL="M01_AXI_arvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_awaddr"/>
            <PORTMAP PHYSICAL="M01_AXI_awburst"/>
            <PORTMAP PHYSICAL="M01_AXI_awcache"/>
            <PORTMAP PHYSICAL="M01_AXI_awlen"/>
            <PORTMAP PHYSICAL="M01_AXI_awlock"/>
            <PORTMAP PHYSICAL="M01_AXI_awprot"/>
            <PORTMAP PHYSICAL="M01_AXI_awready"/>
            <PORTMAP PHYSICAL="M01_AXI_awsize"/>
            <PORTMAP PHYSICAL="M01_AXI_awvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_bready"/>
            <PORTMAP PHYSICAL="M01_AXI_bresp"/>
            <PORTMAP PHYSICAL="M01_AXI_bvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_rdata"/>
            <PORTMAP PHYSICAL="M01_AXI_rlast"/>
            <PORTMAP PHYSICAL="M01_AXI_rready"/>
            <PORTMAP PHYSICAL="M01_AXI_rresp"/>
            <PORTMAP PHYSICAL="M01_AXI_rvalid"/>
            <PORTMAP PHYSICAL="M01_AXI_wdata"/>
            <PORTMAP PHYSICAL="M01_AXI_wlast"/>
            <PORTMAP PHYSICAL="M01_AXI_wready"/>
            <PORTMAP PHYSICAL="M01_AXI_wstrb"/>
            <PORTMAP PHYSICAL="M01_AXI_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_5_D_AXI" NAME="S01_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S01_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S01_AXI_awlen"/>
            <PORTMAP PHYSICAL="S01_AXI_awsize"/>
            <PORTMAP PHYSICAL="S01_AXI_awburst"/>
            <PORTMAP PHYSICAL="S01_AXI_awcache"/>
            <PORTMAP PHYSICAL="S01_AXI_awprot"/>
            <PORTMAP PHYSICAL="S01_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_awready"/>
            <PORTMAP PHYSICAL="S01_AXI_wdata"/>
            <PORTMAP PHYSICAL="S01_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S01_AXI_wlast"/>
            <PORTMAP PHYSICAL="S01_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_wready"/>
            <PORTMAP PHYSICAL="S01_AXI_bresp"/>
            <PORTMAP PHYSICAL="S01_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_bready"/>
            <PORTMAP PHYSICAL="S01_AXI_araddr"/>
            <PORTMAP PHYSICAL="S01_AXI_arlen"/>
            <PORTMAP PHYSICAL="S01_AXI_arsize"/>
            <PORTMAP PHYSICAL="S01_AXI_arburst"/>
            <PORTMAP PHYSICAL="S01_AXI_arcache"/>
            <PORTMAP PHYSICAL="S01_AXI_arprot"/>
            <PORTMAP PHYSICAL="S01_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_arready"/>
            <PORTMAP PHYSICAL="S01_AXI_rdata"/>
            <PORTMAP PHYSICAL="S01_AXI_rresp"/>
            <PORTMAP PHYSICAL="S01_AXI_rlast"/>
            <PORTMAP PHYSICAL="S01_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S01_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_6_D_AXI" NAME="S02_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S02_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S02_AXI_awlen"/>
            <PORTMAP PHYSICAL="S02_AXI_awsize"/>
            <PORTMAP PHYSICAL="S02_AXI_awburst"/>
            <PORTMAP PHYSICAL="S02_AXI_awcache"/>
            <PORTMAP PHYSICAL="S02_AXI_awprot"/>
            <PORTMAP PHYSICAL="S02_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S02_AXI_awready"/>
            <PORTMAP PHYSICAL="S02_AXI_wdata"/>
            <PORTMAP PHYSICAL="S02_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S02_AXI_wlast"/>
            <PORTMAP PHYSICAL="S02_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S02_AXI_wready"/>
            <PORTMAP PHYSICAL="S02_AXI_bresp"/>
            <PORTMAP PHYSICAL="S02_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S02_AXI_bready"/>
            <PORTMAP PHYSICAL="S02_AXI_araddr"/>
            <PORTMAP PHYSICAL="S02_AXI_arlen"/>
            <PORTMAP PHYSICAL="S02_AXI_arsize"/>
            <PORTMAP PHYSICAL="S02_AXI_arburst"/>
            <PORTMAP PHYSICAL="S02_AXI_arcache"/>
            <PORTMAP PHYSICAL="S02_AXI_arprot"/>
            <PORTMAP PHYSICAL="S02_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S02_AXI_arready"/>
            <PORTMAP PHYSICAL="S02_AXI_rdata"/>
            <PORTMAP PHYSICAL="S02_AXI_rresp"/>
            <PORTMAP PHYSICAL="S02_AXI_rlast"/>
            <PORTMAP PHYSICAL="S02_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S02_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="Tiger4NSC_7_D_AXI" NAME="S03_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S03_AXI_awaddr"/>
            <PORTMAP PHYSICAL="S03_AXI_awlen"/>
            <PORTMAP PHYSICAL="S03_AXI_awsize"/>
            <PORTMAP PHYSICAL="S03_AXI_awburst"/>
            <PORTMAP PHYSICAL="S03_AXI_awcache"/>
            <PORTMAP PHYSICAL="S03_AXI_awprot"/>
            <PORTMAP PHYSICAL="S03_AXI_awvalid"/>
            <PORTMAP PHYSICAL="S03_AXI_awready"/>
            <PORTMAP PHYSICAL="S03_AXI_wdata"/>
            <PORTMAP PHYSICAL="S03_AXI_wstrb"/>
            <PORTMAP PHYSICAL="S03_AXI_wlast"/>
            <PORTMAP PHYSICAL="S03_AXI_wvalid"/>
            <PORTMAP PHYSICAL="S03_AXI_wready"/>
            <PORTMAP PHYSICAL="S03_AXI_bresp"/>
            <PORTMAP PHYSICAL="S03_AXI_bvalid"/>
            <PORTMAP PHYSICAL="S03_AXI_bready"/>
            <PORTMAP PHYSICAL="S03_AXI_araddr"/>
            <PORTMAP PHYSICAL="S03_AXI_arlen"/>
            <PORTMAP PHYSICAL="S03_AXI_arsize"/>
            <PORTMAP PHYSICAL="S03_AXI_arburst"/>
            <PORTMAP PHYSICAL="S03_AXI_arcache"/>
            <PORTMAP PHYSICAL="S03_AXI_arprot"/>
            <PORTMAP PHYSICAL="S03_AXI_arvalid"/>
            <PORTMAP PHYSICAL="S03_AXI_arready"/>
            <PORTMAP PHYSICAL="S03_AXI_rdata"/>
            <PORTMAP PHYSICAL="S03_AXI_rresp"/>
            <PORTMAP PHYSICAL="S03_AXI_rlast"/>
            <PORTMAP PHYSICAL="S03_AXI_rvalid"/>
            <PORTMAP PHYSICAL="S03_AXI_rready"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/blk_mem_gen_0" HWVERSION="8.2" INSTANCE="blk_mem_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="2"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     10.7492 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_blk_mem_gen_0_1"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="2048"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_0_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_1_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_0_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_1_BRAM_PORTA" NAME="BRAM_PORTB" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/blk_mem_gen_1" HWVERSION="8.2" INSTANCE="blk_mem_gen_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="MEMORY" MODTYPE="blk_mem_gen" VLNV="xilinx.com:ip:blk_mem_gen:8.2">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=blk_mem_gen;v=v8_2;d=pg058-blk-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_XDEVICEFAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_INTERFACE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SLAVE_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_USE_BRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="C_ENABLE_32BIT_ADDRESS" VALUE="1"/>
        <PARAMETER NAME="C_CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="C_HAS_AXI_ID" VALUE="0"/>
        <PARAMETER NAME="C_AXI_ID_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="2"/>
        <PARAMETER NAME="C_BYTE_SIZE" VALUE="8"/>
        <PARAMETER NAME="C_ALGORITHM" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_LOAD_INIT_FILE" VALUE="0"/>
        <PARAMETER NAME="C_INIT_FILE_NAME" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_INIT_FILE" VALUE="NONE"/>
        <PARAMETER NAME="C_USE_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_RSTA" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_A" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_A" VALUE="0"/>
        <PARAMETER NAME="C_INITA_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENA" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEA" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEA" VALUE="1"/>
        <PARAMETER NAME="C_WEA_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_A" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_A" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_RSTB" VALUE="1"/>
        <PARAMETER NAME="C_RST_PRIORITY_B" VALUE="CE"/>
        <PARAMETER NAME="C_RSTRAM_B" VALUE="0"/>
        <PARAMETER NAME="C_INITB_VAL" VALUE="0"/>
        <PARAMETER NAME="C_HAS_ENB" VALUE="1"/>
        <PARAMETER NAME="C_HAS_REGCEB" VALUE="0"/>
        <PARAMETER NAME="C_USE_BYTE_WEB" VALUE="1"/>
        <PARAMETER NAME="C_WEB_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_WRITE_MODE_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="C_WRITE_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_READ_WIDTH_B" VALUE="32"/>
        <PARAMETER NAME="C_WRITE_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_READ_DEPTH_B" VALUE="2048"/>
        <PARAMETER NAME="C_ADDRB_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MEM_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_MUX_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_MUX_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_INPUT_REGS_A" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SOFTECC_OUTPUT_REGS_B" VALUE="0"/>
        <PARAMETER NAME="C_USE_SOFTECC" VALUE="0"/>
        <PARAMETER NAME="C_USE_ECC" VALUE="0"/>
        <PARAMETER NAME="C_EN_ECC_PIPE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_INJECTERR" VALUE="0"/>
        <PARAMETER NAME="C_SIM_COLLISION_CHECK" VALUE="ALL"/>
        <PARAMETER NAME="C_COMMON_CLK" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_COLL" VALUE="0"/>
        <PARAMETER NAME="C_EN_SLEEP_PIN" VALUE="0"/>
        <PARAMETER NAME="C_DISABLE_WARN_BHV_RANGE" VALUE="0"/>
        <PARAMETER NAME="C_COUNT_36K_BRAM" VALUE="2"/>
        <PARAMETER NAME="C_COUNT_18K_BRAM" VALUE="0"/>
        <PARAMETER NAME="C_EST_POWER_SUMMARY" VALUE="Estimated Power for IP     :     10.7492 mW"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_blk_mem_gen_1_0"/>
        <PARAMETER NAME="Interface_Type" VALUE="Native"/>
        <PARAMETER NAME="AXI_Type" VALUE="AXI4_Full"/>
        <PARAMETER NAME="AXI_Slave_Type" VALUE="Memory_Slave"/>
        <PARAMETER NAME="Use_AXI_ID" VALUE="false"/>
        <PARAMETER NAME="AXI_ID_Width" VALUE="4"/>
        <PARAMETER NAME="Memory_Type" VALUE="True_Dual_Port_RAM"/>
        <PARAMETER NAME="Enable_32bit_Address" VALUE="true"/>
        <PARAMETER NAME="ecctype" VALUE="No_ECC"/>
        <PARAMETER NAME="ECC" VALUE="false"/>
        <PARAMETER NAME="softecc" VALUE="false"/>
        <PARAMETER NAME="EN_SLEEP_PIN" VALUE="false"/>
        <PARAMETER NAME="EN_ECC_PIPE" VALUE="false"/>
        <PARAMETER NAME="Use_Error_Injection_Pins" VALUE="false"/>
        <PARAMETER NAME="Error_Injection_Type" VALUE="Single_Bit_Error_Injection"/>
        <PARAMETER NAME="Use_Byte_Write_Enable" VALUE="true"/>
        <PARAMETER NAME="Byte_Size" VALUE="8"/>
        <PARAMETER NAME="Algorithm" VALUE="Minimum_Area"/>
        <PARAMETER NAME="Primitive" VALUE="8kx2"/>
        <PARAMETER NAME="Assume_Synchronous_Clk" VALUE="false"/>
        <PARAMETER NAME="Write_Width_A" VALUE="32"/>
        <PARAMETER NAME="Write_Depth_A" VALUE="2048"/>
        <PARAMETER NAME="Read_Width_A" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_A" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_A" VALUE="Use_ENA_Pin"/>
        <PARAMETER NAME="Write_Width_B" VALUE="32"/>
        <PARAMETER NAME="Read_Width_B" VALUE="32"/>
        <PARAMETER NAME="Operating_Mode_B" VALUE="WRITE_FIRST"/>
        <PARAMETER NAME="Enable_B" VALUE="Use_ENB_Pin"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortA_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEA_Pin" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Primitives" VALUE="false"/>
        <PARAMETER NAME="Register_PortB_Output_of_Memory_Core" VALUE="false"/>
        <PARAMETER NAME="Use_REGCEB_Pin" VALUE="false"/>
        <PARAMETER NAME="register_porta_input_of_softecc" VALUE="false"/>
        <PARAMETER NAME="register_portb_output_of_softecc" VALUE="false"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="Load_Init_File" VALUE="false"/>
        <PARAMETER NAME="Coe_File" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="Fill_Remaining_Memory_Locations" VALUE="false"/>
        <PARAMETER NAME="Remaining_Memory_Locations" VALUE="0"/>
        <PARAMETER NAME="Use_RSTA_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_A" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_A" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_A" VALUE="0"/>
        <PARAMETER NAME="Use_RSTB_Pin" VALUE="true"/>
        <PARAMETER NAME="Reset_Memory_Latch_B" VALUE="false"/>
        <PARAMETER NAME="Reset_Priority_B" VALUE="CE"/>
        <PARAMETER NAME="Output_Reset_Value_B" VALUE="0"/>
        <PARAMETER NAME="Reset_Type" VALUE="SYNC"/>
        <PARAMETER NAME="Additional_Inputs_for_Power_Estimation" VALUE="false"/>
        <PARAMETER NAME="Port_A_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_A_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_B_Clock" VALUE="100"/>
        <PARAMETER NAME="Port_B_Write_Rate" VALUE="50"/>
        <PARAMETER NAME="Port_A_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Port_B_Enable_Rate" VALUE="100"/>
        <PARAMETER NAME="Collision_Warnings" VALUE="ALL"/>
        <PARAMETER NAME="Disable_Collision_Warnings" VALUE="false"/>
        <PARAMETER NAME="Disable_Out_of_Range_Warnings" VALUE="false"/>
        <PARAMETER NAME="use_bram_block" VALUE="BRAM_Controller"/>
        <PARAMETER NAME="MEM_FILE" VALUE="NONE"/>
        <PARAMETER NAME="CTRL_ECC_ALGO" VALUE="NONE"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clka" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rsta" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wea" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addra" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dina" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="douta" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_2_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkb" SIGIS="undef" SIGNAME="axi_bram_ctrl_3_bram_clk_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="bram_clk_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rstb" SIGIS="undef" SIGNAME="axi_bram_ctrl_3_bram_rst_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="bram_rst_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enb" SIGIS="undef" SIGNAME="axi_bram_ctrl_3_bram_en_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="bram_en_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="web" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_3_bram_we_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="bram_we_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="addrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_3_bram_addr_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="bram_addr_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="dinb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_3_bram_wrdata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="bram_wrdata_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="doutb" RIGHT="0" SIGIS="undef" SIGNAME="axi_bram_ctrl_3_bram_rddata_a">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="bram_rddata_a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_2_BRAM_PORTA" NAME="BRAM_PORTA" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="addra"/>
            <PORTMAP PHYSICAL="clka"/>
            <PORTMAP PHYSICAL="dina"/>
            <PORTMAP PHYSICAL="douta"/>
            <PORTMAP PHYSICAL="ena"/>
            <PORTMAP PHYSICAL="rsta"/>
            <PORTMAP PHYSICAL="wea"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_bram_ctrl_3_BRAM_PORTA" NAME="BRAM_PORTB" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="addrb"/>
            <PORTMAP PHYSICAL="clkb"/>
            <PORTMAP PHYSICAL="dinb"/>
            <PORTMAP PHYSICAL="doutb"/>
            <PORTMAP PHYSICAL="enb"/>
            <PORTMAP PHYSICAL="rstb"/>
            <PORTMAP PHYSICAL="web"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE FULLNAME="/proc_sys_reset_0" HWVERSION="5.0" INSTANCE="proc_sys_reset_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_proc_sys_reset_0_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="PS_FCLK_RESET0_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_RESET0_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iReset"/>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iReset"/>
            <CONNECTION INSTANCE="CH0MMCMC1H200" PORT="reset"/>
            <CONNECTION INSTANCE="CH3MMCMC1H200" PORT="reset"/>
            <CONNECTION INSTANCE="CH2MMCMC1H200" PORT="reset"/>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iReset"/>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iReset"/>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iReset"/>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iReset"/>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iReset"/>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iReset"/>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iReset"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="iMReset"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="iSReset"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="iMReset"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="iSReset"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="iMReset"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="iSReset"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="iMReset"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="iSReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_0_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_ARESETN"/>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/proc_sys_reset_1" HWVERSION="5.0" INSTANCE="proc_sys_reset_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_proc_sys_reset_1_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="PS_FCLK_RESET1_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_RESET1_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CH4MMCMC1H200" PORT="reset"/>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iReset"/>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iReset"/>
            <CONNECTION INSTANCE="CH6MMCMC1H200" PORT="reset"/>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iReset"/>
            <CONNECTION INSTANCE="CH7MMCMC1H200" PORT="reset"/>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iReset"/>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iReset"/>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iReset"/>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iReset"/>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iReset"/>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iReset"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="iMReset"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="iSReset"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="iMReset"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="iSReset"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="iMReset"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="iSReset"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="iMReset"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="iSReset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_1_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_ARESETN"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M05_ARESETN"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M06_ARESETN"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M07_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/proc_sys_reset_2" HWVERSION="5.0" INSTANCE="proc_sys_reset_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_proc_sys_reset_2_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="PS_FCLK_CLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="PS_FCLK_RESET2_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_RESET2_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_2_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GPIC1" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_2_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_aresetn"/>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/proc_sys_reset_3" HWVERSION="5.0" INSTANCE="proc_sys_reset_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="proc_sys_reset" VLNV="xilinx.com:ip:proc_sys_reset:5.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v5_0;d=pg164-proc-sys-reset.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_EXT_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_AUX_RST_WIDTH" VALUE="4"/>
        <PARAMETER NAME="C_EXT_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_AUX_RESET_HIGH" VALUE="0"/>
        <PARAMETER NAME="C_NUM_BUS_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_RST" VALUE="1"/>
        <PARAMETER NAME="C_NUM_INTERCONNECT_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_NUM_PERP_ARESETN" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="OpenSSD2_proc_sys_reset_3_0"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="slowest_sync_clk" SIGIS="clk" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ext_reset_in" SIGIS="rst" SIGNAME="PS_FCLK_RESET3_N">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PS" PORT="FCLK_RESET3_N"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aux_reset_in" SIGIS="rst"/>
        <PORT DIR="I" NAME="mb_debug_sys_rst" SIGIS="rst"/>
        <PORT DIR="I" NAME="dcm_locked" SIGIS="undef"/>
        <PORT DIR="O" NAME="mb_reset" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="bus_struct_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="peripheral_reset" RIGHT="0" SIGIS="rst"/>
        <PORT DIR="O" LEFT="0" NAME="interconnect_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_3_interconnect_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HPIC3" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="peripheral_aresetn" RIGHT="0" SIGIS="rst" SIGNAME="proc_sys_reset_3_peripheral_aresetn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_aresetn"/>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ARESETN"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_ARESETN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_clockc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_clockc">
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_MODEM" VALUE="0"/>
        <PARAMETER NAME="C_INPUT_CRYSTAL_FREQ_HZ" VALUE="33333333"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_UART_CLK_FREQ_HZ" VALUE="100000000"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="O" NAME="CAN0" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="144444443" DIR="O" NAME="CAN0_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="10000000" DIR="O" NAME="CAN1" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="144444443" DIR="O" NAME="CAN1_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="222222222" DIR="O" NAME="CPU_3OR2X" SIGIS="CLK" SIGNAME="ps7_clockc_0_CPU_3OR2X">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="CPU_3OR2X"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="CPU_3OR2X"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="144444443" DIR="O" NAME="DMA" SIGIS="CLK" SIGNAME="ps7_clockc_0_DMA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="APB_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="FCLK0" SIGIS="CLK" SIGNAME="PS_FCLK_CLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="FCLK0"/>
            <CONNECTION INSTANCE="proc_sys_reset_0" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="V2NFC100DDR_0" PORT="iSystemClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_1" PORT="iSystemClock"/>
            <CONNECTION INSTANCE="CH0MMCMC1H200" PORT="clk_in1"/>
            <CONNECTION INSTANCE="CH3MMCMC1H200" PORT="clk_in1"/>
            <CONNECTION INSTANCE="CH2MMCMC1H200" PORT="clk_in1"/>
            <CONNECTION INSTANCE="V2NFC100DDR_2" PORT="iSystemClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_3" PORT="iSystemClock"/>
            <CONNECTION INSTANCE="Tiger4SharedKES_0" PORT="iClock"/>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP0_ACLK"/>
            <CONNECTION INSTANCE="Tiger4NSC_0" PORT="iClock"/>
            <CONNECTION INSTANCE="Tiger4NSC_1" PORT="iClock"/>
            <CONNECTION INSTANCE="Tiger4NSC_2" PORT="iClock"/>
            <CONNECTION INSTANCE="Tiger4NSC_3" PORT="iClock"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="iMClock"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_0" PORT="iSClock"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="iMClock"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_1" PORT="iSClock"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="iMClock"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_2" PORT="iSClock"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="iMClock"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_3" PORT="iSClock"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M03_ACLK"/>
            <CONNECTION INSTANCE="GPIC0" PORT="ACLK"/>
            <CONNECTION INSTANCE="GPIC0" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S02_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="S03_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="FCLK1" SIGIS="CLK" SIGNAME="PS_FCLK_CLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="FCLK1"/>
            <CONNECTION INSTANCE="proc_sys_reset_1" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="CH4MMCMC1H200" PORT="clk_in1"/>
            <CONNECTION INSTANCE="V2NFC100DDR_4" PORT="iSystemClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_5" PORT="iSystemClock"/>
            <CONNECTION INSTANCE="CH6MMCMC1H200" PORT="clk_in1"/>
            <CONNECTION INSTANCE="V2NFC100DDR_6" PORT="iSystemClock"/>
            <CONNECTION INSTANCE="V2NFC100DDR_7" PORT="iSystemClock"/>
            <CONNECTION INSTANCE="CH7MMCMC1H200" PORT="clk_in1"/>
            <CONNECTION INSTANCE="Tiger4SharedKES_1" PORT="iClock"/>
            <CONNECTION INSTANCE="Tiger4NSC_4" PORT="iClock"/>
            <CONNECTION INSTANCE="Tiger4NSC_5" PORT="iClock"/>
            <CONNECTION INSTANCE="Tiger4NSC_6" PORT="iClock"/>
            <CONNECTION INSTANCE="Tiger4NSC_7" PORT="iClock"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="iMClock"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_4" PORT="iSClock"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="iMClock"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_5" PORT="iSClock"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="iMClock"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_6" PORT="iSClock"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="iMClock"/>
            <CONNECTION INSTANCE="V2DCIClockConverter32_7" PORT="iSClock"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M04_ACLK"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M05_ACLK"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M06_ACLK"/>
            <CONNECTION INSTANCE="GPIC0" PORT="M07_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S01_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S02_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="S03_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="FCLK2" SIGIS="CLK" SIGNAME="PS_FCLK_CLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="FCLK2"/>
            <CONNECTION INSTANCE="proc_sys_reset_2" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="PS" PORT="M_AXI_GP1_ACLK"/>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="s0_axi_aclk"/>
            <CONNECTION INSTANCE="axi_bram_ctrl_1" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_bram_ctrl_3" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_bram_ctrl_2" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="axi_bram_ctrl_0" PORT="s_axi_aclk"/>
            <CONNECTION INSTANCE="GPIC1" PORT="ACLK"/>
            <CONNECTION INSTANCE="GPIC1" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="GPIC1" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="GPIC1" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="GPIC1" PORT="M02_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M01_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M01_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="O" NAME="FCLK3" SIGIS="CLK" SIGNAME="PS_FCLK_CLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="FCLK3"/>
            <CONNECTION INSTANCE="proc_sys_reset_3" PORT="slowest_sync_clk"/>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP0_ACLK"/>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP3_ACLK"/>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="m0_axi_aclk"/>
            <CONNECTION INSTANCE="PS" PORT="S_AXI_HP1_ACLK"/>
            <CONNECTION INSTANCE="HPIC3" PORT="ACLK"/>
            <CONNECTION INSTANCE="HPIC3" PORT="S00_ACLK"/>
            <CONNECTION INSTANCE="HPIC3" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_0" PORT="M00_ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="ACLK"/>
            <CONNECTION INSTANCE="axi_interconnect_1" PORT="M00_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="O" NAME="GEM0" SIGIS="CLK" SIGNAME="ps7_clockc_0_GEM0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="144444443" DIR="O" NAME="GEM0_APER" SIGIS="CLK" SIGNAME="ps7_clockc_0_GEM0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="O" NAME="GEM1" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="144444443" DIR="O" NAME="GEM1_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="144444443" DIR="O" NAME="GPIO_APER" SIGIS="CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="144444443" DIR="O" NAME="I2C0_APER" SIGIS="CLK" SIGNAME="ps7_clockc_0_I2C0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="144444443" DIR="O" NAME="I2C1_APER" SIGIS="CLK"/>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="59" NAME="IRQ_UART0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_clockc_0_IRQ_UART0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_UART0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="LQSPI" SIGIS="CLK" SIGNAME="ps7_clockc_0_LQSPI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="REF_CLK"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="144444443" DIR="O" NAME="LQSPI_APER" SIGIS="CLK" SIGNAME="ps7_clockc_0_LQSPI_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="APER_CLK"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="O" NAME="PCAP" SIGIS="CLK" SIGNAME="ps7_clockc_0_PCAP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="REF_CLK"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="SDIO0" SIGIS="CLK" SIGNAME="ps7_clockc_0_SDIO0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="144444443" DIR="O" NAME="SDIO0_APER" SIGIS="CLK" SIGNAME="ps7_clockc_0_SDIO0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="O" NAME="SDIO1" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="144444443" DIR="O" NAME="SDIO1_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="10000000" DIR="O" NAME="SMC" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="144444443" DIR="O" NAME="SMC_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="10000000" DIR="O" NAME="SPI0" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="144444443" DIR="O" NAME="SPI0_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="10000000" DIR="O" NAME="SPI1" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="144444443" DIR="O" NAME="SPI1_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="144444443" DIR="O" NAME="SWDT" SIGIS="CLK" SIGNAME="ps7_clockc_0_SWDT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="33333333" DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="UART0" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="144444443" DIR="O" NAME="UART0_APER" SIGIS="CLK"/>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="UART1" SIGIS="CLK" SIGNAME="ps7_clockc_0_UART1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="REF_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="144444443" DIR="O" NAME="UART1_APER" SIGIS="CLK" SIGNAME="ps7_clockc_0_UART1_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="144444443" DIR="O" NAME="USB0_APER" SIGIS="CLK" SIGNAME="ps7_clockc_0_USB0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="APER_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="144444443" DIR="O" NAME="USB1_APER" SIGIS="CLK"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_uart_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_uart">
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_MODEM" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE0001000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE0001FFF"/>
        <PARAMETER NAME="C_UART_CLK_FREQ_HZ" VALUE="100000000"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="144444443" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_UART1_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="UART1_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="82" NAME="IRQ_UART1" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_uart_1_IRQ_UART1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_UART1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="REF_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_UART1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="UART1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_pl310_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_pl310">
      <PARAMETERS>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F02000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F02FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_pmu_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_pmu">
      <PARAMETERS>
        <PARAMETER NAME="C_PMU1_S_AXI_BASEADDR" VALUE="0xF8893000"/>
        <PARAMETER NAME="C_PMU1_S_AXI_HIGHADDR" VALUE="0xF8893FFF"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8891000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8891FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IRQID="37" NAME="IRQ_PMU0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_pmu_0_IRQ_PMU0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_PMU0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="38" NAME="IRQ_PMU1" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_pmu_0_IRQ_PMU1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_PMU1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_qspi_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_qspi">
      <PARAMETERS>
        <PARAMETER NAME="C_FB_CLK" VALUE="1"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_QSPI_CLK_FREQ_HZ" VALUE="200000000"/>
        <PARAMETER NAME="C_QSPI_MODE" VALUE="2"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE000D000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE000DFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="144444443" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_LQSPI_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="LQSPI_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="51" NAME="IRQ_QSPI" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_qspi_0_IRQ_QSPI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_QSPI"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="REF_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_LQSPI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="LQSPI"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_qspi_linear_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="MEMORY_CNTLR" MODTYPE="ps7_qspi_linear">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xFC000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xFDFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="144444443" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_LQSPI_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="LQSPI_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="REF_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_LQSPI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="LQSPI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_axi_interconnect_0" IPTYPE="BUS" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="BUS" MODTYPE="ps7_axi_interconnect">
      <PARAMETERS/>
      <PORTS>
        <PORT DIR="I" NAME="M_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp1" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp1" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp1" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp1" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp1" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp1" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp1" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp1" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp1" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp1" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp1" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp1" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp1" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp1" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp1" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp1" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp1" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp1" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_pl310_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_qspi_linear_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_gpio_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_afi_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_afi_1" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_afi_2" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_afi_3" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_ddr_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_ddrc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_m_axi_gp1" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_dev_cfg_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_xadc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_iop_bus_config_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_ram_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_ram_1" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_slcr_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_coresight_comp_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_gpv_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_scuc_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_intc_dist_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_dma_s" PORT="S_AXI_WVALID"/>
            <CONNECTION INSTANCE="ps7_dma_ns" PORT="S_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE NAME="M_AXI">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="M_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_WLAST"/>
            <PORTMAP PHYSICAL="M_AXI_WVALID"/>
            <PORTMAP PHYSICAL="M_AXI_ARID"/>
            <PORTMAP PHYSICAL="M_AXI_AWID"/>
            <PORTMAP PHYSICAL="M_AXI_WID"/>
            <PORTMAP PHYSICAL="M_AXI_ARBURST"/>
            <PORTMAP PHYSICAL="M_AXI_ARLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_ARSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_AWBURST"/>
            <PORTMAP PHYSICAL="M_AXI_AWLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_AWSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_ARCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_ARLEN"/>
            <PORTMAP PHYSICAL="M_AXI_ARQOS"/>
            <PORTMAP PHYSICAL="M_AXI_AWCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_AWLEN"/>
            <PORTMAP PHYSICAL="M_AXI_AWQOS"/>
            <PORTMAP PHYSICAL="M_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_ACLK"/>
            <PORTMAP PHYSICAL="M_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_RLAST"/>
            <PORTMAP PHYSICAL="M_AXI_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_BID"/>
            <PORTMAP PHYSICAL="M_AXI_RID"/>
            <PORTMAP PHYSICAL="M_AXI_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="PS_M_AXI_GP0" NAME="M_AXI_GP0" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARESETN"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WLAST"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARBURST"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWBURST"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARLEN"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARQOS"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWLEN"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWQOS"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ACLK"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RLAST"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_BID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RID"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_GP0_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="PS_M_AXI_GP1" NAME="M_AXI_GP1" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARESETN"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_WLAST"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_WVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_WID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARBURST"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWBURST"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARLEN"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARQOS"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWLEN"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWQOS"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ACLK"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_RLAST"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_BID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_RID"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_GP1_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE NAME="S_AXI_CTRL">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_CTRL_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_CTRL_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXI_GP0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_GP0_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP0_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXI_GP1" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_GP1_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_GP1_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_0_M00_AXI" NAME="S_AXI_HP0" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_HP0_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP0_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_interconnect_1_M00_AXI" NAME="S_AXI_HP1" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_HP1_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP1_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="S_AXI_HP2" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_HP2_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP2_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="HPIC3_M00_AXI" NAME="S_AXI_HP3" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_HP3_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_HP3_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="5.2" INSTANCE="ps7_cortexa9_0" IPTYPE="PROCESSOR" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PROCESSOR" MODTYPE="ps7_cortexa9">
      <PARAMETERS>
        <PARAMETER NAME="C_CPU_1X_CLK_FREQ_HZ" VALUE="144444443"/>
        <PARAMETER NAME="C_CPU_CLK_FREQ_HZ" VALUE="866666687"/>
        <PARAMETER NAME="D-CACHE-LINE-SIZE" VALUE="20"/>
        <PARAMETER NAME="D-CACHE-SIZE" VALUE="0x8000"/>
        <PARAMETER NAME="I-CACHE-LINE-SIZE" VALUE="20"/>
        <PARAMETER NAME="I-CACHE-SIZE" VALUE="0x8000"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="866666687" DIR="I" NAME="M_AXI_DP_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="M_AXI_DP" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_DP_ARESETN"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WLAST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARBURST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWBURST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARLEN"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARQOS"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWLEN"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWQOS"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ACLK"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RLAST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0002FFFF" INSTANCE="ps7_ram_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C0FFFF" INSTANCE="Tiger4NSC_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C10000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C1FFFF" INSTANCE="Tiger4NSC_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C20000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C2FFFF" INSTANCE="Tiger4NSC_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C30000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C3FFFF" INSTANCE="Tiger4NSC_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C40000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C4FFFF" INSTANCE="Tiger4NSC_4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C50000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C5FFFF" INSTANCE="Tiger4NSC_5" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C60000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C6FFFF" INSTANCE="Tiger4NSC_6" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C70000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C7FFFF" INSTANCE="Tiger4NSC_7" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x80001FFF" INSTANCE="axi_bram_ctrl_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x80010000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x80011FFF" INSTANCE="axi_bram_ctrl_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x83C00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x83C0FFFF" INSTANCE="NVMeHostController_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0001000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0001FFF" INSTANCE="ps7_uart_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0002000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0002FFF" INSTANCE="ps7_usb_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0004000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0004FFF" INSTANCE="ps7_i2c_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000A000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000AFFF" INSTANCE="ps7_gpio_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000B000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000BFFF" INSTANCE="ps7_ethernet_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000D000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000DFFF" INSTANCE="ps7_qspi_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0100FFF" INSTANCE="ps7_sd_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0200000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0200FFF" INSTANCE="ps7_iop_bus_config_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8000FFF" INSTANCE="ps7_slcr_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8003000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8003FFF" INSTANCE="ps7_dma_s" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8004000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8004FFF" INSTANCE="ps7_dma_ns" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8006000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8006FFF" INSTANCE="ps7_ddrc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8007000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF80070FF" INSTANCE="ps7_dev_cfg_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8007100" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8007120" INSTANCE="ps7_xadc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8008000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8008FFF" INSTANCE="ps7_afi_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8009000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8009FFF" INSTANCE="ps7_afi_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800A000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800AFFF" INSTANCE="ps7_afi_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800B000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800BFFF" INSTANCE="ps7_afi_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800C000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800CFFF" INSTANCE="ps7_ocmc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8800000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF88FFFFF" INSTANCE="ps7_coresight_comp_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8891000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8891FFF" INSTANCE="ps7_pmu_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_PMU1_S_AXI_BASEADDR" BASEVALUE="0xF8893000" HIGHNAME="C_PMU1_S_AXI_HIGHADDR" HIGHVALUE="0xF8893FFF" INSTANCE="ps7_pmu_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8900000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF89FFFFF" INSTANCE="ps7_gpv_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F000FC" INSTANCE="ps7_scuc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00100" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F001FF" INSTANCE="ps7_scugic_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00200" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F002FF" INSTANCE="ps7_globaltimer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00600" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F0061F" INSTANCE="ps7_scutimer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00620" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F006FF" INSTANCE="ps7_scuwdt_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F01000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F01FFF" INSTANCE="ps7_intc_dist_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_PPI_S_AXI_BASEADDR" BASEVALUE="0xF8F01000" HIGHNAME="C_PPI_S_AXI_HIGHADDR" HIGHVALUE="0xF8F01FFF" INSTANCE="ps7_scugic_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F02000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F02FFF" INSTANCE="ps7_l2cachec_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F02000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F02FFF" INSTANCE="ps7_pl310_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xFC000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xFDFFFFFF" INSTANCE="ps7_qspi_linear_0" IS_DATA="FALSE" IS_INSTRUCTION="FALSE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xFFFF0000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xFFFFFDFF" INSTANCE="ps7_ram_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_0"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_1"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_2"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_3"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_4"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_5"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_6"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_7"/>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_1"/>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_3"/>
        <PERIPHERAL INSTANCE="NVMeHostController_0"/>
        <PERIPHERAL INSTANCE="ps7_uart_1"/>
        <PERIPHERAL INSTANCE="ps7_usb_0"/>
        <PERIPHERAL INSTANCE="ps7_i2c_0"/>
        <PERIPHERAL INSTANCE="ps7_gpio_0"/>
        <PERIPHERAL INSTANCE="ps7_ethernet_0"/>
        <PERIPHERAL INSTANCE="ps7_qspi_0"/>
        <PERIPHERAL INSTANCE="ps7_sd_0"/>
        <PERIPHERAL INSTANCE="ps7_iop_bus_config_0"/>
        <PERIPHERAL INSTANCE="ps7_slcr_0"/>
        <PERIPHERAL INSTANCE="ps7_dma_s"/>
        <PERIPHERAL INSTANCE="ps7_dma_ns"/>
        <PERIPHERAL INSTANCE="ps7_ddrc_0"/>
        <PERIPHERAL INSTANCE="ps7_dev_cfg_0"/>
        <PERIPHERAL INSTANCE="ps7_xadc_0"/>
        <PERIPHERAL INSTANCE="ps7_afi_0"/>
        <PERIPHERAL INSTANCE="ps7_afi_1"/>
        <PERIPHERAL INSTANCE="ps7_afi_2"/>
        <PERIPHERAL INSTANCE="ps7_afi_3"/>
        <PERIPHERAL INSTANCE="ps7_ocmc_0"/>
        <PERIPHERAL INSTANCE="ps7_coresight_comp_0"/>
        <PERIPHERAL INSTANCE="ps7_pmu_0"/>
        <PERIPHERAL INSTANCE="ps7_gpv_0"/>
        <PERIPHERAL INSTANCE="ps7_scuc_0"/>
        <PERIPHERAL INSTANCE="ps7_scugic_0"/>
        <PERIPHERAL INSTANCE="ps7_globaltimer_0"/>
        <PERIPHERAL INSTANCE="ps7_scutimer_0"/>
        <PERIPHERAL INSTANCE="ps7_scuwdt_0"/>
        <PERIPHERAL INSTANCE="ps7_intc_dist_0"/>
        <PERIPHERAL INSTANCE="ps7_l2cachec_0"/>
        <PERIPHERAL INSTANCE="ps7_pl310_0"/>
        <PERIPHERAL INSTANCE="ps7_qspi_linear_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_1"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE HWVERSION="5.2" INSTANCE="ps7_cortexa9_1" IPTYPE="PROCESSOR" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PROCESSOR" MODTYPE="ps7_cortexa9">
      <PARAMETERS>
        <PARAMETER NAME="C_CPU_1X_CLK_FREQ_HZ" VALUE="144444443"/>
        <PARAMETER NAME="C_CPU_CLK_FREQ_HZ" VALUE="866666687"/>
        <PARAMETER NAME="D-CACHE-LINE-SIZE" VALUE="20"/>
        <PARAMETER NAME="D-CACHE-SIZE" VALUE="0x8000"/>
        <PARAMETER NAME="I-CACHE-LINE-SIZE" VALUE="20"/>
        <PARAMETER NAME="I-CACHE-SIZE" VALUE="0x8000"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="866666687" DIR="I" NAME="M_AXI_DP_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="M_AXI_DP_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="M_AXI_DP_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_S_AXI_CTRL_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="S_AXI_CTRL_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="M_AXI_DP" TYPE="MASTER">
          <PORTMAPS>
            <PORTMAP PHYSICAL="M_AXI_DP_ARESETN"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WLAST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARBURST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWBURST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWLOCK"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWSIZE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARPROT"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWPROT"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARADDR"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWADDR"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WDATA"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARLEN"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARQOS"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWCACHE"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWLEN"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWQOS"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WSTRB"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ACLK"/>
            <PORTMAP PHYSICAL="M_AXI_DP_ARREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_AWREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RLAST"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RVALID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_WREADY"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RID"/>
            <PORTMAP PHYSICAL="M_AXI_DP_BRESP"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RRESP"/>
            <PORTMAP PHYSICAL="M_AXI_DP_RDATA"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x0002FFFF" INSTANCE="ps7_ram_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0x00100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0x3FFFFFFF" INSTANCE="ps7_ddr_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C0FFFF" INSTANCE="Tiger4NSC_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C10000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C1FFFF" INSTANCE="Tiger4NSC_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C20000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C2FFFF" INSTANCE="Tiger4NSC_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C30000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C3FFFF" INSTANCE="Tiger4NSC_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C40000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C4FFFF" INSTANCE="Tiger4NSC_4" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C50000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C5FFFF" INSTANCE="Tiger4NSC_5" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C60000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C6FFFF" INSTANCE="Tiger4NSC_6" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x43C70000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x43C7FFFF" INSTANCE="Tiger4NSC_7" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x80000000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x80001FFF" INSTANCE="axi_bram_ctrl_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE ADDRESSBLOCK="Mem0" BASENAME="C_BASEADDR" BASEVALUE="0x80010000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x80011FFF" INSTANCE="axi_bram_ctrl_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
        <MEMRANGE ADDRESSBLOCK="reg0" BASENAME="C_BASEADDR" BASEVALUE="0x83C00000" HIGHNAME="C_HIGHADDR" HIGHVALUE="0x83C0FFFF" INSTANCE="NVMeHostController_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0001000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0001FFF" INSTANCE="ps7_uart_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0002000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0002FFF" INSTANCE="ps7_usb_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0004000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0004FFF" INSTANCE="ps7_i2c_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000A000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000AFFF" INSTANCE="ps7_gpio_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000B000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000BFFF" INSTANCE="ps7_ethernet_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE000D000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE000DFFF" INSTANCE="ps7_qspi_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0100000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0100FFF" INSTANCE="ps7_sd_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xE0200000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xE0200FFF" INSTANCE="ps7_iop_bus_config_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8000FFF" INSTANCE="ps7_slcr_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8003000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8003FFF" INSTANCE="ps7_dma_s" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8004000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8004FFF" INSTANCE="ps7_dma_ns" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8006000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8006FFF" INSTANCE="ps7_ddrc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8007000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF80070FF" INSTANCE="ps7_dev_cfg_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8007100" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8007120" INSTANCE="ps7_xadc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8008000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8008FFF" INSTANCE="ps7_afi_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8009000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8009FFF" INSTANCE="ps7_afi_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800A000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800AFFF" INSTANCE="ps7_afi_2" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800B000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800BFFF" INSTANCE="ps7_afi_3" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF800C000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF800CFFF" INSTANCE="ps7_ocmc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8800000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF88FFFFF" INSTANCE="ps7_coresight_comp_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8891000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8891FFF" INSTANCE="ps7_pmu_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_PMU1_S_AXI_BASEADDR" BASEVALUE="0xF8893000" HIGHNAME="C_PMU1_S_AXI_HIGHADDR" HIGHVALUE="0xF8893FFF" INSTANCE="ps7_pmu_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8900000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF89FFFFF" INSTANCE="ps7_gpv_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F000FC" INSTANCE="ps7_scuc_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00100" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F001FF" INSTANCE="ps7_scugic_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00200" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F002FF" INSTANCE="ps7_globaltimer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00600" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F0061F" INSTANCE="ps7_scutimer_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F00620" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F006FF" INSTANCE="ps7_scuwdt_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F01000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F01FFF" INSTANCE="ps7_intc_dist_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_PPI_S_AXI_BASEADDR" BASEVALUE="0xF8F01000" HIGHNAME="C_PPI_S_AXI_HIGHADDR" HIGHVALUE="0xF8F01FFF" INSTANCE="ps7_scugic_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F02000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F02FFF" INSTANCE="ps7_l2cachec_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xF8F02000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xF8F02FFF" INSTANCE="ps7_pl310_0" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="REGISTER"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xFC000000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xFDFFFFFF" INSTANCE="ps7_qspi_linear_0" IS_DATA="FALSE" IS_INSTRUCTION="FALSE" MEMTYPE="MEMORY"/>
        <MEMRANGE BASENAME="C_S_AXI_BASEADDR" BASEVALUE="0xFFFF0000" HIGHNAME="C_S_AXI_HIGHADDR" HIGHVALUE="0xFFFFFDFF" INSTANCE="ps7_ram_1" IS_DATA="TRUE" IS_INSTRUCTION="TRUE" MEMTYPE="MEMORY"/>
      </MEMORYMAP>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="ps7_ram_0"/>
        <PERIPHERAL INSTANCE="ps7_ddr_0"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_0"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_1"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_2"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_3"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_4"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_5"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_6"/>
        <PERIPHERAL INSTANCE="Tiger4NSC_7"/>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_1"/>
        <PERIPHERAL INSTANCE="axi_bram_ctrl_3"/>
        <PERIPHERAL INSTANCE="NVMeHostController_0"/>
        <PERIPHERAL INSTANCE="ps7_uart_1"/>
        <PERIPHERAL INSTANCE="ps7_usb_0"/>
        <PERIPHERAL INSTANCE="ps7_i2c_0"/>
        <PERIPHERAL INSTANCE="ps7_gpio_0"/>
        <PERIPHERAL INSTANCE="ps7_ethernet_0"/>
        <PERIPHERAL INSTANCE="ps7_qspi_0"/>
        <PERIPHERAL INSTANCE="ps7_sd_0"/>
        <PERIPHERAL INSTANCE="ps7_iop_bus_config_0"/>
        <PERIPHERAL INSTANCE="ps7_slcr_0"/>
        <PERIPHERAL INSTANCE="ps7_dma_s"/>
        <PERIPHERAL INSTANCE="ps7_dma_ns"/>
        <PERIPHERAL INSTANCE="ps7_ddrc_0"/>
        <PERIPHERAL INSTANCE="ps7_dev_cfg_0"/>
        <PERIPHERAL INSTANCE="ps7_xadc_0"/>
        <PERIPHERAL INSTANCE="ps7_afi_0"/>
        <PERIPHERAL INSTANCE="ps7_afi_1"/>
        <PERIPHERAL INSTANCE="ps7_afi_2"/>
        <PERIPHERAL INSTANCE="ps7_afi_3"/>
        <PERIPHERAL INSTANCE="ps7_ocmc_0"/>
        <PERIPHERAL INSTANCE="ps7_coresight_comp_0"/>
        <PERIPHERAL INSTANCE="ps7_pmu_0"/>
        <PERIPHERAL INSTANCE="ps7_gpv_0"/>
        <PERIPHERAL INSTANCE="ps7_scuc_0"/>
        <PERIPHERAL INSTANCE="ps7_scugic_0"/>
        <PERIPHERAL INSTANCE="ps7_globaltimer_0"/>
        <PERIPHERAL INSTANCE="ps7_scutimer_0"/>
        <PERIPHERAL INSTANCE="ps7_scuwdt_0"/>
        <PERIPHERAL INSTANCE="ps7_intc_dist_0"/>
        <PERIPHERAL INSTANCE="ps7_l2cachec_0"/>
        <PERIPHERAL INSTANCE="ps7_pl310_0"/>
        <PERIPHERAL INSTANCE="ps7_qspi_linear_0"/>
        <PERIPHERAL INSTANCE="ps7_ram_1"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ddr_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="MEMORY_CNTLR" MODTYPE="ps7_ddr">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x00100000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x3FFFFFFF"/>
        <PARAMETER NAME="C_S_AXI_HP0_BASEADDR" VALUE="0x0fffffff"/>
        <PARAMETER NAME="C_S_AXI_HP0_HIGHADDR" VALUE="0x0fffffff"/>
        <PARAMETER NAME="C_S_AXI_HP1_BASEADDR" VALUE="0x0fffffff"/>
        <PARAMETER NAME="C_S_AXI_HP1_HIGHADDR" VALUE="0x0fffffff"/>
        <PARAMETER NAME="C_S_AXI_HP2_BASEADDR" VALUE="0x0fffffff"/>
        <PARAMETER NAME="C_S_AXI_HP2_HIGHADDR" VALUE="0x0fffffff"/>
        <PARAMETER NAME="C_S_AXI_HP3_BASEADDR" VALUE="0x0fffffff"/>
        <PARAMETER NAME="C_S_AXI_HP3_HIGHADDR" VALUE="0x0fffffff"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="533333374" DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ethernet_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_ethernet">
      <PARAMETERS>
        <PARAMETER NAME="C_ENET_CLK_FREQ_HZ" VALUE="25000000"/>
        <PARAMETER NAME="C_ENET_RESET" VALUE="MIO 47"/>
        <PARAMETER NAME="C_ENET_SLCR_1000Mbps_DIV0" VALUE="16"/>
        <PARAMETER NAME="C_ENET_SLCR_1000Mbps_DIV1" VALUE="1"/>
        <PARAMETER NAME="C_ENET_SLCR_100Mbps_DIV0" VALUE="16"/>
        <PARAMETER NAME="C_ENET_SLCR_100Mbps_DIV1" VALUE="5"/>
        <PARAMETER NAME="C_ENET_SLCR_10Mbps_DIV0" VALUE="16"/>
        <PARAMETER NAME="C_ENET_SLCR_10Mbps_DIV1" VALUE="50"/>
        <PARAMETER NAME="C_ETH_MODE" VALUE="1"/>
        <PARAMETER NAME="C_HAS_MDIO" VALUE="1"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE000B000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE000BFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="144444443" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_GEM0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="GEM0_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ENET0_GMII_COL" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_GMII_CRS" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_GMII_RXD" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_GMII_RX_CLK" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_GMII_RX_DV" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_GMII_RX_ER" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_GMII_TXD" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_GMII_TX_CLK" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_GMII_TX_EN" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_GMII_TX_ER" SIGIS="undef"/>
        <PORT DIR="I" NAME="ENET0_MDIO_I" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_MDIO_MDC" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_MDIO_O" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_MDIO_T" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_DELAY_REQ_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_DELAY_REQ_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_PDELAY_REQ_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_PDELAY_REQ_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_PDELAY_RESP_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_PDELAY_RESP_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_SYNC_FRAME_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_PTP_SYNC_FRAME_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_SOF_RX" SIGIS="undef"/>
        <PORT DIR="O" NAME="ENET0_SOF_TX" SIGIS="undef"/>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="54" NAME="IRQ_ENET0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_ethernet_0_IRQ_ENET0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_ENET0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="55" NAME="IRQ_ENET_WAKE0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_ethernet_0_IRQ_ENET_WAKE0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_ENET_WAKE0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="I" NAME="REF_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_GEM0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="GEM0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="25000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="GMII_ETHERNET_0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="ENET0_GMII_TX_EN"/>
            <PORTMAP PHYSICAL="ENET0_GMII_TX_ER"/>
            <PORTMAP PHYSICAL="ENET0_GMII_TXD"/>
            <PORTMAP PHYSICAL="ENET0_GMII_COL"/>
            <PORTMAP PHYSICAL="ENET0_GMII_CRS"/>
            <PORTMAP PHYSICAL="ENET0_GMII_RX_CLK"/>
            <PORTMAP PHYSICAL="ENET0_GMII_RX_DV"/>
            <PORTMAP PHYSICAL="ENET0_GMII_RX_ER"/>
            <PORTMAP PHYSICAL="ENET0_GMII_TX_CLK"/>
            <PORTMAP PHYSICAL="ENET0_GMII_RXD"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="MDIO_ETHERNET_0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="ENET0_MDIO_MDC"/>
            <PORTMAP PHYSICAL="ENET0_MDIO_O"/>
            <PORTMAP PHYSICAL="ENET0_MDIO_T"/>
            <PORTMAP PHYSICAL="ENET0_MDIO_I"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="PTP_ETHERNET_0" TYPE="TARGET">
          <PORTMAPS>
            <PORTMAP PHYSICAL="ENET0_PTP_DELAY_REQ_TX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_DELAY_REQ_RX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_PDELAY_REQ_TX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_PDELAY_REQ_RX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_PDELAY_RESP_TX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_PDELAY_RESP_RX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_SYNC_FRAME_TX"/>
            <PORTMAP PHYSICAL="ENET0_PTP_SYNC_FRAME_RX"/>
            <PORTMAP PHYSICAL="ENET0_SOF_TX"/>
            <PORTMAP PHYSICAL="ENET0_SOF_RX"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_usb_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_usb">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE0002000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE0002FFF"/>
        <PARAMETER NAME="C_USB_RESET" VALUE="MIO 7"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="144444443" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_USB0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="USB0_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="53" NAME="IRQ_USB0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_usb_0_IRQ_USB0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_USB0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_sd_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_sdio">
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_CD" VALUE="1"/>
        <PARAMETER NAME="C_HAS_POWER" VALUE="0"/>
        <PARAMETER NAME="C_HAS_WP" VALUE="1"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_SDIO_CLK_FREQ_HZ" VALUE="50000000"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE0100000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE0100FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="144444443" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_SDIO0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="SDIO0_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="56" NAME="IRQ_SDIO0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_sd_0_IRQ_SDIO0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_SDIO0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="REF_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_SDIO0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="SDIO0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="50000000" DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_i2c_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_i2c">
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_INTERRUPT" VALUE="0"/>
        <PARAMETER NAME="C_I2C_CLK_FREQ_HZ" VALUE="144444443"/>
        <PARAMETER NAME="C_I2C_RESET" VALUE="MIO 46"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE0004000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE0004FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="144444443" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_I2C0_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="I2C0_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="57" NAME="IRQ_I2C0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_i2c_0_IRQ_I2C0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_I2C0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="144444443" DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_gpio_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_gpio">
      <PARAMETERS>
        <PARAMETER NAME="C_EMIO_GPIO_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_MIO_GPIO_MASK" VALUE="0x5600"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE000A000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE000AFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="144444443" DIR="I" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_GPIO_APER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="GPIO_APER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="52" NAME="IRQ_GPIO" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_gpio_0_IRQ_GPIO">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_GPIO"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ddrc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_ddrc">
      <PARAMETERS>
        <PARAMETER NAME="C_HAS_ECC" VALUE="0"/>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8006000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8006FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_dev_cfg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_dev_cfg">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8007000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF80070FF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="FCLK0" SIGIS="CLK" SIGNAME="ps7_clockc_0_FCLK0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="FCLK1" SIGIS="CLK" SIGNAME="ps7_clockc_0_FCLK1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK1"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="FCLK2" SIGIS="CLK" SIGNAME="ps7_clockc_0_FCLK2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK2"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="250000000" DIR="I" NAME="FCLK3" SIGIS="CLK" SIGNAME="ps7_clockc_0_FCLK3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="FCLK3"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="REF_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_PCAP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="PCAP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_xadc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_xadc">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8007100"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8007120"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="200000000" DIR="I" NAME="REF_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_PCAP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="PCAP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ocmc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_ocmc">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF800C000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF800CFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="INTERRUPT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="O" IRQID="35" NAME="IRQ_OCM" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_ocmc_0_IRQ_OCM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_OCM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_coresight_comp_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_coresight_comp">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8800000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF88FFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_gpv_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_gpv">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8900000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF89FFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_scuc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_scuc">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F00000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F000FC"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_globaltimer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_globaltimer">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F00200"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F002FF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IRQID="27" NAME="IRQ_GLOBALTIMER" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_globaltimer_0_IRQ_GLOBALTIMER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_GLOBALTIMER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_intc_dist_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_intc_dist">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F01000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F01FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_l2cachec_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_l2cachec">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F02000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F02FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" IRQID="34" NAME="IRQ_L2CHACE" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_l2cachec_0_IRQ_L2CHACE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_L2CHACE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_dma_s" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_dma">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8003000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8003FFF"/>
        <PARAMETER NAME="IS_SECURE" VALUE="TRUE"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="144444443" DIR="I" NAME="APB_CLK" SIGIS="CLK" SIGNAME="ps7_clockc_0_DMA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="DMA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_iop_bus_config_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_iop_bus_config">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xE0200000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xE0200FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ram_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="MEMORY_CNTLR" MODTYPE="ps7_ram">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x00000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x0003FFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_ram_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="MEMORY_CNTLR" MODTYPE="ps7_ram">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xFFFC0000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xFFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_scugic_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="INTERRUPT_CNTLR" MODTYPE="ps7_scugic">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_IRQ_F2P_MODE" VALUE="DIRECT"/>
        <PARAMETER NAME="C_PPI_S_AXI_BASEADDR" VALUE="0xF8F01000"/>
        <PARAMETER NAME="C_PPI_S_AXI_HIGHADDR" VALUE="0xF8F01FFF"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F00100"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F001FF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" IRQID="28" NAME="Core0_nFIQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" IRQID="31" NAME="Core0_nIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" IRQID="28" NAME="Core1_nFIQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" IRQID="31" NAME="Core1_nIRQ" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT"/>
        <PORT DIR="I" IRQID="54" NAME="IRQ_ENET0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_ethernet_0_IRQ_ENET0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="IRQ_ENET0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="55" NAME="IRQ_ENET_WAKE0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_ethernet_0_IRQ_ENET_WAKE0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_ethernet_0" PORT="IRQ_ENET_WAKE0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="61:62:63:64:65:66:67:68:84:85:86:87:88:89:90:91" NAME="IRQ_F2P" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="NVMeHostController_0_dev_irq_assert">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NVMeHostController_0" PORT="dev_irq_assert"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="27" NAME="IRQ_GLOBALTIMER" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_globaltimer_0_IRQ_GLOBALTIMER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_globaltimer_0" PORT="IRQ_GLOBALTIMER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="57" NAME="IRQ_I2C0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_i2c_0_IRQ_I2C0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_i2c_0" PORT="IRQ_I2C0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="34" NAME="IRQ_L2CHACE" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_l2cachec_0_IRQ_L2CHACE">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_l2cachec_0" PORT="IRQ_L2CHACE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="35" NAME="IRQ_OCM" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_ocmc_0_IRQ_OCM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_ocmc_0" PORT="IRQ_OCM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="37" NAME="IRQ_PMU0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_pmu_0_IRQ_PMU0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="IRQ_PMU0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="38" NAME="IRQ_PMU1" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_pmu_0_IRQ_PMU1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_pmu_0" PORT="IRQ_PMU1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="51" NAME="IRQ_QSPI" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_qspi_0_IRQ_QSPI">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_qspi_0" PORT="IRQ_QSPI"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="29" NAME="IRQ_SCUTIMER" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_scutimer_0_IRQ_SCUTIMER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scutimer_0" PORT="IRQ_SCUTIMER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="30" NAME="IRQ_SCUWDT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_scuwdt_0_IRQ_SCUWDT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scuwdt_0" PORT="IRQ_SCUWDT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="56" NAME="IRQ_SDIO0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_sd_0_IRQ_SDIO0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_sd_0" PORT="IRQ_SDIO0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="82" NAME="IRQ_UART1" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_uart_1_IRQ_UART1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_uart_1" PORT="IRQ_UART1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" IRQID="53" NAME="IRQ_USB0" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_usb_0_IRQ_USB0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_usb_0" PORT="IRQ_USB0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_scutimer_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_scutimer">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F00600"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F0061F"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="222222222" DIR="I" NAME="CPU_3OR2X" SIGIS="CLK" SIGNAME="ps7_clockc_0_CPU_3OR2X">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="CPU_3OR2X"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="29" NAME="IRQ_SCUTIMER" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_scutimer_0_IRQ_SCUTIMER">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_SCUTIMER"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_scuwdt_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_scuwdt">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8F00620"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8F006FF"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="144444443" DIR="O" NAME="APER_CLK" SIGIS="CLK" SIGNAME="ps7_scuwdt_0_APER_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="SWDT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="222222222" DIR="I" NAME="CPU_3OR2X" SIGIS="CLK" SIGNAME="ps7_clockc_0_CPU_3OR2X">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_clockc_0" PORT="CPU_3OR2X"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" IRQID="30" NAME="IRQ_SCUWDT" SENSITIVITY="LEVEL_HIGH" SIGIS="INTERRUPT" SIGNAME="ps7_scuwdt_0_IRQ_SCUWDT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_scugic_0" PORT="IRQ_SCUWDT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_slcr_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_slcr">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8000FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_dma_ns" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_dma">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8004000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8004FFF"/>
        <PARAMETER NAME="IS_SECURE" VALUE="FALSE"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_afi_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_afi">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8008000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8008FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_afi_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_afi">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF8009000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF8009FFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_afi_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_afi">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF800A000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF800AFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_afi_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_afi">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0xF800B000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xF800BFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_m_axi_gp0" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_m_axi_gp">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x40000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0x7FFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE HWVERSION="1.00.a" INSTANCE="ps7_m_axi_gp1" IPTYPE="PERIPHERAL" IS_ENABLE="1" IS_PL="FALSE" MODCLASS="PERIPHERAL" MODTYPE="ps7_m_axi_gp">
      <PARAMETERS>
        <PARAMETER NAME="C_INTERCONNECT_S_AXI_MASTERS" VALUE="ps7_cortexa9_0.M_AXI_DP &amp; ps7_cortexa9_1.M_AXI_DP"/>
        <PARAMETER NAME="C_S_AXI_BASEADDR" VALUE="0x80000000"/>
        <PARAMETER NAME="C_S_AXI_HIGHADDR" VALUE="0xBFFFFFFF"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="S_AXI_ACLK" SIGIS="CLK" SIGNAME="ps7_axi_interconnect_0_M_AXI_ACLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ACLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARESETN" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARESETN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARESETN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_ARREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_ARVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_ARVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_ARVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWADDR" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWADDR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWADDR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_AWREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_AWVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_AWVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_AWVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_BREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_BVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_BVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_BVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_RREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RRESP" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RRESP">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RRESP"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_RVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_RVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_RVALID"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WDATA" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WDATA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WDATA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_AXI_WREADY" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WREADY">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WREADY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WSTRB" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WSTRB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WSTRB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_AXI_WVALID" SIGIS="undef" SIGNAME="ps7_axi_interconnect_0_M_AXI_WVALID">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ps7_axi_interconnect_0" PORT="M_AXI_WVALID"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="ps7_axi_interconnect_0" NAME="S_AXI" TYPE="SLAVE">
          <PORTMAPS>
            <PORTMAP PHYSICAL="S_AXI_ACLK"/>
            <PORTMAP PHYSICAL="S_AXI_ARESETN"/>
            <PORTMAP PHYSICAL="S_AXI_AWADDR"/>
            <PORTMAP PHYSICAL="S_AXI_AWVALID"/>
            <PORTMAP PHYSICAL="S_AXI_AWREADY"/>
            <PORTMAP PHYSICAL="S_AXI_WDATA"/>
            <PORTMAP PHYSICAL="S_AXI_WSTRB"/>
            <PORTMAP PHYSICAL="S_AXI_WVALID"/>
            <PORTMAP PHYSICAL="S_AXI_WREADY"/>
            <PORTMAP PHYSICAL="S_AXI_BRESP"/>
            <PORTMAP PHYSICAL="S_AXI_BVALID"/>
            <PORTMAP PHYSICAL="S_AXI_BREADY"/>
            <PORTMAP PHYSICAL="S_AXI_ARADDR"/>
            <PORTMAP PHYSICAL="S_AXI_ARVALID"/>
            <PORTMAP PHYSICAL="S_AXI_ARREADY"/>
            <PORTMAP PHYSICAL="S_AXI_RDATA"/>
            <PORTMAP PHYSICAL="S_AXI_RRESP"/>
            <PORTMAP PHYSICAL="S_AXI_RVALID"/>
            <PORTMAP PHYSICAL="S_AXI_RREADY"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

  <REPOSITORIES/>

</EDKSYSTEM>
