arch                         	circuit                      	script_params                                      	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                	vpr_compiler                                         	vpr_compiled       	hostname             	rundir                                                                                                                                                                                                                                                 	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	num_global_nets	num_routed_nets
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal_--route_chan_width_60	0.21                 	     	0.01           	2836        	1        	0.00          	-1          	-1          	27704      	-1      	-1         	1      	2     	-1          	-1      	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run002/timing/k6_N10_40nm.xml/microbenchmarks/d_flip_flop.v/common_--clock_modeling_ideal_--route_chan_width_60       	18076      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	4                    	0.00      	0.00             	0.571526      	-0.946421           	-0.571526           	0.571526                                                     	6.724e-06                        	3.208e-06            	5.0488e-05                      	3.2064e-05          	-1            	2                	3                                     	53894                 	53894                	12370.0                          	1374.45                             	0.00                     	0.000178195                              	0.000119393                  	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	-1                                  	-1                      	1              	2              
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route_--route_chan_width_60	0.21                 	     	0.01           	2828        	1        	0.00          	-1          	-1          	27708      	-1      	-1         	1      	2     	-1          	-1      	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run002/timing/k6_N10_40nm.xml/microbenchmarks/d_flip_flop.v/common_--clock_modeling_route_--route_chan_width_60       	16032      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	6                    	0.00      	0.00             	0.526189      	-0.94819            	-0.526189           	0.526189                                                     	6.893e-06                        	3.289e-06            	4.9135e-05                      	3.0638e-05          	-1            	4                	2                                     	53894                 	53894                	14028.3                          	1558.70                             	0.00                     	0.000163423                              	0.000108532                  	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	-1                                  	-1                      	0              	3              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_ideal_--route_chan_width_60	3.73                 	     	0.31           	52032       	2        	1.09          	-1          	-1          	45304      	-1      	-1         	155    	5     	-1          	-1      	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run002/timing/k6_N10_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_ideal_--route_chan_width_60                	30184      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.04     	22                   	0.11      	0.00             	1.10064       	-11.4028            	-1.10064            	1.10064                                                      	0.000146031                      	0.000129005          	0.00858668                      	0.00754068          	-1            	38               	3                                     	9.10809e+06           	8.35357e+06          	828754.                          	3683.35                             	0.00                     	0.0116239                                	0.0103636                    	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	-1                                  	-1                      	154            	9              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_route_--route_chan_width_60	3.82                 	     	0.31           	52028       	2        	1.14          	-1          	-1          	45108      	-1      	-1         	155    	5     	-1          	-1      	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run002/timing/k6_N10_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_route_--route_chan_width_60                	32232      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.03     	25                   	0.13      	0.00             	1.08173       	-11.7171            	-1.08173            	1.08173                                                      	0.000145826                      	0.000128208          	0.0109639                       	0.00962759          	-1            	42               	3                                     	9.10809e+06           	8.35357e+06          	858153.                          	3814.01                             	0.00                     	0.0138801                                	0.0123598                    	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	-1                                  	-1                      	153            	10             
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal_--route_chan_width_60	0.27                 	     	0.02           	3384        	1        	0.01          	-1          	-1          	27704      	-1      	-1         	1      	2     	0           	0       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run002/timing/k6_N10_mem32K_40nm.xml/microbenchmarks/d_flip_flop.v/common_--clock_modeling_ideal_--route_chan_width_60	22268      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	4                    	0.00      	0.00             	0.571526      	-0.946421           	-0.571526           	0.571526                                                     	6.73e-06                         	3.125e-06            	5.2834e-05                      	3.3914e-05          	-1            	2                	3                                     	53894                 	53894                	12370.0                          	1374.45                             	0.00                     	0.000181272                              	0.000121852                  	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	-1                                  	-1                      	1              	2              
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route_--route_chan_width_60	0.24                 	     	0.02           	3388        	1        	0.01          	-1          	-1          	27712      	-1      	-1         	1      	2     	0           	0       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run002/timing/k6_N10_mem32K_40nm.xml/microbenchmarks/d_flip_flop.v/common_--clock_modeling_route_--route_chan_width_60	20220      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.00     	6                    	0.00      	0.00             	0.526189      	-0.94819            	-0.526189           	0.526189                                                     	7.068e-06                        	3.464e-06            	5.1777e-05                      	3.3184e-05          	-1            	4                	2                                     	53894                 	53894                	14028.3                          	1558.70                             	0.00                     	0.00017655                               	0.000119346                  	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	-1                                  	-1                      	0              	3              
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_ideal_--route_chan_width_60	4.69                 	     	0.16           	14224       	2        	0.10          	-1          	-1          	34708      	-1      	-1         	32     	311   	15          	0       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run002/timing/k6_N10_mem32K_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_ideal_--route_chan_width_60         	51148      	311               	156                	972                	1128                 	1                 	953                 	514                   	28          	28           	784              	memory                   	auto       	0.39     	7648                 	1.40      	0.01             	3.69723       	-4053.17            	-3.69723            	3.69723                                                      	0.00289423                       	0.0025068            	0.437359                        	0.374786            	-1            	12238            	15                                    	4.25198e+07           	9.94461e+06          	2.96205e+06                      	3778.13                             	0.89                     	0.573133                                 	0.500593                     	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	-1                                  	-1                      	15             	938            
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_route_--route_chan_width_60	4.63                 	     	0.15           	14220       	2        	0.11          	-1          	-1          	32664      	-1      	-1         	32     	311   	15          	0       	success   	v8.0.0-2808-g534e35fc1	release IPO VTR_ASSERT_LEVEL=2	GNU 8.4.0 on Linux-3.10.0-1127.18.2.el7.x86_64 x86_64	2020-09-13T17:39:59	lnissrv4.eng.utah.edu	/research/ece/lnis/USERS/tang/github/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_clock_modeling/run002/timing/k6_N10_mem32K_40nm.xml/verilog/mkPktMerge.v/common_--clock_modeling_route_--route_chan_width_60         	53200      	311               	156                	972                	1128                 	1                 	953                 	514                   	28          	28           	784              	memory                   	auto       	0.38     	8057                 	1.41      	0.01             	4.09939       	-3298.68            	-4.09939            	4.09939                                                      	0.00289764                       	0.00254174           	0.436395                        	0.37645             	-1            	12870            	15                                    	4.25198e+07           	9.94461e+06          	3.02951e+06                      	3864.17                             	0.78                     	0.572073                                 	0.502178                     	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1                                                	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  	-1                                  	-1                      	14             	939            
