{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682215802092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682215802096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 23 10:10:01 2023 " "Processing started: Sun Apr 23 10:10:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682215802096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682215802096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DDS_test -c DDS_test " "Command: quartus_sta DDS_test -c DDS_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682215802096 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1682215802154 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1682215802297 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1682215802297 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215802326 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215802327 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1682215802439 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DDS_test.sdc " "Synopsys Design Constraints File file not found: 'DDS_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1682215802459 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215802460 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682215802461 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Encoder:u1\|clk_500us Encoder:u1\|clk_500us " "create_clock -period 1.000 -name Encoder:u1\|clk_500us Encoder:u1\|clk_500us" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682215802461 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Encoder:u1\|key_a_r1 Encoder:u1\|key_a_r1 " "create_clock -period 1.000 -name Encoder:u1\|key_a_r1 Encoder:u1\|key_a_r1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682215802461 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Encoder:u1\|key_b_r1 Encoder:u1\|key_b_r1 " "create_clock -period 1.000 -name Encoder:u1\|key_b_r1 Encoder:u1\|key_b_r1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682215802461 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682215802461 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|WideNor0~0  from: datac  to: combout " "Cell: u1\|WideNor0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682215802463 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|WideNor1~0  from: dataa  to: combout " "Cell: u1\|WideNor1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682215802463 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1682215802463 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1682215802466 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682215802467 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682215802467 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682215802473 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1682215802479 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682215802482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.533 " "Worst-case setup slack is -8.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.533            -705.068 clk  " "   -8.533            -705.068 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.899              -1.899 Encoder:u1\|key_a_r1  " "   -1.899              -1.899 Encoder:u1\|key_a_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.473              -1.473 Encoder:u1\|key_b_r1  " "   -1.473              -1.473 Encoder:u1\|key_b_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.771              -1.405 Encoder:u1\|clk_500us  " "   -0.771              -1.405 Encoder:u1\|clk_500us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215802483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 Encoder:u1\|key_b_r1  " "    0.310               0.000 Encoder:u1\|key_b_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 clk  " "    0.342               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 Encoder:u1\|key_a_r1  " "    0.407               0.000 Encoder:u1\|key_a_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 Encoder:u1\|clk_500us  " "    0.483               0.000 Encoder:u1\|clk_500us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215802487 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682215802488 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682215802489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -298.913 clk  " "   -3.000            -298.913 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 Encoder:u1\|clk_500us  " "   -1.487              -8.922 Encoder:u1\|clk_500us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 Encoder:u1\|key_b_r1  " "    0.371               0.000 Encoder:u1\|key_b_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 Encoder:u1\|key_a_r1  " "    0.376               0.000 Encoder:u1\|key_a_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215802490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215802490 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682215802497 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682215802497 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682215802500 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682215802518 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682215802917 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|WideNor0~0  from: datac  to: combout " "Cell: u1\|WideNor0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682215803017 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|WideNor1~0  from: dataa  to: combout " "Cell: u1\|WideNor1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682215803017 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1682215803017 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682215803019 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682215803026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.070 " "Worst-case setup slack is -8.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.070            -656.791 clk  " "   -8.070            -656.791 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.721              -1.721 Encoder:u1\|key_a_r1  " "   -1.721              -1.721 Encoder:u1\|key_a_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.313              -1.313 Encoder:u1\|key_b_r1  " "   -1.313              -1.313 Encoder:u1\|key_b_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.600              -1.075 Encoder:u1\|clk_500us  " "   -0.600              -1.075 Encoder:u1\|clk_500us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215803028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk  " "    0.305               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 Encoder:u1\|key_b_r1  " "    0.309               0.000 Encoder:u1\|key_b_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 Encoder:u1\|key_a_r1  " "    0.381               0.000 Encoder:u1\|key_a_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 Encoder:u1\|clk_500us  " "    0.456               0.000 Encoder:u1\|clk_500us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215803031 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682215803033 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682215803034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -298.913 clk  " "   -3.000            -298.913 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -8.922 Encoder:u1\|clk_500us  " "   -1.487              -8.922 Encoder:u1\|clk_500us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 Encoder:u1\|key_a_r1  " "    0.421               0.000 Encoder:u1\|key_a_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 Encoder:u1\|key_b_r1  " "    0.427               0.000 Encoder:u1\|key_b_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215803036 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682215803041 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682215803041 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682215803044 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|WideNor0~0  from: datac  to: combout " "Cell: u1\|WideNor0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682215803190 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|WideNor1~0  from: dataa  to: combout " "Cell: u1\|WideNor1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682215803190 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1682215803190 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682215803191 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682215803193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.623 " "Worst-case setup slack is -2.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.623            -170.528 clk  " "   -2.623            -170.528 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.260              -0.260 Encoder:u1\|key_a_r1  " "   -0.260              -0.260 Encoder:u1\|key_a_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.158              -0.264 Encoder:u1\|clk_500us  " "   -0.158              -0.264 Encoder:u1\|clk_500us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075              -0.075 Encoder:u1\|key_b_r1  " "   -0.075              -0.075 Encoder:u1\|key_b_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215803194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.089 " "Worst-case hold slack is 0.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 Encoder:u1\|key_b_r1  " "    0.089               0.000 Encoder:u1\|key_b_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 clk  " "    0.144               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 Encoder:u1\|key_a_r1  " "    0.146               0.000 Encoder:u1\|key_a_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 Encoder:u1\|clk_500us  " "    0.162               0.000 Encoder:u1\|clk_500us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215803198 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682215803200 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682215803201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -208.531 clk  " "   -3.000            -208.531 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 Encoder:u1\|clk_500us  " "   -1.000              -6.000 Encoder:u1\|clk_500us " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 Encoder:u1\|key_b_r1  " "    0.422               0.000 Encoder:u1\|key_b_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 Encoder:u1\|key_a_r1  " "    0.435               0.000 Encoder:u1\|key_a_r1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682215803203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682215803203 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682215803209 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682215803209 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682215803818 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682215803818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4943 " "Peak virtual memory: 4943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682215803857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 23 10:10:03 2023 " "Processing ended: Sun Apr 23 10:10:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682215803857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682215803857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682215803857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682215803857 ""}
