vendor_name = ModelSim
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/bi2bcd.v
source_file = 1, D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/db/bi2bcd.cbx.xml
design_name = bi2bcd
instance = comp, \dout2[0]~output , dout2[0]~output, bi2bcd, 1
instance = comp, \dout2[1]~output , dout2[1]~output, bi2bcd, 1
instance = comp, \dout2[2]~output , dout2[2]~output, bi2bcd, 1
instance = comp, \dout2[3]~output , dout2[3]~output, bi2bcd, 1
instance = comp, \dout2[4]~output , dout2[4]~output, bi2bcd, 1
instance = comp, \dout2[5]~output , dout2[5]~output, bi2bcd, 1
instance = comp, \dout2[6]~output , dout2[6]~output, bi2bcd, 1
instance = comp, \dout1[0]~output , dout1[0]~output, bi2bcd, 1
instance = comp, \dout1[1]~output , dout1[1]~output, bi2bcd, 1
instance = comp, \dout1[2]~output , dout1[2]~output, bi2bcd, 1
instance = comp, \dout1[3]~output , dout1[3]~output, bi2bcd, 1
instance = comp, \dout1[4]~output , dout1[4]~output, bi2bcd, 1
instance = comp, \dout1[5]~output , dout1[5]~output, bi2bcd, 1
instance = comp, \dout1[6]~output , dout1[6]~output, bi2bcd, 1
instance = comp, \dout0[0]~output , dout0[0]~output, bi2bcd, 1
instance = comp, \dout0[1]~output , dout0[1]~output, bi2bcd, 1
instance = comp, \dout0[2]~output , dout0[2]~output, bi2bcd, 1
instance = comp, \dout0[3]~output , dout0[3]~output, bi2bcd, 1
instance = comp, \dout0[4]~output , dout0[4]~output, bi2bcd, 1
instance = comp, \dout0[5]~output , dout0[5]~output, bi2bcd, 1
instance = comp, \dout0[6]~output , dout0[6]~output, bi2bcd, 1
instance = comp, \din[5]~input , din[5]~input, bi2bcd, 1
instance = comp, \din[6]~input , din[6]~input, bi2bcd, 1
instance = comp, \din[7]~input , din[7]~input, bi2bcd, 1
instance = comp, \LessThan0~0 , LessThan0~0, bi2bcd, 1
instance = comp, \shifter~38 , shifter~38, bi2bcd, 1
instance = comp, \din[4]~input , din[4]~input, bi2bcd, 1
instance = comp, \shifter[17]~36 , shifter[17]~36, bi2bcd, 1
instance = comp, \shifter~18 , shifter~18, bi2bcd, 1
instance = comp, \shifter~17 , shifter~17, bi2bcd, 1
instance = comp, \shifter~19 , shifter~19, bi2bcd, 1
instance = comp, \din[3]~input , din[3]~input, bi2bcd, 1
instance = comp, \shifter~37 , shifter~37, bi2bcd, 1
instance = comp, \din[2]~input , din[2]~input, bi2bcd, 1
instance = comp, \shifter~20 , shifter~20, bi2bcd, 1
instance = comp, \shifter~21 , shifter~21, bi2bcd, 1
instance = comp, \shifter~22 , shifter~22, bi2bcd, 1
instance = comp, \shifter~23 , shifter~23, bi2bcd, 1
instance = comp, \shifter[16]~24 , shifter[16]~24, bi2bcd, 1
instance = comp, \d2|Mux0~13 , d2|Mux0~13, bi2bcd, 1
instance = comp, \shifter[17]~3 , shifter[17]~3, bi2bcd, 1
instance = comp, \shifter[17]~39 , shifter[17]~39, bi2bcd, 1
instance = comp, \d2|Mux5~5 , d2|Mux5~5, bi2bcd, 1
instance = comp, \d2|Mux5~14 , d2|Mux5~14, bi2bcd, 1
instance = comp, \shifter[13]~29 , shifter[13]~29, bi2bcd, 1
instance = comp, \shifter[14]~16 , shifter[14]~16, bi2bcd, 1
instance = comp, \shifter[14]~15 , shifter[14]~15, bi2bcd, 1
instance = comp, \shifter[14]~40 , shifter[14]~40, bi2bcd, 1
instance = comp, \shifter[14]~41 , shifter[14]~41, bi2bcd, 1
instance = comp, \shifter[14]~42 , shifter[14]~42, bi2bcd, 1
instance = comp, \shifter[14]~30 , shifter[14]~30, bi2bcd, 1
instance = comp, \shifter[15]~31 , shifter[15]~31, bi2bcd, 1
instance = comp, \shifter~27 , shifter~27, bi2bcd, 1
instance = comp, \shifter~25 , shifter~25, bi2bcd, 1
instance = comp, \din[1]~input , din[1]~input, bi2bcd, 1
instance = comp, \shifter~26 , shifter~26, bi2bcd, 1
instance = comp, \shifter[12]~28 , shifter[12]~28, bi2bcd, 1
instance = comp, \d1|Mux0~0 , d1|Mux0~0, bi2bcd, 1
instance = comp, \d1|Mux1~0 , d1|Mux1~0, bi2bcd, 1
instance = comp, \d1|Mux2~0 , d1|Mux2~0, bi2bcd, 1
instance = comp, \d1|Mux3~0 , d1|Mux3~0, bi2bcd, 1
instance = comp, \d1|Mux4~0 , d1|Mux4~0, bi2bcd, 1
instance = comp, \d1|Mux5~0 , d1|Mux5~0, bi2bcd, 1
instance = comp, \d1|Mux6~0 , d1|Mux6~0, bi2bcd, 1
instance = comp, \din[0]~input , din[0]~input, bi2bcd, 1
instance = comp, \shifter[10]~33 , shifter[10]~33, bi2bcd, 1
instance = comp, \shifter[9]~32 , shifter[9]~32, bi2bcd, 1
instance = comp, \shifter[11]~34 , shifter[11]~34, bi2bcd, 1
instance = comp, \d0|Mux0~0 , d0|Mux0~0, bi2bcd, 1
instance = comp, \d0|Mux7~0 , d0|Mux7~0, bi2bcd, 1
instance = comp, \d0|Mux7~0clkctrl , d0|Mux7~0clkctrl, bi2bcd, 1
instance = comp, \d0|dout[0] , d0|dout[0], bi2bcd, 1
instance = comp, \d0|Mux1~0 , d0|Mux1~0, bi2bcd, 1
instance = comp, \d0|dout[1] , d0|dout[1], bi2bcd, 1
instance = comp, \d0|Mux2~0 , d0|Mux2~0, bi2bcd, 1
instance = comp, \d0|Mux2~1 , d0|Mux2~1, bi2bcd, 1
instance = comp, \d0|dout[2] , d0|dout[2], bi2bcd, 1
instance = comp, \shifter[12]~35 , shifter[12]~35, bi2bcd, 1
instance = comp, \d0|Mux3~0 , d0|Mux3~0, bi2bcd, 1
instance = comp, \d0|dout[3] , d0|dout[3], bi2bcd, 1
instance = comp, \d0|Mux4~0 , d0|Mux4~0, bi2bcd, 1
instance = comp, \d0|dout[4] , d0|dout[4], bi2bcd, 1
instance = comp, \d0|Mux5~0 , d0|Mux5~0, bi2bcd, 1
instance = comp, \d0|dout[5] , d0|dout[5], bi2bcd, 1
instance = comp, \d0|Mux6~0 , d0|Mux6~0, bi2bcd, 1
instance = comp, \d0|Mux6~1 , d0|Mux6~1, bi2bcd, 1
instance = comp, \d0|dout[6] , d0|dout[6], bi2bcd, 1
