
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+135 (git sha1 6f3376cbe, aarch64-linux-gnu-g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Running command `ghdl --std=08 -frelaxed /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/pipelinec_fifo_fwft.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/pipelinec_async_fifo_fwft.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/c_structs_pkg.pkg.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/clk_cross_entities.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/global_wires_pkg.pkg.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/pipelinec_top/pipelinec_top.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_47/ice_47_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_27/ice_27_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/pmod/pmod_wires.h/pmod_0a_i2_connect/pmod_0a_i2_connect_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/net/rmii_eth_mac.c/rmii_eth_mac_tx_fifo_rd_skid_out/rmii_eth_mac_tx_fifo_rd_skid_out_0CLK_d14799aa.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/rgb_led/led_rgb_wires.c/led_b_connect/led_b_connect_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/net/rmii_eth_mac.c/rmii_tx_mac_instance/rmii_tx_mac_instance_0CLK_715a9e3e.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/rx_main/rx_main_0CLK_646cd2b5.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/pmod/pmod_wires.h/pmod_0a_o3_connect/pmod_0a_o3_connect_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/pmod/pmod_wires.h/pmod_0a_i1_connect/pmod_0a_i1_connect_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/pll_clk/pll_clk_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/rgb_led/led_rgb_wires.c/led_r_connect/led_r_connect_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/net/rmii_eth_mac.c/no_skid_rmii_eth_mac_tx_fifo_rd_stream_out/no_skid_rmii_eth_mac_tx_fifo_rd_stream_out_0CLK_6f2c5aad.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/net/rmii_eth_mac.c/rmii_rx_mac_fifo_connect/rmii_rx_mac_fifo_connect_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/blinky_main/blinky_main_0CLK_23f04728.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/net/rmii_eth_mac.c/rmii_eth_mac_rx_fifo_wr_skid_in/rmii_eth_mac_rx_fifo_wr_skid_in_0CLK_d14799aa.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_48/ice_48_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/work_pipeline_handshake/work_pipeline_handshake_0CLK_dac3c3fb.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/tx_main/tx_main_0CLK_8a9cc85b.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_45/ice_45_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/net/rmii_eth_mac.c/no_skid_rmii_eth_mac_rx_fifo_rd_stream_out/no_skid_rmii_eth_mac_rx_fifo_rd_stream_out_0CLK_6f2c5aad.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/net/rmii_eth_mac.c/rmii_eth_mac_tx_fifo_wr_skid_in/rmii_eth_mac_tx_fifo_wr_skid_in_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/net/rmii_eth_mac.c/rmii_eth_mac_rx_fifo_rd_skid_out/rmii_eth_mac_rx_fifo_rd_skid_out_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_2/ice_2_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/loopback_headers_fifo_wr_stream_in/loopback_headers_fifo_wr_stream_in_0CLK_a5a1cd4e.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_25/ice_25_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_41/ice_41_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/pmod/pmod_wires.h/pmod_0b_i1_connect/pmod_0b_i1_connect_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/work_pipeline_no_handshake/work_pipeline_no_handshake_0CLK_997c7652.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/net/rmii_eth_mac.c/rmii_rx_mac_instance/rmii_rx_mac_instance_0CLK_7b4a07f7.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/pmod/pmod_wires.h/pmod_0b_i2_connect/pmod_0b_i2_connect_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_3/ice_3_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_4/ice_4_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/net/rmii_wires.c/rmii_connect/rmii_connect_0CLK_380ecc95.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/net/rmii_eth_mac.c/no_skid_rmii_eth_mac_rx_fifo_wr_stream_in/no_skid_rmii_eth_mac_rx_fifo_wr_stream_in_0CLK_a5a1cd4e.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_46/ice_46_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/net/rmii_eth_mac.c/rmii_tx_mac_fifo_connect/rmii_tx_mac_fifo_connect_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/loopback_headers_fifo_rd_stream_out/loopback_headers_fifo_rd_stream_out_0CLK_6f2c5aad.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/rgb_led/led_rgb_wires.c/led_g_connect/led_g_connect_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/pmod/pmod_wires.h/pmod_0b_o3_connect/pmod_0b_o3_connect_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_39/ice_39_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/pmod/pmod_wires.h/pmod_0a_o4_connect/pmod_0a_o4_connect_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/board/pico_ice.h/ice_40/ice_40_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/net/rmii_eth_mac.c/no_skid_rmii_eth_mac_tx_fifo_wr_stream_in/no_skid_rmii_eth_mac_tx_fifo_wr_stream_in_0CLK_a5a1cd4e.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/work_deserialize/work_deserialize_0CLK_771b4af2.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_LT_uint16_t_uint3_t/BIN_OP_LT_uint16_t_uint3_t_0CLK_5af1a430.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_uint16_t_uint16_t/MUX_uint1_t_uint16_t_uint16_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_AND_uint1_t_uint1_t/BIN_OP_AND_uint1_t_uint1_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/examples/net/work.h/work/work_0CLK_83e31706.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/work_pipeline_no_handshake_out_reg_func/work_pipeline_no_handshake_out_reg_func_0CLK_b45f1687.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/net/rmii_eth_mac.c/skid_buf_rmii_eth_mac_rx_fifo/skid_buf_rmii_eth_mac_rx_fifo_0CLK_83e31706.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_24_uint25_t/CONST_SR_24_uint25_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint48_t_uint48_t/BIN_OP_EQ_uint48_t_uint48_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/net/eth_8.h/eth_8_tx/eth_8_tx_0CLK_418a2715.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/net/rmii_eth_mac.c/skid_buf_rmii_eth_mac_tx_fifo/skid_buf_rmii_eth_mac_tx_fifo_0CLK_83e31706.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/work_pipeline_no_handshake_in_reg_func/work_pipeline_no_handshake_in_reg_func_0CLK_b45f1687.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_MINUS_uint16_t_uint1_t/BIN_OP_MINUS_uint16_t_uint1_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_PLUS_uint25_t_uint1_t/BIN_OP_PLUS_uint25_t_uint1_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/net/rmii_eth_mac.h/rmii_rx_mac/rmii_rx_mac_0CLK_7b2e14c0.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/work_serialize/work_serialize_0CLK_ec30ae69.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_PLUS_uint16_t_uint1_t/BIN_OP_PLUS_uint16_t_uint1_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/net/eth_8.h/eth_8_rx/eth_8_rx_0CLK_5110df32.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/work_pipeline_FIFO/work_pipeline_FIFO_0CLK_b45f1687.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/net/rmii_eth_mac.h/rmii_tx_mac/rmii_tx_mac_0CLK_6e754937.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_PLUS_int8_t_int16_t/BIN_OP_PLUS_int8_t_int16_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_uint3_t_uint3_t/MUX_uint1_t_uint3_t_uint3_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_eth8_state_t_eth8_state_t/MUX_uint1_t_eth8_state_t_eth8_state_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_0_uint8_t/CONST_SR_0_uint8_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_uint6_t_uint6_t/MUX_uint1_t_uint6_t_uint6_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_rmii_tx_mac_t_rmii_tx_mac_t/MUX_uint1_t_rmii_tx_mac_t_rmii_tx_mac_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_INFERRED_MULT_int8_t_int8_t/BIN_OP_INFERRED_MULT_int8_t_int8_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_uint1_t_uint1_t/MUX_uint1_t_uint1_t_uint1_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_PLUS_uint3_t_uint2_t/BIN_OP_PLUS_uint3_t_uint2_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_3_uint16_t/CONST_SR_3_uint16_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_eth_8_tx_t_eth_8_tx_t/MUX_uint1_t_eth_8_tx_t_eth_8_tx_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_uint32_t_uint32_t/MUX_uint1_t_uint32_t_uint32_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/UNARY_OP_NOT_uint1_t/UNARY_OP_NOT_uint1_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_uint2_t_uint2_t/MUX_uint1_t_uint2_t_uint2_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint6_t_uint1_t/BIN_OP_EQ_uint6_t_uint1_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_PLUS_uint3_t_uint1_t/BIN_OP_PLUS_uint3_t_uint1_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint3_t_uint3_t/BIN_OP_EQ_uint3_t_uint3_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_PLUS_uint6_t_uint1_t/BIN_OP_PLUS_uint6_t_uint1_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_rmii_tx_mac_state_t_rmii_tx_mac_state_t/MUX_uint1_t_rmii_tx_mac_state_t_rmii_tx_mac_state_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_skid_buf_rmii_eth_mac_tx_fifo_t_skid_buf_rmii_eth_mac_tx_fifo_t/MUX_uint1_t_skid_buf_rmii_eth_mac_tx_fifo_t_skid_buf_rmii_eth_mac_tx_fifo_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint6_t_uint5_t/BIN_OP_EQ_uint6_t_uint5_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SL_8_uint48_t/CONST_SL_8_uint48_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_axis8_t_stream_t_axis8_t_stream_t/MUX_uint1_t_axis8_t_stream_t_axis8_t_stream_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_MINUS_int4_t_int4_t/BIN_OP_MINUS_int4_t_int4_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_uint48_t_uint48_t/MUX_uint1_t_uint48_t_uint48_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_axis8_t_axis8_t/MUX_uint1_t_axis8_t_axis8_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_rmii_rx_mac_state_t_rmii_rx_mac_state_t/MUX_uint1_t_rmii_rx_mac_state_t_rmii_rx_mac_state_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/axi/axis.h/axis8_max_len_limiter/axis8_max_len_limiter_0CLK_4c1c43f4.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint6_t_uint6_t/BIN_OP_EQ_uint6_t_uint6_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint2_t_uint2_t/BIN_OP_EQ_uint2_t_uint2_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint6_t_uint3_t/BIN_OP_EQ_uint6_t_uint3_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_uint8_t_uint8_t/MUX_uint1_t_uint8_t_uint8_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SL_8_uint16_t/CONST_SL_8_uint16_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_4_uint8_t/CONST_SR_4_uint8_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_LT_uint6_t_uint6_t/BIN_OP_LT_uint6_t_uint6_t_0CLK_380ecc95.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_OR_uint1_t_uint1_t/BIN_OP_OR_uint1_t_uint1_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_eth_header_t_eth_header_t/MUX_uint1_t_eth_header_t_eth_header_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_PLUS_uint6_t_uint2_t/BIN_OP_PLUS_uint6_t_uint2_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/work_serialize_serializer_in_to_out/work_serialize_serializer_in_to_out_0CLK_d2b41046.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_XOR_uint32_t_uint32_t/BIN_OP_XOR_uint32_t_uint32_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_2_uint32_t/CONST_SR_2_uint32_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_skid_buf_rmii_eth_mac_rx_fifo_t_skid_buf_rmii_eth_mac_rx_fifo_t/MUX_uint1_t_skid_buf_rmii_eth_mac_rx_fifo_t_skid_buf_rmii_eth_mac_rx_fifo_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/VAR_REF_RD_uint32_t_uint32_t_16_VAR_7a60/VAR_REF_RD_uint32_t_uint32_t_16_VAR_7a60_0CLK_8bf83e3e.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint13_t_uint1_t/BIN_OP_EQ_uint13_t_uint1_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_XOR_uint32_t_uint8_t/BIN_OP_XOR_uint32_t_uint8_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_2_uint8_t/CONST_SR_2_uint8_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint3_t_uint1_t/BIN_OP_EQ_uint3_t_uint1_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_uint8_t_1_uint8_t_1/MUX_uint1_t_uint8_t_1_uint8_t_1_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_AND_uint32_t_uint8_t/BIN_OP_AND_uint32_t_uint8_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/CONST_SR_4_uint32_t/CONST_SR_4_uint32_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/work_deserialize_type_byte_deserializer/work_deserialize_type_byte_deserializer_0CLK_099410d6.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/type_bytes_t.h/work_outputs_t_bytes_t.h/work_outputs_t_to_bytes_0CLK_82755757.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_PLUS_uint2_t_uint1_t/BIN_OP_PLUS_uint2_t_uint1_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/type_bytes_t.h/int8_t_bytes_t.h/int8_t_to_bytes_0CLK_23f04728.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/bit_math.h/uint32_mux16/uint32_mux16_0CLK_4e6656cf.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint16_t_uint16_t/BIN_OP_EQ_uint16_t_uint16_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint16_t_uint3_t/BIN_OP_EQ_uint16_t_uint3_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_MINUS_int7_t_int7_t/BIN_OP_MINUS_int7_t_int7_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_axis8_max_len_limiter_t_axis8_max_len_limiter_t/MUX_uint1_t_axis8_max_len_limiter_t_axis8_max_len_limiter_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/include/axi/axis.h/axis8_keep_count/axis8_keep_count_0CLK_b45f1687.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_uint8_t_4_uint8_t_4/MUX_uint1_t_uint8_t_4_uint8_t_4_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_LTE_uint16_t_uint16_t/BIN_OP_LTE_uint16_t_uint16_t_0CLK_6f2c5aad.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/work_deserialize_type_byte_deserializer_deserializer_in_to_out/work_deserialize_type_byte_deserializer_deserializer_in_to_out_0CLK_d2b41046.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/type_bytes_t.h/work_inputs_t_bytes_t.h/bytes_to_work_inputs_t_0CLK_5670a028.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint16_t_uint2_t/BIN_OP_EQ_uint16_t_uint2_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/type_bytes_t.h/int8_t_bytes_t.h/bytes_to_int8_t_0CLK_23f04728.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_EQ_uint16_t_uint4_t/BIN_OP_EQ_uint16_t_uint4_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/BIN_OP_MINUS_int17_t_int17_t/BIN_OP_MINUS_int17_t_int17_t_0CLK_de264c78.vhd /home/devel/Catboard-Pipelinec/pmod-ethernet/ice_makefile_pipelinec/pipelinec_output/built_in/MUX_uint1_t_uint8_t_8_uint8_t_8/MUX_uint1_t_uint8_t_8_uint8_t_8_0CLK_de264c78.vhd  -e pipelinec_top; read_verilog -sv ethernet_top.sv pll.v; synth_ice40 -top ethernet_top -json gateware.json' --

1. Executing GHDL.
Importing module pipelinec_top.
Importing module pll_clk_0clk_de264c78.
Importing module ice_39_0clk_de264c78.
Importing module ice_40_0clk_de264c78.
Importing module ice_41_0clk_de264c78.
Importing module led_r_connect_0clk_de264c78.
Importing module led_g_connect_0clk_de264c78.
Importing module led_b_connect_0clk_de264c78.
Importing module ice_25_0clk_de264c78.
Importing module ice_27_0clk_de264c78.
Importing module ice_45_0clk_de264c78.
Importing module ice_47_0clk_de264c78.
Importing module ice_2_0clk_de264c78.
Importing module ice_4_0clk_de264c78.
Importing module pmod_0a_o4_connect_0clk_de264c78.
Importing module pmod_0a_o3_connect_0clk_de264c78.
Importing module pmod_0a_i2_connect_0clk_de264c78.
Importing module pmod_0a_i1_connect_0clk_de264c78.
Importing module ice_46_0clk_de264c78.
Importing module ice_48_0clk_de264c78.
Importing module ice_3_0clk_de264c78.
Importing module pmod_0b_o3_connect_0clk_de264c78.
Importing module pmod_0b_i2_connect_0clk_de264c78.
Importing module pmod_0b_i1_connect_0clk_de264c78.
Importing module rmii_connect_0clk_380ecc95.
Importing module no_skid_rmii_eth_mac_rx_fifo_wr_stream_in_0clk_a5a1cd4e.
Importing module no_skid_rmii_eth_mac_rx_fifo_rd_stream_out_0clk_6f2c5aad.
Importing module rmii_eth_mac_rx_fifo_wr_skid_in_0clk_d14799aa.
Importing module rmii_eth_mac_rx_fifo_rd_skid_out_0clk_de264c78.
Importing module no_skid_rmii_eth_mac_tx_fifo_wr_stream_in_0clk_a5a1cd4e.
Importing module no_skid_rmii_eth_mac_tx_fifo_rd_stream_out_0clk_6f2c5aad.
Importing module rmii_eth_mac_tx_fifo_wr_skid_in_0clk_de264c78.
Importing module rmii_eth_mac_tx_fifo_rd_skid_out_0clk_d14799aa.
Importing module rmii_rx_mac_instance_0clk_7b4a07f7.
Importing module rmii_rx_mac_fifo_connect_0clk_de264c78.
Importing module rmii_tx_mac_instance_0clk_715a9e3e.
Importing module rmii_tx_mac_fifo_connect_0clk_de264c78.
Importing module work_pipeline_no_handshake_0clk_997c7652.
Importing module work_pipeline_handshake_0clk_dac3c3fb.
Importing module loopback_headers_fifo_wr_stream_in_0clk_a5a1cd4e.
Importing module loopback_headers_fifo_rd_stream_out_0clk_6f2c5aad.
Importing module rx_main_0clk_646cd2b5.
Importing module tx_main_0clk_8a9cc85b.
Importing module blinky_main_0clk_23f04728.
Importing module clk_cross_loopback_headers_fifo_fifo.
Importing module clk_cross_no_skid_rmii_eth_mac_rx_fifo_fifo.
Importing module clk_cross_no_skid_rmii_eth_mac_tx_fifo_fifo.
Importing module skid_buf_rmii_eth_mac_rx_fifo_0clk_83e31706.
Importing module skid_buf_rmii_eth_mac_tx_fifo_0clk_83e31706.
Importing module rmii_rx_mac_0clk_7b2e14c0.
Importing module rmii_tx_mac_0clk_6e754937.
Importing module work_pipeline_no_handshake_in_reg_func_0clk_b45f1687.
Importing module work_0clk_83e31706.
Importing module work_pipeline_no_handshake_out_reg_func_0clk_b45f1687.
Importing module bin_op_lt_uint16_t_uint3_t_0clk_5af1a430.
Importing module work_pipeline_fifo_0clk_b45f1687.
Importing module mux_uint1_t_uint16_t_uint16_t_0clk_de264c78.
Importing module bin_op_plus_uint16_t_uint1_t_0clk_de264c78.
Importing module bin_op_and_uint1_t_uint1_t_0clk_de264c78.
Importing module bin_op_minus_uint16_t_uint1_t_0clk_de264c78.
Importing module eth_8_rx_0clk_5110df32.
Importing module bin_op_eq_uint48_t_uint48_t_0clk_de264c78.
Importing module work_deserialize_0clk_771b4af2.
Importing module work_serialize_0clk_ec30ae69.
Importing module eth_8_tx_0clk_418a2715.
Importing module const_sr_24_uint25_t_0clk_de264c78.
Importing module bin_op_plus_uint25_t_uint1_t_0clk_de264c78.
Importing module pipelinec_fifo_fwft_112_1.
Importing module pipelinec_async_fifo_fwft_10_2.
Importing module mux_uint1_t_skid_buf_rmii_eth_mac_rx_fifo_t_skid_buf_rmii_eth_mac_rx_fifo_t_0clk_de264c78.
Importing module unary_op_not_uint1_t_0clk_de264c78.
Importing module mux_uint1_t_axis8_t_stream_t_axis8_t_stream_t_0clk_de264c78.
Importing module bin_op_or_uint1_t_uint1_t_0clk_de264c78.
Importing module mux_uint1_t_uint1_t_uint1_t_0clk_de264c78.
Importing module mux_uint1_t_skid_buf_rmii_eth_mac_tx_fifo_t_skid_buf_rmii_eth_mac_tx_fifo_t_0clk_de264c78.
Importing module bin_op_eq_uint3_t_uint3_t_0clk_de264c78.
Importing module bin_op_eq_uint2_t_uint2_t_0clk_de264c78.
Importing module mux_uint1_t_uint3_t_uint3_t_0clk_de264c78.
Importing module mux_uint1_t_uint8_t_uint8_t_0clk_de264c78.
Importing module mux_uint1_t_uint2_t_uint2_t_0clk_de264c78.
Importing module mux_uint1_t_uint32_t_uint32_t_0clk_de264c78.
Importing module mux_uint1_t_rmii_rx_mac_state_t_rmii_rx_mac_state_t_0clk_de264c78.
Importing module bin_op_plus_uint3_t_uint2_t_0clk_de264c78.
Importing module const_sr_2_uint32_t_0clk_de264c78.
Importing module bin_op_plus_uint2_t_uint1_t_0clk_de264c78.
Importing module bin_op_eq_uint6_t_uint6_t_0clk_de264c78.
Importing module bin_op_eq_uint6_t_uint5_t_0clk_de264c78.
Importing module bin_op_eq_uint6_t_uint3_t_0clk_de264c78.
Importing module mux_uint1_t_uint6_t_uint6_t_0clk_de264c78.
Importing module mux_uint1_t_rmii_tx_mac_t_rmii_tx_mac_t_0clk_de264c78.
Importing module mux_uint1_t_rmii_tx_mac_state_t_rmii_tx_mac_state_t_0clk_de264c78.
Importing module const_sr_2_uint8_t_0clk_de264c78.
Importing module const_sr_4_uint32_t_0clk_de264c78.
Importing module const_sr_0_uint8_t_0clk_de264c78.
Importing module bin_op_xor_uint32_t_uint8_t_0clk_de264c78.
Importing module bin_op_and_uint32_t_uint8_t_0clk_de264c78.
Importing module var_ref_rd_uint32_t_uint32_t_16_var_7a60_0clk_8bf83e3e.
Importing module bin_op_xor_uint32_t_uint32_t_0clk_de264c78.
Importing module const_sr_4_uint8_t_0clk_de264c78.
Importing module bin_op_plus_uint6_t_uint2_t_0clk_de264c78.
Importing module bin_op_inferred_mult_int8_t_int8_t_0clk_de264c78.
Importing module bin_op_plus_int8_t_int16_t_0clk_de264c78.
Importing module const_sr_3_uint16_t_0clk_de264c78.
Importing module bin_op_eq_uint13_t_uint1_t_0clk_de264c78.
Importing module bin_op_minus_int4_t_int4_t_0clk_de264c78.
Importing module pipelinec_fifo_fwft_32_2.
Importing module mux_uint1_t_axis8_t_axis8_t_0clk_de264c78.
Importing module mux_uint1_t_eth_header_t_eth_header_t_0clk_de264c78.
Importing module mux_uint1_t_eth8_state_t_eth8_state_t_0clk_de264c78.
Importing module mux_uint1_t_uint48_t_uint48_t_0clk_de264c78.
Importing module bin_op_plus_uint3_t_uint1_t_0clk_de264c78.
Importing module bin_op_eq_uint3_t_uint1_t_0clk_de264c78.
Importing module axis8_max_len_limiter_0clk_4c1c43f4.
Importing module work_deserialize_type_byte_deserializer_0clk_099410d6.
Importing module work_outputs_t_to_bytes_0clk_82755757.
Importing module work_serialize_serializer_in_to_out_0clk_d2b41046.
Importing module bin_op_lt_uint6_t_uint6_t_0clk_380ecc95.
Importing module mux_uint1_t_eth_8_tx_t_eth_8_tx_t_0clk_de264c78.
Importing module mux_uint1_t_uint8_t_1_uint8_t_1_0clk_de264c78.
Importing module bin_op_eq_uint6_t_uint1_t_0clk_de264c78.
Importing module const_sl_8_uint48_t_0clk_de264c78.
Importing module bin_op_plus_uint6_t_uint1_t_0clk_de264c78.
Importing module const_sl_8_uint16_t_0clk_de264c78.
Importing module uint32_mux16_0clk_4e6656cf.
Importing module bin_op_eq_uint16_t_uint16_t_0clk_de264c78.
Importing module bin_op_lte_uint16_t_uint16_t_0clk_6f2c5aad.
Importing module mux_uint1_t_axis8_max_len_limiter_t_axis8_max_len_limiter_t_0clk_de264c78.
Importing module axis8_keep_count_0clk_b45f1687.
Importing module work_deserialize_type_byte_deserializer_deserializer_in_to_out_0clk_d2b41046.
Importing module bytes_to_work_inputs_t_0clk_5670a028.
Importing module int8_t_to_bytes_0clk_23f04728.
Importing module bin_op_eq_uint16_t_uint2_t_0clk_de264c78.
Importing module bin_op_eq_uint16_t_uint3_t_0clk_de264c78.
Importing module mux_uint1_t_uint8_t_4_uint8_t_4_0clk_de264c78.
Importing module bin_op_minus_int7_t_int7_t_0clk_de264c78.
Importing module bin_op_minus_int17_t_int17_t_0clk_de264c78.
Importing module mux_uint1_t_uint8_t_8_uint8_t_8_0clk_de264c78.
Importing module bin_op_eq_uint16_t_uint4_t_0clk_de264c78.
Importing module bytes_to_int8_t_0clk_23f04728.

2. Executing Verilog-2005 frontend: ethernet_top.sv
Parsing SystemVerilog input from `ethernet_top.sv' to AST representation.
Generating RTLIL representation for module `\ethernet_top'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: pll.v
Parsing SystemVerilog input from `pll.v' to AST representation.
Generating RTLIL representation for module `\pll'.
Successfully finished Verilog frontend.

4. Executing SYNTH_ICE40 pass.

4.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

4.2. Executing HIERARCHY pass (managing design hierarchy).

4.2.1. Analyzing design hierarchy..
Top module:  \ethernet_top
Used module:     \pipelinec_top
Used module:         \clk_cross_no_skid_rmii_eth_mac_tx_fifo_fifo
Used module:             \pipelinec_async_fifo_fwft_10_2
Used module:         \clk_cross_no_skid_rmii_eth_mac_rx_fifo_fifo
Used module:         \clk_cross_loopback_headers_fifo_fifo
Used module:             \pipelinec_fifo_fwft_112_1
Used module:         \blinky_main_0clk_23f04728
Used module:             \bin_op_plus_uint25_t_uint1_t_0clk_de264c78
Used module:             \const_sr_24_uint25_t_0clk_de264c78
Used module:         \tx_main_0clk_8a9cc85b
Used module:             \bin_op_and_uint1_t_uint1_t_0clk_de264c78
Used module:             \eth_8_tx_0clk_418a2715
Used module:                 \mux_uint1_t_eth8_state_t_eth8_state_t_0clk_de264c78
Used module:                 \mux_uint1_t_uint6_t_uint6_t_0clk_de264c78
Used module:                 \bin_op_plus_uint6_t_uint1_t_0clk_de264c78
Used module:                 \unary_op_not_uint1_t_0clk_de264c78
Used module:                 \mux_uint1_t_uint1_t_uint1_t_0clk_de264c78
Used module:                 \mux_uint1_t_uint8_t_1_uint8_t_1_0clk_de264c78
Used module:                 \bin_op_eq_uint3_t_uint3_t_0clk_de264c78
Used module:                 \mux_uint1_t_eth_8_tx_t_eth_8_tx_t_0clk_de264c78
Used module:                 \bin_op_eq_uint6_t_uint1_t_0clk_de264c78
Used module:                 \const_sl_8_uint16_t_0clk_de264c78
Used module:                 \mux_uint1_t_uint16_t_uint16_t_0clk_de264c78
Used module:                 \bin_op_eq_uint6_t_uint3_t_0clk_de264c78
Used module:                 \const_sl_8_uint48_t_0clk_de264c78
Used module:                 \mux_uint1_t_uint48_t_uint48_t_0clk_de264c78
Used module:                 \mux_uint1_t_eth_header_t_eth_header_t_0clk_de264c78
Used module:                 \bin_op_lt_uint6_t_uint6_t_0clk_380ecc95
Used module:                     \bin_op_minus_int7_t_int7_t_0clk_de264c78
Used module:             \work_serialize_0clk_ec30ae69
Used module:                 \work_serialize_serializer_in_to_out_0clk_d2b41046
Used module:                     \mux_uint1_t_uint8_t_4_uint8_t_4_0clk_de264c78
Used module:                     \bin_op_eq_uint16_t_uint3_t_0clk_de264c78
Used module:                     \bin_op_plus_uint16_t_uint1_t_0clk_de264c78
Used module:                     \mux_uint1_t_uint8_t_uint8_t_0clk_de264c78
Used module:                     \bin_op_or_uint1_t_uint1_t_0clk_de264c78
Used module:                     \bin_op_eq_uint16_t_uint2_t_0clk_de264c78
Used module:                 \work_outputs_t_to_bytes_0clk_82755757
Used module:                     \int8_t_to_bytes_0clk_23f04728
Used module:         \rx_main_0clk_646cd2b5
Used module:             \work_deserialize_0clk_771b4af2
Used module:                 \work_deserialize_type_byte_deserializer_0clk_099410d6
Used module:                     \bytes_to_work_inputs_t_0clk_5670a028
Used module:                         \bytes_to_int8_t_0clk_23f04728
Used module:                     \work_deserialize_type_byte_deserializer_deserializer_in_to_out_0clk_d2b41046
Used module:                         \bin_op_eq_uint16_t_uint4_t_0clk_de264c78
Used module:                         \mux_uint1_t_uint8_t_8_uint8_t_8_0clk_de264c78
Used module:                 \axis8_max_len_limiter_0clk_4c1c43f4
Used module:                     \axis8_keep_count_0clk_b45f1687
Used module:                     \mux_uint1_t_axis8_max_len_limiter_t_axis8_max_len_limiter_t_0clk_de264c78
Used module:                     \bin_op_lte_uint16_t_uint16_t_0clk_6f2c5aad
Used module:                         \bin_op_minus_int17_t_int17_t_0clk_de264c78
Used module:                     \bin_op_eq_uint16_t_uint16_t_0clk_de264c78
Used module:                     \bin_op_minus_uint16_t_uint1_t_0clk_de264c78
Used module:             \bin_op_eq_uint48_t_uint48_t_0clk_de264c78
Used module:             \eth_8_rx_0clk_5110df32
Used module:                 \mux_uint1_t_uint3_t_uint3_t_0clk_de264c78
Used module:                 \bin_op_plus_uint3_t_uint1_t_0clk_de264c78
Used module:                 \bin_op_eq_uint3_t_uint1_t_0clk_de264c78
Used module:                 \mux_uint1_t_axis8_t_axis8_t_0clk_de264c78
Used module:         \loopback_headers_fifo_rd_stream_out_0clk_6f2c5aad
Used module:         \loopback_headers_fifo_wr_stream_in_0clk_a5a1cd4e
Used module:         \work_pipeline_handshake_0clk_dac3c3fb
Used module:             \work_pipeline_fifo_0clk_b45f1687
Used module:                 \pipelinec_fifo_fwft_32_2
Used module:             \bin_op_lt_uint16_t_uint3_t_0clk_5af1a430
Used module:                 \bin_op_minus_int4_t_int4_t_0clk_de264c78
Used module:                 \bin_op_eq_uint13_t_uint1_t_0clk_de264c78
Used module:                 \const_sr_3_uint16_t_0clk_de264c78
Used module:         \work_pipeline_no_handshake_0clk_997c7652
Used module:             \work_pipeline_no_handshake_out_reg_func_0clk_b45f1687
Used module:             \work_0clk_83e31706
Used module:                 \bin_op_plus_int8_t_int16_t_0clk_de264c78
Used module:                 \bin_op_inferred_mult_int8_t_int8_t_0clk_de264c78
Used module:             \work_pipeline_no_handshake_in_reg_func_0clk_b45f1687
Used module:         \rmii_tx_mac_fifo_connect_0clk_de264c78
Used module:         \rmii_tx_mac_instance_0clk_715a9e3e
Used module:             \rmii_tx_mac_0clk_6e754937
Used module:                 \bin_op_plus_uint6_t_uint2_t_0clk_de264c78
Used module:                 \mux_uint1_t_uint32_t_uint32_t_0clk_de264c78
Used module:                 \bin_op_xor_uint32_t_uint32_t_0clk_de264c78
Used module:                 \var_ref_rd_uint32_t_uint32_t_16_var_7a60_0clk_8bf83e3e
Used module:                     \uint32_mux16_0clk_4e6656cf
Used module:                 \bin_op_and_uint32_t_uint8_t_0clk_de264c78
Used module:                 \bin_op_xor_uint32_t_uint8_t_0clk_de264c78
Used module:                 \const_sr_4_uint8_t_0clk_de264c78
Used module:                 \const_sr_4_uint32_t_0clk_de264c78
Used module:                 \const_sr_0_uint8_t_0clk_de264c78
Used module:                 \const_sr_2_uint32_t_0clk_de264c78
Used module:                 \mux_uint1_t_rmii_tx_mac_state_t_rmii_tx_mac_state_t_0clk_de264c78
Used module:                 \mux_uint1_t_uint2_t_uint2_t_0clk_de264c78
Used module:                 \const_sr_2_uint8_t_0clk_de264c78
Used module:                 \mux_uint1_t_rmii_tx_mac_t_rmii_tx_mac_t_0clk_de264c78
Used module:                 \bin_op_eq_uint6_t_uint5_t_0clk_de264c78
Used module:                 \bin_op_eq_uint6_t_uint6_t_0clk_de264c78
Used module:         \rmii_rx_mac_fifo_connect_0clk_de264c78
Used module:         \rmii_rx_mac_instance_0clk_7b4a07f7
Used module:             \rmii_rx_mac_0clk_7b2e14c0
Used module:                 \bin_op_plus_uint3_t_uint2_t_0clk_de264c78
Used module:                 \bin_op_plus_uint2_t_uint1_t_0clk_de264c78
Used module:                 \mux_uint1_t_rmii_rx_mac_state_t_rmii_rx_mac_state_t_0clk_de264c78
Used module:                 \bin_op_eq_uint2_t_uint2_t_0clk_de264c78
Used module:         \rmii_eth_mac_tx_fifo_rd_skid_out_0clk_d14799aa
Used module:             \skid_buf_rmii_eth_mac_tx_fifo_0clk_83e31706
Used module:                 \mux_uint1_t_axis8_t_stream_t_axis8_t_stream_t_0clk_de264c78
Used module:                 \mux_uint1_t_skid_buf_rmii_eth_mac_tx_fifo_t_skid_buf_rmii_eth_mac_tx_fifo_t_0clk_de264c78
Used module:         \rmii_eth_mac_tx_fifo_wr_skid_in_0clk_de264c78
Used module:         \no_skid_rmii_eth_mac_tx_fifo_rd_stream_out_0clk_6f2c5aad
Used module:         \no_skid_rmii_eth_mac_tx_fifo_wr_stream_in_0clk_a5a1cd4e
Used module:         \rmii_eth_mac_rx_fifo_rd_skid_out_0clk_de264c78
Used module:         \rmii_eth_mac_rx_fifo_wr_skid_in_0clk_d14799aa
Used module:             \skid_buf_rmii_eth_mac_rx_fifo_0clk_83e31706
Used module:                 \mux_uint1_t_skid_buf_rmii_eth_mac_rx_fifo_t_skid_buf_rmii_eth_mac_rx_fifo_t_0clk_de264c78
Used module:         \no_skid_rmii_eth_mac_rx_fifo_rd_stream_out_0clk_6f2c5aad
Used module:         \no_skid_rmii_eth_mac_rx_fifo_wr_stream_in_0clk_a5a1cd4e
Used module:         \rmii_connect_0clk_380ecc95
Used module:         \pmod_0b_i1_connect_0clk_de264c78
Used module:         \pmod_0b_i2_connect_0clk_de264c78
Used module:         \pmod_0b_o3_connect_0clk_de264c78
Used module:         \ice_3_0clk_de264c78
Used module:         \ice_48_0clk_de264c78
Used module:         \ice_46_0clk_de264c78
Used module:         \pmod_0a_i1_connect_0clk_de264c78
Used module:         \pmod_0a_i2_connect_0clk_de264c78
Used module:         \pmod_0a_o3_connect_0clk_de264c78
Used module:         \pmod_0a_o4_connect_0clk_de264c78
Used module:         \ice_4_0clk_de264c78
Used module:         \ice_2_0clk_de264c78
Used module:         \ice_47_0clk_de264c78
Used module:         \ice_45_0clk_de264c78
Used module:         \ice_27_0clk_de264c78
Used module:         \ice_25_0clk_de264c78
Used module:         \led_b_connect_0clk_de264c78
Used module:         \led_g_connect_0clk_de264c78
Used module:         \led_r_connect_0clk_de264c78
Used module:         \ice_41_0clk_de264c78
Used module:         \ice_40_0clk_de264c78
Used module:         \ice_39_0clk_de264c78
Used module:         \pll_clk_0clk_de264c78
Used module:     \pll

4.2.2. Analyzing design hierarchy..
Top module:  \ethernet_top
Used module:     \pipelinec_top
Used module:         \clk_cross_no_skid_rmii_eth_mac_tx_fifo_fifo
Used module:             \pipelinec_async_fifo_fwft_10_2
Used module:         \clk_cross_no_skid_rmii_eth_mac_rx_fifo_fifo
Used module:         \clk_cross_loopback_headers_fifo_fifo
Used module:             \pipelinec_fifo_fwft_112_1
Used module:         \blinky_main_0clk_23f04728
Used module:             \bin_op_plus_uint25_t_uint1_t_0clk_de264c78
Used module:             \const_sr_24_uint25_t_0clk_de264c78
Used module:         \tx_main_0clk_8a9cc85b
Used module:             \bin_op_and_uint1_t_uint1_t_0clk_de264c78
Used module:             \eth_8_tx_0clk_418a2715
Used module:                 \mux_uint1_t_eth8_state_t_eth8_state_t_0clk_de264c78
Used module:                 \mux_uint1_t_uint6_t_uint6_t_0clk_de264c78
Used module:                 \bin_op_plus_uint6_t_uint1_t_0clk_de264c78
Used module:                 \unary_op_not_uint1_t_0clk_de264c78
Used module:                 \mux_uint1_t_uint1_t_uint1_t_0clk_de264c78
Used module:                 \mux_uint1_t_uint8_t_1_uint8_t_1_0clk_de264c78
Used module:                 \bin_op_eq_uint3_t_uint3_t_0clk_de264c78
Used module:                 \mux_uint1_t_eth_8_tx_t_eth_8_tx_t_0clk_de264c78
Used module:                 \bin_op_eq_uint6_t_uint1_t_0clk_de264c78
Used module:                 \const_sl_8_uint16_t_0clk_de264c78
Used module:                 \mux_uint1_t_uint16_t_uint16_t_0clk_de264c78
Used module:                 \bin_op_eq_uint6_t_uint3_t_0clk_de264c78
Used module:                 \const_sl_8_uint48_t_0clk_de264c78
Used module:                 \mux_uint1_t_uint48_t_uint48_t_0clk_de264c78
Used module:                 \mux_uint1_t_eth_header_t_eth_header_t_0clk_de264c78
Used module:                 \bin_op_lt_uint6_t_uint6_t_0clk_380ecc95
Used module:                     \bin_op_minus_int7_t_int7_t_0clk_de264c78
Used module:             \work_serialize_0clk_ec30ae69
Used module:                 \work_serialize_serializer_in_to_out_0clk_d2b41046
Used module:                     \mux_uint1_t_uint8_t_4_uint8_t_4_0clk_de264c78
Used module:                     \bin_op_eq_uint16_t_uint3_t_0clk_de264c78
Used module:                     \bin_op_plus_uint16_t_uint1_t_0clk_de264c78
Used module:                     \mux_uint1_t_uint8_t_uint8_t_0clk_de264c78
Used module:                     \bin_op_or_uint1_t_uint1_t_0clk_de264c78
Used module:                     \bin_op_eq_uint16_t_uint2_t_0clk_de264c78
Used module:                 \work_outputs_t_to_bytes_0clk_82755757
Used module:                     \int8_t_to_bytes_0clk_23f04728
Used module:         \rx_main_0clk_646cd2b5
Used module:             \work_deserialize_0clk_771b4af2
Used module:                 \work_deserialize_type_byte_deserializer_0clk_099410d6
Used module:                     \bytes_to_work_inputs_t_0clk_5670a028
Used module:                         \bytes_to_int8_t_0clk_23f04728
Used module:                     \work_deserialize_type_byte_deserializer_deserializer_in_to_out_0clk_d2b41046
Used module:                         \bin_op_eq_uint16_t_uint4_t_0clk_de264c78
Used module:                         \mux_uint1_t_uint8_t_8_uint8_t_8_0clk_de264c78
Used module:                 \axis8_max_len_limiter_0clk_4c1c43f4
Used module:                     \axis8_keep_count_0clk_b45f1687
Used module:                     \mux_uint1_t_axis8_max_len_limiter_t_axis8_max_len_limiter_t_0clk_de264c78
Used module:                     \bin_op_lte_uint16_t_uint16_t_0clk_6f2c5aad
Used module:                         \bin_op_minus_int17_t_int17_t_0clk_de264c78
Used module:                     \bin_op_eq_uint16_t_uint16_t_0clk_de264c78
Used module:                     \bin_op_minus_uint16_t_uint1_t_0clk_de264c78
Used module:             \bin_op_eq_uint48_t_uint48_t_0clk_de264c78
Used module:             \eth_8_rx_0clk_5110df32
Used module:                 \mux_uint1_t_uint3_t_uint3_t_0clk_de264c78
Used module:                 \bin_op_plus_uint3_t_uint1_t_0clk_de264c78
Used module:                 \bin_op_eq_uint3_t_uint1_t_0clk_de264c78
Used module:                 \mux_uint1_t_axis8_t_axis8_t_0clk_de264c78
Used module:         \loopback_headers_fifo_rd_stream_out_0clk_6f2c5aad
Used module:         \loopback_headers_fifo_wr_stream_in_0clk_a5a1cd4e
Used module:         \work_pipeline_handshake_0clk_dac3c3fb
Used module:             \work_pipeline_fifo_0clk_b45f1687
Used module:                 \pipelinec_fifo_fwft_32_2
Used module:             \bin_op_lt_uint16_t_uint3_t_0clk_5af1a430
Used module:                 \bin_op_minus_int4_t_int4_t_0clk_de264c78
Used module:                 \bin_op_eq_uint13_t_uint1_t_0clk_de264c78
Used module:                 \const_sr_3_uint16_t_0clk_de264c78
Used module:         \work_pipeline_no_handshake_0clk_997c7652
Used module:             \work_pipeline_no_handshake_out_reg_func_0clk_b45f1687
Used module:             \work_0clk_83e31706
Used module:                 \bin_op_plus_int8_t_int16_t_0clk_de264c78
Used module:                 \bin_op_inferred_mult_int8_t_int8_t_0clk_de264c78
Used module:             \work_pipeline_no_handshake_in_reg_func_0clk_b45f1687
Used module:         \rmii_tx_mac_fifo_connect_0clk_de264c78
Used module:         \rmii_tx_mac_instance_0clk_715a9e3e
Used module:             \rmii_tx_mac_0clk_6e754937
Used module:                 \bin_op_plus_uint6_t_uint2_t_0clk_de264c78
Used module:                 \mux_uint1_t_uint32_t_uint32_t_0clk_de264c78
Used module:                 \bin_op_xor_uint32_t_uint32_t_0clk_de264c78
Used module:                 \var_ref_rd_uint32_t_uint32_t_16_var_7a60_0clk_8bf83e3e
Used module:                     \uint32_mux16_0clk_4e6656cf
Used module:                 \bin_op_and_uint32_t_uint8_t_0clk_de264c78
Used module:                 \bin_op_xor_uint32_t_uint8_t_0clk_de264c78
Used module:                 \const_sr_4_uint8_t_0clk_de264c78
Used module:                 \const_sr_4_uint32_t_0clk_de264c78
Used module:                 \const_sr_0_uint8_t_0clk_de264c78
Used module:                 \const_sr_2_uint32_t_0clk_de264c78
Used module:                 \mux_uint1_t_rmii_tx_mac_state_t_rmii_tx_mac_state_t_0clk_de264c78
Used module:                 \mux_uint1_t_uint2_t_uint2_t_0clk_de264c78
Used module:                 \const_sr_2_uint8_t_0clk_de264c78
Used module:                 \mux_uint1_t_rmii_tx_mac_t_rmii_tx_mac_t_0clk_de264c78
Used module:                 \bin_op_eq_uint6_t_uint5_t_0clk_de264c78
Used module:                 \bin_op_eq_uint6_t_uint6_t_0clk_de264c78
Used module:         \rmii_rx_mac_fifo_connect_0clk_de264c78
Used module:         \rmii_rx_mac_instance_0clk_7b4a07f7
Used module:             \rmii_rx_mac_0clk_7b2e14c0
Used module:                 \bin_op_plus_uint3_t_uint2_t_0clk_de264c78
Used module:                 \bin_op_plus_uint2_t_uint1_t_0clk_de264c78
Used module:                 \mux_uint1_t_rmii_rx_mac_state_t_rmii_rx_mac_state_t_0clk_de264c78
Used module:                 \bin_op_eq_uint2_t_uint2_t_0clk_de264c78
Used module:         \rmii_eth_mac_tx_fifo_rd_skid_out_0clk_d14799aa
Used module:             \skid_buf_rmii_eth_mac_tx_fifo_0clk_83e31706
Used module:                 \mux_uint1_t_axis8_t_stream_t_axis8_t_stream_t_0clk_de264c78
Used module:                 \mux_uint1_t_skid_buf_rmii_eth_mac_tx_fifo_t_skid_buf_rmii_eth_mac_tx_fifo_t_0clk_de264c78
Used module:         \rmii_eth_mac_tx_fifo_wr_skid_in_0clk_de264c78
Used module:         \no_skid_rmii_eth_mac_tx_fifo_rd_stream_out_0clk_6f2c5aad
Used module:         \no_skid_rmii_eth_mac_tx_fifo_wr_stream_in_0clk_a5a1cd4e
Used module:         \rmii_eth_mac_rx_fifo_rd_skid_out_0clk_de264c78
Used module:         \rmii_eth_mac_rx_fifo_wr_skid_in_0clk_d14799aa
Used module:             \skid_buf_rmii_eth_mac_rx_fifo_0clk_83e31706
Used module:                 \mux_uint1_t_skid_buf_rmii_eth_mac_rx_fifo_t_skid_buf_rmii_eth_mac_rx_fifo_t_0clk_de264c78
Used module:         \no_skid_rmii_eth_mac_rx_fifo_rd_stream_out_0clk_6f2c5aad
Used module:         \no_skid_rmii_eth_mac_rx_fifo_wr_stream_in_0clk_a5a1cd4e
Used module:         \rmii_connect_0clk_380ecc95
Used module:         \pmod_0b_i1_connect_0clk_de264c78
Used module:         \pmod_0b_i2_connect_0clk_de264c78
Used module:         \pmod_0b_o3_connect_0clk_de264c78
Used module:         \ice_3_0clk_de264c78
Used module:         \ice_48_0clk_de264c78
Used module:         \ice_46_0clk_de264c78
Used module:         \pmod_0a_i1_connect_0clk_de264c78
Used module:         \pmod_0a_i2_connect_0clk_de264c78
Used module:         \pmod_0a_o3_connect_0clk_de264c78
Used module:         \pmod_0a_o4_connect_0clk_de264c78
Used module:         \ice_4_0clk_de264c78
Used module:         \ice_2_0clk_de264c78
Used module:         \ice_47_0clk_de264c78
Used module:         \ice_45_0clk_de264c78
Used module:         \ice_27_0clk_de264c78
Used module:         \ice_25_0clk_de264c78
Used module:         \led_b_connect_0clk_de264c78
Used module:         \led_g_connect_0clk_de264c78
Used module:         \led_r_connect_0clk_de264c78
Used module:         \ice_41_0clk_de264c78
Used module:         \ice_40_0clk_de264c78
Used module:         \ice_39_0clk_de264c78
Used module:         \pll_clk_0clk_de264c78
Used module:     \pll
Removed 0 unused modules.

4.3. Executing PROC pass (convert processes to netlists).

4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1212 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1205 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1201 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1194 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1191 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1188 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1185 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1182 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1174 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1167 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1163 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1156 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1153 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1150 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1147 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1144 in module SB_DFFSR.
Removed a total of 0 dead cases.

4.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 8 redundant assignments.
Promoted 22 assignments to connections.

4.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1215'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1211'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1204'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1200'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1193'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1190'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1187'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1184'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1181'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1179'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1177'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1173'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1166'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1162'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1155'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1152'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1149'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1146'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1143'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1141'.
  Set init value: \Q = 1'0

4.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1212'.
Found async reset \R in `\SB_DFFNER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1201'.
Found async reset \S in `\SB_DFFNS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1191'.
Found async reset \R in `\SB_DFFNR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1185'.
Found async reset \S in `\SB_DFFES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1174'.
Found async reset \R in `\SB_DFFER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1163'.
Found async reset \S in `\SB_DFFS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1153'.
Found async reset \R in `\SB_DFFR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1147'.

4.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~18 debug messages>

4.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1215'.
Creating decoders for process `\SB_DFFNES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1212'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1211'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1205'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1204'.
Creating decoders for process `\SB_DFFNER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1201'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1200'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1194'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1193'.
Creating decoders for process `\SB_DFFNS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1191'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1190'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1188'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1187'.
Creating decoders for process `\SB_DFFNR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1185'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1184'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1182'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1181'.
Creating decoders for process `\SB_DFFNE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1180'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1179'.
Creating decoders for process `\SB_DFFN.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$1178'.
Creating decoders for process `\SB_DFFES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1177'.
Creating decoders for process `\SB_DFFES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1174'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1173'.
Creating decoders for process `\SB_DFFESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1167'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1166'.
Creating decoders for process `\SB_DFFER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1163'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1162'.
Creating decoders for process `\SB_DFFESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1156'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1155'.
Creating decoders for process `\SB_DFFS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1153'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1152'.
Creating decoders for process `\SB_DFFSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1150'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1149'.
Creating decoders for process `\SB_DFFR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1147'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1146'.
Creating decoders for process `\SB_DFFSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1144'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1143'.
Creating decoders for process `\SB_DFFE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1142'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1141'.
Creating decoders for process `\SB_DFF.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1140'.

4.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1212'.
  created $adff cell `$procdff$1398' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1205'.
  created $dff cell `$procdff$1399' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1201'.
  created $adff cell `$procdff$1402' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1194'.
  created $dff cell `$procdff$1403' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1191'.
  created $adff cell `$procdff$1406' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1188'.
  created $dff cell `$procdff$1407' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1185'.
  created $adff cell `$procdff$1410' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1182'.
  created $dff cell `$procdff$1411' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1180'.
  created $dff cell `$procdff$1412' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$1178'.
  created $dff cell `$procdff$1413' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1174'.
  created $adff cell `$procdff$1416' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1167'.
  created $dff cell `$procdff$1417' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1163'.
  created $adff cell `$procdff$1420' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1156'.
  created $dff cell `$procdff$1421' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1153'.
  created $adff cell `$procdff$1424' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1150'.
  created $dff cell `$procdff$1425' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1147'.
  created $adff cell `$procdff$1428' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1144'.
  created $dff cell `$procdff$1429' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1142'.
  created $dff cell `$procdff$1430' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1140'.
  created $dff cell `$procdff$1431' with positive edge clock.

4.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1215'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1212'.
Removing empty process `SB_DFFNES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$1212'.
Removing empty process `SB_DFFNESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1211'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1205'.
Removing empty process `SB_DFFNESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$1205'.
Removing empty process `SB_DFFNER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1204'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1201'.
Removing empty process `SB_DFFNER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$1201'.
Removing empty process `SB_DFFNESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1200'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1194'.
Removing empty process `SB_DFFNESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$1194'.
Removing empty process `SB_DFFNS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1193'.
Removing empty process `SB_DFFNS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$1191'.
Removing empty process `SB_DFFNSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1190'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1188'.
Removing empty process `SB_DFFNSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$1188'.
Removing empty process `SB_DFFNR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1187'.
Removing empty process `SB_DFFNR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$1185'.
Removing empty process `SB_DFFNSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1184'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1182'.
Removing empty process `SB_DFFNSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$1182'.
Removing empty process `SB_DFFNE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1181'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1180'.
Removing empty process `SB_DFFNE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$1180'.
Removing empty process `SB_DFFN.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1179'.
Removing empty process `SB_DFFN.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$1178'.
Removing empty process `SB_DFFES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1177'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1174'.
Removing empty process `SB_DFFES.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$1174'.
Removing empty process `SB_DFFESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1173'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1167'.
Removing empty process `SB_DFFESS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$1167'.
Removing empty process `SB_DFFER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1166'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1163'.
Removing empty process `SB_DFFER.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$1163'.
Removing empty process `SB_DFFESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1162'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1156'.
Removing empty process `SB_DFFESR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$1156'.
Removing empty process `SB_DFFS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1155'.
Removing empty process `SB_DFFS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$1153'.
Removing empty process `SB_DFFSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1152'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1150'.
Removing empty process `SB_DFFSS.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$1150'.
Removing empty process `SB_DFFR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1149'.
Removing empty process `SB_DFFR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$1147'.
Removing empty process `SB_DFFSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1146'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1144'.
Removing empty process `SB_DFFSR.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$1144'.
Removing empty process `SB_DFFE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1143'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1142'.
Removing empty process `SB_DFFE.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$1142'.
Removing empty process `SB_DFF.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$1141'.
Removing empty process `SB_DFF.$proc$/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$1140'.
Cleaned up 18 empty switches.

4.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll.
Optimizing module ethernet_top.
Optimizing module bytes_to_int8_t_0clk_23f04728.
Optimizing module bin_op_eq_uint16_t_uint4_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_uint8_t_8_uint8_t_8_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_minus_int17_t_int17_t_0clk_de264c78.
Optimizing module bin_op_minus_int7_t_int7_t_0clk_de264c78.
Optimizing module mux_uint1_t_uint8_t_4_uint8_t_4_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_eq_uint16_t_uint3_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_eq_uint16_t_uint2_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module int8_t_to_bytes_0clk_23f04728.
Optimizing module bytes_to_work_inputs_t_0clk_5670a028.
Optimizing module work_deserialize_type_byte_deserializer_deserializer_in_to_out_0clk_d2b41046.
Optimizing module axis8_keep_count_0clk_b45f1687.
Optimizing module mux_uint1_t_axis8_max_len_limiter_t_axis8_max_len_limiter_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_lte_uint16_t_uint16_t_0clk_6f2c5aad.
Optimizing module bin_op_eq_uint16_t_uint16_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module uint32_mux16_0clk_4e6656cf.
Optimizing module const_sl_8_uint16_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_plus_uint6_t_uint1_t_0clk_de264c78.
Optimizing module const_sl_8_uint48_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_eq_uint6_t_uint1_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_uint8_t_1_uint8_t_1_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_eth_8_tx_t_eth_8_tx_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_lt_uint6_t_uint6_t_0clk_380ecc95.
Optimizing module work_serialize_serializer_in_to_out_0clk_d2b41046.
Optimizing module work_outputs_t_to_bytes_0clk_82755757.
Optimizing module work_deserialize_type_byte_deserializer_0clk_099410d6.
Optimizing module axis8_max_len_limiter_0clk_4c1c43f4.
Optimizing module bin_op_eq_uint3_t_uint1_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_plus_uint3_t_uint1_t_0clk_de264c78.
Optimizing module mux_uint1_t_uint48_t_uint48_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_eth8_state_t_eth8_state_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_eth_header_t_eth_header_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_axis8_t_axis8_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module pipelinec_fifo_fwft_32_2.
<suppressed ~3 debug messages>
Optimizing module bin_op_minus_int4_t_int4_t_0clk_de264c78.
Optimizing module bin_op_eq_uint13_t_uint1_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module const_sr_3_uint16_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_plus_int8_t_int16_t_0clk_de264c78.
Optimizing module bin_op_inferred_mult_int8_t_int8_t_0clk_de264c78.
Optimizing module bin_op_plus_uint6_t_uint2_t_0clk_de264c78.
Optimizing module const_sr_4_uint8_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_xor_uint32_t_uint32_t_0clk_de264c78.
Optimizing module var_ref_rd_uint32_t_uint32_t_16_var_7a60_0clk_8bf83e3e.
Optimizing module bin_op_and_uint32_t_uint8_t_0clk_de264c78.
Optimizing module bin_op_xor_uint32_t_uint8_t_0clk_de264c78.
Optimizing module const_sr_0_uint8_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module const_sr_4_uint32_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module const_sr_2_uint8_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_rmii_tx_mac_state_t_rmii_tx_mac_state_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_rmii_tx_mac_t_rmii_tx_mac_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_uint6_t_uint6_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_eq_uint6_t_uint3_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_eq_uint6_t_uint5_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_eq_uint6_t_uint6_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_plus_uint2_t_uint1_t_0clk_de264c78.
Optimizing module const_sr_2_uint32_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_plus_uint3_t_uint2_t_0clk_de264c78.
Optimizing module mux_uint1_t_rmii_rx_mac_state_t_rmii_rx_mac_state_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_uint32_t_uint32_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_uint2_t_uint2_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_uint8_t_uint8_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_uint3_t_uint3_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_eq_uint2_t_uint2_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_eq_uint3_t_uint3_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_skid_buf_rmii_eth_mac_tx_fifo_t_skid_buf_rmii_eth_mac_tx_fifo_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module mux_uint1_t_uint1_t_uint1_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module bin_op_or_uint1_t_uint1_t_0clk_de264c78.
Optimizing module mux_uint1_t_axis8_t_stream_t_axis8_t_stream_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module unary_op_not_uint1_t_0clk_de264c78.
Optimizing module mux_uint1_t_skid_buf_rmii_eth_mac_rx_fifo_t_skid_buf_rmii_eth_mac_rx_fifo_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module pipelinec_async_fifo_fwft_10_2.
<suppressed ~4 debug messages>
Optimizing module pipelinec_fifo_fwft_112_1.
<suppressed ~3 debug messages>
Optimizing module bin_op_plus_uint25_t_uint1_t_0clk_de264c78.
Optimizing module const_sr_24_uint25_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module eth_8_tx_0clk_418a2715.
Optimizing module work_serialize_0clk_ec30ae69.
Optimizing module work_deserialize_0clk_771b4af2.
Optimizing module bin_op_eq_uint48_t_uint48_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module eth_8_rx_0clk_5110df32.
Optimizing module bin_op_minus_uint16_t_uint1_t_0clk_de264c78.
Optimizing module bin_op_and_uint1_t_uint1_t_0clk_de264c78.
Optimizing module bin_op_plus_uint16_t_uint1_t_0clk_de264c78.
Optimizing module mux_uint1_t_uint16_t_uint16_t_0clk_de264c78.
<suppressed ~1 debug messages>
Optimizing module work_pipeline_fifo_0clk_b45f1687.
Optimizing module bin_op_lt_uint16_t_uint3_t_0clk_5af1a430.
Optimizing module work_pipeline_no_handshake_out_reg_func_0clk_b45f1687.
Optimizing module work_0clk_83e31706.
Optimizing module work_pipeline_no_handshake_in_reg_func_0clk_b45f1687.
Optimizing module rmii_tx_mac_0clk_6e754937.
Optimizing module rmii_rx_mac_0clk_7b2e14c0.
Optimizing module skid_buf_rmii_eth_mac_tx_fifo_0clk_83e31706.
Optimizing module skid_buf_rmii_eth_mac_rx_fifo_0clk_83e31706.
Optimizing module clk_cross_no_skid_rmii_eth_mac_tx_fifo_fifo.
Optimizing module clk_cross_no_skid_rmii_eth_mac_rx_fifo_fifo.
Optimizing module clk_cross_loopback_headers_fifo_fifo.
Optimizing module blinky_main_0clk_23f04728.
Optimizing module tx_main_0clk_8a9cc85b.
Optimizing module rx_main_0clk_646cd2b5.
Optimizing module loopback_headers_fifo_rd_stream_out_0clk_6f2c5aad.
Optimizing module loopback_headers_fifo_wr_stream_in_0clk_a5a1cd4e.
Optimizing module work_pipeline_handshake_0clk_dac3c3fb.
Optimizing module work_pipeline_no_handshake_0clk_997c7652.
Optimizing module rmii_tx_mac_fifo_connect_0clk_de264c78.
Optimizing module rmii_tx_mac_instance_0clk_715a9e3e.
Optimizing module rmii_rx_mac_fifo_connect_0clk_de264c78.
Optimizing module rmii_rx_mac_instance_0clk_7b4a07f7.
Optimizing module rmii_eth_mac_tx_fifo_rd_skid_out_0clk_d14799aa.
Optimizing module rmii_eth_mac_tx_fifo_wr_skid_in_0clk_de264c78.
Optimizing module no_skid_rmii_eth_mac_tx_fifo_rd_stream_out_0clk_6f2c5aad.
Optimizing module no_skid_rmii_eth_mac_tx_fifo_wr_stream_in_0clk_a5a1cd4e.
Optimizing module rmii_eth_mac_rx_fifo_rd_skid_out_0clk_de264c78.
Optimizing module rmii_eth_mac_rx_fifo_wr_skid_in_0clk_d14799aa.
Optimizing module no_skid_rmii_eth_mac_rx_fifo_rd_stream_out_0clk_6f2c5aad.
Optimizing module no_skid_rmii_eth_mac_rx_fifo_wr_stream_in_0clk_a5a1cd4e.
Optimizing module rmii_connect_0clk_380ecc95.
Optimizing module pmod_0b_i1_connect_0clk_de264c78.
Optimizing module pmod_0b_i2_connect_0clk_de264c78.
Optimizing module pmod_0b_o3_connect_0clk_de264c78.
Optimizing module ice_3_0clk_de264c78.
Optimizing module ice_48_0clk_de264c78.
Optimizing module ice_46_0clk_de264c78.
Optimizing module pmod_0a_i1_connect_0clk_de264c78.
Optimizing module pmod_0a_i2_connect_0clk_de264c78.
Optimizing module pmod_0a_o3_connect_0clk_de264c78.
Optimizing module pmod_0a_o4_connect_0clk_de264c78.
Optimizing module ice_4_0clk_de264c78.
Optimizing module ice_2_0clk_de264c78.
Optimizing module ice_47_0clk_de264c78.
Optimizing module ice_45_0clk_de264c78.
Optimizing module ice_27_0clk_de264c78.
Optimizing module ice_25_0clk_de264c78.
Optimizing module led_b_connect_0clk_de264c78.
Optimizing module led_g_connect_0clk_de264c78.
Optimizing module led_r_connect_0clk_de264c78.
Optimizing module ice_41_0clk_de264c78.
Optimizing module ice_40_0clk_de264c78.
Optimizing module ice_39_0clk_de264c78.
Optimizing module pll_clk_0clk_de264c78.
Optimizing module pipelinec_top.

4.4. Executing FLATTEN pass (flatten design).
Deleting now unused module pll.
Deleting now unused module bytes_to_int8_t_0clk_23f04728.
Deleting now unused module bin_op_eq_uint16_t_uint4_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_uint8_t_8_uint8_t_8_0clk_de264c78.
Deleting now unused module bin_op_minus_int17_t_int17_t_0clk_de264c78.
Deleting now unused module bin_op_minus_int7_t_int7_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_uint8_t_4_uint8_t_4_0clk_de264c78.
Deleting now unused module bin_op_eq_uint16_t_uint3_t_0clk_de264c78.
Deleting now unused module bin_op_eq_uint16_t_uint2_t_0clk_de264c78.
Deleting now unused module int8_t_to_bytes_0clk_23f04728.
Deleting now unused module bytes_to_work_inputs_t_0clk_5670a028.
Deleting now unused module work_deserialize_type_byte_deserializer_deserializer_in_to_out_0clk_d2b41046.
Deleting now unused module axis8_keep_count_0clk_b45f1687.
Deleting now unused module mux_uint1_t_axis8_max_len_limiter_t_axis8_max_len_limiter_t_0clk_de264c78.
Deleting now unused module bin_op_lte_uint16_t_uint16_t_0clk_6f2c5aad.
Deleting now unused module bin_op_eq_uint16_t_uint16_t_0clk_de264c78.
Deleting now unused module uint32_mux16_0clk_4e6656cf.
Deleting now unused module const_sl_8_uint16_t_0clk_de264c78.
Deleting now unused module bin_op_plus_uint6_t_uint1_t_0clk_de264c78.
Deleting now unused module const_sl_8_uint48_t_0clk_de264c78.
Deleting now unused module bin_op_eq_uint6_t_uint1_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_uint8_t_1_uint8_t_1_0clk_de264c78.
Deleting now unused module mux_uint1_t_eth_8_tx_t_eth_8_tx_t_0clk_de264c78.
Deleting now unused module bin_op_lt_uint6_t_uint6_t_0clk_380ecc95.
Deleting now unused module work_serialize_serializer_in_to_out_0clk_d2b41046.
Deleting now unused module work_outputs_t_to_bytes_0clk_82755757.
Deleting now unused module work_deserialize_type_byte_deserializer_0clk_099410d6.
Deleting now unused module axis8_max_len_limiter_0clk_4c1c43f4.
Deleting now unused module bin_op_eq_uint3_t_uint1_t_0clk_de264c78.
Deleting now unused module bin_op_plus_uint3_t_uint1_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_uint48_t_uint48_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_eth8_state_t_eth8_state_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_eth_header_t_eth_header_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_axis8_t_axis8_t_0clk_de264c78.
Deleting now unused module pipelinec_fifo_fwft_32_2.
Deleting now unused module bin_op_minus_int4_t_int4_t_0clk_de264c78.
Deleting now unused module bin_op_eq_uint13_t_uint1_t_0clk_de264c78.
Deleting now unused module const_sr_3_uint16_t_0clk_de264c78.
Deleting now unused module bin_op_plus_int8_t_int16_t_0clk_de264c78.
Deleting now unused module bin_op_inferred_mult_int8_t_int8_t_0clk_de264c78.
Deleting now unused module bin_op_plus_uint6_t_uint2_t_0clk_de264c78.
Deleting now unused module const_sr_4_uint8_t_0clk_de264c78.
Deleting now unused module bin_op_xor_uint32_t_uint32_t_0clk_de264c78.
Deleting now unused module var_ref_rd_uint32_t_uint32_t_16_var_7a60_0clk_8bf83e3e.
Deleting now unused module bin_op_and_uint32_t_uint8_t_0clk_de264c78.
Deleting now unused module bin_op_xor_uint32_t_uint8_t_0clk_de264c78.
Deleting now unused module const_sr_0_uint8_t_0clk_de264c78.
Deleting now unused module const_sr_4_uint32_t_0clk_de264c78.
Deleting now unused module const_sr_2_uint8_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_rmii_tx_mac_state_t_rmii_tx_mac_state_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_rmii_tx_mac_t_rmii_tx_mac_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_uint6_t_uint6_t_0clk_de264c78.
Deleting now unused module bin_op_eq_uint6_t_uint3_t_0clk_de264c78.
Deleting now unused module bin_op_eq_uint6_t_uint5_t_0clk_de264c78.
Deleting now unused module bin_op_eq_uint6_t_uint6_t_0clk_de264c78.
Deleting now unused module bin_op_plus_uint2_t_uint1_t_0clk_de264c78.
Deleting now unused module const_sr_2_uint32_t_0clk_de264c78.
Deleting now unused module bin_op_plus_uint3_t_uint2_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_rmii_rx_mac_state_t_rmii_rx_mac_state_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_uint32_t_uint32_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_uint2_t_uint2_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_uint8_t_uint8_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_uint3_t_uint3_t_0clk_de264c78.
Deleting now unused module bin_op_eq_uint2_t_uint2_t_0clk_de264c78.
Deleting now unused module bin_op_eq_uint3_t_uint3_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_skid_buf_rmii_eth_mac_tx_fifo_t_skid_buf_rmii_eth_mac_tx_fifo_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_uint1_t_uint1_t_0clk_de264c78.
Deleting now unused module bin_op_or_uint1_t_uint1_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_axis8_t_stream_t_axis8_t_stream_t_0clk_de264c78.
Deleting now unused module unary_op_not_uint1_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_skid_buf_rmii_eth_mac_rx_fifo_t_skid_buf_rmii_eth_mac_rx_fifo_t_0clk_de264c78.
Deleting now unused module pipelinec_async_fifo_fwft_10_2.
Deleting now unused module pipelinec_fifo_fwft_112_1.
Deleting now unused module bin_op_plus_uint25_t_uint1_t_0clk_de264c78.
Deleting now unused module const_sr_24_uint25_t_0clk_de264c78.
Deleting now unused module eth_8_tx_0clk_418a2715.
Deleting now unused module work_serialize_0clk_ec30ae69.
Deleting now unused module work_deserialize_0clk_771b4af2.
Deleting now unused module bin_op_eq_uint48_t_uint48_t_0clk_de264c78.
Deleting now unused module eth_8_rx_0clk_5110df32.
Deleting now unused module bin_op_minus_uint16_t_uint1_t_0clk_de264c78.
Deleting now unused module bin_op_and_uint1_t_uint1_t_0clk_de264c78.
Deleting now unused module bin_op_plus_uint16_t_uint1_t_0clk_de264c78.
Deleting now unused module mux_uint1_t_uint16_t_uint16_t_0clk_de264c78.
Deleting now unused module work_pipeline_fifo_0clk_b45f1687.
Deleting now unused module bin_op_lt_uint16_t_uint3_t_0clk_5af1a430.
Deleting now unused module work_pipeline_no_handshake_out_reg_func_0clk_b45f1687.
Deleting now unused module work_0clk_83e31706.
Deleting now unused module work_pipeline_no_handshake_in_reg_func_0clk_b45f1687.
Deleting now unused module rmii_tx_mac_0clk_6e754937.
Deleting now unused module rmii_rx_mac_0clk_7b2e14c0.
Deleting now unused module skid_buf_rmii_eth_mac_tx_fifo_0clk_83e31706.
Deleting now unused module skid_buf_rmii_eth_mac_rx_fifo_0clk_83e31706.
Deleting now unused module clk_cross_no_skid_rmii_eth_mac_tx_fifo_fifo.
Deleting now unused module clk_cross_no_skid_rmii_eth_mac_rx_fifo_fifo.
Deleting now unused module clk_cross_loopback_headers_fifo_fifo.
Deleting now unused module blinky_main_0clk_23f04728.
Deleting now unused module tx_main_0clk_8a9cc85b.
Deleting now unused module rx_main_0clk_646cd2b5.
Deleting now unused module loopback_headers_fifo_rd_stream_out_0clk_6f2c5aad.
Deleting now unused module loopback_headers_fifo_wr_stream_in_0clk_a5a1cd4e.
Deleting now unused module work_pipeline_handshake_0clk_dac3c3fb.
Deleting now unused module work_pipeline_no_handshake_0clk_997c7652.
Deleting now unused module rmii_tx_mac_fifo_connect_0clk_de264c78.
Deleting now unused module rmii_tx_mac_instance_0clk_715a9e3e.
Deleting now unused module rmii_rx_mac_fifo_connect_0clk_de264c78.
Deleting now unused module rmii_rx_mac_instance_0clk_7b4a07f7.
Deleting now unused module rmii_eth_mac_tx_fifo_rd_skid_out_0clk_d14799aa.
Deleting now unused module rmii_eth_mac_tx_fifo_wr_skid_in_0clk_de264c78.
Deleting now unused module no_skid_rmii_eth_mac_tx_fifo_rd_stream_out_0clk_6f2c5aad.
Deleting now unused module no_skid_rmii_eth_mac_tx_fifo_wr_stream_in_0clk_a5a1cd4e.
Deleting now unused module rmii_eth_mac_rx_fifo_rd_skid_out_0clk_de264c78.
Deleting now unused module rmii_eth_mac_rx_fifo_wr_skid_in_0clk_d14799aa.
Deleting now unused module no_skid_rmii_eth_mac_rx_fifo_rd_stream_out_0clk_6f2c5aad.
Deleting now unused module no_skid_rmii_eth_mac_rx_fifo_wr_stream_in_0clk_a5a1cd4e.
Deleting now unused module rmii_connect_0clk_380ecc95.
Deleting now unused module pmod_0b_i1_connect_0clk_de264c78.
Deleting now unused module pmod_0b_i2_connect_0clk_de264c78.
Deleting now unused module pmod_0b_o3_connect_0clk_de264c78.
Deleting now unused module ice_3_0clk_de264c78.
Deleting now unused module ice_48_0clk_de264c78.
Deleting now unused module ice_46_0clk_de264c78.
Deleting now unused module pmod_0a_i1_connect_0clk_de264c78.
Deleting now unused module pmod_0a_i2_connect_0clk_de264c78.
Deleting now unused module pmod_0a_o3_connect_0clk_de264c78.
Deleting now unused module pmod_0a_o4_connect_0clk_de264c78.
Deleting now unused module ice_4_0clk_de264c78.
Deleting now unused module ice_2_0clk_de264c78.
Deleting now unused module ice_47_0clk_de264c78.
Deleting now unused module ice_45_0clk_de264c78.
Deleting now unused module ice_27_0clk_de264c78.
Deleting now unused module ice_25_0clk_de264c78.
Deleting now unused module led_b_connect_0clk_de264c78.
Deleting now unused module led_g_connect_0clk_de264c78.
Deleting now unused module led_r_connect_0clk_de264c78.
Deleting now unused module ice_41_0clk_de264c78.
Deleting now unused module ice_40_0clk_de264c78.
Deleting now unused module ice_39_0clk_de264c78.
Deleting now unused module pll_clk_0clk_de264c78.
Deleting now unused module pipelinec_top.
<suppressed ~482 debug messages>

4.5. Executing TRIBUF pass.

4.6. Executing DEMINOUT pass (demote inout ports to input or output).
Demoting inout port ethernet_top.ICE_42 to input.
Demoting inout port ethernet_top.ICE_36 to input.
Demoting inout port ethernet_top.ICE_32 to input.
Demoting inout port ethernet_top.ICE_28 to input.
Demoting inout port ethernet_top.ICE_43 to input.
Demoting inout port ethernet_top.ICE_38 to input.
Demoting inout port ethernet_top.ICE_34 to input.
Demoting inout port ethernet_top.ICE_31 to input.
Demoting inout port ethernet_top.ICE_3 to input.
Demoting inout port ethernet_top.ICE_48 to input.
Demoting inout port ethernet_top.ICE_46 to output.
Demoting inout port ethernet_top.ICE_44 to input.
Demoting inout port ethernet_top.ICE_4 to input.
Demoting inout port ethernet_top.ICE_2 to input.
Demoting inout port ethernet_top.ICE_47 to output.
Demoting inout port ethernet_top.ICE_45 to output.
Demoting inout port ethernet_top.ICE_27 to input.
Demoting inout port ethernet_top.ICE_25 to input.
Demoting inout port ethernet_top.ICE_41 to output.
Demoting inout port ethernet_top.ICE_40 to output.
Demoting inout port ethernet_top.ICE_39 to output.

4.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
<suppressed ~134 debug messages>

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..
Removed 22 unused cells and 1553 unused wires.
<suppressed ~48 debug messages>

4.9. Executing CHECK pass (checking for obvious problems).
Checking module ethernet_top...
Found and reported 0 problems.

4.10. Executing OPT pass (performing simple optimizations).

4.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.

4.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
<suppressed ~72 debug messages>
Removed a total of 24 cells.

4.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ethernet_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~128 debug messages>

4.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ethernet_top.
Performed a total of 0 changes.

4.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

4.10.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 64 on pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.3599 ($dff) from module ethernet_top.
Setting constant 0-bit at position 65 on pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.3599 ($dff) from module ethernet_top.
Setting constant 0-bit at position 66 on pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.3599 ($dff) from module ethernet_top.
Setting constant 0-bit at position 67 on pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.3599 ($dff) from module ethernet_top.
Setting constant 0-bit at position 68 on pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.3599 ($dff) from module ethernet_top.
Setting constant 0-bit at position 69 on pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.3599 ($dff) from module ethernet_top.
Setting constant 0-bit at position 70 on pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.3599 ($dff) from module ethernet_top.
Setting constant 0-bit at position 71 on pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.3599 ($dff) from module ethernet_top.

4.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..
Removed 0 unused cells and 30 unused wires.
<suppressed ~22 debug messages>

4.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.

4.10.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ethernet_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~129 debug messages>

4.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ethernet_top.
Performed a total of 0 changes.

4.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.10.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 32 on pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.3770 ($dff) from module ethernet_top.
Setting constant 0-bit at position 33 on pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.3770 ($dff) from module ethernet_top.
Setting constant 0-bit at position 34 on pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.3770 ($dff) from module ethernet_top.
Setting constant 0-bit at position 35 on pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.3770 ($dff) from module ethernet_top.
Setting constant 0-bit at position 36 on pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.3770 ($dff) from module ethernet_top.
Setting constant 0-bit at position 37 on pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.3770 ($dff) from module ethernet_top.
Setting constant 0-bit at position 38 on pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.3770 ($dff) from module ethernet_top.
Setting constant 0-bit at position 39 on pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.3770 ($dff) from module ethernet_top.

4.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..

4.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.

4.10.16. Rerunning OPT passes. (Maybe there is more to do..)

4.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ethernet_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~129 debug messages>

4.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ethernet_top.
Performed a total of 0 changes.

4.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.10.20. Executing OPT_DFF pass (perform DFF optimizations).

4.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..

4.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.

4.10.23. Finished OPT passes. (There is nothing left to do.)

4.11. Executing FSM pass (extract and optimize FSM).

4.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking ethernet_top.pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_eq_rmii_eth_mac_h_l48_c6_53ce.left as FSM state register:
    Register has an initialization value.
Not marking ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l167_c6_6409.left as FSM state register:
    Register has an initialization value.
Not marking ethernet_top.pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.bin_op_eq_eth_8_h_l51_c6_4d4d.left as FSM state register:
    Register has an initialization value.
Not marking ethernet_top.pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_eq_eth_8_h_l128_c6_fe00.left as FSM state register:
    Register has an initialization value.

4.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..

4.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ethernet_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~129 debug messages>

4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ethernet_top.
Performed a total of 0 changes.

4.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.7139 ($dff) from module ethernet_top (D = $flatten\pipelinec_inst.\work_pipeline_handshake_0clk_dac3c3fb.\work_pipeline_fifo_ethernet_top_c_l72_c443_4755.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$826, Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.in_buffer_valid_mux_ethernet_top_c_l78_c1059_65d1.iftrue, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1922 ($sdff) from module ethernet_top (D = $flatten\pipelinec_inst.\work_pipeline_handshake_0clk_dac3c3fb.\work_pipeline_fifo_ethernet_top_c_l72_c443_4755.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$826, Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.in_buffer_valid_mux_ethernet_top_c_l78_c1059_65d1.iftrue).
Adding EN signal on pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.7138 ($dff) from module ethernet_top (D = $flatten\pipelinec_inst.\work_pipeline_handshake_0clk_dac3c3fb.\work_pipeline_fifo_ethernet_top_c_l72_c443_4755.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$838, Q = \pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.data_out_pipe_reg).
Adding SRST signal on pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.7137 ($dff) from module ethernet_top (D = $flatten\pipelinec_inst.\work_pipeline_handshake_0clk_dac3c3fb.\work_pipeline_fifo_ethernet_top_c_l72_c443_4755.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$822, Q = \pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.rd_ptr_reg, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$1931 ($sdff) from module ethernet_top (D = $flatten\pipelinec_inst.\work_pipeline_handshake_0clk_dac3c3fb.\work_pipeline_fifo_ethernet_top_c_l72_c443_4755.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$821, Q = \pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.rd_ptr_reg).
Adding SRST signal on pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.7134 ($dff) from module ethernet_top (D = $flatten\pipelinec_inst.\work_pipeline_handshake_0clk_dac3c3fb.\work_pipeline_fifo_ethernet_top_c_l72_c443_4755.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$814, Q = \pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.wr_ptr_reg, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$1933 ($sdff) from module ethernet_top (D = $flatten\pipelinec_inst.\work_pipeline_handshake_0clk_dac3c3fb.\work_pipeline_fifo_ethernet_top_c_l72_c443_4755.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$813, Q = \pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.wr_ptr_reg).
Adding SRST signal on pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.7736 ($dff) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.out_counter_mux_ethernet_top_c_l78_c1059_65d1.iffalse, Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.bin_op_eq_ethernet_top_c_l78_c616_40a4.left, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$1935 ($sdff) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.bin_op_plus_ethernet_top_c_l78_c974_4a0a.return_output [15:0], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.bin_op_eq_ethernet_top_c_l78_c616_40a4.left).
Adding EN signal on pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.7734 ($dff) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.in_buffer_valid_mux_ethernet_top_c_l78_c1059_65d1.return_output, Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.bin_op_and_ethernet_top_c_l168_c17_9134.left).
Adding EN signal on pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.7732 ($dff) from module ethernet_top (D = \pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.data_out_pipe_reg [31:24], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.in_buffer [7:0]).
Adding EN signal on pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.7732 ($dff) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.in_buffer_mux_ethernet_top_c_l78_c1059_65d1.return_output [31:8], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.in_buffer [31:8]).
Adding EN signal on pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.5523 ($dff) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.counter_mux_eth_8_h_l128_c3_f71d.return_output, Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_eq_eth_8_h_l131_c10_02fa.left).
Adding EN signal on pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.5521 ($dff) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l130_c5_1846.iftrue.dst_mac, Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [95:48]).
Adding EN signal on pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.5521 ($dff) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_return_output [111:96], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [111:96]).
Adding EN signal on pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.5521 ($dff) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_return_output [47:0], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [47:0]).
Adding SRST signal on $auto$ff.cc:266:slice$1961 ($dffe) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [55:48], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [55:48], rval = 8'00000000).
Adding EN signal on pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.5519 ($dff) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.reg_comb_state, Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_eq_eth_8_h_l128_c6_fe00.left).
Adding EN signal on pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.work_deserialize_type_byte_deserializer_ethernet_top_c_l77_c377_900a.work_deserialize_type_byte_deserializer_deserializer_in_to_out_ethernet_top_c_l77_c1802_576e.8361 ($dff) from module ethernet_top (D = { \pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.work_deserialize_type_byte_deserializer_ethernet_top_c_l77_c377_900a.work_deserialize_type_byte_deserializer_deserializer_in_to_out_ethernet_top_c_l77_c1802_576e.out_buffer_mux_ethernet_top_c_l77_c803_f50c.iffalse [55:0] \pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.o_mux_axis_h_l282_c444_0fda_return_output [7:0] }, Q = \pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.work_deserialize_type_byte_deserializer_ethernet_top_c_l77_c377_900a.work_deserialize_type_byte_deserializer_deserializer_in_to_out_ethernet_top_c_l77_c1802_576e.out_buffer_mux_ethernet_top_c_l77_c803_f50c.iffalse).
Adding SRST signal on $auto$ff.cc:266:slice$2017 ($dffe) from module ethernet_top (D = \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.dout_slv [7:0], Q = \pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.work_deserialize_type_byte_deserializer_ethernet_top_c_l77_c377_900a.work_deserialize_type_byte_deserializer_deserializer_in_to_out_ethernet_top_c_l77_c1802_576e.out_buffer_mux_ethernet_top_c_l77_c803_f50c.iffalse [7:0], rval = 8'00000000).
Adding SRST signal on pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.7473 ($dff) from module ethernet_top (D = \pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.counter_mux_axis_h_l282_c730_ebf0.iffalse, Q = \pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.bin_op_plus_axis_h_l282_c686_1973.left, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$2024 ($sdff) from module ethernet_top (D = \pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.bin_op_plus_axis_h_l282_c686_1973.return_output [15:0], Q = \pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.bin_op_plus_axis_h_l282_c686_1973.left).
Adding EN signal on pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.4651 ($dff) from module ethernet_top (D = \pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.counter_mux_eth_8_h_l51_c3_8b25.return_output, Q = \pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.bin_op_eq_eth_8_h_l54_c10_f93b.left).
Adding EN signal on pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.4649 ($dff) from module ethernet_top (D = { \pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.data_in [103:96] \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.dout_slv [7:0] }, Q = \pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.data_in [111:96]).
Adding EN signal on pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.4649 ($dff) from module ethernet_top (D = { \pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.data_in [39:0] \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.dout_slv [7:0] }, Q = \pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.data_in [47:0]).
Adding EN signal on pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.4649 ($dff) from module ethernet_top (D = { \pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.data_in [87:48] \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.dout_slv [7:0] }, Q = \pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.data_in [95:48]).
Adding EN signal on pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.4647 ($dff) from module ethernet_top (D = \pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.reg_comb_state, Q = \pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.bin_op_eq_eth_8_h_l51_c6_4d4d.left).
Adding EN signal on pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.3558 ($dff) from module ethernet_top (D = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.last_byte_reg_mux_rmii_eth_mac_h_l173_c8_948e.iffalse, Q = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_and_rmii_eth_mac_h_l201_c38_891e.right).
Adding EN signal on pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.3556 ($dff) from module ethernet_top (D = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.data_reg_mux_rmii_eth_mac_h_l173_c8_948e.iffalse, Q = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.data_reg_mux_rmii_eth_mac_h_l167_c3_e0cd.iftrue).
Adding EN signal on pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.3554 ($dff) from module ethernet_top (D = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.crc_shift_reg_mux_rmii_eth_mac_h_l184_c8_da19.iffalse, Q = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.crc_shift_reg_mux_rmii_eth_mac_h_l167_c3_e0cd.iftrue).
Adding SRST signal on pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.3552 ($dff) from module ethernet_top (D = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.crc_mux_rmii_eth_mac_h_l254_c3_a0a9.iffalse, Q = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c35_bc1d.left, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$2114 ($sdff) from module ethernet_top (D = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.crc_mux_rmii_eth_mac_h_l250_c3_7dab.iftrue, Q = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c35_bc1d.left).
Adding EN signal on pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.3550 ($dff) from module ethernet_top (D = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bit_counter_mux_rmii_eth_mac_h_l167_c3_e0cd.iffalse, Q = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l158_c31_8c24.left).
Adding EN signal on pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.3548 ($dff) from module ethernet_top (D = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.reg_comb_state, Q = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l167_c6_6409.left).
Adding EN signal on pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.2868 ($dff) from module ethernet_top (D = \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.byte_counter_mux_rmii_eth_mac_h_l98_c5_6205.iftrue, Q = \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_eq_rmii_eth_mac_h_l99_c10_3355.left).
Adding SRST signal on $auto$ff.cc:266:slice$2138 ($dffe) from module ethernet_top (D = \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_plus_rmii_eth_mac_h_l103_c9_29fd.return_output [1:0], Q = \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_eq_rmii_eth_mac_h_l99_c10_3355.left, rval = 2'00).
Adding SRST signal on pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.2866 ($dff) from module ethernet_top (D = \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bit_counter_mux_rmii_eth_mac_h_l48_c3_bef6.iffalse, Q = \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_eq_rmii_eth_mac_h_l43_c22_2bbe.left, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$2148 ($sdff) from module ethernet_top (D = \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bit_counter_mux_rmii_eth_mac_h_l59_c8_8d8d.iffalse, Q = \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_eq_rmii_eth_mac_h_l43_c22_2bbe.left).
Adding EN signal on pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.2864 ($dff) from module ethernet_top (D = \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.reg_comb_state, Q = \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_eq_rmii_eth_mac_h_l48_c6_53ce.left).
Adding EN signal on pipelinec_inst.rmii_eth_mac_tx_fifo_rd_skid_out_0clk_d14799aa.skid_buf_rmii_eth_mac_tx_fifo_rmii_eth_mac_c_l14_c82_88ac.2205 ($dff) from module ethernet_top (D = \pipelinec_inst.rmii_eth_mac_tx_fifo_rd_skid_out_0clk_d14799aa.skid_buf_rmii_eth_mac_tx_fifo_rmii_eth_mac_c_l14_c82_88ac.output_is_skid_buff_mux_rmii_eth_mac_c_l14_c945_481b.iftrue, Q = \pipelinec_inst.rmii_eth_mac_tx_fifo_rd_skid_out_0clk_d14799aa.skid_buf_rmii_eth_mac_tx_fifo_rmii_eth_mac_c_l14_c82_88ac.output_is_skid_buff_mux_rmii_eth_mac_c_l14_c945_481b.iffalse).
Adding EN signal on pipelinec_inst.rmii_eth_mac_tx_fifo_rd_skid_out_0clk_d14799aa.skid_buf_rmii_eth_mac_tx_fifo_rmii_eth_mac_c_l14_c82_88ac.2203 ($dff) from module ethernet_top (D = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.output_stream_pipe_reg, Q = \pipelinec_inst.rmii_eth_mac_tx_fifo_rd_skid_out_0clk_d14799aa.skid_buf_rmii_eth_mac_tx_fifo_rmii_eth_mac_c_l14_c82_88ac.o_mux_rmii_eth_mac_c_l14_c681_4540.iftrue.stream_out [9:0]).
Adding EN signal on pipelinec_inst.rmii_eth_mac_tx_fifo_rd_skid_out_0clk_d14799aa.skid_buf_rmii_eth_mac_tx_fifo_rmii_eth_mac_c_l14_c82_88ac.2201 ($dff) from module ethernet_top (D = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.output_stream_pipe_reg, Q = \pipelinec_inst.rmii_eth_mac_tx_fifo_rd_skid_out_0clk_d14799aa.skid_buf_rmii_eth_mac_tx_fifo_rmii_eth_mac_c_l14_c82_88ac.o_mux_rmii_eth_mac_c_l14_c681_4540.iffalse.stream_out [9:0]).
Adding EN signal on pipelinec_inst.rmii_eth_mac_rx_fifo_wr_skid_in_0clk_d14799aa.skid_buf_rmii_eth_mac_rx_fifo_rmii_eth_mac_c_l9_c81_3ca6.2015 ($dff) from module ethernet_top (D = \pipelinec_inst.rmii_eth_mac_rx_fifo_wr_skid_in_0clk_d14799aa.skid_buf_rmii_eth_mac_rx_fifo_rmii_eth_mac_c_l9_c81_3ca6.output_is_skid_buff_mux_rmii_eth_mac_c_l9_c945_6e41.iftrue, Q = \pipelinec_inst.rmii_eth_mac_rx_fifo_wr_skid_in_0clk_d14799aa.skid_buf_rmii_eth_mac_rx_fifo_rmii_eth_mac_c_l9_c81_3ca6.output_is_skid_buff_mux_rmii_eth_mac_c_l9_c945_6e41.iffalse).
Adding EN signal on pipelinec_inst.rmii_eth_mac_rx_fifo_wr_skid_in_0clk_d14799aa.skid_buf_rmii_eth_mac_rx_fifo_rmii_eth_mac_c_l9_c81_3ca6.2013 ($dff) from module ethernet_top (D = { \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.last_mux_rmii_eth_mac_h_l48_c3_bef6.return_output \pipelinec_inst.rmii_eth_mac_rx_fifo_wr_skid_in_0clk_d14799aa.skid_buf_rmii_eth_mac_rx_fifo_rmii_eth_mac_c_l9_c81_3ca6.buff_mux_rmii_eth_mac_c_l9_c868_061b.iftrue.valid \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.data_out_reg_mux_rmii_eth_mac_h_l48_c3_bef6.return_output }, Q = \pipelinec_inst.rmii_eth_mac_rx_fifo_wr_skid_in_0clk_d14799aa.skid_buf_rmii_eth_mac_rx_fifo_rmii_eth_mac_c_l9_c81_3ca6.o_mux_rmii_eth_mac_c_l9_c681_255f.iftrue.stream_out [9:0]).
Adding EN signal on pipelinec_inst.rmii_eth_mac_rx_fifo_wr_skid_in_0clk_d14799aa.skid_buf_rmii_eth_mac_rx_fifo_rmii_eth_mac_c_l9_c81_3ca6.2011 ($dff) from module ethernet_top (D = { \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.last_mux_rmii_eth_mac_h_l48_c3_bef6.return_output \pipelinec_inst.rmii_eth_mac_rx_fifo_wr_skid_in_0clk_d14799aa.skid_buf_rmii_eth_mac_rx_fifo_rmii_eth_mac_c_l9_c81_3ca6.buff_mux_rmii_eth_mac_c_l9_c868_061b.iftrue.valid \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.data_out_reg_mux_rmii_eth_mac_h_l48_c3_bef6.return_output }, Q = \pipelinec_inst.rmii_eth_mac_rx_fifo_wr_skid_in_0clk_d14799aa.skid_buf_rmii_eth_mac_rx_fifo_rmii_eth_mac_c_l9_c81_3ca6.o_mux_rmii_eth_mac_c_l9_c681_255f.iffalse.stream_out [9:0]).
Adding SRST signal on pipelinec_inst.rmii_connect_0clk_380ecc95.623 ($dff) from module ethernet_top (D = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.o_mux_rmii_eth_mac_h_l167_c3_e0cd_iffalse [2], Q = \ICE_47, rval = 1'0).
Adding SRST signal on pipelinec_inst.rmii_connect_0clk_380ecc95.621 ($dff) from module ethernet_top (D = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.o_mux_rmii_eth_mac_h_l173_c8_948e_iffalse [1], Q = \pipelinec_inst.rmii_connect_0clk_380ecc95.rmii_tx_reg [1], rval = 1'0).
Adding SRST signal on pipelinec_inst.rmii_connect_0clk_380ecc95.621 ($dff) from module ethernet_top (D = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.o_mux_rmii_eth_mac_h_l167_c3_e0cd_iffalse [0], Q = \pipelinec_inst.rmii_connect_0clk_380ecc95.rmii_tx_reg [0], rval = 1'0).
Adding SRST signal on pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.5912 ($dff) from module ethernet_top (D = $flatten\pipelinec_inst.\no_skid_rmii_eth_mac_tx_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$723, Q = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.valid_out_pipe_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2202 ($sdff) from module ethernet_top (D = $flatten\pipelinec_inst.\no_skid_rmii_eth_mac_tx_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$723, Q = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.valid_out_pipe_reg).
Adding EN signal on pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.5911 ($dff) from module ethernet_top (D = $flatten\pipelinec_inst.\no_skid_rmii_eth_mac_tx_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$741, Q = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.output_stream_pipe_reg).
Adding SRST signal on pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.5898 ($dff) from module ethernet_top (D = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_gray_sync1_reg, Q = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_gray_sync2_reg, rval = 3'000).
Adding SRST signal on pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.5897 ($dff) from module ethernet_top (D = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_gray_reg, Q = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_gray_sync1_reg, rval = 3'000).
Adding SRST signal on pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.5894 ($dff) from module ethernet_top (D = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_gray_sync1_reg, Q = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_gray_sync2_reg, rval = 3'000).
Adding SRST signal on pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.5893 ($dff) from module ethernet_top (D = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_gray_reg, Q = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_gray_sync1_reg, rval = 3'000).
Adding SRST signal on pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.5892 ($dff) from module ethernet_top (D = $flatten\pipelinec_inst.\no_skid_rmii_eth_mac_tx_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$719, Q = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_gray_reg, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$2211 ($sdff) from module ethernet_top (D = $flatten\pipelinec_inst.\no_skid_rmii_eth_mac_tx_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$717, Q = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_gray_reg).
Adding SRST signal on pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.5891 ($dff) from module ethernet_top (D = $flatten\pipelinec_inst.\no_skid_rmii_eth_mac_tx_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$718, Q = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_reg, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$2213 ($sdff) from module ethernet_top (D = $flatten\pipelinec_inst.\no_skid_rmii_eth_mac_tx_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$715, Q = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_reg).
Adding SRST signal on pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.5888 ($dff) from module ethernet_top (D = $flatten\pipelinec_inst.\no_skid_rmii_eth_mac_tx_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$700, Q = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_gray_reg, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$2215 ($sdff) from module ethernet_top (D = $flatten\pipelinec_inst.\no_skid_rmii_eth_mac_tx_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$698, Q = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_gray_reg).
Adding SRST signal on pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.5886 ($dff) from module ethernet_top (D = $flatten\pipelinec_inst.\no_skid_rmii_eth_mac_tx_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$699, Q = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_reg, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$2217 ($sdff) from module ethernet_top (D = $flatten\pipelinec_inst.\no_skid_rmii_eth_mac_tx_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$696, Q = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_reg).
Adding SRST signal on pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.5912 ($dff) from module ethernet_top (D = $flatten\pipelinec_inst.\no_skid_rmii_eth_mac_rx_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$720, Q = \pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.o_frame_valid_mux_eth_8_h_l83_c8_1dd8.iftrue, rval = 1'0).
Adding SRST signal on pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.5898 ($dff) from module ethernet_top (D = \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_gray_sync1_reg, Q = \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_gray_sync2_reg, rval = 3'000).
Adding SRST signal on pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.5897 ($dff) from module ethernet_top (D = \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_gray_reg, Q = \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_gray_sync1_reg, rval = 3'000).
Adding SRST signal on pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.5894 ($dff) from module ethernet_top (D = \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_gray_sync1_reg, Q = \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_gray_sync2_reg, rval = 3'000).
Adding SRST signal on pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.5893 ($dff) from module ethernet_top (D = \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_gray_reg, Q = \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_gray_sync1_reg, rval = 3'000).
Adding SRST signal on pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.5892 ($dff) from module ethernet_top (D = $flatten\pipelinec_inst.\no_skid_rmii_eth_mac_rx_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$719, Q = \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_gray_reg, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$2224 ($sdff) from module ethernet_top (D = $flatten\pipelinec_inst.\no_skid_rmii_eth_mac_rx_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$717, Q = \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_gray_reg).
Adding SRST signal on pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.5891 ($dff) from module ethernet_top (D = $flatten\pipelinec_inst.\no_skid_rmii_eth_mac_rx_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$718, Q = \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_reg, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$2226 ($sdff) from module ethernet_top (D = $flatten\pipelinec_inst.\no_skid_rmii_eth_mac_rx_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$715, Q = \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_reg).
Adding SRST signal on pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.5888 ($dff) from module ethernet_top (D = $flatten\pipelinec_inst.\no_skid_rmii_eth_mac_rx_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$700, Q = \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_gray_reg, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$2228 ($sdff) from module ethernet_top (D = $flatten\pipelinec_inst.\no_skid_rmii_eth_mac_rx_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$698, Q = \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_gray_reg).
Adding SRST signal on pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.5886 ($dff) from module ethernet_top (D = $flatten\pipelinec_inst.\no_skid_rmii_eth_mac_rx_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$699, Q = \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_reg, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$2230 ($sdff) from module ethernet_top (D = $flatten\pipelinec_inst.\no_skid_rmii_eth_mac_rx_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$696, Q = \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_reg).
Adding SRST signal on pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.5697 ($dff) from module ethernet_top (D = $flatten\pipelinec_inst.\loopback_headers_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$673, Q = \pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.valid_out_pipe_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2232 ($sdff) from module ethernet_top (D = $flatten\pipelinec_inst.\loopback_headers_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$673, Q = \pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.valid_out_pipe_reg).
Adding EN signal on pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.5696 ($dff) from module ethernet_top (D = $flatten\pipelinec_inst.\loopback_headers_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$685, Q = \pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.data_out_pipe_reg).
Adding SRST signal on pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.5695 ($dff) from module ethernet_top (D = $flatten\pipelinec_inst.\loopback_headers_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$669, Q = \pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_reg, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$2241 ($sdff) from module ethernet_top (D = $flatten\pipelinec_inst.\loopback_headers_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$668, Q = \pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_reg).
Adding SRST signal on pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.5692 ($dff) from module ethernet_top (D = $flatten\pipelinec_inst.\loopback_headers_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$661, Q = \pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_reg, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$2243 ($sdff) from module ethernet_top (D = $flatten\pipelinec_inst.\loopback_headers_fifo_fifo.\pipelinec_fifo_fwft_inst.$auto$ghdl.cc:806:import_module$660, Q = \pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_reg).

4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..
Removed 74 unused cells and 96 unused wires.
<suppressed ~130 debug messages>

4.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
<suppressed ~18 debug messages>

4.12.9. Rerunning OPT passes. (Maybe there is more to do..)

4.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ethernet_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~101 debug messages>

4.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ethernet_top.
Performed a total of 0 changes.

4.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
<suppressed ~81 debug messages>
Removed a total of 27 cells.

4.12.13. Executing OPT_DFF pass (perform DFF optimizations).

4.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..
Removed 0 unused cells and 27 unused wires.
<suppressed ~1 debug messages>

4.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.

4.12.16. Rerunning OPT passes. (Maybe there is more to do..)

4.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ethernet_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~101 debug messages>

4.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ethernet_top.
Performed a total of 0 changes.

4.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.12.20. Executing OPT_DFF pass (perform DFF optimizations).

4.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..

4.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.

4.12.23. Finished OPT passes. (There is nothing left to do.)

4.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 5 bits (of 6) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$1952 ($ne).
Removed top 1 bits (of 2) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$1958 ($ne).
Removed top 2 bits (of 4) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$1954 ($ne).
Removed top 1 bits (of 3) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$1939 ($ne).
Removed top 3 bits (of 5) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$1956 ($ne).
Removed top 1 bits (of 2) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$2172 ($ne).
Removed top 3 bits (of 4) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$2170 ($ne).
Removed top 4 bits (of 5) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$2164 ($ne).
Removed top 3 bits (of 6) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$2160 ($ne).
Removed top 1 bits (of 2) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$2153 ($ne).
Removed top 1 bits (of 2) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$2135 ($ne).
Removed top 2 bits (of 3) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$2133 ($ne).
Removed top 3 bits (of 6) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$2131 ($ne).
Removed top 3 bits (of 5) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$2129 ($ne).
Removed top 5 bits (of 6) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$2127 ($ne).
Removed top 2 bits (of 5) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$2004 ($ne).
Removed top 1 bits (of 4) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$2081 ($ne).
Removed top 1 bits (of 3) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$2079 ($ne).
Removed top 2 bits (of 4) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$2070 ($ne).
Removed top 2 bits (of 5) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$2068 ($ne).
Removed top 1 bits (of 3) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$2064 ($ne).
Removed top 3 bits (of 6) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$2058 ($ne).
Removed top 2 bits (of 4) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$2036 ($ne).
Removed top 3 bits (of 5) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$2034 ($ne).
Removed top 3 bits (of 7) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$2032 ($ne).
Removed top 4 bits (of 6) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$2012 ($ne).
Removed top 2 bits (of 4) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$2006 ($ne).
Removed top 1 bits (of 3) from port B of cell ethernet_top.pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.5856 ($xor).
Removed top 2 bits (of 3) from port B of cell ethernet_top.pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.5853 ($add).
Removed top 1 bits (of 3) from port B of cell ethernet_top.pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.5766 ($xor).
Removed top 2 bits (of 3) from port B of cell ethernet_top.pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.5757 ($add).
Removed top 1 bits (of 3) from port B of cell ethernet_top.pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.5856 ($xor).
Removed top 2 bits (of 3) from port B of cell ethernet_top.pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.5853 ($add).
Removed top 1 bits (of 3) from port B of cell ethernet_top.pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.5766 ($xor).
Removed top 2 bits (of 3) from port B of cell ethernet_top.pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.5757 ($add).
Removed top 1 bits (of 2) from port B of cell ethernet_top.pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.5669 ($add).
Removed top 1 bits (of 2) from port B of cell ethernet_top.pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.5643 ($add).
Removed top 1 bits (of 26) from port A of cell ethernet_top.pipelinec_inst.blinky_main_0clk_23f04728.bin_op_plus_ethernet_top_c_l212_c3_f7f0.5583 ($add).
Removed top 25 bits (of 26) from port B of cell ethernet_top.pipelinec_inst.blinky_main_0clk_23f04728.bin_op_plus_ethernet_top_c_l212_c3_f7f0.5583 ($add).
Removed top 1 bits (of 26) from port Y of cell ethernet_top.pipelinec_inst.blinky_main_0clk_23f04728.bin_op_plus_ethernet_top_c_l212_c3_f7f0.5583 ($add).
Removed top 2 bits (of 8) from port A of cell ethernet_top.pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_lt_eth_8_h_l124_c32_640c.bin_op_minus_bin_op_lt_uint6_t_uint6_t_c_l14_c18_b5c4.8685 ($sub).
Removed top 2 bits (of 8) from port B of cell ethernet_top.pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_lt_eth_8_h_l124_c32_640c.bin_op_minus_bin_op_lt_uint6_t_uint6_t_c_l14_c18_b5c4.8685 ($sub).
Removed top 1 bits (of 8) from port Y of cell ethernet_top.pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_lt_eth_8_h_l124_c32_640c.bin_op_minus_bin_op_lt_uint6_t_uint6_t_c_l14_c18_b5c4.8685 ($sub).
Removed top 1 bits (of 17) from port A of cell ethernet_top.pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.bin_op_plus_ethernet_top_c_l78_c974_4a0a.3999 ($add).
Removed top 16 bits (of 17) from port B of cell ethernet_top.pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.bin_op_plus_ethernet_top_c_l78_c974_4a0a.3999 ($add).
Removed top 1 bits (of 17) from port Y of cell ethernet_top.pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.bin_op_plus_ethernet_top_c_l78_c974_4a0a.3999 ($add).
Removed top 13 bits (of 16) from port B of cell ethernet_top.pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.bin_op_eq_ethernet_top_c_l78_c995_95b3.8611 ($eq).
Removed top 14 bits (of 16) from port B of cell ethernet_top.pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.bin_op_eq_ethernet_top_c_l78_c616_40a4.8573 ($eq).
Removed top 1 bits (of 3) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$1979 ($ne).
Removed top 1 bits (of 7) from port A of cell ethernet_top.pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_plus_eth_8_h_l190_c9_5f8a.7921 ($add).
Removed top 6 bits (of 7) from port B of cell ethernet_top.pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_plus_eth_8_h_l190_c9_5f8a.7921 ($add).
Removed top 1 bits (of 7) from port Y of cell ethernet_top.pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_plus_eth_8_h_l190_c9_5f8a.7921 ($add).
Removed top 1 bits (of 3) from port B of cell ethernet_top.pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_eq_eth_8_h_l172_c11_607c.6086 ($eq).
Removed top 5 bits (of 6) from port B of cell ethernet_top.pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_eq_eth_8_h_l163_c10_2f56.7848 ($eq).
Removed top 1 bits (of 3) from port B of cell ethernet_top.pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_eq_eth_8_h_l158_c12_f600.6086 ($eq).
Removed top 2 bits (of 3) from port B of cell ethernet_top.pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_eq_eth_8_h_l146_c12_e34d.6086 ($eq).
Removed top 1 bits (of 7) from port A of cell ethernet_top.pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_plus_eth_8_h_l142_c11_aae5.7921 ($add).
Removed top 6 bits (of 7) from port B of cell ethernet_top.pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_plus_eth_8_h_l142_c11_aae5.7921 ($add).
Removed top 1 bits (of 7) from port Y of cell ethernet_top.pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_plus_eth_8_h_l142_c11_aae5.7921 ($add).
Removed top 3 bits (of 6) from port B of cell ethernet_top.pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_eq_eth_8_h_l138_c12_d9e7.6471 ($eq).
Removed top 1 bits (of 3) from port B of cell ethernet_top.pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.bin_op_eq_eth_8_h_l83_c11_85c6.6086 ($eq).
Removed top 2 bits (of 3) from port B of cell ethernet_top.pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.bin_op_eq_eth_8_h_l74_c10_e95f.7319 ($eq).
Removed top 1 bits (of 3) from port B of cell ethernet_top.pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.bin_op_eq_eth_8_h_l71_c12_d8bd.6086 ($eq).
Removed top 2 bits (of 3) from port B of cell ethernet_top.pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.bin_op_eq_eth_8_h_l61_c12_a153.6086 ($eq).
Removed top 1 bits (of 4) from port A of cell ethernet_top.pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.bin_op_plus_eth_8_h_l58_c9_e33e.7282 ($add).
Removed top 3 bits (of 4) from port B of cell ethernet_top.pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.bin_op_plus_eth_8_h_l58_c9_e33e.7282 ($add).
Removed top 1 bits (of 4) from port Y of cell ethernet_top.pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.bin_op_plus_eth_8_h_l58_c9_e33e.7282 ($add).
Removed top 12 bits (of 16) from port B of cell ethernet_top.pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.work_deserialize_type_byte_deserializer_ethernet_top_c_l77_c377_900a.work_deserialize_type_byte_deserializer_deserializer_in_to_out_ethernet_top_c_l77_c1802_576e.bin_op_eq_ethernet_top_c_l77_c1283_807c.8813 ($eq).
Removed top 1 bits (of 17) from port A of cell ethernet_top.pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.work_deserialize_type_byte_deserializer_ethernet_top_c_l77_c377_900a.work_deserialize_type_byte_deserializer_deserializer_in_to_out_ethernet_top_c_l77_c1802_576e.bin_op_plus_ethernet_top_c_l77_c1258_6f65.3999 ($add).
Removed top 16 bits (of 17) from port B of cell ethernet_top.pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.work_deserialize_type_byte_deserializer_ethernet_top_c_l77_c377_900a.work_deserialize_type_byte_deserializer_deserializer_in_to_out_ethernet_top_c_l77_c1802_576e.bin_op_plus_ethernet_top_c_l77_c1258_6f65.3999 ($add).
Removed top 1 bits (of 17) from port Y of cell ethernet_top.pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.work_deserialize_type_byte_deserializer_ethernet_top_c_l77_c377_900a.work_deserialize_type_byte_deserializer_deserializer_in_to_out_ethernet_top_c_l77_c1802_576e.bin_op_plus_ethernet_top_c_l77_c1258_6f65.3999 ($add).
Removed top 15 bits (of 18) from port A of cell ethernet_top.pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.bin_op_lte_axis_h_l282_c416_f620.bin_op_minus_bin_op_lte_uint16_t_uint16_t_c_l14_c19_afc6.8745 ($sub).
Removed top 2 bits (of 18) from port B of cell ethernet_top.pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.bin_op_lte_axis_h_l282_c416_f620.bin_op_minus_bin_op_lte_uint16_t_uint16_t_c_l14_c19_afc6.8745 ($sub).
Removed top 1 bits (of 18) from port Y of cell ethernet_top.pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.bin_op_lte_axis_h_l282_c416_f620.bin_op_minus_bin_op_lte_uint16_t_uint16_t_c_l14_c19_afc6.8745 ($sub).
Removed top 1 bits (of 17) from port A of cell ethernet_top.pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.bin_op_plus_axis_h_l282_c686_1973.3999 ($add).
Removed top 16 bits (of 17) from port B of cell ethernet_top.pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.bin_op_plus_axis_h_l282_c686_1973.3999 ($add).
Removed top 1 bits (of 17) from port Y of cell ethernet_top.pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.bin_op_plus_axis_h_l282_c686_1973.3999 ($add).
Removed top 1 bits (of 17) from port A of cell ethernet_top.pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.bin_op_plus_ethernet_top_c_l72_c645_3731.3999 ($add).
Removed top 16 bits (of 17) from port B of cell ethernet_top.pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.bin_op_plus_ethernet_top_c_l72_c645_3731.3999 ($add).
Removed top 1 bits (of 17) from port Y of cell ethernet_top.pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.bin_op_plus_ethernet_top_c_l72_c645_3731.3999 ($add).
Removed top 1 bits (of 17) from port A of cell ethernet_top.pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.bin_op_minus_ethernet_top_c_l72_c719_4274.4079 ($sub).
Removed top 16 bits (of 17) from port B of cell ethernet_top.pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.bin_op_minus_ethernet_top_c_l72_c719_4274.4079 ($sub).
Removed top 1 bits (of 17) from port Y of cell ethernet_top.pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.bin_op_minus_ethernet_top_c_l72_c719_4274.4079 ($sub).
Removed top 2 bits (of 3) from port B of cell ethernet_top.pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.7085 ($add).
Removed top 2 bits (of 3) from port B of cell ethernet_top.pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.7111 ($add).
Removed top 8 bits (of 16) from port A of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_0_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 8 bits (of 16) from port B of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_0_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 8 bits (of 16) from port Y of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_0_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 1 bits (of 18) from port A of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_4806.6902 ($add).
Removed top 1 bits (of 18) from port B of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_4806.6902 ($add).
Removed top 10 bits (of 18) from port Y of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_4806.6902 ($add).
Removed top 9 bits (of 17) from port A of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_4806.6902 ($add).
Removed top 9 bits (of 17) from port B of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_4806.6902 ($add).
Removed top 8 bits (of 16) from port A of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 8 bits (of 16) from port B of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 8 bits (of 16) from port Y of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 8 bits (of 16) from port A of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_0_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 8 bits (of 16) from port B of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_0_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 8 bits (of 16) from port Y of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_0_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 1 bits (of 18) from port A of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_439b.6902 ($add).
Removed top 1 bits (of 18) from port B of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_439b.6902 ($add).
Removed top 10 bits (of 18) from port Y of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_439b.6902 ($add).
Removed top 9 bits (of 17) from port A of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_439b.6902 ($add).
Removed top 9 bits (of 17) from port B of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_439b.6902 ($add).
Removed top 8 bits (of 16) from port A of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 8 bits (of 16) from port B of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 8 bits (of 16) from port Y of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 8 bits (of 16) from port A of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_0_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 8 bits (of 16) from port B of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_0_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 8 bits (of 16) from port Y of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_0_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 1 bits (of 18) from port A of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_63a6.6902 ($add).
Removed top 1 bits (of 18) from port B of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_63a6.6902 ($add).
Removed top 10 bits (of 18) from port Y of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_63a6.6902 ($add).
Removed top 9 bits (of 17) from port A of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_63a6.6902 ($add).
Removed top 9 bits (of 17) from port B of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_63a6.6902 ($add).
Removed top 8 bits (of 16) from port A of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 8 bits (of 16) from port B of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 8 bits (of 16) from port Y of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 8 bits (of 16) from port A of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_0_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 8 bits (of 16) from port B of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_0_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 8 bits (of 16) from port Y of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_0_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 1 bits (of 18) from port A of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_345f.6902 ($add).
Removed top 1 bits (of 18) from port B of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_345f.6902 ($add).
Removed top 10 bits (of 18) from port Y of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_345f.6902 ($add).
Removed top 9 bits (of 17) from port A of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_345f.6902 ($add).
Removed top 9 bits (of 17) from port B of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_345f.6902 ($add).
Removed top 8 bits (of 16) from port A of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 8 bits (of 16) from port B of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 8 bits (of 16) from port Y of cell ethernet_top.pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
Removed top 3 bits (of 32) from mux cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node7_mux_bit_math_h_l95_c3_ee26.6217 ($mux).
Removed top 3 bits (of 32) from mux cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node6_mux_bit_math_h_l84_c3_188d.6217 ($mux).
Removed top 3 bits (of 32) from mux cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node5_mux_bit_math_h_l73_c3_6955.6217 ($mux).
Removed top 3 bits (of 32) from mux cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node4_mux_bit_math_h_l62_c3_0480.6217 ($mux).
Removed top 3 bits (of 32) from mux cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node3_mux_bit_math_h_l51_c3_00a7.6217 ($mux).
Removed top 3 bits (of 32) from mux cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node2_mux_bit_math_h_l40_c3_775a.6217 ($mux).
Removed top 3 bits (of 32) from mux cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node1_mux_bit_math_h_l29_c3_432d.6217 ($mux).
Removed top 3 bits (of 32) from mux cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node7_mux_bit_math_h_l95_c3_ee26.6217 ($mux).
Removed top 3 bits (of 32) from mux cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node6_mux_bit_math_h_l84_c3_188d.6217 ($mux).
Removed top 3 bits (of 32) from mux cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node5_mux_bit_math_h_l73_c3_6955.6217 ($mux).
Removed top 3 bits (of 32) from mux cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node4_mux_bit_math_h_l62_c3_0480.6217 ($mux).
Removed top 3 bits (of 32) from mux cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node3_mux_bit_math_h_l51_c3_00a7.6217 ($mux).
Removed top 3 bits (of 32) from mux cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node2_mux_bit_math_h_l40_c3_775a.6217 ($mux).
Removed top 3 bits (of 32) from mux cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node1_mux_bit_math_h_l29_c3_432d.6217 ($mux).
Removed top 1 bits (of 7) from port A of cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_plus_uint6_t_uint2_t_rmii_eth_mac_h_l217_l232_l181_duplicate_3da2.6826 ($add).
Removed top 5 bits (of 7) from port B of cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_plus_uint6_t_uint2_t_rmii_eth_mac_h_l217_l232_l181_duplicate_3da2.6826 ($add).
Removed top 1 bits (of 7) from port Y of cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_plus_uint6_t_uint2_t_rmii_eth_mac_h_l217_l232_l181_duplicate_3da2.6826 ($add).
Removed top 4 bits (of 32) from port A of cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.6759 ($xor).
Removed top 3 bits (of 32) from mux cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node0_mux_bit_math_h_l18_c3_2607.6217 ($mux).
Removed top 28 bits (of 32) from port B of cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c35_8e1d.6632 ($xor).
Removed top 28 bits (of 32) from port Y of cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c35_8e1d.6632 ($xor).
Removed top 28 bits (of 32) from port A of cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c35_8e1d.6632 ($xor).
Removed top 4 bits (of 32) from port A of cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.6759 ($xor).
Removed top 3 bits (of 32) from mux cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node0_mux_bit_math_h_l18_c3_2607.6217 ($mux).
Removed top 24 bits (of 32) from port B of cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c35_bc1d.6632 ($xor).
Removed top 28 bits (of 32) from port Y of cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c35_bc1d.6632 ($xor).
Removed top 28 bits (of 32) from port A of cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c35_bc1d.6632 ($xor).
Removed top 4 bits (of 8) from port B of cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c35_bc1d.6632 ($xor).
Removed top 1 bits (of 3) from port B of cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l194_c11_0f63.6086 ($eq).
Removed top 1 bits (of 3) from port B of cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l184_c11_99c9.6086 ($eq).
Removed top 2 bits (of 3) from port B of cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l173_c11_7083.6086 ($eq).
Removed top 3 bits (of 6) from port B of cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l160_c32_1dc4.6471 ($eq).
Removed top 1 bits (of 6) from port B of cell ethernet_top.pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l159_c26_33fa.6433 ($eq).
Removed top 1 bits (of 4) from port A of cell ethernet_top.pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_plus_rmii_eth_mac_h_l108_c7_5e4c.6287 ($add).
Removed top 2 bits (of 4) from port B of cell ethernet_top.pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_plus_rmii_eth_mac_h_l108_c7_5e4c.6287 ($add).
Removed top 1 bits (of 4) from port Y of cell ethernet_top.pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_plus_rmii_eth_mac_h_l108_c7_5e4c.6287 ($add).
Removed top 1 bits (of 3) from port A of cell ethernet_top.pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_plus_rmii_eth_mac_h_l103_c9_29fd.6359 ($add).
Removed top 2 bits (of 3) from port B of cell ethernet_top.pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_plus_rmii_eth_mac_h_l103_c9_29fd.6359 ($add).
Removed top 1 bits (of 3) from port Y of cell ethernet_top.pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_plus_rmii_eth_mac_h_l103_c9_29fd.6359 ($add).
Removed top 1 bits (of 2) from port B of cell ethernet_top.$auto$opt_dff.cc:195:make_patterns_logic$1970 ($ne).
Removed top 1 bits (of 2) from port B of cell ethernet_top.pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_eq_rmii_eth_mac_h_l59_c11_4058.6123 ($eq).
Removed top 1 bits (of 2) from port B of cell ethernet_top.pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_eq_rmii_eth_mac_h_l44_c53_b061.6123 ($eq).
Removed top 2 bits (of 5) from port A of cell ethernet_top.pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.bin_op_lt_ethernet_top_c_l72_c87_e9b6.bin_op_minus_bin_op_lt_uint16_t_uint3_t_c_l17_c18_b2ab.7016 ($sub).
Removed top 2 bits (of 5) from port B of cell ethernet_top.pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.bin_op_lt_ethernet_top_c_l72_c87_e9b6.bin_op_minus_bin_op_lt_uint16_t_uint3_t_c_l17_c18_b2ab.7016 ($sub).
Removed top 1 bits (of 5) from port Y of cell ethernet_top.pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.bin_op_lt_ethernet_top_c_l72_c87_e9b6.bin_op_minus_bin_op_lt_uint16_t_uint3_t_c_l17_c18_b2ab.7016 ($sub).
Removed top 10 bits (of 18) from wire ethernet_top.$flatten\pipelinec_inst.\work_pipeline_no_handshake_0clk_997c7652.\work_ethernet_top_c_l72_c241_148a.\for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_345f.$auto$ghdl.cc:806:import_module$796.
Removed top 10 bits (of 18) from wire ethernet_top.$flatten\pipelinec_inst.\work_pipeline_no_handshake_0clk_997c7652.\work_ethernet_top_c_l72_c241_148a.\for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_63a6.$auto$ghdl.cc:806:import_module$796.
Removed top 10 bits (of 18) from wire ethernet_top.$flatten\pipelinec_inst.\work_pipeline_no_handshake_0clk_997c7652.\work_ethernet_top_c_l72_c241_148a.\for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_439b.$auto$ghdl.cc:806:import_module$796.
Removed top 10 bits (of 18) from wire ethernet_top.$flatten\pipelinec_inst.\work_pipeline_no_handshake_0clk_997c7652.\work_ethernet_top_c_l72_c241_148a.\for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_4806.$auto$ghdl.cc:806:import_module$796.

4.14. Executing PEEPOPT pass (run peephole optimizers).

4.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

4.16. Executing SHARE pass (SAT-based resource sharing).

4.17. Executing TECHMAP pass (map to technology primitives).

4.17.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.17.2. Continuing TECHMAP pass.
Using template $paramod$1f3791aa6a960bbbe132b88c226cb8cfb0f8c3f6\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
<suppressed ~36 debug messages>

4.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.

4.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

4.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ethernet_top:
  creating $macc model for pipelinec_inst.blinky_main_0clk_23f04728.bin_op_plus_ethernet_top_c_l212_c3_f7f0.5583 ($add).
  creating $macc model for pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.5643 ($add).
  creating $macc model for pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.5669 ($add).
  creating $macc model for pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.5757 ($add).
  creating $macc model for pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.5853 ($add).
  creating $macc model for pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.5757 ($add).
  creating $macc model for pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.5853 ($add).
  creating $macc model for pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_plus_rmii_eth_mac_h_l103_c9_29fd.6359 ($add).
  creating $macc model for pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_plus_rmii_eth_mac_h_l108_c7_5e4c.6287 ($add).
  creating $macc model for pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_plus_uint6_t_uint2_t_rmii_eth_mac_h_l217_l232_l181_duplicate_3da2.6826 ($add).
  creating $macc model for pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.bin_op_plus_eth_8_h_l58_c9_e33e.7282 ($add).
  creating $macc model for pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.bin_op_lte_axis_h_l282_c416_f620.bin_op_minus_bin_op_lte_uint16_t_uint16_t_c_l14_c19_afc6.8745 ($sub).
  creating $macc model for pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.bin_op_plus_axis_h_l282_c686_1973.3999 ($add).
  creating $macc model for pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.work_deserialize_type_byte_deserializer_ethernet_top_c_l77_c377_900a.work_deserialize_type_byte_deserializer_deserializer_in_to_out_ethernet_top_c_l77_c1802_576e.bin_op_plus_ethernet_top_c_l77_c1258_6f65.3999 ($add).
  creating $macc model for pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_lt_eth_8_h_l124_c32_640c.bin_op_minus_bin_op_lt_uint6_t_uint6_t_c_l14_c18_b5c4.8685 ($sub).
  creating $macc model for pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_plus_eth_8_h_l142_c11_aae5.7921 ($add).
  creating $macc model for pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_plus_eth_8_h_l190_c9_5f8a.7921 ($add).
  creating $macc model for pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.bin_op_plus_ethernet_top_c_l78_c974_4a0a.3999 ($add).
  creating $macc model for pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.bin_op_lt_ethernet_top_c_l72_c87_e9b6.bin_op_minus_bin_op_lt_uint16_t_uint3_t_c_l17_c18_b2ab.7016 ($sub).
  creating $macc model for pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.bin_op_minus_ethernet_top_c_l72_c719_4274.4079 ($sub).
  creating $macc model for pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.bin_op_plus_ethernet_top_c_l72_c645_3731.3999 ($add).
  creating $macc model for pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.7085 ($add).
  creating $macc model for pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.7111 ($add).
  creating $macc model for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_0_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
  creating $macc model for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
  creating $macc model for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_345f.6902 ($add).
  creating $macc model for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_0_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
  creating $macc model for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
  creating $macc model for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_63a6.6902 ($add).
  creating $macc model for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_0_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
  creating $macc model for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
  creating $macc model for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_439b.6902 ($add).
  creating $macc model for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_0_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
  creating $macc model for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 ($mul).
  creating $macc model for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_4806.6902 ($add).
  merging $macc model for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_0_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 into pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_4806.6902.
  merging $macc model for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 into pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_4806.6902.
  merging $macc model for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_0_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 into pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_439b.6902.
  merging $macc model for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 into pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_439b.6902.
  merging $macc model for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_0_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 into pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_63a6.6902.
  merging $macc model for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 into pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_63a6.6902.
  merging $macc model for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_0_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 into pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_345f.6902.
  merging $macc model for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_inferred_mult_work_h_l70_c41_27c9.6852 into pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_345f.6902.
  creating $alu model for $macc pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.7111.
  creating $alu model for $macc pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.7085.
  creating $alu model for $macc pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.bin_op_plus_ethernet_top_c_l72_c645_3731.3999.
  creating $alu model for $macc pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.bin_op_minus_ethernet_top_c_l72_c719_4274.4079.
  creating $alu model for $macc pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.bin_op_lt_ethernet_top_c_l72_c87_e9b6.bin_op_minus_bin_op_lt_uint16_t_uint3_t_c_l17_c18_b2ab.7016.
  creating $alu model for $macc pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.bin_op_plus_ethernet_top_c_l78_c974_4a0a.3999.
  creating $alu model for $macc pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_plus_eth_8_h_l190_c9_5f8a.7921.
  creating $alu model for $macc pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_plus_eth_8_h_l142_c11_aae5.7921.
  creating $alu model for $macc pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_lt_eth_8_h_l124_c32_640c.bin_op_minus_bin_op_lt_uint6_t_uint6_t_c_l14_c18_b5c4.8685.
  creating $alu model for $macc pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.work_deserialize_type_byte_deserializer_ethernet_top_c_l77_c377_900a.work_deserialize_type_byte_deserializer_deserializer_in_to_out_ethernet_top_c_l77_c1802_576e.bin_op_plus_ethernet_top_c_l77_c1258_6f65.3999.
  creating $alu model for $macc pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.bin_op_plus_axis_h_l282_c686_1973.3999.
  creating $alu model for $macc pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.bin_op_lte_axis_h_l282_c416_f620.bin_op_minus_bin_op_lte_uint16_t_uint16_t_c_l14_c19_afc6.8745.
  creating $alu model for $macc pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.bin_op_plus_eth_8_h_l58_c9_e33e.7282.
  creating $alu model for $macc pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_plus_uint6_t_uint2_t_rmii_eth_mac_h_l217_l232_l181_duplicate_3da2.6826.
  creating $alu model for $macc pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_plus_rmii_eth_mac_h_l108_c7_5e4c.6287.
  creating $alu model for $macc pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_plus_rmii_eth_mac_h_l103_c9_29fd.6359.
  creating $alu model for $macc pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.5853.
  creating $alu model for $macc pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.5757.
  creating $alu model for $macc pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.5853.
  creating $alu model for $macc pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.5757.
  creating $alu model for $macc pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.5669.
  creating $alu model for $macc pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.5643.
  creating $alu model for $macc pipelinec_inst.blinky_main_0clk_23f04728.bin_op_plus_ethernet_top_c_l212_c3_f7f0.5583.
  creating $macc cell for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_63a6.6902: $auto$alumacc.cc:365:replace_macc$2252
  creating $macc cell for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_1_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_4806.6902: $auto$alumacc.cc:365:replace_macc$2253
  creating $macc cell for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_0_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_345f.6902: $auto$alumacc.cc:365:replace_macc$2254
  creating $macc cell for pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_ethernet_top_c_l72_c241_148a.for_work_h_l63_c5_66c5_iter_1_for_work_h_l65_c9_063c_iter_0_for_work_h_l68_c13_6aa1_iter_1_bin_op_plus_work_h_l70_c17_439b.6902: $auto$alumacc.cc:365:replace_macc$2255
  creating $alu cell for pipelinec_inst.blinky_main_0clk_23f04728.bin_op_plus_ethernet_top_c_l212_c3_f7f0.5583: $auto$alumacc.cc:485:replace_alu$2256
  creating $alu cell for pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.5643: $auto$alumacc.cc:485:replace_alu$2259
  creating $alu cell for pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.5669: $auto$alumacc.cc:485:replace_alu$2262
  creating $alu cell for pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.5757: $auto$alumacc.cc:485:replace_alu$2265
  creating $alu cell for pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.5853: $auto$alumacc.cc:485:replace_alu$2268
  creating $alu cell for pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.5757: $auto$alumacc.cc:485:replace_alu$2271
  creating $alu cell for pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.5853: $auto$alumacc.cc:485:replace_alu$2274
  creating $alu cell for pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_plus_rmii_eth_mac_h_l103_c9_29fd.6359: $auto$alumacc.cc:485:replace_alu$2277
  creating $alu cell for pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_plus_rmii_eth_mac_h_l108_c7_5e4c.6287: $auto$alumacc.cc:485:replace_alu$2280
  creating $alu cell for pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_plus_uint6_t_uint2_t_rmii_eth_mac_h_l217_l232_l181_duplicate_3da2.6826: $auto$alumacc.cc:485:replace_alu$2283
  creating $alu cell for pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.bin_op_plus_eth_8_h_l58_c9_e33e.7282: $auto$alumacc.cc:485:replace_alu$2286
  creating $alu cell for pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.bin_op_lte_axis_h_l282_c416_f620.bin_op_minus_bin_op_lte_uint16_t_uint16_t_c_l14_c19_afc6.8745: $auto$alumacc.cc:485:replace_alu$2289
  creating $alu cell for pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.bin_op_plus_axis_h_l282_c686_1973.3999: $auto$alumacc.cc:485:replace_alu$2292
  creating $alu cell for pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.work_deserialize_type_byte_deserializer_ethernet_top_c_l77_c377_900a.work_deserialize_type_byte_deserializer_deserializer_in_to_out_ethernet_top_c_l77_c1802_576e.bin_op_plus_ethernet_top_c_l77_c1258_6f65.3999: $auto$alumacc.cc:485:replace_alu$2295
  creating $alu cell for pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_lt_eth_8_h_l124_c32_640c.bin_op_minus_bin_op_lt_uint6_t_uint6_t_c_l14_c18_b5c4.8685: $auto$alumacc.cc:485:replace_alu$2298
  creating $alu cell for pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_plus_eth_8_h_l142_c11_aae5.7921: $auto$alumacc.cc:485:replace_alu$2301
  creating $alu cell for pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_plus_eth_8_h_l190_c9_5f8a.7921: $auto$alumacc.cc:485:replace_alu$2304
  creating $alu cell for pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.bin_op_plus_ethernet_top_c_l78_c974_4a0a.3999: $auto$alumacc.cc:485:replace_alu$2307
  creating $alu cell for pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.bin_op_lt_ethernet_top_c_l72_c87_e9b6.bin_op_minus_bin_op_lt_uint16_t_uint3_t_c_l17_c18_b2ab.7016: $auto$alumacc.cc:485:replace_alu$2310
  creating $alu cell for pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.bin_op_minus_ethernet_top_c_l72_c719_4274.4079: $auto$alumacc.cc:485:replace_alu$2313
  creating $alu cell for pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.bin_op_plus_ethernet_top_c_l72_c645_3731.3999: $auto$alumacc.cc:485:replace_alu$2316
  creating $alu cell for pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.7085: $auto$alumacc.cc:485:replace_alu$2319
  creating $alu cell for pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.7111: $auto$alumacc.cc:485:replace_alu$2322
  created 23 $alu and 4 $macc cells.

4.21. Executing OPT pass (performing simple optimizations).

4.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.

4.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ethernet_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~101 debug messages>

4.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ethernet_top.
Performed a total of 0 changes.

4.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.21.6. Executing OPT_DFF pass (perform DFF optimizations).

4.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..
Removed 8 unused cells and 48 unused wires.
<suppressed ~56 debug messages>

4.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.

4.21.9. Rerunning OPT passes. (Maybe there is more to do..)

4.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ethernet_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~101 debug messages>

4.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ethernet_top.
Performed a total of 0 changes.

4.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.21.13. Executing OPT_DFF pass (perform DFF optimizations).

4.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..

4.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.

4.21.16. Finished OPT passes. (There is nothing left to do.)

4.22. Executing MEMORY pass.

4.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing ethernet_top.pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.mem write port 0.
  Analyzing ethernet_top.pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.mem write port 0.
  Analyzing ethernet_top.pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.mem write port 0.
  Analyzing ethernet_top.pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.mem write port 0.

4.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.mem'[0] in module `\ethernet_top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.mem'[0] in module `\ethernet_top': merging output FF to cell.
Checking read port `\pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.mem'[0] in module `\ethernet_top': merging output FF to cell.
Checking read port `\pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.mem'[0] in module `\ethernet_top': merging output FF to cell.
    Write port 0: non-transparent.

4.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..
Removed 4 unused cells and 168 unused wires.
<suppressed ~5 debug messages>

4.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..

4.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..

4.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory ethernet_top.pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.mem
using FF mapping for memory ethernet_top.pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.mem
using FF mapping for memory ethernet_top.pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.mem
using FF mapping for memory ethernet_top.pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.mem
<suppressed ~270 debug messages>

4.25. Executing TECHMAP pass (map to technology primitives).

4.25.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

4.25.2. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

4.25.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.26. Executing ICE40_BRAMINIT pass.

4.27. Executing OPT pass (performing simple optimizations).

4.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
<suppressed ~558 debug messages>

4.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$2123 ($dffe) from module ethernet_top (D = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.state_mux_rmii_eth_mac_h_l184_c8_da19.iffalse [2], Q = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l167_c6_6409.left [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$2123 ($dffe) from module ethernet_top (D = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.state_mux_rmii_eth_mac_h_l167_c3_e0cd.iffalse [1:0], Q = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l167_c6_6409.left [1:0], rval = 2'01).
Adding SRST signal on $auto$ff.cc:266:slice$2056 ($dffe) from module ethernet_top (D = \pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.state_mux_eth_8_h_l61_c9_590e.iffalse [2], Q = \pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.bin_op_eq_eth_8_h_l51_c6_4d4d.left [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$2056 ($dffe) from module ethernet_top (D = \pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.state_mux_eth_8_h_l51_c3_8b25.iffalse [1:0], Q = \pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.bin_op_eq_eth_8_h_l51_c6_4d4d.left [1:0], rval = 2'01).
Adding EN signal on $auto$ff.cc:266:slice$2116 ($dffe) from module ethernet_top (D = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bit_counter_mux_rmii_eth_mac_h_l167_c3_e0cd.iffalse [0], Q = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l158_c31_8c24.left [0]).
Adding SRST signal on $auto$ff.cc:266:slice$2158 ($dffe) from module ethernet_top (D = \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.state_mux_rmii_eth_mac_h_l48_c3_bef6.iffalse, Q = \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_eq_rmii_eth_mac_h_l48_c6_53ce.left, rval = 2'01).
Adding SRST signal on $auto$ff.cc:266:slice$1937 ($dffe) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.in_buffer_valid_mux_ethernet_top_c_l78_c1059_65d1.iftrue, Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.bin_op_and_ethernet_top_c_l168_c17_9134.left, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$1990 ($dffe) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.state_mux_eth_8_h_l172_c8_38d6.iftrue [2], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_eq_eth_8_h_l128_c6_fe00.left [2], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$1990 ($dffe) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.state_mux_eth_8_h_l128_c3_f71d.iffalse [1:0], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_eq_eth_8_h_l128_c6_fe00.left [1:0], rval = 2'01).

4.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..
Removed 10 unused cells and 79 unused wires.
<suppressed ~26 debug messages>

4.27.5. Rerunning OPT passes. (Removed registers in this run.)

4.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
<suppressed ~4 debug messages>

4.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.27.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$2149 ($sdffe) from module ethernet_top (D = 1'0, Q = \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bin_op_eq_rmii_eth_mac_h_l43_c22_2bbe.left [0]).
Adding SRST signal on $auto$ff.cc:266:slice$2101 ($dffe) from module ethernet_top (D = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c35_bc1d.left [31:30], Q = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.crc_shift_reg_mux_rmii_eth_mac_h_l167_c3_e0cd.iftrue [31:30], rval = 2'00).
Adding SRST signal on $auto$ff.cc:266:slice$1977 ($dffe) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [7:0], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$1964 ($dffe) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [103:96], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [103:96], rval = 8'00000000).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$2567 ($sdffe) from module ethernet_top.

4.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

4.27.10. Rerunning OPT passes. (Removed registers in this run.)

4.27.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.

4.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.27.13. Executing OPT_DFF pass (perform DFF optimizations).

4.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..

4.27.15. Finished fast OPT passes.

4.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.mem in module \ethernet_top:
  created 2 $dff cells and 0 static cells of width 112.
Extracted data FF from read port 0 of ethernet_top.pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.mem: $\pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.mem$rdreg[0]
  read interface: 1 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.mem in module \ethernet_top:
  created 4 $dff cells and 0 static cells of width 10.
Extracted data FF from read port 0 of ethernet_top.pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.mem: $\pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.mem$rdreg[0]
  read interface: 1 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.mem in module \ethernet_top:
  created 4 $dff cells and 0 static cells of width 10.
Extracted data FF from read port 0 of ethernet_top.pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.mem: $\pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.mem$rdreg[0]
  read interface: 1 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.
Mapping memory \pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.mem in module \ethernet_top:
  created 4 $dff cells and 0 static cells of width 32.
Extracted data FF from read port 0 of ethernet_top.pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.mem: $\pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.mem$rdreg[0]
  read interface: 1 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.

4.29. Executing OPT pass (performing simple optimizations).

4.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
<suppressed ~14 debug messages>

4.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ethernet_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~72 debug messages>

4.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ethernet_top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$2557: { $auto$opt_dff.cc:194:make_patterns_logic$2550 $auto$opt_dff.cc:194:make_patterns_logic$2552 $auto$opt_dff.cc:194:make_patterns_logic$2554 $auto$rtlil.cc:2724:Not$2087 $auto$opt_dff.cc:194:make_patterns_logic$2117 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bit_counter_mux_rmii_eth_mac_h_l75_c7_ec8b.6151:
      Old ports: A={ \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bit_counter_mux_rmii_eth_mac_h_l75_c7_ec8b.iffalse [2:1] 1'0 }, B=3'000, Y=\pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bit_counter_mux_rmii_eth_mac_h_l59_c8_8d8d.iffalse
      New ports: A=\pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bit_counter_mux_rmii_eth_mac_h_l75_c7_ec8b.iffalse [2:1], B=2'00, Y=\pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bit_counter_mux_rmii_eth_mac_h_l59_c8_8d8d.iffalse [2:1]
      New connections: \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.bit_counter_mux_rmii_eth_mac_h_l59_c8_8d8d.iffalse [0] = 1'0
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.state_mux_rmii_eth_mac_h_l63_c10_f9cc.6239:
      Old ports: A=2'00, B=2'10, Y=\pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.state_mux_rmii_eth_mac_h_l60_c5_084e.iffalse
      New ports: A=1'0, B=1'1, Y=\pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.state_mux_rmii_eth_mac_h_l60_c5_084e.iffalse [1]
      New connections: \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.state_mux_rmii_eth_mac_h_l60_c5_084e.iffalse [0] = 1'0
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.state_mux_rmii_eth_mac_h_l71_c8_0252.6239:
      Old ports: A=2'00, B=2'11, Y=\pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.state_mux_rmii_eth_mac_h_l59_c8_8d8d.iffalse
      New ports: A=1'0, B=1'1, Y=\pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.state_mux_rmii_eth_mac_h_l59_c8_8d8d.iffalse [0]
      New connections: \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.state_mux_rmii_eth_mac_h_l59_c8_8d8d.iffalse [1] = \pipelinec_inst.rmii_rx_mac_instance_0clk_7b4a07f7.rmii_rx_mac_rmii_eth_mac_c_l24_c27_0135.state_mux_rmii_eth_mac_h_l59_c8_8d8d.iffalse [0]
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.state_mux_rmii_eth_mac_h_l194_c8_575b.6548:
      Old ports: A=3'000, B=3'100, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.state_mux_rmii_eth_mac_h_l184_c8_da19.iffalse
      New ports: A=1'0, B=1'1, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.state_mux_rmii_eth_mac_h_l184_c8_da19.iffalse [2]
      New connections: \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.state_mux_rmii_eth_mac_h_l184_c8_da19.iffalse [1:0] = 2'00
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node0_mux_bit_math_h_l18_c3_2607.6217:
      Old ports: A=29'01101101111011111001000011100, B=29'10000000010101110001001111000, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [28:0]
      New ports: A=2'01, B=2'10, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [28:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [4:3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 3'111 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 5'00100 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 4'1100 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node1_mux_bit_math_h_l29_c3_432d.6217:
      Old ports: A=29'10110110100111101001011010100, B=29'01011011001001100001010110000, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [28:0]
      New ports: A=2'01, B=2'10, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [28:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [4:3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [2] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [2] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [2] 3'110 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [2] 5'00101 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [2] 4'1000 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node2_mux_bit_math_h_l40_c3_775a.6217:
      Old ports: A=29'11011011000011011001110001100, B=29'00110110101101010001111101000, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [28:0]
      New ports: A=2'01, B=2'10, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [28:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [4:3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [5] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [2] 3'101 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [2] 5'00111 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [5] 4'0100 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node3_mux_bit_math_h_l51_c3_00a7.6217:
      Old ports: A=29'00000000011111001001101000100, B=29'11101101110001000001100100000, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [28:0]
      New ports: A=2'01, B=2'10, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [28:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [4:3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [5] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [5] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [2] 3'100 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [2] 5'00110 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [2] 4'0000 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node4_mux_bit_math_h_l62_c3_0480.6217:
      Old ports: A=29'00000000001010111000100111100, B=29'11101101100100110000101011000, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [28:0]
      New ports: A=2'01, B=2'10, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [28:7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [5:3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [6] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [6] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [6] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [2] 3'011 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [2] 5'00010 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [2] 4'1100 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node5_mux_bit_math_h_l73_c3_6955.6217:
      Old ports: A=29'11011011010110101000111110100, B=29'00110110111000100000110010000, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [28:0]
      New ports: A=2'01, B=2'10, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [28:19] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [17:3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [18] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [18] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [18] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] 3'010 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] 5'00011 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] 4'1000 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node6_mux_bit_math_h_l84_c3_188d.6217:
      Old ports: A=29'10110110110010011000010101100, B=29'01011011011100010000011001000, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [28:0]
      New ports: A=2'01, B=2'10, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [28:7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [5:3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [2] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [2] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [2] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [2] 3'001 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [2] 5'00001 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [2] 4'0100 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node7_mux_bit_math_h_l95_c3_ee26.6217:
      Old ports: A=29'01101101101110001000001100100, B=29'10000000000000000000000000000, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [28:0]
      New ports: A=2'01, B=2'10, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [27:3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] 3'000 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] 5'00000 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] 4'0000 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.6217:
      Old ports: A={ 3'010 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [28:0] }, B={ 3'011 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse
      New ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [28:0] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [29:0]
      New connections: \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [31:30] = 2'01
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.6217:
      Old ports: A={ 3'001 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [28:0] }, B={ 3'000 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue
      New ports: A={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [28:0] }, B={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [29:0]
      New connections: \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [31:30] = 2'00
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.6217:
      Old ports: A={ 3'101 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [28:0] }, B={ 3'100 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse
      New ports: A={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [28:0] }, B={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [29:0]
      New connections: \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [31:30] = 2'10
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.6217:
      Old ports: A={ 3'110 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [28:0] }, B={ 3'111 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue
      New ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [28:0] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [29:0]
      New connections: \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [31:30] = 2'11
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node0_mux_bit_math_h_l18_c3_2607.6217:
      Old ports: A=29'01101101111011111001000011100, B=29'10000000010101110001001111000, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [28:0]
      New ports: A=2'01, B=2'10, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [28:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [4:3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 3'111 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 5'00100 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 4'1100 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node1_mux_bit_math_h_l29_c3_432d.6217:
      Old ports: A=29'10110110100111101001011010100, B=29'01011011001001100001010110000, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [28:0]
      New ports: A=2'01, B=2'10, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [28:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [4:3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [2] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [2] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [2] 3'110 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [2] 5'00101 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [2] 4'1000 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node2_mux_bit_math_h_l40_c3_775a.6217:
      Old ports: A=29'11011011000011011001110001100, B=29'00110110101101010001111101000, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [28:0]
      New ports: A=2'01, B=2'10, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [28:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [4:3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [5] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [2] 3'101 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [2] 5'00111 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [5] 4'0100 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node3_mux_bit_math_h_l51_c3_00a7.6217:
      Old ports: A=29'00000000011111001001101000100, B=29'11101101110001000001100100000, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [28:0]
      New ports: A=2'01, B=2'10, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [28:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [4:3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [5] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [5] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [2] 3'100 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [2] 5'00110 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [2] 4'0000 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node4_mux_bit_math_h_l62_c3_0480.6217:
      Old ports: A=29'00000000001010111000100111100, B=29'11101101100100110000101011000, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [28:0]
      New ports: A=2'01, B=2'10, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [28:7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [5:3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [6] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [6] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [6] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [2] 3'011 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [2] 5'00010 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [2] 4'1100 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node5_mux_bit_math_h_l73_c3_6955.6217:
      Old ports: A=29'11011011010110101000111110100, B=29'00110110111000100000110010000, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [28:0]
      New ports: A=2'01, B=2'10, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [28:19] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [17:3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [18] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [18] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [18] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] 3'010 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] 5'00011 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] 4'1000 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node6_mux_bit_math_h_l84_c3_188d.6217:
      Old ports: A=29'10110110110010011000010101100, B=29'01011011011100010000011001000, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [28:0]
      New ports: A=2'01, B=2'10, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [28:7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [5:3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [2] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [2] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [2] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [2] 3'001 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [2] 5'00001 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [2] 4'0100 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer0_node7_mux_bit_math_h_l95_c3_ee26.6217:
      Old ports: A=29'01101101101110001000001100100, B=29'10000000000000000000000000000, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [28:0]
      New ports: A=2'01, B=2'10, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [27:3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] 3'000 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] 5'00000 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] 4'0000 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.6217:
      Old ports: A={ 3'010 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [28:0] }, B={ 3'011 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse
      New ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [28:0] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [29:0]
      New connections: \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [31:30] = 2'01
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.6217:
      Old ports: A={ 3'001 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [28:0] }, B={ 3'000 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue
      New ports: A={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [28:0] }, B={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [29:0]
      New connections: \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [31:30] = 2'00
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.6217:
      Old ports: A={ 3'101 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [28:0] }, B={ 3'100 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse
      New ports: A={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [28:0] }, B={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [29:0]
      New connections: \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [31:30] = 2'10
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.6217:
      Old ports: A={ 3'110 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [28:0] }, B={ 3'111 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue
      New ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [28:0] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [29:0]
      New connections: \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [31:30] = 2'11
    Consolidated identical input bits for $mux cell \pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.state_mux_eth_8_h_l71_c9_bf81.7212:
      Old ports: A=3'000, B=3'011, Y=\pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.state_mux_eth_8_h_l61_c9_590e.iffalse
      New ports: A=1'0, B=1'1, Y=\pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.state_mux_eth_8_h_l61_c9_590e.iffalse [0]
      New connections: \pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.state_mux_eth_8_h_l61_c9_590e.iffalse [2:1] = { 1'0 \pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.state_mux_eth_8_h_l61_c9_590e.iffalse [0] }
    Consolidated identical input bits for $mux cell \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e.7190:
      Old ports: A={ 16'x \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [95:48] 48'x }, B={ \pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.data_out_pipe_reg [111:96] \pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.data_out_pipe_reg [47:0] 48'101000001011000111000010110100111110010011110101 }, Y=\pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output
      New ports: A={ 16'x \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [95:48] 2'x }, B={ \pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.data_out_pipe_reg [111:96] \pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.data_out_pipe_reg [47:0] 2'01 }, Y={ \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [111:48] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1:0] }
      New connections: \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [47:2] = { \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1:0] }
    Consolidated identical input bits for $mux cell \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.state_mux_eth_8_h_l182_c9_d4cc.7212:
      Old ports: A=3'000, B=3'100, Y=\pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.state_mux_eth_8_h_l172_c8_38d6.iftrue
      New ports: A=1'0, B=1'1, Y=\pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.state_mux_eth_8_h_l172_c8_38d6.iftrue [2]
      New connections: \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.state_mux_eth_8_h_l172_c8_38d6.iftrue [1:0] = 2'00
  Optimizing cells in module \ethernet_top.
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.state_mux_rmii_eth_mac_h_l184_c8_da19.6548:
      Old ports: A=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.state_mux_rmii_eth_mac_h_l184_c8_da19.iffalse, B=3'011, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.state_mux_rmii_eth_mac_h_l173_c8_948e.iffalse
      New ports: A={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.state_mux_rmii_eth_mac_h_l184_c8_da19.iffalse [2] 1'0 }, B=2'01, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.state_mux_rmii_eth_mac_h_l173_c8_948e.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.state_mux_rmii_eth_mac_h_l173_c8_948e.iffalse [0] }
      New connections: \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.state_mux_rmii_eth_mac_h_l173_c8_948e.iffalse [1] = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.state_mux_rmii_eth_mac_h_l173_c8_948e.iffalse [0]
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.6217:
      Old ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [28:0] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [29:0]
      New ports: A={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] }, B={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [5] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [7:5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3:2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [29:19] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [17:8] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [2] 2'11 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3:2] 7'0010100 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.6217:
      Old ports: A={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [28:0] }, B={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [29:0]
      New ports: A={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [2] }, B={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [5] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [21] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [19] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [6:5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [3:2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [29:22] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [18:7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [21] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [21] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [21] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [2] 2'10 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [3:2] 4'0011 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [3] 3'000 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.6217:
      Old ports: A={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [28:0] }, B={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [29:0]
      New ports: A={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [6] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [2] }, B={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [18] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [3:2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [29:21] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [19] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [17:8] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [5:4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [2] 2'01 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [3:2] 4'0001 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [2] 3'100 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.6217:
      Old ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [28:0] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [29:0]
      New ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [6] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [2] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [29:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3:2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [27:7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [5:4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [2] 2'00 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3:2] 4'0000 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3:2] 3'000 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.6217:
      Old ports: A=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse, B=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse
      New ports: A={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [29:0] }, B={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [29:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [30:0]
      New connections: \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [31] = 1'0
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.6217:
      Old ports: A=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse, B=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue
      New ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [29:0] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [29:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [30:0]
      New connections: \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [31] = 1'1
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.6217:
      Old ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [28:0] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [29:0]
      New ports: A={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] }, B={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [5] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iftrue [2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [7:5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3:2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [29:19] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [17:8] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [2] 2'11 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3:2] 7'0010100 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.6217:
      Old ports: A={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [28:0] }, B={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [29:0]
      New ports: A={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iffalse [2] }, B={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [5] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node1_mux_bit_math_h_l123_c3_af44.iftrue [2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [21] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [19] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [6:5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [3:2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [29:22] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [18:7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [21] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [21] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [21] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [2] 2'10 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [3:2] 4'0011 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [3] 3'000 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.6217:
      Old ports: A={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [28:0] }, B={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [29:0]
      New ports: A={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [6] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iffalse [2] }, B={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [18] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.iftrue [2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [3:2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [29:21] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [19] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [17:8] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [5:4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [2] 2'01 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [3:2] 4'0001 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [2] 3'100 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.6217:
      Old ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [28:0] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [28:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [29:0]
      New ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [6] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iffalse [2] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.iftrue [2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [29:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3:2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [27:7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [5:4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [2] 2'00 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3:2] 4'0000 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3:2] 3'000 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.6217:
      Old ports: A=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse, B=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse
      New ports: A={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [29:0] }, B={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [29:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [30:0]
      New connections: \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [31] = 1'0
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.6217:
      Old ports: A=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse, B=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue
      New ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [29:0] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [29:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [30:0]
      New connections: \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [31] = 1'1
    Consolidated identical input bits for $mux cell \pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.state_mux_eth_8_h_l61_c9_590e.7212:
      Old ports: A=\pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.state_mux_eth_8_h_l61_c9_590e.iffalse, B=3'010, Y=\pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.state_mux_eth_8_h_l51_c3_8b25.iffalse
      New ports: A={ \pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.state_mux_eth_8_h_l61_c9_590e.iffalse [0] \pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.state_mux_eth_8_h_l61_c9_590e.iffalse [0] }, B=2'10, Y=\pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.state_mux_eth_8_h_l51_c3_8b25.iffalse [1:0]
      New connections: \pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.state_mux_eth_8_h_l51_c3_8b25.iffalse [2] = 1'0
    Consolidated identical input bits for $mux cell \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l130_c5_1846.7190:
      Old ports: A={ 16'x \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [95:48] 48'x }, B={ \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [111:96] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l130_c5_1846.iftrue.dst_mac \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [47:0] }, Y=\pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue
      New ports: A={ 16'x \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [95:48] 2'x }, B={ \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [111:96] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l130_c5_1846.iftrue.dst_mac \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l131_c7_735e_return_output [1:0] }, Y={ \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [111:48] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1:0] }
      New connections: \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [47:2] = { \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1:0] }
    Consolidated identical input bits for $mux cell \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.state_mux_eth_8_h_l172_c8_38d6.7212:
      Old ports: A=3'000, B=\pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.state_mux_eth_8_h_l172_c8_38d6.iftrue, Y=\pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.state_mux_eth_8_h_l158_c9_d80e.iffalse
      New ports: A=1'0, B=\pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.state_mux_eth_8_h_l172_c8_38d6.iftrue [2], Y=\pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.state_mux_eth_8_h_l158_c9_d80e.iffalse [2]
      New connections: \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.state_mux_eth_8_h_l158_c9_d80e.iffalse [1:0] = 2'00
  Optimizing cells in module \ethernet_top.
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.6217:
      Old ports: A={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [29:0] }, B={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [29:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [30:0]
      New ports: A={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [7:5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3:2] }, B={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [21] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [21] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [19] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [6] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [6:5] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [3:2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [21:18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [8:2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [30:29] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [27:22] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [17:9] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [21:20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [21:20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [2] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [4:2] 5'00100 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.6217:
      Old ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [29:0] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [29:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [30:0]
      New ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [7:6] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [3:2] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [29:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3:2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [30:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [4:2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [27:21] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [19] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [17:8] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [4:2] 3'000 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [2] 2'00 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.6217:
      Old ports: A={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [29:0] }, B={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [29:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [30:0]
      New ports: A={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [7:5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3:2] }, B={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [21] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [21] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [19] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [6] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [6:5] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iftrue [3:2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [21:18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [8:2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [30:29] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [27:22] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [17:9] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [21:20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [21:20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [2] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [4:2] 5'00100 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.6217:
      Old ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [29:0] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [29:0] }, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [30:0]
      New ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [7:6] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [3:2] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [29:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3:2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [30:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [4:2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [27:21] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [19] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [17:8] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [4:2] 3'000 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [2] 2'00 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d.7190:
      Old ports: A={ \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [103:96] 8'00000000 \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [95:48] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [39:0] 8'00000000 }, B=\pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue, Y=\pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_return_output
      New ports: A={ \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [103:96] 8'00000000 \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [95:48] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [39:0] 2'00 }, B={ \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [111:48] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1:0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_iftrue [1:0] }, Y={ \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_return_output [111:8] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_return_output [1:0] }
      New connections: \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_return_output [7:2] = { \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_return_output [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_return_output [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_return_output [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_return_output [0] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_mux_eth_8_h_l128_c3_f71d_return_output [1:0] }
    Consolidated identical input bits for $mux cell \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.state_mux_eth_8_h_l158_c9_d80e.7212:
      Old ports: A=\pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.state_mux_eth_8_h_l158_c9_d80e.iffalse, B=3'011, Y=\pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.state_mux_eth_8_h_l146_c9_6103.iffalse
      New ports: A={ \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.state_mux_eth_8_h_l158_c9_d80e.iffalse [2] 1'0 }, B=2'01, Y={ \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.state_mux_eth_8_h_l146_c9_6103.iffalse [2] \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.state_mux_eth_8_h_l146_c9_6103.iffalse [0] }
      New connections: \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.state_mux_eth_8_h_l146_c9_6103.iffalse [1] = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.state_mux_eth_8_h_l146_c9_6103.iffalse [0]
  Optimizing cells in module \ethernet_top.
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.6217:
      Old ports: A=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse, B=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right
      New ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [21:18] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [8:2] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [30:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [18] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [4:2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [31:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [21:18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [9:2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [27:22] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [17:10] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [21:20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [21:20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [9] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [4:2] 4'0000 }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.6217:
      Old ports: A=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse, B=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue, Y=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right
      New ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [21:18] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [8:2] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [30:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [18] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [4:2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [31:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [21:18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [9:2] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [27:22] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [17:10] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [1:0] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [21:20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [21:20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [9] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [4:2] 4'0000 }
  Optimizing cells in module \ethernet_top.
Performed a total of 56 changes.

4.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

4.29.6. Executing OPT_DFF pass (perform DFF optimizations).

4.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..
Removed 0 unused cells and 35 unused wires.
<suppressed ~1 debug messages>

4.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
<suppressed ~10 debug messages>

4.29.9. Rerunning OPT passes. (Maybe there is more to do..)

4.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ethernet_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~73 debug messages>

4.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ethernet_top.
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.6217:
      Old ports: A={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] }, B={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [7:5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3:2] }
      New ports: A={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'1 }, B={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [2] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.6217:
      Old ports: A={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] }, B={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [3:2] }
      New ports: A={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'1 }, B={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [3] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [2] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.6217:
      Old ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [29:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3:2] }
      New ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'1 }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [29:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3] }
      New connections: \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [2] = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2]
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.6217:
      Old ports: A={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [7:5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3:2] }, B={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [7:6] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [6:5] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3:2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [21:18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [8:2] }
      New ports: A={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [7] 1'1 }, B={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [7:6] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3] 1'0 }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [20:18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [8:7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [4] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [21] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [6:5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [3:2] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [6:5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3:2] }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.6217:
      Old ports: A={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] }, B={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [7:5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3:2] }
      New ports: A={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'1 }, B={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [2] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node2_mux_bit_math_h_l134_c3_d958.6217:
      Old ports: A={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] }, B={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [3:2] }
      New ports: A={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'1 }, B={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [3] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [2] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] }
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node3_mux_bit_math_h_l145_c3_6197.6217:
      Old ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [29:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3:2] }
      New ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] 1'1 }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] 1'0 }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [29:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3] }
      New connections: \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [2] = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2]
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.6217:
      Old ports: A={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [7:5] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3:2] }, B={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [7:6] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [6:5] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3:2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [21:18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [8:2] }
      New ports: A={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [7] 1'1 }, B={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [7:6] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3] 1'0 }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [20:18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [8:7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [4] }
      New connections: { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [21] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [6:5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [3:2] } = { \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [6:5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3:2] }
  Optimizing cells in module \ethernet_top.
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.6217:
      Old ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [7:6] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [3:2] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [29:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3:2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [30:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [4:2] }
      New ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [7:6] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [3] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [29:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [30:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [4:3] }
      New connections: \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [2] = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2]
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.6217:
      Old ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [7:6] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [3:2] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [29:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3:2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [30:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [4:2] }
      New ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [7:6] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iffalse [3] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [29:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [6] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node1_mux_bit_math_h_l173_c3_92dc.iftrue [3] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [30:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [4:3] }
      New connections: \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [2] = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2]
  Optimizing cells in module \ethernet_top.
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.6217:
      Old ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [21:18] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [8:2] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [30:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [18] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [4:2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [31:26] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [19:18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [15] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [8] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [25] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [17] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [14:13] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [16] }
      New ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [20:18] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [8:7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [30:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [18] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [4:3] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [31:26] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [19:18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [15] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [8] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [25] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [17] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [14:13] }
      New connections: \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l251_c12_fa44.right [16] = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l251_c24_8404.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2]
    Consolidated identical input bits for $mux cell \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.6217:
      Old ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [21:18] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [8:2] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [30:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [18] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [4:2] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [31:26] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [19:18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [15] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [8] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [25] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [17] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [14:13] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [16] }
      New ports: A={ 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [20:18] 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [8:7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iffalse [4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer2_node0_mux_bit_math_h_l162_c3_9962.iffalse [3] }, B={ 1'1 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [30:28] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [20] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [18] 1'0 \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [4] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [7:6] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer3_node0_mux_bit_math_h_l190_c3_05a1.iftrue [4:3] }, Y={ \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [31:26] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [19:18] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [15] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [8] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [25] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [17] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [5] \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [14:13] }
      New connections: \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_xor_rmii_eth_mac_h_l252_c12_9470.right [16] = \pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.var_ref_rd_uint32_t_uint32_t_16_var_7a60_rmii_eth_mac_h_l252_c24_5718.uint32_mux16_var_ref_rd_uint32_t_uint32_t_16_var_7a60_c_l66_c7_ce0d.layer1_node0_mux_bit_math_h_l112_c3_e606.iffalse [2]
  Optimizing cells in module \ethernet_top.
Performed a total of 12 changes.

4.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.29.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.mem[3]$2700 ($dff) from module ethernet_top (D = { \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.the_reg [7:0] \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.the_reg [15:8] \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.the_reg [23:16] \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.the_reg [31:24] }, Q = \pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.mem[3]).
Adding EN signal on $memory\pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.mem[2]$2698 ($dff) from module ethernet_top (D = { \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.the_reg [7:0] \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.the_reg [15:8] \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.the_reg [23:16] \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.the_reg [31:24] }, Q = \pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.mem[2]).
Adding EN signal on $memory\pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.mem[1]$2696 ($dff) from module ethernet_top (D = { \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.the_reg [7:0] \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.the_reg [15:8] \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.the_reg [23:16] \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.the_reg [31:24] }, Q = \pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.mem[1]).
Adding EN signal on $memory\pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.mem[0]$2694 ($dff) from module ethernet_top (D = { \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.the_reg [7:0] \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.the_reg [15:8] \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.the_reg [23:16] \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_out_reg_func_ethernet_top_c_l72_c296_557c.the_reg [31:24] }, Q = \pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.mem[0]).
Adding EN signal on $memory\pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.mem[3]$2651 ($dff) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.o_mux_eth_8_h_l128_c3_f71d_return_output [9:0], Q = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.mem[3]).
Adding EN signal on $memory\pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.mem[2]$2649 ($dff) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.o_mux_eth_8_h_l128_c3_f71d_return_output [9:0], Q = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.mem[2]).
Adding EN signal on $memory\pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.mem[1]$2647 ($dff) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.o_mux_eth_8_h_l128_c3_f71d_return_output [9:0], Q = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.mem[1]).
Adding EN signal on $memory\pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.mem[0]$2645 ($dff) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.o_mux_eth_8_h_l128_c3_f71d_return_output [9:0], Q = \pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.mem[0]).
Adding EN signal on $memory\pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.mem[3]$2602 ($dff) from module ethernet_top (D = \pipelinec_inst.rmii_eth_mac_rx_fifo_wr_skid_in_0clk_d14799aa.skid_buf_rmii_eth_mac_rx_fifo_rmii_eth_mac_c_l9_c81_3ca6.o_mux_rmii_eth_mac_c_l9_c681_255f_return_output [9:0], Q = \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.mem[3]).
Adding EN signal on $memory\pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.mem[2]$2600 ($dff) from module ethernet_top (D = \pipelinec_inst.rmii_eth_mac_rx_fifo_wr_skid_in_0clk_d14799aa.skid_buf_rmii_eth_mac_rx_fifo_rmii_eth_mac_c_l9_c81_3ca6.o_mux_rmii_eth_mac_c_l9_c681_255f_return_output [9:0], Q = \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.mem[2]).
Adding EN signal on $memory\pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.mem[1]$2598 ($dff) from module ethernet_top (D = \pipelinec_inst.rmii_eth_mac_rx_fifo_wr_skid_in_0clk_d14799aa.skid_buf_rmii_eth_mac_rx_fifo_rmii_eth_mac_c_l9_c81_3ca6.o_mux_rmii_eth_mac_c_l9_c681_255f_return_output [9:0], Q = \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.mem[1]).
Adding EN signal on $memory\pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.mem[0]$2596 ($dff) from module ethernet_top (D = \pipelinec_inst.rmii_eth_mac_rx_fifo_wr_skid_in_0clk_d14799aa.skid_buf_rmii_eth_mac_rx_fifo_rmii_eth_mac_c_l9_c81_3ca6.o_mux_rmii_eth_mac_c_l9_c681_255f_return_output [9:0], Q = \pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.mem[0]).
Adding EN signal on $memory\pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.mem[1]$2579 ($dff) from module ethernet_top (D = \pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.data_in, Q = \pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.mem[1]).
Adding EN signal on $memory\pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.mem[0]$2577 ($dff) from module ethernet_top (D = \pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.data_in, Q = \pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.mem[0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$2545 ($sdffce) from module ethernet_top.

4.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..
Removed 15 unused cells and 19 unused wires.
<suppressed ~16 debug messages>

4.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
<suppressed ~1 debug messages>

4.29.16. Rerunning OPT passes. (Maybe there is more to do..)

4.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ethernet_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~61 debug messages>

4.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ethernet_top.
Performed a total of 0 changes.

4.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.29.20. Executing OPT_DFF pass (perform DFF optimizations).

4.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..

4.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.
Couldn't topologically sort cells, optimizing module ethernet_top may take a longer time.

4.29.23. Finished OPT passes. (There is nothing left to do.)

4.30. Executing ICE40_WRAPCARRY pass (wrap carries).

4.31. Executing TECHMAP pass (map to technology primitives).

4.31.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.31.2. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

4.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper maccmap for cells of type $macc.
  add \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.the_reg [31:24] * \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.the_reg [55:48] (8x8 bits, signed)
  add \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.the_reg [23:16] * \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.the_reg [39:32] (8x8 bits, signed)
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $lut.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ice40_alu for cells of type $alu.
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$2d2cedc0b660d86eededd1ede797af82e04787d6\_80_ice40_alu for cells of type $alu.
Using template $paramod$12f939b61a2dcd484d76a40e620bc076ddd034fe\_80_ice40_alu for cells of type $alu.
  add \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.the_reg [31:24] * \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.the_reg [63:56] (8x8 bits, signed)
  add \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.the_reg [23:16] * \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.the_reg [47:40] (8x8 bits, signed)
Using template $paramod$c6885379b74fbbf6906b35106e386e521d86cbb2\_80_ice40_alu for cells of type $alu.
  add \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.the_reg [15:8] * \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.the_reg [55:48] (8x8 bits, signed)
  add \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.the_reg [7:0] * \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.the_reg [39:32] (8x8 bits, signed)
  add \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.the_reg [15:8] * \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.the_reg [63:56] (8x8 bits, signed)
  add \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.the_reg [7:0] * \pipelinec_inst.work_pipeline_no_handshake_0clk_997c7652.work_pipeline_no_handshake_in_reg_func_ethernet_top_c_l72_c78_b8fc.the_reg [47:40] (8x8 bits, signed)
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ice40_alu for cells of type $alu.
No more expansions possible.
<suppressed ~1584 debug messages>

4.32. Executing OPT pass (performing simple optimizations).

4.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
<suppressed ~3058 debug messages>

4.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
<suppressed ~606 debug messages>
Removed a total of 202 cells.

4.32.3. Executing OPT_DFF pass (perform DFF optimizations).

4.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..
Removed 831 unused cells and 1556 unused wires.
<suppressed ~853 debug messages>

4.32.5. Finished fast OPT passes.

4.33. Executing ICE40_OPT pass (performing simple optimizations).

4.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$alumacc.cc:485:replace_alu$2256.slice[0].carry: CO=\pipelinec_inst.blinky_main_0clk_23f04728.bin_op_plus_ethernet_top_c_l212_c3_f7f0.left [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$alumacc.cc:485:replace_alu$2265.slice[0].carry: CO=\pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_reg [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$alumacc.cc:485:replace_alu$2268.slice[0].carry: CO=\pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_reg [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$alumacc.cc:485:replace_alu$2271.slice[0].carry: CO=\pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_reg [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$alumacc.cc:485:replace_alu$2274.slice[0].carry: CO=\pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_reg [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$alumacc.cc:485:replace_alu$2283.slice[0].carry: CO=\pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l158_c31_8c24.left [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$alumacc.cc:485:replace_alu$2286.slice[0].carry: CO=\pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.bin_op_eq_eth_8_h_l54_c10_f93b.left [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$alumacc.cc:485:replace_alu$2289.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2289.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$alumacc.cc:485:replace_alu$2289.slice[13].carry: CO=$auto$alumacc.cc:485:replace_alu$2289.C [13]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$alumacc.cc:485:replace_alu$2295.slice[0].carry: CO=\pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.work_deserialize_type_byte_deserializer_ethernet_top_c_l77_c377_900a.work_deserialize_type_byte_deserializer_deserializer_in_to_out_ethernet_top_c_l77_c1802_576e.bin_op_plus_ethernet_top_c_l77_c1258_6f65.left [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$alumacc.cc:485:replace_alu$2298.slice[0].carry: CO=\pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_eq_eth_8_h_l131_c10_02fa.left [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$alumacc.cc:485:replace_alu$2298.slice[6].carry: CO=$auto$alumacc.cc:485:replace_alu$2298.C [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$alumacc.cc:485:replace_alu$2301.slice[0].carry: CO=\pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_eq_eth_8_h_l131_c10_02fa.left [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$alumacc.cc:485:replace_alu$2304.slice[0].carry: CO=\pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.bin_op_plus_eth_8_h_l190_c9_5f8a.left [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$alumacc.cc:485:replace_alu$2307.slice[0].carry: CO=\pipelinec_inst.tx_main_0clk_8a9cc85b.work_serialize_ethernet_top_c_l159_c26_b279.work_serialize_serializer_in_to_out_ethernet_top_c_l78_c1535_45b0.bin_op_eq_ethernet_top_c_l78_c616_40a4.left [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$alumacc.cc:485:replace_alu$2313.slice[0].carry: CO=\pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.bin_op_minus_ethernet_top_c_l72_c719_4274.left [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$alumacc.cc:485:replace_alu$2316.slice[0].carry: CO=\pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.bin_op_plus_ethernet_top_c_l72_c645_3731.left [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$alumacc.cc:485:replace_alu$2319.slice[0].carry: CO=\pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.wr_ptr_reg [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$alumacc.cc:485:replace_alu$2322.slice[0].carry: CO=\pipelinec_inst.work_pipeline_handshake_0clk_dac3c3fb.work_pipeline_fifo_ethernet_top_c_l72_c443_4755.pipelinec_fifo_fwft_inst.rd_ptr_reg [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$maccmap.cc:240:synth$3380.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$maccmap.cc:240:synth$6035.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$maccmap.cc:240:synth$6126.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$maccmap.cc:240:synth$6214.slice[0].carry: CO=1'0

4.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
<suppressed ~537 debug messages>

4.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.33.4. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$3164 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [39], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [47], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$3163 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [38], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [46], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3162 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [37], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [45], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$3161 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [36], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [44], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3160 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [35], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [43], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3159 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [34], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [42], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3158 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [33], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [41], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3156 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [31], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [39], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$3155 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [31], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [38], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3154 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [29], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [37], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$3153 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [28], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [36], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$3152 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [27], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [35], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3151 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [29], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [34], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3150 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [25], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [33], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3148 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [23], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [31], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$3146 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [21], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [29], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3145 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [20], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [28], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3144 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [19], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [27], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3142 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [17], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [25], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$3140 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [15], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [23], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$3138 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [15], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [21], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3137 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [12], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [20], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$3136 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [11], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [19], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3134 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [11], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [17], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$3132 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [6], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [15], rval = 1'1).
Adding SRST signal on $auto$ff.cc:266:slice$3129 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [6], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [12], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$3128 ($_DFFE_PP_) from module ethernet_top (D = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [3], Q = \pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header [11], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$5281 ($_DFFE_PP_) from module ethernet_top.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$6444 ($_SDFFCE_PP0P_) from module ethernet_top.

4.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..
Removed 37 unused cells and 10 unused wires.
<suppressed ~38 debug messages>

4.33.6. Rerunning OPT passes. (Removed registers in this run.)

4.33.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$maccmap.cc:240:synth$3380.slice[1].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$maccmap.cc:240:synth$6035.slice[1].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$maccmap.cc:240:synth$6126.slice[1].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$maccmap.cc:240:synth$6214.slice[1].carry: CO=1'0

4.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
<suppressed ~31 debug messages>

4.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.33.10. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11590 ($_SDFFCE_PN0P_) from module ethernet_top.

4.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..

4.33.12. Rerunning OPT passes. (Removed registers in this run.)

4.33.13. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) ethernet_top.$auto$maccmap.cc:240:synth$6126.slice[2].carry: CO=1'0

4.33.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.

4.33.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.33.16. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11586 ($_SDFFCE_PN0P_) from module ethernet_top.

4.33.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..

4.33.18. Rerunning OPT passes. (Removed registers in this run.)

4.33.19. Running ICE40 specific optimizations.

4.33.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.

4.33.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.33.22. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11581 ($_SDFFCE_PN0P_) from module ethernet_top.

4.33.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..

4.33.24. Rerunning OPT passes. (Removed registers in this run.)

4.33.25. Running ICE40 specific optimizations.

4.33.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.

4.33.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.33.28. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11575 ($_SDFFCE_PN0P_) from module ethernet_top.

4.33.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..

4.33.30. Rerunning OPT passes. (Removed registers in this run.)

4.33.31. Running ICE40 specific optimizations.

4.33.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.

4.33.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.33.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$11568 ($_SDFFCE_PN0P_) from module ethernet_top.

4.33.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..

4.33.36. Rerunning OPT passes. (Removed registers in this run.)

4.33.37. Running ICE40 specific optimizations.

4.33.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.

4.33.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.33.40. Executing OPT_DFF pass (perform DFF optimizations).

4.33.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..

4.33.42. Finished OPT passes. (There is nothing left to do.)

4.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.35. Executing TECHMAP pass (map to technology primitives).

4.35.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

4.35.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
No more expansions possible.
<suppressed ~1236 debug messages>

4.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
<suppressed ~4 debug messages>

4.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping ethernet_top.$auto$alumacc.cc:485:replace_alu$2256.slice[0].carry ($lut).
Mapping ethernet_top.$auto$alumacc.cc:485:replace_alu$2265.slice[0].carry ($lut).
Mapping ethernet_top.$auto$alumacc.cc:485:replace_alu$2268.slice[0].carry ($lut).
Mapping ethernet_top.$auto$alumacc.cc:485:replace_alu$2271.slice[0].carry ($lut).
Mapping ethernet_top.$auto$alumacc.cc:485:replace_alu$2274.slice[0].carry ($lut).
Mapping ethernet_top.$auto$alumacc.cc:485:replace_alu$2283.slice[0].carry ($lut).
Mapping ethernet_top.$auto$alumacc.cc:485:replace_alu$2286.slice[0].carry ($lut).
Mapping ethernet_top.$auto$alumacc.cc:485:replace_alu$2289.slice[13].carry ($lut).
Mapping ethernet_top.$auto$alumacc.cc:485:replace_alu$2295.slice[0].carry ($lut).
Mapping ethernet_top.$auto$alumacc.cc:485:replace_alu$2298.slice[6].carry ($lut).
Mapping ethernet_top.$auto$alumacc.cc:485:replace_alu$2301.slice[0].carry ($lut).
Mapping ethernet_top.$auto$alumacc.cc:485:replace_alu$2304.slice[0].carry ($lut).
Mapping ethernet_top.$auto$alumacc.cc:485:replace_alu$2307.slice[0].carry ($lut).
Mapping ethernet_top.$auto$alumacc.cc:485:replace_alu$2313.slice[0].carry ($lut).
Mapping ethernet_top.$auto$alumacc.cc:485:replace_alu$2316.slice[0].carry ($lut).
Mapping ethernet_top.$auto$alumacc.cc:485:replace_alu$2319.slice[0].carry ($lut).
Mapping ethernet_top.$auto$alumacc.cc:485:replace_alu$2322.slice[0].carry ($lut).
Mapping ethernet_top.$auto$maccmap.cc:240:synth$3380.slice[0].carry ($lut).
Mapping ethernet_top.$auto$maccmap.cc:240:synth$3380.slice[1].carry ($lut).
Mapping ethernet_top.$auto$maccmap.cc:240:synth$6035.slice[0].carry ($lut).
Mapping ethernet_top.$auto$maccmap.cc:240:synth$6035.slice[1].carry ($lut).
Mapping ethernet_top.$auto$maccmap.cc:240:synth$6126.slice[0].carry ($lut).
Mapping ethernet_top.$auto$maccmap.cc:240:synth$6126.slice[1].carry ($lut).
Mapping ethernet_top.$auto$maccmap.cc:240:synth$6126.slice[2].carry ($lut).
Mapping ethernet_top.$auto$maccmap.cc:240:synth$6214.slice[0].carry ($lut).
Mapping ethernet_top.$auto$maccmap.cc:240:synth$6214.slice[1].carry ($lut).

4.38. Executing ICE40_OPT pass (performing simple optimizations).

4.38.1. Running ICE40 specific optimizations.

4.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
<suppressed ~475 debug messages>

4.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
<suppressed ~519 debug messages>
Removed a total of 173 cells.

4.38.4. Executing OPT_DFF pass (perform DFF optimizations).

4.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..
Removed 9 unused cells and 6247 unused wires.
<suppressed ~10 debug messages>

4.38.6. Rerunning OPT passes. (Removed registers in this run.)

4.38.7. Running ICE40 specific optimizations.

4.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.

4.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.38.10. Executing OPT_DFF pass (perform DFF optimizations).

4.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..

4.38.12. Finished OPT passes. (There is nothing left to do.)

4.39. Executing TECHMAP pass (map to technology primitives).

4.39.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

4.40. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

4.41. Executing ABC9 pass.

4.41.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.41.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.41.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module ethernet_top.
Found 0 SCCs.

4.41.4. Executing ABC9_OPS pass (helper functions for ABC9).

4.41.5. Executing PROC pass (convert processes to netlists).

4.41.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.41.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.41.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.41.5.4. Executing PROC_INIT pass (extract init attributes).

4.41.5.5. Executing PROC_ARST pass (detect async resets in processes).

4.41.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.41.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.41.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.41.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.41.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.41.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.41.5.12. Executing OPT_EXPR pass (perform const folding).

4.41.6. Executing TECHMAP pass (map to technology primitives).

4.41.6.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.41.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~126 debug messages>

4.41.7. Executing OPT pass (performing simple optimizations).

4.41.7.1. Executing OPT_EXPR pass (perform const folding).

4.41.7.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

4.41.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

4.41.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

4.41.7.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

4.41.7.6. Executing OPT_DFF pass (perform DFF optimizations).

4.41.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).

4.41.7.8. Executing OPT_EXPR pass (perform const folding).

4.41.7.9. Finished OPT passes. (There is nothing left to do.)

4.41.8. Executing TECHMAP pass (map to technology primitives).

4.41.8.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

4.41.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

4.41.9. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

4.41.10. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~1405 debug messages>

4.41.11. Executing ABC9_OPS pass (helper functions for ABC9).

4.41.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

4.41.13. Executing TECHMAP pass (map to technology primitives).

4.41.13.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.41.13.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using template SB_CARRY for cells of type SB_CARRY.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~147 debug messages>

4.41.14. Executing OPT pass (performing simple optimizations).

4.41.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.
<suppressed ~4 debug messages>

4.41.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

4.41.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ethernet_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.41.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ethernet_top.
Performed a total of 0 changes.

4.41.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.41.14.6. Executing OPT_DFF pass (perform DFF optimizations).

4.41.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

4.41.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.

4.41.14.9. Rerunning OPT passes. (Maybe there is more to do..)

4.41.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ethernet_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.41.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ethernet_top.
Performed a total of 0 changes.

4.41.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ethernet_top'.
Removed a total of 0 cells.

4.41.14.13. Executing OPT_DFF pass (perform DFF optimizations).

4.41.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ethernet_top..

4.41.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ethernet_top.

4.41.14.16. Finished OPT passes. (There is nothing left to do.)

4.41.15. Executing AIGMAP pass (map logic to AIG).
Module ethernet_top: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_

4.41.16. Executing AIGMAP pass (map logic to AIG).
Module ethernet_top: replaced 1701 cells with 10582 new cells, skipped 4325 cells.
  replaced 4 cell types:
     439 $_OR_
     579 $_XOR_
       2 $_ORNOT_
     681 $_MUX_
  not replaced 12 cell types:
     498 $scopeinfo
     161 $_NOT_
     880 $_AND_
       1 SB_PLL40_CORE
     253 SB_DFF
     772 SB_DFFE
      28 SB_DFFSR
     146 SB_DFFESR
      15 SB_DFFESS
     189 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011001011
    1214 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000010101
     168 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1

4.41.16.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.41.16.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.41.16.3. Executing XAIGER backend.
<suppressed ~1225 debug messages>
Extracted 5101 AND gates and 15574 wires from module `ethernet_top' to a netlist network with 1231 inputs and 1471 outputs.

4.41.16.4. Executing ABC9_EXE pass (technology mapping using ABC9).

4.41.16.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1231/   1471  and =    4579  lev =   25 (1.38)  mem = 0.16 MB  box = 1571  bb = 1403
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1231/   1471  and =    6315  lev =   23 (1.19)  mem = 0.17 MB  ch =  767  box = 1558  bb = 1403
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   52. Obj =  136. Set =  564. CutMin = no
ABC: Node =    6315.  Ch =   717.  Total mem =    1.87 MB. Peak cut mem =    0.05 MB.
ABC: P:  Del = 5690.00.  Ar =    1515.0.  Edge =     5120.  Cut =    44911.  T =     0.01 sec
ABC: P:  Del = 5690.00.  Ar =    1511.0.  Edge =     5199.  Cut =    44262.  T =     0.01 sec
ABC: P:  Del = 5690.00.  Ar =    1535.0.  Edge =     4861.  Cut =    47677.  T =     0.01 sec
ABC: F:  Del = 5690.00.  Ar =    1419.0.  Edge =     4645.  Cut =    45933.  T =     0.01 sec
ABC: A:  Del = 5690.00.  Ar =    1387.0.  Edge =     4445.  Cut =    48784.  T =     0.02 sec
ABC: A:  Del = 5690.00.  Ar =    1386.0.  Edge =     4438.  Cut =    49552.  T =     0.02 sec
ABC: Total time =     0.07 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   1231/   1471  and =    5948  lev =   27 (1.23)  mem = 0.17 MB  box = 1558  bb = 1403
ABC: Mapping (K=4)  :  lut =   1365  edge =    4340  lev =    9 (0.64)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   27  mem = 0.07 MB
ABC: LUT = 1365 : 2=182 13.3 %  3=756 55.4 %  4=427 31.3 %  Ave = 3.18
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 1.05 seconds, total: 1.05 seconds

4.41.16.6. Executing AIGER frontend.
<suppressed ~5429 debug messages>
Removed 10079 unused cells and 16664 unused wires.

4.41.16.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     1399
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:      155
ABC RESULTS:           input signals:      109
ABC RESULTS:          output signals:     1471
Removing temp directory.

4.41.17. Executing TECHMAP pass (map to technology primitives).

4.41.17.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

4.41.17.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
No more expansions possible.
<suppressed ~161 debug messages>

4.42. Executing ICE40_WRAPCARRY pass (wrap carries).

4.43. Executing TECHMAP pass (map to technology primitives).

4.43.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

4.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 168 unused cells and 17277 unused wires.

4.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1537
  1-LUT               34
  2-LUT              199
  3-LUT              877
  4-LUT              427
  with \SB_CARRY    (#0)  115
  with \SB_CARRY    (#1)  120

Eliminating LUTs.
Number of LUTs:     1537
  1-LUT               34
  2-LUT              199
  3-LUT              877
  4-LUT              427
  with \SB_CARRY    (#0)  115
  with \SB_CARRY    (#1)  120

Combining LUTs.
Number of LUTs:     1515
  1-LUT               34
  2-LUT              192
  3-LUT              843
  4-LUT              446
  with \SB_CARRY    (#0)  115
  with \SB_CARRY    (#1)  120

Eliminated 0 LUTs.
Combined 22 LUTs.
<suppressed ~6121 debug messages>

4.45. Executing TECHMAP pass (map to technology primitives).

4.45.1. Executing Verilog-2005 frontend: /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.45.2. Continuing TECHMAP pass.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$024f437069ede126a08cbaf2540201977a378569\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$08a5251094e6791f0c6a19a79c33ed46d064f1e7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$c6705c2d9a5ca1e5236b47844e83005fc173deff\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$50b99034fbf984a51c265442496081454147f31e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$c01d1f1a2c22a23f58c65a92a9c94eaeebcde834\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$24cb03f785a7266405db948962b05e5cdc54d8ab\$lut for cells of type $lut.
Using template $paramod$37275f9005096a8b3beded7be16e5d19f7397fa0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001101 for cells of type $lut.
Using template $paramod$1b53a9695a0f80de7517b50863b438fd2b7f56da\$lut for cells of type $lut.
Using template $paramod$ef14303192218c8dd28cb97c03357085cb7c4d4d\$lut for cells of type $lut.
Using template $paramod$af2b970363478c934f632261f05f42c59b0d7a99\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$78e1751931755f088c8bc676bcbc3bb642c26bfc\$lut for cells of type $lut.
Using template $paramod$fa3d951b1a4ce2f87b4ceed100f4a73e6b9f6ac8\$lut for cells of type $lut.
Using template $paramod$679c0497bd344cd028193ec8906efb780eb00cd8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101011 for cells of type $lut.
Using template $paramod$d11f22ba2cf503b6cb541175373625cc717fad0d\$lut for cells of type $lut.
Using template $paramod$66caeb00a39d236782a97659e3bd99621b74681b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$2bf796e0fd6e6f7f76aac424a34e617ed5d61822\$lut for cells of type $lut.
Using template $paramod$62b9cc19760df4f05d0c7360b790a1fb852ac400\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod$66658cbed86a8310f9b7ba1190d35eff90ee749b\$lut for cells of type $lut.
Using template $paramod$eeb94fcd8e5392649fe04244642520b1ad9644c4\$lut for cells of type $lut.
Using template $paramod$239a649c3c5dcff42e28a38401931acf401ef810\$lut for cells of type $lut.
Using template $paramod$056d5a9438b208d5710860d404f760cee6ed2e40\$lut for cells of type $lut.
Using template $paramod$6f70c63472fb00c60fa231bb8bf502ec64767de7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$1c85a70a358ec23d675b20e386b5bac97fcdbf00\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$193d365ba3260f56de4ca734b1cedcf9dc72302b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$4cab3b31c601551ff65536bf4f533afa0b2094ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$a41b276625bacc03d56171b5b2f1a7bea039df43\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$1632c1c0242796acfc963a05742c4acd2f475c4e\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$126ee936f051099a89238b0c88b2a47a865d5ec1\$lut for cells of type $lut.
Using template $paramod$efb8fef0a6971203dd60ca63c56ef60dd092f0c9\$lut for cells of type $lut.
Using template $paramod$8d7e631403a80aa650e318c82a10887417c8ada0\$lut for cells of type $lut.
Using template $paramod$5ce0414f30742591cfbc3ba73903b522793ddcd1\$lut for cells of type $lut.
Using template $paramod$ca8f22bcd60a7f9ff326fb6688026c34f5df0032\$lut for cells of type $lut.
Using template $paramod$cf30370e933d99e5c4673fc8840433024aea2e50\$lut for cells of type $lut.
Using template $paramod$868427562418b5dc988caeac6a54689ec9c9025e\$lut for cells of type $lut.
Using template $paramod$5b13d2ee598c87cdbe912286a35c6fd102e2087c\$lut for cells of type $lut.
Using template $paramod$45bc8a035811672fb24512b03898abf475979d07\$lut for cells of type $lut.
Using template $paramod$2844c7fef2a755a9af80c70990cd830291c4b71c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$abab4f7b12c284cd2b5c9f1fe25ef0fbdac6c245\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod$165099389eb8a4939f42ee248b3d52273cc32a8a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$213c3bdd3e7d41a23e7581ac7a3b32a62179dce4\$lut for cells of type $lut.
Using template $paramod$3abe803135cfcc1b06c921fc3b8822301bba6384\$lut for cells of type $lut.
Using template $paramod$713d91c65b7c1ace3d5e9b3a22f1de5ae8ca3bfe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$8384e66d408d22ab39dfb451efb7879731befeb8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$3f9a3800e34bd795630a4eaf44b2e1d4a7f48a74\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$df23d368a6ae8908771963811f5ab56f622887ca\$lut for cells of type $lut.
Using template $paramod$92c3899764cd8074859d6a5a5b733cffe8a391b3\$lut for cells of type $lut.
Using template $paramod$ec4a42de44cba71ee58c2179e2e534b1bfa67664\$lut for cells of type $lut.
Using template $paramod$d89b437f6e04585fb6ec63e66c2a620393b6245e\$lut for cells of type $lut.
Using template $paramod$b1d51c0d972e3b43236c1c6aa73dc58843eb43e3\$lut for cells of type $lut.
Using template $paramod$8466aae7f3132f822e70bbd8738850d820750479\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001110 for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod$6ce6c9ed24092f88d858965e9e9a15c5bec9d6d7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$6240a55b0e8b1a5f6139c96e435108c4662aaac0\$lut for cells of type $lut.
Using template $paramod$ede67ae6159d4864b11272c4fe0692c3419120cd\$lut for cells of type $lut.
Using template $paramod$041aa1dcdd60d3c4ff6eb6326c9e544a0334c607\$lut for cells of type $lut.
Using template $paramod$1b0f69f0f1eadfdbabb12c16b846a5e89746fd2e\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod$a010528dfa56506a075642ed88f758b6719a77f1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$7125a6aee076307db1e2665da4046387ac93cd19\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010101 for cells of type $lut.
Using template $paramod$66cfa457f3bf0a90e11a4f3cf9336b993db8c18a\$lut for cells of type $lut.
Using template $paramod$98d40e23bb57d56e14345fb0942003de3e361f25\$lut for cells of type $lut.
Using template $paramod$069bb99fc8f293eec7931733dfd3002c879eb85e\$lut for cells of type $lut.
Using template $paramod$61af77eed7f358aa49c13132fc0b60ac3ba6c211\$lut for cells of type $lut.
Using template $paramod$765dca61dbfa835dacf2a260c8a4c5a36939a046\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110011 for cells of type $lut.
Using template $paramod$141a27db70908563661c214cd4c18e52b307bdbc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$daac9b1e7bb2ac018f7132a3fbe0026ddd7b1a71\$lut for cells of type $lut.
Using template $paramod$ea9f0804ffa1047d479d3e00429394419ff5856b\$lut for cells of type $lut.
Using template $paramod$b6abde8f50424909ad0ec9f2ad817758598e8977\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$5b4b4ed558983d9f3ab4c896a7a011d129b0db9a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111101 for cells of type $lut.
Using template $paramod$270f983928553715955cf08a11086b798a43d244\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110111 for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$4e796a6fbf3d55b6556dc40ef4308887d326ee47\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101111 for cells of type $lut.
Using template $paramod$5fcc9d5d168f9ab35a3a77f146a11217b39c2891\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100010 for cells of type $lut.
Using template $paramod$6346e1f970fa353b4b48cbfaf68fdf8d3355e31b\$lut for cells of type $lut.
Using template $paramod$6ca49d6d7e3fcf38c09b514f93cffe85e648de18\$lut for cells of type $lut.
Using template $paramod$a50c854edddc8ebaebc58b330fdd1445acaa5865\$lut for cells of type $lut.
Using template $paramod$4445c741ca5d68a4a8086ae73dcb887b64ba6fd6\$lut for cells of type $lut.
Using template $paramod$902ed43dcaa6101b2d051ad26600288d910a8996\$lut for cells of type $lut.
Using template $paramod$ae1d2871f7118f16e202b697c2220d9e12489e0e\$lut for cells of type $lut.
Using template $paramod$3118635c8a72b78800e35940baeda8d77794ae88\$lut for cells of type $lut.
Using template $paramod$f921ab2c451d17e196d1dcad0b6d434881387fe3\$lut for cells of type $lut.
Using template $paramod$097592bb16245531f0716c5ddb18d7090f9c7d9d\$lut for cells of type $lut.
Using template $paramod$52fa1b2073b9054923f466bbb768e0ea7c69c9e3\$lut for cells of type $lut.
Using template $paramod$6a3d1b4c6389888034ca851571f0d03f46d1c4e9\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3637 debug messages>
Removed 0 unused cells and 3497 unused wires.

4.46. Executing AUTONAME pass.
Renamed 70628 objects in module ethernet_top (161 iterations).
<suppressed ~4067 debug messages>

4.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `ethernet_top'. Setting top module to ethernet_top.

4.47.1. Analyzing design hierarchy..
Top module:  \ethernet_top

4.47.2. Analyzing design hierarchy..
Top module:  \ethernet_top
Removed 0 unused modules.

4.48. Printing statistics.

=== ethernet_top ===

   Number of wires:               4886
   Number of wire bits:          54535
   Number of public wires:        4886
   Number of public wire bits:   54535
   Number of ports:                 22
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3363
     $scopeinfo                    498
     SB_CARRY                      135
     SB_DFF                        253
     SB_DFFE                       772
     SB_DFFESR                     146
     SB_DFFESS                      15
     SB_DFFSR                       28
     SB_LUT4                      1515
     SB_PLL40_CORE                   1

4.49. Executing CHECK pass (checking for obvious problems).
Checking module ethernet_top...
Found and reported 0 problems.

4.50. Executing JSON backend.

End of script. Logfile hash: c55cf843ca, CPU: user 12.99s system 0.07s, MEM: 117.02 MB peak
Yosys 0.47+135 (git sha1 6f3376cbe, aarch64-linux-gnu-g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 27% 35x opt_clean (3 sec), 12% 1x ghdl (1 sec), ...
