08:45:40 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
08:45:42 INFO  : XSDB server has started successfully.
08:45:42 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
08:46:26 INFO  : Saving repository preferences.
08:46:26 INFO  : Reading in cores from local repositories: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
08:46:27 INFO  : Cleaning BSP projects in the workspace.
08:46:27 INFO  : Saving repository preferences.
08:13:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1545] Problem running tcl command ::sw_standalone_v5_3::generate : No stdin interface available for driver for peripheral ps7_uart_1
    while executing
"error "No stdin interface available for driver for peripheral $stdin" "" "hsi_error""
    (procedure "::hsi::utils::handle_stdin" line 17)
    invoked from within
"::hsi::utils::handle_stdin $os_handle"
    (procedure "::sw_standalone_v5_3::generate" line 168)
    invoked from within
"::sw_standalone_v5_3::generate standalone"
ERROR: [Hsi 55-1442] Error(s) while running TCL procedure generate()

08:13:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1450] Error: running generate_bsp.

08:13:49 ERROR : Error generating bsp sources: Failed in generating sources
11:27:16 INFO  : Inferring section assignments and sizes from elf file: D:\Xilinx_Vivado\ucos-ii_test\ucos-ii_test.sdk\ucos-ii_test\Debug\ucos-ii_test.elf
09:31:15 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:31:17 INFO  : XSDB server has started successfully.
09:31:17 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
09:31:17 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
09:31:18 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:08:05 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
11:08:07 INFO  : XSDB server has started successfully.
11:08:07 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
11:08:07 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
11:08:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:18:51 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
12:18:52 INFO  : XSDB server has started successfully.
12:18:57 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
12:18:57 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
12:18:58 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
08:18:30 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
08:18:31 INFO  : XSDB server has started successfully.
08:18:31 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
08:18:32 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
08:18:32 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
08:06:13 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
08:06:15 INFO  : XSDB server has started successfully.
08:06:16 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
08:06:16 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
08:06:16 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:39:19 ERROR : The Hardware Project referenced by this BSP (test__bsp) was not found in this workspace. As a result, this BSP will not build properly. To fix this error, please import the associated hardware project or recreate a new BSP targeting an existing hardware platform.
09:33:12 INFO  : No changes in MSS file content so not generating sources.
09:40:44 INFO  : No changes in MSS file content so not generating sources.
09:58:24 INFO  : Refreshed build settings on project test
10:00:21 INFO  : Refreshed build settings on project testt
10:00:58 INFO  : No changes in MSS file content so not generating sources.
10:05:13 INFO  : No changes in MSS file content so not generating sources.
13:12:46 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:12:49 INFO  : XSDB server has started successfully.
13:12:49 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
13:12:50 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
13:12:50 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:30:51 INFO  : Refreshed build settings on project ty
18:34:41 ERROR : (SwPlaform) Failed to call setParamInSpec
Reason: can't read "params(value)": no such element in array
18:34:42 ERROR : (SwPlaform) Failed to call setParamInSpec
Reason: can't read "params(value)": no such element in array
18:34:43 ERROR : (SwPlaform) Failed to call setParamInSpec
Reason: can't read "params(value)": no such element in array
18:34:44 ERROR : (SwPlaform) Failed to call setParamInSpec
Reason: can't read "params(value)": no such element in array
18:34:58 INFO  : Refreshed build settings on project ty
18:40:14 INFO  : Refreshed build settings on project ty
18:43:25 INFO  : Refreshed build settings on project ty
17:16:53 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
17:16:55 INFO  : XSDB server has started successfully.
17:16:56 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
17:16:56 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
17:16:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:07:37 INFO  : No changes in MSS file content so not generating sources.
14:01:42 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:01:45 INFO  : XSDB server has started successfully.
14:01:45 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
14:01:45 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
14:01:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:51:45 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:51:47 INFO  : XSDB server has started successfully.
10:51:47 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
10:51:47 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
10:51:48 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:13:51 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:13:53 INFO  : XSDB server has started successfully.
09:13:54 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
09:13:54 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
09:13:54 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:01:30 INFO  : Refreshed build settings on project ucos-ii_timer
13:09:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:43 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:09:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
13:09:44 INFO  : System reset is completed.
13:09:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
13:09:50 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:09:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
13:09:50 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:09:52 INFO  : 'ps7_init' command is executed.
13:09:52 INFO  : 'ps7_post_config' command is executed.
13:09:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:53 INFO  : The application 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf
----------------End of Script----------------

13:09:54 INFO  : Memory regions updated for context APU
13:09:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:54 INFO  : 'con' command is executed.
13:09:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

13:11:07 INFO  : Disconnected from the channel tcfchan#1.
13:11:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:08 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:11:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
13:11:08 INFO  : System reset is completed.
13:11:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
13:11:14 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:11:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
13:11:15 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:11:17 INFO  : 'ps7_init' command is executed.
13:11:17 INFO  : 'ps7_post_config' command is executed.
13:11:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:18 INFO  : The application 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf
----------------End of Script----------------

13:11:19 INFO  : Memory regions updated for context APU
13:11:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:19 INFO  : 'con' command is executed.
13:11:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

13:12:26 INFO  : Disconnected from the channel tcfchan#2.
13:12:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:26 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:12:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
13:12:27 INFO  : System reset is completed.
13:12:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
13:12:33 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:12:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
13:12:34 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:12:36 INFO  : 'ps7_init' command is executed.
13:12:36 INFO  : 'ps7_post_config' command is executed.
13:12:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:37 INFO  : The application 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf
----------------End of Script----------------

13:12:37 INFO  : Memory regions updated for context APU
13:12:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:37 INFO  : 'con' command is executed.
13:12:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

13:16:07 INFO  : Disconnected from the channel tcfchan#3.
13:16:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:08 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:16:08 ERROR : no targets found with "name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"". available targets:
  1  APU (JTAG port open error. AP transaction error, DAP status f0000021)
     2* ARM Cortex-A9 MPCore #0 (DEVICEEN is '0')
     3  ARM Cortex-A9 MPCore #1 (DEVICEEN is '0')
  4  xc7z020
13:16:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
----------------End of Script----------------

13:16:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:16:35 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:16:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
13:16:35 INFO  : System reset is completed.
13:16:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
13:16:41 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:16:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
13:16:42 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:16:45 INFO  : 'ps7_init' command is executed.
13:16:45 INFO  : 'ps7_post_config' command is executed.
13:16:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:46 INFO  : The application 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:16:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf
----------------End of Script----------------

13:16:46 INFO  : Memory regions updated for context APU
13:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:16:46 INFO  : 'con' command is executed.
13:16:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

13:17:17 INFO  : Disconnected from the channel tcfchan#4.
13:17:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:18 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:17:19 ERROR : no targets found with "name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"". available targets:
  1  APU (JTAG port open error. AP transaction error, DAP status f0000021)
     2* ARM Cortex-A9 MPCore #0 (DEVICEEN is '0')
     3  ARM Cortex-A9 MPCore #1 (DEVICEEN is '0')
  4  xc7z020
13:17:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
----------------End of Script----------------

13:17:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:27 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:17:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
13:17:28 INFO  : System reset is completed.
13:17:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
13:17:34 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:17:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
13:17:34 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:17:37 INFO  : 'ps7_init' command is executed.
13:17:37 INFO  : 'ps7_post_config' command is executed.
13:17:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:38 INFO  : The application 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:17:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf
----------------End of Script----------------

13:17:38 INFO  : Memory regions updated for context APU
13:17:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:38 INFO  : 'con' command is executed.
13:17:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

13:21:37 INFO  : Disconnected from the channel tcfchan#5.
13:21:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:37 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:21:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
13:21:38 INFO  : System reset is completed.
13:21:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
13:21:44 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:21:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
13:21:45 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:21:48 INFO  : 'ps7_init' command is executed.
13:21:48 INFO  : 'ps7_post_config' command is executed.
13:21:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:49 INFO  : The application 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf
----------------End of Script----------------

13:21:50 INFO  : Memory regions updated for context APU
13:21:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:50 INFO  : 'con' command is executed.
13:21:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

13:23:24 INFO  : Disconnected from the channel tcfchan#6.
13:23:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:24 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:23:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
13:23:25 INFO  : System reset is completed.
13:23:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
13:23:30 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:23:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
13:23:31 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:23:33 INFO  : 'ps7_init' command is executed.
13:23:33 INFO  : 'ps7_post_config' command is executed.
13:23:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:34 INFO  : The application 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf
----------------End of Script----------------

13:23:34 INFO  : Memory regions updated for context APU
13:23:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:34 INFO  : 'con' command is executed.
13:23:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

13:29:32 INFO  : Disconnected from the channel tcfchan#7.
13:31:23 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:31:25 INFO  : XSDB server has started successfully.
13:31:26 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
13:31:26 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
13:31:26 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:35:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:11 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:35:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
13:35:12 INFO  : System reset is completed.
13:35:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
13:35:18 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:35:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
13:35:18 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:35:19 INFO  : 'ps7_init' command is executed.
13:35:19 INFO  : 'ps7_post_config' command is executed.
13:35:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:35:22 ERROR : DEVICEEN is 0
13:35:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf
----------------End of Script----------------

13:36:58 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:37:00 INFO  : XSDB server has started successfully.
13:37:00 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
13:37:00 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
13:37:01 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
08:36:16 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
08:36:18 INFO  : XSDB server has started successfully.
08:36:19 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
08:36:19 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
08:36:19 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:25:44 INFO  : Refreshed build settings on project ucos-iii_timer
08:49:50 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
08:49:53 INFO  : XSDB server has started successfully.
08:49:53 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
08:49:53 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
08:49:53 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:57:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:21 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
15:57:22 INFO  : System reset is completed.
15:57:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
15:57:28 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:57:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
15:57:28 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:57:29 INFO  : 'ps7_init' command is executed.
15:57:29 INFO  : 'ps7_post_config' command is executed.
15:57:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:30 ERROR : Cannot access DDR: the controller is held in reset
15:57:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf
----------------End of Script----------------

09:38:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:38:59 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:38:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
09:38:59 INFO  : System reset is completed.
09:39:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
09:39:05 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:39:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
09:39:06 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:39:10 INFO  : 'ps7_init' command is executed.
09:39:10 INFO  : 'ps7_post_config' command is executed.
09:39:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:39:16 ERROR : DEVICEEN is 0
09:39:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf
----------------End of Script----------------

13:03:33 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
13:03:35 INFO  : XSDB server has started successfully.
13:03:36 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
13:03:36 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
13:03:36 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
08:46:00 INFO  : Refreshed build settings on project ucos-ii_timer_test
10:21:44 INFO  : Refreshed build settings on project ucos-ii_timer_test
13:53:08 INFO  : Refreshed build settings on project ucos-ii_timer_native
09:05:24 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:05:26 INFO  : XSDB server has started successfully.
09:05:27 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
09:05:27 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
09:05:27 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:18:19 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
12:18:21 INFO  : XSDB server has started successfully.
12:18:22 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
12:18:22 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
12:18:22 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:36:25 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:36:27 INFO  : XSDB server has started successfully.
10:36:27 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
10:36:28 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
10:36:28 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:35:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:39 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
14:35:39 INFO  : System reset is completed.
14:35:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
14:35:45 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:35:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
14:35:46 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:35:46 INFO  : 'ps7_init' command is executed.
14:35:46 INFO  : 'ps7_post_config' command is executed.
14:35:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:47 INFO  : The application 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf
----------------End of Script----------------

14:37:48 ERROR : Unexpected exception occurred.
java.lang.Exception: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.Command.<init>(Command.java:83)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$8.<init>(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueTcfCmd(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.access$4(XSDBCommandManager.java:381)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$7.run(XSDBCommandManager.java:376)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.AbstractChannel.sendCommand(AbstractChannel.java:874)
	at org.eclipse.tcf.core.Command.<init>(Command.java:79)
	... 6 more
14:37:49 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:40:50 ERROR : Timed out. 180 seconds have elapsed while waiting for XSDB server to launch.
14:40:50 WARN  : Unexpected exception occurred.
java.lang.Exception: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.Command.<init>(Command.java:83)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$8.<init>(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueTcfCmd(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.access$4(XSDBCommandManager.java:381)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$7.run(XSDBCommandManager.java:376)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.AbstractChannel.sendCommand(AbstractChannel.java:874)
	at org.eclipse.tcf.core.Command.<init>(Command.java:79)
	... 6 more
15:10:56 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
15:10:58 INFO  : XSDB server has started successfully.
15:10:59 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
15:10:59 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
15:11:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:18:49 INFO  : Refreshed build settings on project ucos-ii_timer_native
09:51:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:54 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:51:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
09:51:54 INFO  : System reset is completed.
09:51:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
09:52:00 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:52:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
09:52:01 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:52:01 INFO  : 'ps7_init' command is executed.
09:52:01 INFO  : 'ps7_post_config' command is executed.
09:52:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:02 INFO  : The application 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:52:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf
----------------End of Script----------------

09:52:02 INFO  : Memory regions updated for context APU
09:52:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:02 INFO  : 'con' command is executed.
09:52:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

09:52:12 INFO  : Disconnected from the channel tcfchan#1.
09:52:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:52:12 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:52:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
09:52:13 INFO  : System reset is completed.
09:52:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
09:52:19 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:52:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
09:52:19 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:52:20 INFO  : 'ps7_init' command is executed.
09:52:20 INFO  : 'ps7_post_config' command is executed.
09:52:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:20 INFO  : The application 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:52:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf
----------------End of Script----------------

09:52:20 INFO  : Memory regions updated for context APU
09:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:52:21 INFO  : 'con' command is executed.
09:52:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

09:53:09 INFO  : Disconnected from the channel tcfchan#2.
16:03:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:27 INFO  : Sourcing of 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
16:03:27 INFO  : System reset is completed.
16:03:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1' command is executed.
16:03:33 INFO  : FPGA configured successfully with bitstream "D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:03:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0' command is executed.
16:03:33 INFO  : Hardware design information is loaded from 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:03:34 INFO  : 'ps7_init' command is executed.
16:03:34 INFO  : 'ps7_post_config' command is executed.
16:03:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:34 INFO  : The application 'D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
rst -system
targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248687516" && level==0} -index 1
fpga -file D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
loadhw D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper_hw_platform_0/system.hdf
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
dow D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/ucos-ii_timer/Debug/ucos-ii_timer.elf
----------------End of Script----------------

16:03:35 INFO  : Memory regions updated for context APU
16:03:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:35 INFO  : 'con' command is executed.
16:03:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248687516"} -index 0
con
----------------End of Script----------------

16:03:37 INFO  : Disconnected from the channel tcfchan#3.
11:24:42 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
11:24:44 INFO  : XSDB server has started successfully.
11:24:44 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
11:24:44 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
11:24:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
08:52:50 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
08:52:52 INFO  : XSDB server has started successfully.
08:52:52 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
08:52:53 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
08:52:53 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:09:35 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:09:39 INFO  : XSDB server has started successfully.
09:09:39 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
09:09:40 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
09:09:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:42:58 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
12:43:01 INFO  : XSDB server has started successfully.
12:43:01 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
12:43:01 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
12:43:02 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:46:44 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:46:47 INFO  : XSDB server has started successfully.
09:46:48 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
09:46:48 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
09:46:48 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:21:10 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:21:12 INFO  : XSDB server has started successfully.
09:21:13 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
09:21:13 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
09:21:13 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:12:13 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:12:15 INFO  : XSDB server has started successfully.
10:12:16 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
10:12:16 INFO  : Processing command line option -hwspec D:/Xilinx_Vivado/ucos-ii_test/ucos-ii_test.sdk/design_1_wrapper.hdf.
10:12:16 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:06:09 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:06:11 INFO  : XSDB server has started successfully.
14:06:11 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
14:03:33 INFO  : Launching XSDB server: xsdb.bat C:/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:03:35 INFO  : XSDB server has started successfully.
14:03:35 INFO  : Restoring local repository preferences: 
		 D:\Xilinx_Vivado\Micrium_XSDK_Repository_ucos_v1_41
