ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** 
  27:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f1xx_hal_msp.c **** 
  30:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f1xx_hal_msp.c **** 
  32:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f1xx_hal_msp.c **** 
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f1xx_hal_msp.c **** 
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f1xx_hal_msp.c **** 
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f1xx_hal_msp.c **** 
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f1xx_hal_msp.c **** 
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f1xx_hal_msp.c **** /**
  61:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f1xx_hal_msp.c ****   */
  63:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f1xx_hal_msp.c **** 
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0E4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 3


  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 71 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 71 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  76:Core/Src/stm32f1xx_hal_msp.c ****   */
  77:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  66              		.loc 1 77 3 view .LVU13
  67              	.LBB4:
  68              		.loc 1 77 3 view .LVU14
  69 0028 054A     		ldr	r2, .L3+4
  70 002a 5368     		ldr	r3, [r2, #4]
  71              	.LVL0:
  72              		.loc 1 77 3 view .LVU15
  73 002c 23F0E063 		bic	r3, r3, #117440512
  74              	.LVL1:
  75              		.loc 1 77 3 view .LVU16
  76 0030 43F00073 		orr	r3, r3, #33554432
  77              	.LVL2:
  78              		.loc 1 77 3 view .LVU17
  79 0034 5360     		str	r3, [r2, #4]
  80              	.LBE4:
  81              		.loc 1 77 3 view .LVU18
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** }
  82              		.loc 1 82 1 is_stmt 0 view .LVU19
  83 0036 02B0     		add	sp, sp, #8
  84              	.LCFI1:
  85              		.cfi_def_cfa_offset 0
  86              		@ sp needed
  87 0038 7047     		bx	lr
  88              	.L4:
  89 003a 00BF     		.align	2
  90              	.L3:
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 4


  91 003c 00100240 		.word	1073876992
  92 0040 00000140 		.word	1073807360
  93              		.cfi_endproc
  94              	.LFE65:
  96              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  97              		.align	1
  98              		.global	HAL_ADC_MspInit
  99              		.syntax unified
 100              		.thumb
 101              		.thumb_func
 103              	HAL_ADC_MspInit:
 104              	.LVL3:
 105              	.LFB66:
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c **** /**
  85:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
  86:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
  88:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32f1xx_hal_msp.c **** */
  90:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  91:Core/Src/stm32f1xx_hal_msp.c **** {
 106              		.loc 1 91 1 is_stmt 1 view -0
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 24
 109              		@ frame_needed = 0, uses_anonymous_args = 0
 110              		.loc 1 91 1 is_stmt 0 view .LVU21
 111 0000 00B5     		push	{lr}
 112              	.LCFI2:
 113              		.cfi_def_cfa_offset 4
 114              		.cfi_offset 14, -4
 115 0002 87B0     		sub	sp, sp, #28
 116              	.LCFI3:
 117              		.cfi_def_cfa_offset 32
  92:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 118              		.loc 1 92 3 is_stmt 1 view .LVU22
 119              		.loc 1 92 20 is_stmt 0 view .LVU23
 120 0004 0023     		movs	r3, #0
 121 0006 0293     		str	r3, [sp, #8]
 122 0008 0393     		str	r3, [sp, #12]
 123 000a 0493     		str	r3, [sp, #16]
 124 000c 0593     		str	r3, [sp, #20]
  93:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 125              		.loc 1 93 3 is_stmt 1 view .LVU24
 126              		.loc 1 93 10 is_stmt 0 view .LVU25
 127 000e 0268     		ldr	r2, [r0]
 128              		.loc 1 93 5 view .LVU26
 129 0010 114B     		ldr	r3, .L9
 130 0012 9A42     		cmp	r2, r3
 131 0014 02D0     		beq	.L8
 132              	.LVL4:
 133              	.L5:
  94:Core/Src/stm32f1xx_hal_msp.c ****   {
  95:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  96:Core/Src/stm32f1xx_hal_msp.c **** 
  97:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  98:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 5


  99:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 101:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 102:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 103:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 104:Core/Src/stm32f1xx_hal_msp.c ****     */
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 106:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 107:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 108:Core/Src/stm32f1xx_hal_msp.c **** 
 109:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 111:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 112:Core/Src/stm32f1xx_hal_msp.c ****   }
 113:Core/Src/stm32f1xx_hal_msp.c **** 
 114:Core/Src/stm32f1xx_hal_msp.c **** }
 134              		.loc 1 114 1 view .LVU27
 135 0016 07B0     		add	sp, sp, #28
 136              	.LCFI4:
 137              		.cfi_remember_state
 138              		.cfi_def_cfa_offset 4
 139              		@ sp needed
 140 0018 5DF804FB 		ldr	pc, [sp], #4
 141              	.LVL5:
 142              	.L8:
 143              	.LCFI5:
 144              		.cfi_restore_state
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 145              		.loc 1 99 5 is_stmt 1 view .LVU28
 146              	.LBB5:
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 147              		.loc 1 99 5 view .LVU29
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 148              		.loc 1 99 5 view .LVU30
 149 001c 03F56C43 		add	r3, r3, #60416
 150 0020 9A69     		ldr	r2, [r3, #24]
 151 0022 42F40072 		orr	r2, r2, #512
 152 0026 9A61     		str	r2, [r3, #24]
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 153              		.loc 1 99 5 view .LVU31
 154 0028 9A69     		ldr	r2, [r3, #24]
 155 002a 02F40072 		and	r2, r2, #512
 156 002e 0092     		str	r2, [sp]
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 157              		.loc 1 99 5 view .LVU32
 158 0030 009A     		ldr	r2, [sp]
 159              	.LBE5:
  99:Core/Src/stm32f1xx_hal_msp.c **** 
 160              		.loc 1 99 5 view .LVU33
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 101 5 view .LVU34
 162              	.LBB6:
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 163              		.loc 1 101 5 view .LVU35
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 164              		.loc 1 101 5 view .LVU36
 165 0032 9A69     		ldr	r2, [r3, #24]
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 6


 166 0034 42F00402 		orr	r2, r2, #4
 167 0038 9A61     		str	r2, [r3, #24]
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168              		.loc 1 101 5 view .LVU37
 169 003a 9B69     		ldr	r3, [r3, #24]
 170 003c 03F00403 		and	r3, r3, #4
 171 0040 0193     		str	r3, [sp, #4]
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 172              		.loc 1 101 5 view .LVU38
 173 0042 019B     		ldr	r3, [sp, #4]
 174              	.LBE6:
 101:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 175              		.loc 1 101 5 view .LVU39
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 176              		.loc 1 105 5 view .LVU40
 105:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 177              		.loc 1 105 25 is_stmt 0 view .LVU41
 178 0044 4023     		movs	r3, #64
 179 0046 0293     		str	r3, [sp, #8]
 106:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 180              		.loc 1 106 5 is_stmt 1 view .LVU42
 106:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 181              		.loc 1 106 26 is_stmt 0 view .LVU43
 182 0048 0323     		movs	r3, #3
 183 004a 0393     		str	r3, [sp, #12]
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 184              		.loc 1 107 5 is_stmt 1 view .LVU44
 185 004c 02A9     		add	r1, sp, #8
 186 004e 0348     		ldr	r0, .L9+4
 187              	.LVL6:
 107:Core/Src/stm32f1xx_hal_msp.c **** 
 188              		.loc 1 107 5 is_stmt 0 view .LVU45
 189 0050 FFF7FEFF 		bl	HAL_GPIO_Init
 190              	.LVL7:
 191              		.loc 1 114 1 view .LVU46
 192 0054 DFE7     		b	.L5
 193              	.L10:
 194 0056 00BF     		.align	2
 195              	.L9:
 196 0058 00240140 		.word	1073816576
 197 005c 00080140 		.word	1073809408
 198              		.cfi_endproc
 199              	.LFE66:
 201              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 202              		.align	1
 203              		.global	HAL_ADC_MspDeInit
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 208              	HAL_ADC_MspDeInit:
 209              	.LVL8:
 210              	.LFB67:
 115:Core/Src/stm32f1xx_hal_msp.c **** 
 116:Core/Src/stm32f1xx_hal_msp.c **** /**
 117:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 118:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 119:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 7


 120:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 121:Core/Src/stm32f1xx_hal_msp.c **** */
 122:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 123:Core/Src/stm32f1xx_hal_msp.c **** {
 211              		.loc 1 123 1 is_stmt 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215              		.loc 1 123 1 is_stmt 0 view .LVU48
 216 0000 08B5     		push	{r3, lr}
 217              	.LCFI6:
 218              		.cfi_def_cfa_offset 8
 219              		.cfi_offset 3, -8
 220              		.cfi_offset 14, -4
 124:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 221              		.loc 1 124 3 is_stmt 1 view .LVU49
 222              		.loc 1 124 10 is_stmt 0 view .LVU50
 223 0002 0268     		ldr	r2, [r0]
 224              		.loc 1 124 5 view .LVU51
 225 0004 064B     		ldr	r3, .L15
 226 0006 9A42     		cmp	r2, r3
 227 0008 00D0     		beq	.L14
 228              	.LVL9:
 229              	.L11:
 125:Core/Src/stm32f1xx_hal_msp.c ****   {
 126:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 128:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 129:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 130:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 131:Core/Src/stm32f1xx_hal_msp.c **** 
 132:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 133:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 134:Core/Src/stm32f1xx_hal_msp.c ****     */
 135:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6);
 136:Core/Src/stm32f1xx_hal_msp.c **** 
 137:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 138:Core/Src/stm32f1xx_hal_msp.c **** 
 139:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 140:Core/Src/stm32f1xx_hal_msp.c ****   }
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 142:Core/Src/stm32f1xx_hal_msp.c **** }
 230              		.loc 1 142 1 view .LVU52
 231 000a 08BD     		pop	{r3, pc}
 232              	.LVL10:
 233              	.L14:
 130:Core/Src/stm32f1xx_hal_msp.c **** 
 234              		.loc 1 130 5 is_stmt 1 view .LVU53
 235 000c 054A     		ldr	r2, .L15+4
 236 000e 9369     		ldr	r3, [r2, #24]
 237 0010 23F40073 		bic	r3, r3, #512
 238 0014 9361     		str	r3, [r2, #24]
 135:Core/Src/stm32f1xx_hal_msp.c **** 
 239              		.loc 1 135 5 view .LVU54
 240 0016 4021     		movs	r1, #64
 241 0018 0348     		ldr	r0, .L15+8
 242              	.LVL11:
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 8


 135:Core/Src/stm32f1xx_hal_msp.c **** 
 243              		.loc 1 135 5 is_stmt 0 view .LVU55
 244 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 245              	.LVL12:
 246              		.loc 1 142 1 view .LVU56
 247 001e F4E7     		b	.L11
 248              	.L16:
 249              		.align	2
 250              	.L15:
 251 0020 00240140 		.word	1073816576
 252 0024 00100240 		.word	1073876992
 253 0028 00080140 		.word	1073809408
 254              		.cfi_endproc
 255              	.LFE67:
 257              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 258              		.align	1
 259              		.global	HAL_I2C_MspInit
 260              		.syntax unified
 261              		.thumb
 262              		.thumb_func
 264              	HAL_I2C_MspInit:
 265              	.LVL13:
 266              	.LFB68:
 143:Core/Src/stm32f1xx_hal_msp.c **** 
 144:Core/Src/stm32f1xx_hal_msp.c **** /**
 145:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP Initialization
 146:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 147:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 148:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 149:Core/Src/stm32f1xx_hal_msp.c **** */
 150:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 151:Core/Src/stm32f1xx_hal_msp.c **** {
 267              		.loc 1 151 1 is_stmt 1 view -0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 24
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271              		.loc 1 151 1 is_stmt 0 view .LVU58
 272 0000 10B5     		push	{r4, lr}
 273              	.LCFI7:
 274              		.cfi_def_cfa_offset 8
 275              		.cfi_offset 4, -8
 276              		.cfi_offset 14, -4
 277 0002 86B0     		sub	sp, sp, #24
 278              	.LCFI8:
 279              		.cfi_def_cfa_offset 32
 152:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 280              		.loc 1 152 3 is_stmt 1 view .LVU59
 281              		.loc 1 152 20 is_stmt 0 view .LVU60
 282 0004 0023     		movs	r3, #0
 283 0006 0293     		str	r3, [sp, #8]
 284 0008 0393     		str	r3, [sp, #12]
 285 000a 0493     		str	r3, [sp, #16]
 286 000c 0593     		str	r3, [sp, #20]
 153:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 287              		.loc 1 153 3 is_stmt 1 view .LVU61
 288              		.loc 1 153 10 is_stmt 0 view .LVU62
 289 000e 0268     		ldr	r2, [r0]
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 9


 290              		.loc 1 153 5 view .LVU63
 291 0010 194B     		ldr	r3, .L21
 292 0012 9A42     		cmp	r2, r3
 293 0014 01D0     		beq	.L20
 294              	.LVL14:
 295              	.L17:
 154:Core/Src/stm32f1xx_hal_msp.c ****   {
 155:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 0 */
 156:Core/Src/stm32f1xx_hal_msp.c **** 
 157:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 0 */
 158:Core/Src/stm32f1xx_hal_msp.c **** 
 159:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 160:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 161:Core/Src/stm32f1xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 162:Core/Src/stm32f1xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 163:Core/Src/stm32f1xx_hal_msp.c ****     */
 164:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 165:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 166:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 167:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 168:Core/Src/stm32f1xx_hal_msp.c **** 
 169:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 170:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_ENABLE();
 171:Core/Src/stm32f1xx_hal_msp.c ****     /* I2C2 interrupt Init */
 172:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 173:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 174:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 175:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 176:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 177:Core/Src/stm32f1xx_hal_msp.c **** 
 178:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C2_MspInit 1 */
 179:Core/Src/stm32f1xx_hal_msp.c ****   }
 180:Core/Src/stm32f1xx_hal_msp.c **** 
 181:Core/Src/stm32f1xx_hal_msp.c **** }
 296              		.loc 1 181 1 view .LVU64
 297 0016 06B0     		add	sp, sp, #24
 298              	.LCFI9:
 299              		.cfi_remember_state
 300              		.cfi_def_cfa_offset 8
 301              		@ sp needed
 302 0018 10BD     		pop	{r4, pc}
 303              	.LVL15:
 304              	.L20:
 305              	.LCFI10:
 306              		.cfi_restore_state
 159:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 307              		.loc 1 159 5 is_stmt 1 view .LVU65
 308              	.LBB7:
 159:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 309              		.loc 1 159 5 view .LVU66
 159:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 310              		.loc 1 159 5 view .LVU67
 311 001a 184C     		ldr	r4, .L21+4
 312 001c A369     		ldr	r3, [r4, #24]
 313 001e 43F00803 		orr	r3, r3, #8
 314 0022 A361     		str	r3, [r4, #24]
 159:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 10


 315              		.loc 1 159 5 view .LVU68
 316 0024 A369     		ldr	r3, [r4, #24]
 317 0026 03F00803 		and	r3, r3, #8
 318 002a 0093     		str	r3, [sp]
 159:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 319              		.loc 1 159 5 view .LVU69
 320 002c 009B     		ldr	r3, [sp]
 321              	.LBE7:
 159:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 322              		.loc 1 159 5 view .LVU70
 164:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 323              		.loc 1 164 5 view .LVU71
 164:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 324              		.loc 1 164 25 is_stmt 0 view .LVU72
 325 002e 4FF44063 		mov	r3, #3072
 326 0032 0293     		str	r3, [sp, #8]
 165:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 327              		.loc 1 165 5 is_stmt 1 view .LVU73
 165:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 328              		.loc 1 165 26 is_stmt 0 view .LVU74
 329 0034 1223     		movs	r3, #18
 330 0036 0393     		str	r3, [sp, #12]
 166:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 331              		.loc 1 166 5 is_stmt 1 view .LVU75
 166:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 332              		.loc 1 166 27 is_stmt 0 view .LVU76
 333 0038 0323     		movs	r3, #3
 334 003a 0593     		str	r3, [sp, #20]
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 335              		.loc 1 167 5 is_stmt 1 view .LVU77
 336 003c 02A9     		add	r1, sp, #8
 337 003e 1048     		ldr	r0, .L21+8
 338              	.LVL16:
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 339              		.loc 1 167 5 is_stmt 0 view .LVU78
 340 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 341              	.LVL17:
 170:Core/Src/stm32f1xx_hal_msp.c ****     /* I2C2 interrupt Init */
 342              		.loc 1 170 5 is_stmt 1 view .LVU79
 343              	.LBB8:
 170:Core/Src/stm32f1xx_hal_msp.c ****     /* I2C2 interrupt Init */
 344              		.loc 1 170 5 view .LVU80
 170:Core/Src/stm32f1xx_hal_msp.c ****     /* I2C2 interrupt Init */
 345              		.loc 1 170 5 view .LVU81
 346 0044 E369     		ldr	r3, [r4, #28]
 347 0046 43F48003 		orr	r3, r3, #4194304
 348 004a E361     		str	r3, [r4, #28]
 170:Core/Src/stm32f1xx_hal_msp.c ****     /* I2C2 interrupt Init */
 349              		.loc 1 170 5 view .LVU82
 350 004c E369     		ldr	r3, [r4, #28]
 351 004e 03F48003 		and	r3, r3, #4194304
 352 0052 0193     		str	r3, [sp, #4]
 170:Core/Src/stm32f1xx_hal_msp.c ****     /* I2C2 interrupt Init */
 353              		.loc 1 170 5 view .LVU83
 354 0054 019B     		ldr	r3, [sp, #4]
 355              	.LBE8:
 170:Core/Src/stm32f1xx_hal_msp.c ****     /* I2C2 interrupt Init */
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 11


 356              		.loc 1 170 5 view .LVU84
 172:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 357              		.loc 1 172 5 view .LVU85
 358 0056 0022     		movs	r2, #0
 359 0058 1146     		mov	r1, r2
 360 005a 2120     		movs	r0, #33
 361 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 362              	.LVL18:
 173:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 363              		.loc 1 173 5 view .LVU86
 364 0060 2120     		movs	r0, #33
 365 0062 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 366              	.LVL19:
 174:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 367              		.loc 1 174 5 view .LVU87
 368 0066 0022     		movs	r2, #0
 369 0068 1146     		mov	r1, r2
 370 006a 2220     		movs	r0, #34
 371 006c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 372              	.LVL20:
 175:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspInit 1 */
 373              		.loc 1 175 5 view .LVU88
 374 0070 2220     		movs	r0, #34
 375 0072 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 376              	.LVL21:
 377              		.loc 1 181 1 is_stmt 0 view .LVU89
 378 0076 CEE7     		b	.L17
 379              	.L22:
 380              		.align	2
 381              	.L21:
 382 0078 00580040 		.word	1073764352
 383 007c 00100240 		.word	1073876992
 384 0080 000C0140 		.word	1073810432
 385              		.cfi_endproc
 386              	.LFE68:
 388              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 389              		.align	1
 390              		.global	HAL_I2C_MspDeInit
 391              		.syntax unified
 392              		.thumb
 393              		.thumb_func
 395              	HAL_I2C_MspDeInit:
 396              	.LVL22:
 397              	.LFB69:
 182:Core/Src/stm32f1xx_hal_msp.c **** 
 183:Core/Src/stm32f1xx_hal_msp.c **** /**
 184:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 185:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 186:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 187:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 188:Core/Src/stm32f1xx_hal_msp.c **** */
 189:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 190:Core/Src/stm32f1xx_hal_msp.c **** {
 398              		.loc 1 190 1 is_stmt 1 view -0
 399              		.cfi_startproc
 400              		@ args = 0, pretend = 0, frame = 0
 401              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 12


 191:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 402              		.loc 1 191 3 view .LVU91
 403              		.loc 1 191 10 is_stmt 0 view .LVU92
 404 0000 0268     		ldr	r2, [r0]
 405              		.loc 1 191 5 view .LVU93
 406 0002 0E4B     		ldr	r3, .L30
 407 0004 9A42     		cmp	r2, r3
 408 0006 00D0     		beq	.L29
 409 0008 7047     		bx	lr
 410              	.L29:
 190:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C2)
 411              		.loc 1 190 1 view .LVU94
 412 000a 10B5     		push	{r4, lr}
 413              	.LCFI11:
 414              		.cfi_def_cfa_offset 8
 415              		.cfi_offset 4, -8
 416              		.cfi_offset 14, -4
 192:Core/Src/stm32f1xx_hal_msp.c ****   {
 193:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 0 */
 194:Core/Src/stm32f1xx_hal_msp.c **** 
 195:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 0 */
 196:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 197:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C2_CLK_DISABLE();
 417              		.loc 1 197 5 is_stmt 1 view .LVU95
 418 000c 0C4A     		ldr	r2, .L30+4
 419 000e D369     		ldr	r3, [r2, #28]
 420 0010 23F48003 		bic	r3, r3, #4194304
 421 0014 D361     		str	r3, [r2, #28]
 198:Core/Src/stm32f1xx_hal_msp.c **** 
 199:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C2 GPIO Configuration
 200:Core/Src/stm32f1xx_hal_msp.c ****     PB10     ------> I2C2_SCL
 201:Core/Src/stm32f1xx_hal_msp.c ****     PB11     ------> I2C2_SDA
 202:Core/Src/stm32f1xx_hal_msp.c ****     */
 203:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 422              		.loc 1 203 5 view .LVU96
 423 0016 0B4C     		ldr	r4, .L30+8
 424 0018 4FF48061 		mov	r1, #1024
 425 001c 2046     		mov	r0, r4
 426              	.LVL23:
 427              		.loc 1 203 5 is_stmt 0 view .LVU97
 428 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 429              	.LVL24:
 204:Core/Src/stm32f1xx_hal_msp.c **** 
 205:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 430              		.loc 1 205 5 is_stmt 1 view .LVU98
 431 0022 4FF40061 		mov	r1, #2048
 432 0026 2046     		mov	r0, r4
 433 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 434              	.LVL25:
 206:Core/Src/stm32f1xx_hal_msp.c **** 
 207:Core/Src/stm32f1xx_hal_msp.c ****     /* I2C2 interrupt DeInit */
 208:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 435              		.loc 1 208 5 view .LVU99
 436 002c 2120     		movs	r0, #33
 437 002e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 438              	.LVL26:
 209:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 13


 439              		.loc 1 209 5 view .LVU100
 440 0032 2220     		movs	r0, #34
 441 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 442              	.LVL27:
 210:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C2_MspDeInit 1 */
 211:Core/Src/stm32f1xx_hal_msp.c **** 
 212:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C2_MspDeInit 1 */
 213:Core/Src/stm32f1xx_hal_msp.c ****   }
 214:Core/Src/stm32f1xx_hal_msp.c **** 
 215:Core/Src/stm32f1xx_hal_msp.c **** }
 443              		.loc 1 215 1 is_stmt 0 view .LVU101
 444 0038 10BD     		pop	{r4, pc}
 445              	.L31:
 446 003a 00BF     		.align	2
 447              	.L30:
 448 003c 00580040 		.word	1073764352
 449 0040 00100240 		.word	1073876992
 450 0044 000C0140 		.word	1073810432
 451              		.cfi_endproc
 452              	.LFE69:
 454              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 455              		.align	1
 456              		.global	HAL_RTC_MspInit
 457              		.syntax unified
 458              		.thumb
 459              		.thumb_func
 461              	HAL_RTC_MspInit:
 462              	.LVL28:
 463              	.LFB70:
 216:Core/Src/stm32f1xx_hal_msp.c **** 
 217:Core/Src/stm32f1xx_hal_msp.c **** /**
 218:Core/Src/stm32f1xx_hal_msp.c **** * @brief RTC MSP Initialization
 219:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 220:Core/Src/stm32f1xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 221:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 222:Core/Src/stm32f1xx_hal_msp.c **** */
 223:Core/Src/stm32f1xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 224:Core/Src/stm32f1xx_hal_msp.c **** {
 464              		.loc 1 224 1 is_stmt 1 view -0
 465              		.cfi_startproc
 466              		@ args = 0, pretend = 0, frame = 8
 467              		@ frame_needed = 0, uses_anonymous_args = 0
 225:Core/Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 468              		.loc 1 225 3 view .LVU103
 469              		.loc 1 225 10 is_stmt 0 view .LVU104
 470 0000 0268     		ldr	r2, [r0]
 471              		.loc 1 225 5 view .LVU105
 472 0002 144B     		ldr	r3, .L39
 473 0004 9A42     		cmp	r2, r3
 474 0006 00D0     		beq	.L38
 475 0008 7047     		bx	lr
 476              	.L38:
 224:Core/Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 477              		.loc 1 224 1 view .LVU106
 478 000a 00B5     		push	{lr}
 479              	.LCFI12:
 480              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 14


 481              		.cfi_offset 14, -4
 482 000c 83B0     		sub	sp, sp, #12
 483              	.LCFI13:
 484              		.cfi_def_cfa_offset 16
 226:Core/Src/stm32f1xx_hal_msp.c ****   {
 227:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 228:Core/Src/stm32f1xx_hal_msp.c **** 
 229:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
 230:Core/Src/stm32f1xx_hal_msp.c ****     HAL_PWR_EnableBkUpAccess();
 485              		.loc 1 230 5 is_stmt 1 view .LVU107
 486 000e FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 487              	.LVL29:
 231:Core/Src/stm32f1xx_hal_msp.c ****     /* Enable BKP CLK enable for backup registers */
 232:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_BKP_CLK_ENABLE();
 488              		.loc 1 232 5 view .LVU108
 489              	.LBB9:
 490              		.loc 1 232 5 view .LVU109
 491              		.loc 1 232 5 view .LVU110
 492 0012 114B     		ldr	r3, .L39+4
 493 0014 DA69     		ldr	r2, [r3, #28]
 494 0016 42F00062 		orr	r2, r2, #134217728
 495 001a DA61     		str	r2, [r3, #28]
 496              		.loc 1 232 5 view .LVU111
 497 001c DB69     		ldr	r3, [r3, #28]
 498 001e 03F00063 		and	r3, r3, #134217728
 499 0022 0193     		str	r3, [sp, #4]
 500              		.loc 1 232 5 view .LVU112
 501 0024 019B     		ldr	r3, [sp, #4]
 502              	.LBE9:
 503              		.loc 1 232 5 view .LVU113
 233:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 234:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 504              		.loc 1 234 5 view .LVU114
 505 0026 0D4B     		ldr	r3, .L39+8
 506 0028 0122     		movs	r2, #1
 507 002a C3F83C24 		str	r2, [r3, #1084]
 235:Core/Src/stm32f1xx_hal_msp.c ****     /* RTC interrupt Init */
 236:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 508              		.loc 1 236 5 view .LVU115
 509 002e 0022     		movs	r2, #0
 510 0030 1146     		mov	r1, r2
 511 0032 0320     		movs	r0, #3
 512 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 513              	.LVL30:
 237:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(RTC_IRQn);
 514              		.loc 1 237 5 view .LVU116
 515 0038 0320     		movs	r0, #3
 516 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 517              	.LVL31:
 238:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 518              		.loc 1 238 5 view .LVU117
 519 003e 0022     		movs	r2, #0
 520 0040 1146     		mov	r1, r2
 521 0042 2920     		movs	r0, #41
 522 0044 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 523              	.LVL32:
 239:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 15


 524              		.loc 1 239 5 view .LVU118
 525 0048 2920     		movs	r0, #41
 526 004a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 527              	.LVL33:
 240:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 241:Core/Src/stm32f1xx_hal_msp.c **** 
 242:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 243:Core/Src/stm32f1xx_hal_msp.c ****   }
 244:Core/Src/stm32f1xx_hal_msp.c **** 
 245:Core/Src/stm32f1xx_hal_msp.c **** }
 528              		.loc 1 245 1 is_stmt 0 view .LVU119
 529 004e 03B0     		add	sp, sp, #12
 530              	.LCFI14:
 531              		.cfi_def_cfa_offset 4
 532              		@ sp needed
 533 0050 5DF804FB 		ldr	pc, [sp], #4
 534              	.L40:
 535              		.align	2
 536              	.L39:
 537 0054 00280040 		.word	1073752064
 538 0058 00100240 		.word	1073876992
 539 005c 00004242 		.word	1111621632
 540              		.cfi_endproc
 541              	.LFE70:
 543              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 544              		.align	1
 545              		.global	HAL_RTC_MspDeInit
 546              		.syntax unified
 547              		.thumb
 548              		.thumb_func
 550              	HAL_RTC_MspDeInit:
 551              	.LVL34:
 552              	.LFB71:
 246:Core/Src/stm32f1xx_hal_msp.c **** 
 247:Core/Src/stm32f1xx_hal_msp.c **** /**
 248:Core/Src/stm32f1xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 249:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 250:Core/Src/stm32f1xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 251:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 252:Core/Src/stm32f1xx_hal_msp.c **** */
 253:Core/Src/stm32f1xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 254:Core/Src/stm32f1xx_hal_msp.c **** {
 553              		.loc 1 254 1 is_stmt 1 view -0
 554              		.cfi_startproc
 555              		@ args = 0, pretend = 0, frame = 0
 556              		@ frame_needed = 0, uses_anonymous_args = 0
 557              		.loc 1 254 1 is_stmt 0 view .LVU121
 558 0000 08B5     		push	{r3, lr}
 559              	.LCFI15:
 560              		.cfi_def_cfa_offset 8
 561              		.cfi_offset 3, -8
 562              		.cfi_offset 14, -4
 255:Core/Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 563              		.loc 1 255 3 is_stmt 1 view .LVU122
 564              		.loc 1 255 10 is_stmt 0 view .LVU123
 565 0002 0268     		ldr	r2, [r0]
 566              		.loc 1 255 5 view .LVU124
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 16


 567 0004 074B     		ldr	r3, .L45
 568 0006 9A42     		cmp	r2, r3
 569 0008 00D0     		beq	.L44
 570              	.LVL35:
 571              	.L41:
 256:Core/Src/stm32f1xx_hal_msp.c ****   {
 257:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 258:Core/Src/stm32f1xx_hal_msp.c **** 
 259:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 260:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 261:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 262:Core/Src/stm32f1xx_hal_msp.c **** 
 263:Core/Src/stm32f1xx_hal_msp.c ****     /* RTC interrupt DeInit */
 264:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(RTC_IRQn);
 265:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 266:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 267:Core/Src/stm32f1xx_hal_msp.c **** 
 268:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 269:Core/Src/stm32f1xx_hal_msp.c ****   }
 270:Core/Src/stm32f1xx_hal_msp.c **** 
 271:Core/Src/stm32f1xx_hal_msp.c **** }
 572              		.loc 1 271 1 view .LVU125
 573 000a 08BD     		pop	{r3, pc}
 574              	.LVL36:
 575              	.L44:
 261:Core/Src/stm32f1xx_hal_msp.c **** 
 576              		.loc 1 261 5 is_stmt 1 view .LVU126
 577 000c 064B     		ldr	r3, .L45+4
 578 000e 0022     		movs	r2, #0
 579 0010 C3F83C24 		str	r2, [r3, #1084]
 264:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 580              		.loc 1 264 5 view .LVU127
 581 0014 0320     		movs	r0, #3
 582              	.LVL37:
 264:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 583              		.loc 1 264 5 is_stmt 0 view .LVU128
 584 0016 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 585              	.LVL38:
 265:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 586              		.loc 1 265 5 is_stmt 1 view .LVU129
 587 001a 2920     		movs	r0, #41
 588 001c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 589              	.LVL39:
 590              		.loc 1 271 1 is_stmt 0 view .LVU130
 591 0020 F3E7     		b	.L41
 592              	.L46:
 593 0022 00BF     		.align	2
 594              	.L45:
 595 0024 00280040 		.word	1073752064
 596 0028 00004242 		.word	1111621632
 597              		.cfi_endproc
 598              	.LFE71:
 600              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 601              		.align	1
 602              		.global	HAL_UART_MspInit
 603              		.syntax unified
 604              		.thumb
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 17


 605              		.thumb_func
 607              	HAL_UART_MspInit:
 608              	.LVL40:
 609              	.LFB72:
 272:Core/Src/stm32f1xx_hal_msp.c **** 
 273:Core/Src/stm32f1xx_hal_msp.c **** /**
 274:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 275:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 276:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 277:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 278:Core/Src/stm32f1xx_hal_msp.c **** */
 279:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 280:Core/Src/stm32f1xx_hal_msp.c **** {
 610              		.loc 1 280 1 is_stmt 1 view -0
 611              		.cfi_startproc
 612              		@ args = 0, pretend = 0, frame = 24
 613              		@ frame_needed = 0, uses_anonymous_args = 0
 614              		.loc 1 280 1 is_stmt 0 view .LVU132
 615 0000 30B5     		push	{r4, r5, lr}
 616              	.LCFI16:
 617              		.cfi_def_cfa_offset 12
 618              		.cfi_offset 4, -12
 619              		.cfi_offset 5, -8
 620              		.cfi_offset 14, -4
 621 0002 87B0     		sub	sp, sp, #28
 622              	.LCFI17:
 623              		.cfi_def_cfa_offset 40
 281:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 624              		.loc 1 281 3 is_stmt 1 view .LVU133
 625              		.loc 1 281 20 is_stmt 0 view .LVU134
 626 0004 0023     		movs	r3, #0
 627 0006 0293     		str	r3, [sp, #8]
 628 0008 0393     		str	r3, [sp, #12]
 629 000a 0493     		str	r3, [sp, #16]
 630 000c 0593     		str	r3, [sp, #20]
 282:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 631              		.loc 1 282 3 is_stmt 1 view .LVU135
 632              		.loc 1 282 11 is_stmt 0 view .LVU136
 633 000e 0268     		ldr	r2, [r0]
 634              		.loc 1 282 5 view .LVU137
 635 0010 1B4B     		ldr	r3, .L51
 636 0012 9A42     		cmp	r2, r3
 637 0014 01D0     		beq	.L50
 638              	.LVL41:
 639              	.L47:
 283:Core/Src/stm32f1xx_hal_msp.c ****   {
 284:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 285:Core/Src/stm32f1xx_hal_msp.c **** 
 286:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 287:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 288:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 289:Core/Src/stm32f1xx_hal_msp.c **** 
 290:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 291:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 292:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 293:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 294:Core/Src/stm32f1xx_hal_msp.c ****     */
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 18


 295:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 296:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 297:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 298:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 299:Core/Src/stm32f1xx_hal_msp.c **** 
 300:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 301:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 302:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 303:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 304:Core/Src/stm32f1xx_hal_msp.c **** 
 305:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt Init */
 306:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 307:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 308:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 309:Core/Src/stm32f1xx_hal_msp.c **** 
 310:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 311:Core/Src/stm32f1xx_hal_msp.c ****   }
 312:Core/Src/stm32f1xx_hal_msp.c **** 
 313:Core/Src/stm32f1xx_hal_msp.c **** }
 640              		.loc 1 313 1 view .LVU138
 641 0016 07B0     		add	sp, sp, #28
 642              	.LCFI18:
 643              		.cfi_remember_state
 644              		.cfi_def_cfa_offset 12
 645              		@ sp needed
 646 0018 30BD     		pop	{r4, r5, pc}
 647              	.LVL42:
 648              	.L50:
 649              	.LCFI19:
 650              		.cfi_restore_state
 288:Core/Src/stm32f1xx_hal_msp.c **** 
 651              		.loc 1 288 5 is_stmt 1 view .LVU139
 652              	.LBB10:
 288:Core/Src/stm32f1xx_hal_msp.c **** 
 653              		.loc 1 288 5 view .LVU140
 288:Core/Src/stm32f1xx_hal_msp.c **** 
 654              		.loc 1 288 5 view .LVU141
 655 001a 03F5E633 		add	r3, r3, #117760
 656 001e DA69     		ldr	r2, [r3, #28]
 657 0020 42F40032 		orr	r2, r2, #131072
 658 0024 DA61     		str	r2, [r3, #28]
 288:Core/Src/stm32f1xx_hal_msp.c **** 
 659              		.loc 1 288 5 view .LVU142
 660 0026 DA69     		ldr	r2, [r3, #28]
 661 0028 02F40032 		and	r2, r2, #131072
 662 002c 0092     		str	r2, [sp]
 288:Core/Src/stm32f1xx_hal_msp.c **** 
 663              		.loc 1 288 5 view .LVU143
 664 002e 009A     		ldr	r2, [sp]
 665              	.LBE10:
 288:Core/Src/stm32f1xx_hal_msp.c **** 
 666              		.loc 1 288 5 view .LVU144
 290:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 667              		.loc 1 290 5 view .LVU145
 668              	.LBB11:
 290:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 669              		.loc 1 290 5 view .LVU146
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 19


 290:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 670              		.loc 1 290 5 view .LVU147
 671 0030 9A69     		ldr	r2, [r3, #24]
 672 0032 42F00402 		orr	r2, r2, #4
 673 0036 9A61     		str	r2, [r3, #24]
 290:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 674              		.loc 1 290 5 view .LVU148
 675 0038 9B69     		ldr	r3, [r3, #24]
 676 003a 03F00403 		and	r3, r3, #4
 677 003e 0193     		str	r3, [sp, #4]
 290:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 678              		.loc 1 290 5 view .LVU149
 679 0040 019B     		ldr	r3, [sp, #4]
 680              	.LBE11:
 290:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 681              		.loc 1 290 5 view .LVU150
 295:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 682              		.loc 1 295 5 view .LVU151
 295:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 683              		.loc 1 295 25 is_stmt 0 view .LVU152
 684 0042 0423     		movs	r3, #4
 685 0044 0293     		str	r3, [sp, #8]
 296:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 686              		.loc 1 296 5 is_stmt 1 view .LVU153
 296:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 687              		.loc 1 296 26 is_stmt 0 view .LVU154
 688 0046 0223     		movs	r3, #2
 689 0048 0393     		str	r3, [sp, #12]
 297:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 690              		.loc 1 297 5 is_stmt 1 view .LVU155
 297:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 691              		.loc 1 297 27 is_stmt 0 view .LVU156
 692 004a 0323     		movs	r3, #3
 693 004c 0593     		str	r3, [sp, #20]
 298:Core/Src/stm32f1xx_hal_msp.c **** 
 694              		.loc 1 298 5 is_stmt 1 view .LVU157
 695 004e 0D4D     		ldr	r5, .L51+4
 696 0050 02A9     		add	r1, sp, #8
 697 0052 2846     		mov	r0, r5
 698              	.LVL43:
 298:Core/Src/stm32f1xx_hal_msp.c **** 
 699              		.loc 1 298 5 is_stmt 0 view .LVU158
 700 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 701              	.LVL44:
 300:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 702              		.loc 1 300 5 is_stmt 1 view .LVU159
 300:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 703              		.loc 1 300 25 is_stmt 0 view .LVU160
 704 0058 0823     		movs	r3, #8
 705 005a 0293     		str	r3, [sp, #8]
 301:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 706              		.loc 1 301 5 is_stmt 1 view .LVU161
 301:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 707              		.loc 1 301 26 is_stmt 0 view .LVU162
 708 005c 0024     		movs	r4, #0
 709 005e 0394     		str	r4, [sp, #12]
 302:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 20


 710              		.loc 1 302 5 is_stmt 1 view .LVU163
 302:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 711              		.loc 1 302 26 is_stmt 0 view .LVU164
 712 0060 0494     		str	r4, [sp, #16]
 303:Core/Src/stm32f1xx_hal_msp.c **** 
 713              		.loc 1 303 5 is_stmt 1 view .LVU165
 714 0062 0DEB0301 		add	r1, sp, r3
 715 0066 2846     		mov	r0, r5
 716 0068 FFF7FEFF 		bl	HAL_GPIO_Init
 717              	.LVL45:
 306:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 718              		.loc 1 306 5 view .LVU166
 719 006c 2246     		mov	r2, r4
 720 006e 2146     		mov	r1, r4
 721 0070 2620     		movs	r0, #38
 722 0072 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 723              	.LVL46:
 307:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 724              		.loc 1 307 5 view .LVU167
 725 0076 2620     		movs	r0, #38
 726 0078 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 727              	.LVL47:
 728              		.loc 1 313 1 is_stmt 0 view .LVU168
 729 007c CBE7     		b	.L47
 730              	.L52:
 731 007e 00BF     		.align	2
 732              	.L51:
 733 0080 00440040 		.word	1073759232
 734 0084 00080140 		.word	1073809408
 735              		.cfi_endproc
 736              	.LFE72:
 738              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 739              		.align	1
 740              		.global	HAL_UART_MspDeInit
 741              		.syntax unified
 742              		.thumb
 743              		.thumb_func
 745              	HAL_UART_MspDeInit:
 746              	.LVL48:
 747              	.LFB73:
 314:Core/Src/stm32f1xx_hal_msp.c **** 
 315:Core/Src/stm32f1xx_hal_msp.c **** /**
 316:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 317:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 318:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 319:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 320:Core/Src/stm32f1xx_hal_msp.c **** */
 321:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 322:Core/Src/stm32f1xx_hal_msp.c **** {
 748              		.loc 1 322 1 is_stmt 1 view -0
 749              		.cfi_startproc
 750              		@ args = 0, pretend = 0, frame = 0
 751              		@ frame_needed = 0, uses_anonymous_args = 0
 752              		.loc 1 322 1 is_stmt 0 view .LVU170
 753 0000 08B5     		push	{r3, lr}
 754              	.LCFI20:
 755              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 21


 756              		.cfi_offset 3, -8
 757              		.cfi_offset 14, -4
 323:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 758              		.loc 1 323 3 is_stmt 1 view .LVU171
 759              		.loc 1 323 11 is_stmt 0 view .LVU172
 760 0002 0268     		ldr	r2, [r0]
 761              		.loc 1 323 5 view .LVU173
 762 0004 084B     		ldr	r3, .L57
 763 0006 9A42     		cmp	r2, r3
 764 0008 00D0     		beq	.L56
 765              	.LVL49:
 766              	.L53:
 324:Core/Src/stm32f1xx_hal_msp.c ****   {
 325:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 326:Core/Src/stm32f1xx_hal_msp.c **** 
 327:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 328:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 329:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 330:Core/Src/stm32f1xx_hal_msp.c **** 
 331:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 332:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> USART2_TX
 333:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> USART2_RX
 334:Core/Src/stm32f1xx_hal_msp.c ****     */
 335:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 336:Core/Src/stm32f1xx_hal_msp.c **** 
 337:Core/Src/stm32f1xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 338:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 339:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 340:Core/Src/stm32f1xx_hal_msp.c **** 
 341:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 342:Core/Src/stm32f1xx_hal_msp.c ****   }
 343:Core/Src/stm32f1xx_hal_msp.c **** 
 344:Core/Src/stm32f1xx_hal_msp.c **** }
 767              		.loc 1 344 1 view .LVU174
 768 000a 08BD     		pop	{r3, pc}
 769              	.LVL50:
 770              	.L56:
 329:Core/Src/stm32f1xx_hal_msp.c **** 
 771              		.loc 1 329 5 is_stmt 1 view .LVU175
 772 000c 074A     		ldr	r2, .L57+4
 773 000e D369     		ldr	r3, [r2, #28]
 774 0010 23F40033 		bic	r3, r3, #131072
 775 0014 D361     		str	r3, [r2, #28]
 335:Core/Src/stm32f1xx_hal_msp.c **** 
 776              		.loc 1 335 5 view .LVU176
 777 0016 0C21     		movs	r1, #12
 778 0018 0548     		ldr	r0, .L57+8
 779              	.LVL51:
 335:Core/Src/stm32f1xx_hal_msp.c **** 
 780              		.loc 1 335 5 is_stmt 0 view .LVU177
 781 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 782              	.LVL52:
 338:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 783              		.loc 1 338 5 is_stmt 1 view .LVU178
 784 001e 2620     		movs	r0, #38
 785 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 786              	.LVL53:
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 22


 787              		.loc 1 344 1 is_stmt 0 view .LVU179
 788 0024 F1E7     		b	.L53
 789              	.L58:
 790 0026 00BF     		.align	2
 791              	.L57:
 792 0028 00440040 		.word	1073759232
 793 002c 00100240 		.word	1073876992
 794 0030 00080140 		.word	1073809408
 795              		.cfi_endproc
 796              	.LFE73:
 798              		.text
 799              	.Letext0:
 800              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 801              		.file 3 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/ma
 802              		.file 4 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/sy
 803              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 804              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 805              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 806              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 807              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 808              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 809              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rtc.h"
 810              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 811              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 812              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h"
ARM GAS  C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s 			page 23


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:19     .text.HAL_MspInit:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:91     .text.HAL_MspInit:0000003c $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:97     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:103    .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:196    .text.HAL_ADC_MspInit:00000058 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:202    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:208    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:251    .text.HAL_ADC_MspDeInit:00000020 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:258    .text.HAL_I2C_MspInit:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:264    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:382    .text.HAL_I2C_MspInit:00000078 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:389    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:395    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:448    .text.HAL_I2C_MspDeInit:0000003c $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:455    .text.HAL_RTC_MspInit:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:461    .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:537    .text.HAL_RTC_MspInit:00000054 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:544    .text.HAL_RTC_MspDeInit:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:550    .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:595    .text.HAL_RTC_MspDeInit:00000024 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:601    .text.HAL_UART_MspInit:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:607    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:733    .text.HAL_UART_MspInit:00000080 $d
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:739    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:745    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\CDP~1.DAR\AppData\Local\Temp\ccauXQg3.s:792    .text.HAL_UART_MspDeInit:00000028 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_PWR_EnableBkUpAccess
