// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module k2c_dot (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        C_array_address0,
        C_array_ce0,
        C_array_we0,
        C_array_d0,
        Ar_array_address0,
        Ar_array_ce0,
        Ar_array_q0,
        Ar_ndim_read,
        Ar_numel_read,
        Ar_shape_address0,
        Ar_shape_ce0,
        Ar_shape_q0,
        B_array_address0,
        B_array_ce0,
        B_array_q0,
        B_ndim_read,
        B_numel_read,
        B_shape_address0,
        B_shape_ce0,
        B_shape_q0,
        axesA_0_read,
        fwork_address0,
        fwork_ce0,
        fwork_we0,
        fwork_d0,
        fwork_q0,
        fwork_address1,
        fwork_ce1,
        fwork_q1
);

parameter    ap_ST_fsm_state1 = 97'd1;
parameter    ap_ST_fsm_state2 = 97'd2;
parameter    ap_ST_fsm_state3 = 97'd4;
parameter    ap_ST_fsm_state4 = 97'd8;
parameter    ap_ST_fsm_state5 = 97'd16;
parameter    ap_ST_fsm_state6 = 97'd32;
parameter    ap_ST_fsm_state7 = 97'd64;
parameter    ap_ST_fsm_state8 = 97'd128;
parameter    ap_ST_fsm_state9 = 97'd256;
parameter    ap_ST_fsm_state10 = 97'd512;
parameter    ap_ST_fsm_state11 = 97'd1024;
parameter    ap_ST_fsm_state12 = 97'd2048;
parameter    ap_ST_fsm_state13 = 97'd4096;
parameter    ap_ST_fsm_state14 = 97'd8192;
parameter    ap_ST_fsm_state15 = 97'd16384;
parameter    ap_ST_fsm_state16 = 97'd32768;
parameter    ap_ST_fsm_state17 = 97'd65536;
parameter    ap_ST_fsm_state18 = 97'd131072;
parameter    ap_ST_fsm_state19 = 97'd262144;
parameter    ap_ST_fsm_state20 = 97'd524288;
parameter    ap_ST_fsm_state21 = 97'd1048576;
parameter    ap_ST_fsm_state22 = 97'd2097152;
parameter    ap_ST_fsm_state23 = 97'd4194304;
parameter    ap_ST_fsm_state24 = 97'd8388608;
parameter    ap_ST_fsm_state25 = 97'd16777216;
parameter    ap_ST_fsm_state26 = 97'd33554432;
parameter    ap_ST_fsm_state27 = 97'd67108864;
parameter    ap_ST_fsm_state28 = 97'd134217728;
parameter    ap_ST_fsm_state29 = 97'd268435456;
parameter    ap_ST_fsm_state30 = 97'd536870912;
parameter    ap_ST_fsm_state31 = 97'd1073741824;
parameter    ap_ST_fsm_state32 = 97'd2147483648;
parameter    ap_ST_fsm_state33 = 97'd4294967296;
parameter    ap_ST_fsm_state34 = 97'd8589934592;
parameter    ap_ST_fsm_state35 = 97'd17179869184;
parameter    ap_ST_fsm_state36 = 97'd34359738368;
parameter    ap_ST_fsm_state37 = 97'd68719476736;
parameter    ap_ST_fsm_state38 = 97'd137438953472;
parameter    ap_ST_fsm_state39 = 97'd274877906944;
parameter    ap_ST_fsm_state40 = 97'd549755813888;
parameter    ap_ST_fsm_state41 = 97'd1099511627776;
parameter    ap_ST_fsm_state42 = 97'd2199023255552;
parameter    ap_ST_fsm_state43 = 97'd4398046511104;
parameter    ap_ST_fsm_state44 = 97'd8796093022208;
parameter    ap_ST_fsm_state45 = 97'd17592186044416;
parameter    ap_ST_fsm_state46 = 97'd35184372088832;
parameter    ap_ST_fsm_state47 = 97'd70368744177664;
parameter    ap_ST_fsm_state48 = 97'd140737488355328;
parameter    ap_ST_fsm_state49 = 97'd281474976710656;
parameter    ap_ST_fsm_state50 = 97'd562949953421312;
parameter    ap_ST_fsm_state51 = 97'd1125899906842624;
parameter    ap_ST_fsm_state52 = 97'd2251799813685248;
parameter    ap_ST_fsm_state53 = 97'd4503599627370496;
parameter    ap_ST_fsm_state54 = 97'd9007199254740992;
parameter    ap_ST_fsm_state55 = 97'd18014398509481984;
parameter    ap_ST_fsm_state56 = 97'd36028797018963968;
parameter    ap_ST_fsm_state57 = 97'd72057594037927936;
parameter    ap_ST_fsm_state58 = 97'd144115188075855872;
parameter    ap_ST_fsm_state59 = 97'd288230376151711744;
parameter    ap_ST_fsm_state60 = 97'd576460752303423488;
parameter    ap_ST_fsm_state61 = 97'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 97'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 97'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 97'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 97'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 97'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 97'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 97'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 97'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 97'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 97'd1180591620717411303424;
parameter    ap_ST_fsm_pp0_stage0 = 97'd2361183241434822606848;
parameter    ap_ST_fsm_state74 = 97'd4722366482869645213696;
parameter    ap_ST_fsm_state75 = 97'd9444732965739290427392;
parameter    ap_ST_fsm_state76 = 97'd18889465931478580854784;
parameter    ap_ST_fsm_pp2_stage0 = 97'd37778931862957161709568;
parameter    ap_ST_fsm_state79 = 97'd75557863725914323419136;
parameter    ap_ST_fsm_pp3_stage0 = 97'd151115727451828646838272;
parameter    ap_ST_fsm_state83 = 97'd302231454903657293676544;
parameter    ap_ST_fsm_pp4_stage0 = 97'd604462909807314587353088;
parameter    ap_ST_fsm_state87 = 97'd1208925819614629174706176;
parameter    ap_ST_fsm_state88 = 97'd2417851639229258349412352;
parameter    ap_ST_fsm_state89 = 97'd4835703278458516698824704;
parameter    ap_ST_fsm_pp5_stage0 = 97'd9671406556917033397649408;
parameter    ap_ST_fsm_state93 = 97'd19342813113834066795298816;
parameter    ap_ST_fsm_state94 = 97'd38685626227668133590597632;
parameter    ap_ST_fsm_state95 = 97'd77371252455336267181195264;
parameter    ap_ST_fsm_state96 = 97'd154742504910672534362390528;
parameter    ap_ST_fsm_pp6_stage0 = 97'd309485009821345068724781056;
parameter    ap_ST_fsm_state100 = 97'd618970019642690137449562112;
parameter    ap_ST_fsm_state101 = 97'd1237940039285380274899124224;
parameter    ap_ST_fsm_state102 = 97'd2475880078570760549798248448;
parameter    ap_ST_fsm_pp7_stage0 = 97'd4951760157141521099596496896;
parameter    ap_ST_fsm_pp7_stage1 = 97'd9903520314283042199192993792;
parameter    ap_ST_fsm_pp7_stage2 = 97'd19807040628566084398385987584;
parameter    ap_ST_fsm_pp7_stage3 = 97'd39614081257132168796771975168;
parameter    ap_ST_fsm_state111 = 97'd79228162514264337593543950336;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] C_array_address0;
output   C_array_ce0;
output   C_array_we0;
output  [31:0] C_array_d0;
output  [11:0] Ar_array_address0;
output   Ar_array_ce0;
input  [31:0] Ar_array_q0;
input  [63:0] Ar_ndim_read;
input  [11:0] Ar_numel_read;
output  [2:0] Ar_shape_address0;
output   Ar_shape_ce0;
input  [63:0] Ar_shape_q0;
output  [18:0] B_array_address0;
output   B_array_ce0;
input  [31:0] B_array_q0;
input  [63:0] B_ndim_read;
input  [63:0] B_numel_read;
output  [2:0] B_shape_address0;
output   B_shape_ce0;
input  [63:0] B_shape_q0;
input  [63:0] axesA_0_read;
output  [10:0] fwork_address0;
output   fwork_ce0;
output   fwork_we0;
output  [31:0] fwork_d0;
input  [31:0] fwork_q0;
output  [10:0] fwork_address1;
output   fwork_ce1;
input  [31:0] fwork_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[11:0] C_array_address0;
reg C_array_ce0;
reg C_array_we0;
reg[31:0] C_array_d0;
reg Ar_array_ce0;
reg[2:0] Ar_shape_address0;
reg Ar_shape_ce0;
reg B_array_ce0;
reg[2:0] B_shape_address0;
reg B_shape_ce0;
reg[10:0] fwork_address0;
reg fwork_ce0;
reg fwork_we0;
reg[31:0] fwork_d0;
reg fwork_ce1;

(* fsm_encoding = "none" *) reg   [96:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] i_4_reg_480;
reg   [2:0] i_7_reg_500;
reg   [63:0] j_1_reg_511;
reg   [2:0] i_8_reg_523;
reg   [2:0] i_9_reg_534;
reg   [2:0] j3_reg_556;
reg   [2:0] j4_reg_580;
reg   [31:0] tmp_29_reg_624;
reg   [63:0] k_reg_636;
wire   [63:0] Ar_numel_read_cast_fu_676_p1;
reg   [63:0] Ar_numel_read_cast_reg_1125;
wire   [63:0] i_26_fu_690_p2;
wire    ap_CS_fsm_state2;
wire   [63:0] i_28_fu_726_p2;
wire    ap_CS_fsm_state3;
wire   [0:0] exitcond15_fu_721_p2;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state55;
reg   [63:0] Ar_shape_load_reg_1174;
wire    ap_CS_fsm_state56;
wire  signed [11:0] tmp_40_fu_758_p1;
reg  signed [11:0] tmp_40_reg_1180;
wire   [63:0] grp_fu_762_p2;
reg   [63:0] free_axesA_reg_1185;
wire    ap_CS_fsm_state71;
wire   [63:0] grp_fu_753_p2;
reg   [63:0] free_axesB_reg_1190;
wire  signed [11:0] tmp_41_fu_767_p1;
reg  signed [11:0] tmp_41_reg_1196;
wire  signed [12:0] tmp_42_fu_771_p1;
reg  signed [12:0] tmp_42_reg_1201;
wire   [63:0] i_29_fu_778_p2;
reg   [63:0] i_29_reg_1206;
wire   [2:0] i_29_cast_fu_783_p2;
reg   [2:0] i_29_cast_reg_1211;
wire   [63:0] i_4_cast_fu_789_p1;
reg   [63:0] i_4_cast_reg_1216;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state72_pp0_stage0_iter0;
wire    ap_block_state73_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] exitcond14_fu_794_p2;
reg   [0:0] exitcond14_reg_1221;
wire   [2:0] i_30_fu_799_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [2:0] i_31_fu_815_p2;
wire    ap_CS_fsm_state75;
wire   [0:0] tmp_20_fu_810_p2;
wire   [63:0] i_7_cast_fu_821_p1;
reg   [63:0] i_7_cast_reg_1243;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state77_pp2_stage0_iter0;
wire    ap_block_state78_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
wire   [0:0] tmp_21_fu_825_p2;
reg   [0:0] tmp_21_reg_1248;
wire   [63:0] j_fu_830_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [2:0] i_32_fu_836_p2;
wire   [63:0] i_8_cast_fu_842_p1;
reg   [63:0] i_8_cast_reg_1267;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state80_pp3_stage0_iter0;
wire    ap_block_state81_pp3_stage0_iter1;
wire    ap_block_state82_pp3_stage0_iter2;
wire    ap_block_pp3_stage0_11001;
reg   [63:0] i_8_cast_reg_1267_pp3_iter1_reg;
wire   [0:0] exitcond12_fu_847_p2;
reg   [0:0] exitcond12_reg_1272;
reg   [0:0] exitcond12_reg_1272_pp3_iter1_reg;
wire   [2:0] i_33_fu_852_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [63:0] i_9_cast_fu_858_p1;
reg   [63:0] i_9_cast_reg_1291;
wire    ap_CS_fsm_pp4_stage0;
wire    ap_block_state84_pp4_stage0_iter0;
wire    ap_block_state85_pp4_stage0_iter1;
wire    ap_block_state86_pp4_stage0_iter2;
wire    ap_block_pp4_stage0_11001;
reg   [63:0] i_9_cast_reg_1291_pp4_iter1_reg;
wire   [0:0] exitcond11_fu_863_p2;
reg   [0:0] exitcond11_reg_1296;
reg   [0:0] exitcond11_reg_1296_pp4_iter1_reg;
wire   [2:0] i_34_fu_868_p2;
reg    ap_enable_reg_pp4_iter0;
wire   [11:0] i_35_fu_879_p2;
reg   [11:0] i_35_reg_1318;
wire    ap_CS_fsm_state88;
wire   [63:0] i_10_cast6_fu_885_p1;
reg   [63:0] i_10_cast6_reg_1323;
wire   [0:0] exitcond5_fu_874_p2;
wire   [63:0] j3_cast_fu_890_p1;
reg   [63:0] j3_cast_reg_1329;
wire    ap_CS_fsm_pp5_stage0;
wire    ap_block_state90_pp5_stage0_iter0;
wire    ap_block_state91_pp5_stage0_iter1;
wire    ap_block_state92_pp5_stage0_iter2;
wire    ap_block_pp5_stage0_11001;
reg   [63:0] j3_cast_reg_1329_pp5_iter1_reg;
wire   [0:0] exitcond10_fu_895_p2;
reg   [0:0] exitcond10_reg_1334;
reg   [0:0] exitcond10_reg_1334_pp5_iter1_reg;
wire   [2:0] j_8_fu_900_p2;
reg    ap_enable_reg_pp5_iter0;
wire    ap_CS_fsm_state93;
wire   [63:0] i_36_fu_911_p2;
reg   [63:0] i_36_reg_1361;
wire    ap_CS_fsm_state95;
wire   [127:0] bound_fu_923_p2;
reg   [127:0] bound_reg_1366;
wire   [0:0] exitcond4_fu_906_p2;
wire   [63:0] j4_cast_fu_929_p1;
reg   [63:0] j4_cast_reg_1371;
wire    ap_CS_fsm_pp6_stage0;
wire    ap_block_state97_pp6_stage0_iter0;
wire    ap_block_state98_pp6_stage0_iter1;
wire    ap_block_state99_pp6_stage0_iter2;
wire    ap_block_pp6_stage0_11001;
reg   [63:0] j4_cast_reg_1371_pp6_iter1_reg;
wire   [0:0] exitcond9_fu_934_p2;
reg   [0:0] exitcond9_reg_1376;
reg   [0:0] exitcond9_reg_1376_pp6_iter1_reg;
wire   [2:0] j_9_fu_939_p2;
reg    ap_enable_reg_pp6_iter0;
wire    ap_CS_fsm_state100;
wire   [0:0] exitcond_flatten_fu_959_p2;
wire    ap_CS_fsm_state102;
wire   [127:0] indvar_flatten_next_fu_964_p2;
reg   [127:0] indvar_flatten_next_reg_1404;
wire   [63:0] j9_mid2_fu_975_p3;
reg   [63:0] j9_mid2_reg_1409;
wire   [63:0] tmp_25_mid2_v_v_fu_989_p3;
reg   [63:0] tmp_25_mid2_v_v_reg_1414;
wire  signed [11:0] tmp_26_mid2_fu_1064_p2;
reg  signed [11:0] tmp_26_mid2_reg_1419;
wire   [11:0] tmp_46_fu_1005_p1;
reg   [11:0] tmp_46_reg_1424;
reg   [11:0] C_array_addr_reg_1429;
wire   [0:0] exitcond_fu_1017_p2;
reg   [0:0] exitcond_reg_1434;
wire    ap_CS_fsm_pp7_stage0;
wire    ap_block_state103_pp7_stage0_iter0;
wire    ap_block_state107_pp7_stage0_iter1;
wire    ap_block_pp7_stage0_11001;
reg   [0:0] exitcond_reg_1434_pp7_iter1_reg;
wire   [63:0] k_2_fu_1022_p2;
reg   [63:0] k_2_reg_1438;
reg    ap_enable_reg_pp7_iter0;
reg   [31:0] fwork_load_reg_1453;
wire    ap_CS_fsm_pp7_stage1;
wire    ap_block_state104_pp7_stage1_iter0;
wire    ap_block_state108_pp7_stage1_iter1;
wire    ap_block_pp7_stage1_11001;
reg   [31:0] fwork_load_2_reg_1458;
wire   [31:0] grp_fu_672_p2;
reg   [31:0] tmp_33_reg_1463;
wire    ap_CS_fsm_pp7_stage3;
wire    ap_block_state106_pp7_stage3_iter0;
wire    ap_block_state110_pp7_stage3_iter1;
wire    ap_block_pp7_stage3_11001;
wire   [31:0] grp_fu_666_p2;
reg    ap_enable_reg_pp7_iter1;
wire   [63:0] j_10_fu_1051_p2;
wire    ap_CS_fsm_state111;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state72;
reg    ap_enable_reg_pp0_iter1;
wire    ap_CS_fsm_state76;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state77;
reg    ap_enable_reg_pp2_iter1;
wire    ap_CS_fsm_state79;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state80;
reg    ap_enable_reg_pp3_iter1;
reg    ap_enable_reg_pp3_iter2;
wire    ap_CS_fsm_state83;
wire    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state84;
reg    ap_enable_reg_pp4_iter1;
reg    ap_enable_reg_pp4_iter2;
wire    ap_CS_fsm_state89;
wire    grp_k2c_idx2sub_fu_647_ap_idle;
wire    grp_k2c_idx2sub_fu_647_ap_ready;
wire    grp_k2c_idx2sub_fu_647_ap_done;
wire    ap_block_pp5_stage0_subdone;
reg    ap_condition_pp5_exit_iter0_state90;
reg    ap_enable_reg_pp5_iter1;
reg    ap_enable_reg_pp5_iter2;
wire    ap_CS_fsm_state96;
wire    ap_block_pp6_stage0_subdone;
reg    ap_condition_pp6_exit_iter0_state97;
reg    ap_enable_reg_pp6_iter1;
reg    ap_enable_reg_pp6_iter2;
wire    ap_block_pp7_stage0_subdone;
reg    ap_condition_pp7_exit_iter0_state103;
wire    ap_block_pp7_stage3_subdone;
reg   [2:0] permA_address0;
reg    permA_ce0;
reg    permA_we0;
reg   [63:0] permA_d0;
wire   [63:0] permA_q0;
reg   [2:0] permB_address0;
reg    permB_ce0;
reg    permB_we0;
reg   [63:0] permB_d0;
wire   [63:0] permB_q0;
reg   [2:0] freeA_address0;
reg    freeA_ce0;
reg    freeA_we0;
wire   [63:0] freeA_q0;
reg   [2:0] freeB_address0;
reg    freeB_ce0;
reg    freeB_we0;
wire   [63:0] freeB_q0;
reg   [2:0] newshpA_address0;
reg    newshpA_ce0;
reg    newshpA_we0;
wire   [63:0] newshpA_q0;
reg   [2:0] newshpB_address0;
reg    newshpB_ce0;
reg    newshpB_we0;
wire   [63:0] newshpB_q0;
reg   [2:0] Asub_address0;
reg    Asub_ce0;
reg    Asub_we0;
reg   [63:0] Asub_d0;
wire   [63:0] Asub_q0;
reg   [2:0] Bsub_address0;
reg    Bsub_ce0;
reg    Bsub_we0;
reg   [63:0] Bsub_d0;
wire   [63:0] Bsub_q0;
wire    grp_k2c_idx2sub_fu_647_ap_start;
reg   [63:0] grp_k2c_idx2sub_fu_647_idx;
wire   [2:0] grp_k2c_idx2sub_fu_647_sub_address0;
wire    grp_k2c_idx2sub_fu_647_sub_ce0;
wire    grp_k2c_idx2sub_fu_647_sub_we0;
wire   [63:0] grp_k2c_idx2sub_fu_647_sub_d0;
wire   [2:0] grp_k2c_idx2sub_fu_647_shape_address0;
wire    grp_k2c_idx2sub_fu_647_shape_ce0;
reg   [63:0] grp_k2c_idx2sub_fu_647_shape_q0;
reg   [63:0] grp_k2c_idx2sub_fu_647_ndim;
wire    grp_k2c_sub2idx_fu_658_ap_start;
wire    grp_k2c_sub2idx_fu_658_ap_done;
wire    grp_k2c_sub2idx_fu_658_ap_idle;
wire    grp_k2c_sub2idx_fu_658_ap_ready;
wire   [2:0] grp_k2c_sub2idx_fu_658_sub_address0;
wire    grp_k2c_sub2idx_fu_658_sub_ce0;
reg   [63:0] grp_k2c_sub2idx_fu_658_sub_q0;
wire   [2:0] grp_k2c_sub2idx_fu_658_shape_address0;
wire    grp_k2c_sub2idx_fu_658_shape_ce0;
reg   [63:0] grp_k2c_sub2idx_fu_658_shape_q0;
reg   [63:0] grp_k2c_sub2idx_fu_658_ndim;
wire   [63:0] grp_k2c_sub2idx_fu_658_ap_return;
reg   [63:0] i_reg_456;
wire   [0:0] exitcond13_fu_685_p2;
reg   [63:0] i_1_reg_468;
reg   [2:0] i_5_reg_491;
wire    ap_CS_fsm_state74;
reg   [11:0] i_10_reg_545;
wire    ap_CS_fsm_state94;
wire    ap_CS_fsm_state87;
reg   [63:0] i_11_reg_567;
wire    ap_CS_fsm_state101;
reg   [127:0] indvar_flatten_reg_591;
reg   [63:0] i_s_reg_602;
reg   [63:0] j9_reg_613;
reg   [63:0] ap_phi_mux_k_phi_fu_640_p4;
wire    ap_block_pp7_stage0;
reg    grp_k2c_idx2sub_fu_647_ap_start_reg;
reg    grp_k2c_sub2idx_fu_658_ap_start_reg;
wire   [0:0] tmp_18_fu_696_p2;
wire   [0:0] tmp_fu_732_p2;
wire    ap_block_pp0_stage0;
wire   [63:0] i_5_cast_fu_805_p1;
wire    ap_block_pp2_stage0;
wire    ap_block_pp3_stage0;
wire    ap_block_pp4_stage0;
wire    ap_block_pp5_stage0;
wire    ap_block_pp6_stage0;
wire   [63:0] sum9_cast_fu_954_p1;
wire   [63:0] tmp_28_cast_fu_1013_p1;
wire   [63:0] sum_cast_fu_1037_p1;
wire   [63:0] sum3_cast_fu_1046_p1;
reg   [63:0] count_fu_82;
wire   [63:0] count_6_fu_705_p2;
reg   [63:0] count_2_fu_118;
wire   [63:0] count_7_fu_742_p2;
wire    ap_block_pp7_stage3;
wire    ap_CS_fsm_pp7_stage2;
wire    ap_block_pp7_stage2;
wire   [11:0] grp_fu_762_p0;
wire   [2:0] tmp_43_fu_775_p1;
wire   [63:0] bound_fu_923_p0;
wire   [63:0] bound_fu_923_p1;
wire   [11:0] tmp_48_fu_945_p1;
wire   [11:0] sum9_fu_949_p2;
wire   [0:0] tmp_37_fu_970_p2;
wire   [63:0] i_37_fu_983_p2;
wire  signed [12:0] grp_fu_1056_p3;
wire  signed [11:0] tmp_49_fu_1028_p1;
(* use_dsp48 = "no" *) wire   [11:0] sum_fu_1032_p2;
wire  signed [11:0] grp_fu_1069_p3;
(* use_dsp48 = "no" *) wire   [11:0] sum3_fu_1042_p2;
wire  signed [12:0] grp_fu_1056_p0;
wire   [12:0] grp_fu_1056_p2;
wire  signed [11:0] tmp_26_mid2_fu_1064_p1;
reg    grp_fu_753_ap_start;
wire    grp_fu_753_ap_done;
reg    grp_fu_762_ap_start;
wire    grp_fu_762_ap_done;
reg   [96:0] ap_NS_fsm;
wire    ap_block_pp7_stage1_subdone;
wire    ap_block_state105_pp7_stage2_iter0;
wire    ap_block_state109_pp7_stage2_iter1;
wire    ap_block_pp7_stage2_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_idle_pp5;
wire    ap_enable_pp5;
reg    ap_idle_pp6;
wire    ap_enable_pp6;
reg    ap_idle_pp7;
wire    ap_enable_pp7;
wire   [127:0] bound_fu_923_p00;
wire   [127:0] bound_fu_923_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 97'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp5_iter0 = 1'b0;
#0 ap_enable_reg_pp6_iter0 = 1'b0;
#0 ap_enable_reg_pp7_iter0 = 1'b0;
#0 ap_enable_reg_pp7_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter2 = 1'b0;
#0 ap_enable_reg_pp5_iter1 = 1'b0;
#0 ap_enable_reg_pp5_iter2 = 1'b0;
#0 ap_enable_reg_pp6_iter1 = 1'b0;
#0 ap_enable_reg_pp6_iter2 = 1'b0;
#0 grp_k2c_idx2sub_fu_647_ap_start_reg = 1'b0;
#0 grp_k2c_sub2idx_fu_658_ap_start_reg = 1'b0;
end

k2c_dot_1_permA #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
permA_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(permA_address0),
    .ce0(permA_ce0),
    .we0(permA_we0),
    .d0(permA_d0),
    .q0(permA_q0)
);

k2c_dot_1_permA #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
permB_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(permB_address0),
    .ce0(permB_ce0),
    .we0(permB_we0),
    .d0(permB_d0),
    .q0(permB_q0)
);

k2c_dot_1_permA #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
freeA_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(freeA_address0),
    .ce0(freeA_ce0),
    .we0(freeA_we0),
    .d0(i_reg_456),
    .q0(freeA_q0)
);

k2c_dot_1_permA #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
freeB_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(freeB_address0),
    .ce0(freeB_ce0),
    .we0(freeB_we0),
    .d0(i_1_reg_468),
    .q0(freeB_q0)
);

k2c_dot_1_permA #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
newshpA_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(newshpA_address0),
    .ce0(newshpA_ce0),
    .we0(newshpA_we0),
    .d0(Ar_shape_q0),
    .q0(newshpA_q0)
);

k2c_dot_1_permA #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
newshpB_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(newshpB_address0),
    .ce0(newshpB_ce0),
    .we0(newshpB_we0),
    .d0(B_shape_q0),
    .q0(newshpB_q0)
);

k2c_dot_1_permA #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
Asub_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Asub_address0),
    .ce0(Asub_ce0),
    .we0(Asub_we0),
    .d0(Asub_d0),
    .q0(Asub_q0)
);

k2c_dot_1_permA #(
    .DataWidth( 64 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
Bsub_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Bsub_address0),
    .ce0(Bsub_ce0),
    .we0(Bsub_we0),
    .d0(Bsub_d0),
    .q0(Bsub_q0)
);

k2c_idx2sub grp_k2c_idx2sub_fu_647(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_k2c_idx2sub_fu_647_ap_start),
    .ap_done(grp_k2c_idx2sub_fu_647_ap_done),
    .ap_idle(grp_k2c_idx2sub_fu_647_ap_idle),
    .ap_ready(grp_k2c_idx2sub_fu_647_ap_ready),
    .idx(grp_k2c_idx2sub_fu_647_idx),
    .sub_address0(grp_k2c_idx2sub_fu_647_sub_address0),
    .sub_ce0(grp_k2c_idx2sub_fu_647_sub_ce0),
    .sub_we0(grp_k2c_idx2sub_fu_647_sub_we0),
    .sub_d0(grp_k2c_idx2sub_fu_647_sub_d0),
    .shape_address0(grp_k2c_idx2sub_fu_647_shape_address0),
    .shape_ce0(grp_k2c_idx2sub_fu_647_shape_ce0),
    .shape_q0(grp_k2c_idx2sub_fu_647_shape_q0),
    .ndim(grp_k2c_idx2sub_fu_647_ndim)
);

k2c_sub2idx grp_k2c_sub2idx_fu_658(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_k2c_sub2idx_fu_658_ap_start),
    .ap_done(grp_k2c_sub2idx_fu_658_ap_done),
    .ap_idle(grp_k2c_sub2idx_fu_658_ap_idle),
    .ap_ready(grp_k2c_sub2idx_fu_658_ap_ready),
    .sub_address0(grp_k2c_sub2idx_fu_658_sub_address0),
    .sub_ce0(grp_k2c_sub2idx_fu_658_sub_ce0),
    .sub_q0(grp_k2c_sub2idx_fu_658_sub_q0),
    .shape_address0(grp_k2c_sub2idx_fu_658_shape_address0),
    .shape_ce0(grp_k2c_sub2idx_fu_658_shape_ce0),
    .shape_q0(grp_k2c_sub2idx_fu_658_shape_q0),
    .ndim(grp_k2c_sub2idx_fu_658_ndim),
    .ap_return(grp_k2c_sub2idx_fu_658_ap_return)
);

face_classifier_cdEe #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
face_classifier_cdEe_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_29_reg_624),
    .din1(tmp_33_reg_1463),
    .ce(1'b1),
    .dout(grp_fu_666_p2)
);

face_classifier_ceOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
face_classifier_ceOg_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(fwork_load_reg_1453),
    .din1(fwork_load_2_reg_1458),
    .ce(1'b1),
    .dout(grp_fu_672_p2)
);

face_classifier_cfYi #(
    .ID( 1 ),
    .NUM_STAGE( 68 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
face_classifier_cfYi_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_753_ap_start),
    .done(grp_fu_753_ap_done),
    .din0(B_numel_read),
    .din1(B_shape_q0),
    .ce(1'b1),
    .dout(grp_fu_753_p2)
);

face_classifier_cvdy #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
face_classifier_cvdy_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_762_ap_start),
    .done(grp_fu_762_ap_done),
    .din0(grp_fu_762_p0),
    .din1(Ar_shape_q0),
    .ce(1'b1),
    .dout(grp_fu_762_p2)
);

face_classifier_chbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
face_classifier_chbi_U94(
    .din0(grp_fu_1056_p0),
    .din1(tmp_42_reg_1201),
    .din2(grp_fu_1056_p2),
    .dout(grp_fu_1056_p3)
);

face_classifier_cwdI #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
face_classifier_cwdI_U95(
    .din0(tmp_40_reg_1180),
    .din1(tmp_26_mid2_fu_1064_p1),
    .dout(tmp_26_mid2_fu_1064_p2)
);

face_classifier_cxdS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
face_classifier_cxdS_U96(
    .din0(tmp_49_fu_1028_p1),
    .din1(tmp_41_reg_1196),
    .din2(Ar_numel_read),
    .dout(grp_fu_1069_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state72) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state71)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state72))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state72);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state71)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state77) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state76)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state77))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state77);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if ((1'b1 == ap_CS_fsm_state76)) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_condition_pp3_exit_iter0_state80) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state79)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state80)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state80);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end else if ((1'b1 == ap_CS_fsm_state79)) begin
            ap_enable_reg_pp3_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state84) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state83)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp4_exit_iter0_state84)) begin
                ap_enable_reg_pp4_iter1 <= (1'b1 ^ ap_condition_pp4_exit_iter0_state84);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
        end else if ((1'b1 == ap_CS_fsm_state83)) begin
            ap_enable_reg_pp4_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp5_stage0_subdone) & (1'b1 == ap_condition_pp5_exit_iter0_state90) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
            ap_enable_reg_pp5_iter0 <= 1'b0;
        end else if (((grp_k2c_idx2sub_fu_647_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state89))) begin
            ap_enable_reg_pp5_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp5_exit_iter0_state90)) begin
                ap_enable_reg_pp5_iter1 <= (1'b1 ^ ap_condition_pp5_exit_iter0_state90);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp5_stage0_subdone)) begin
            ap_enable_reg_pp5_iter2 <= ap_enable_reg_pp5_iter1;
        end else if (((grp_k2c_idx2sub_fu_647_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state89))) begin
            ap_enable_reg_pp5_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp6_stage0_subdone) & (1'b1 == ap_condition_pp6_exit_iter0_state97) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
            ap_enable_reg_pp6_iter0 <= 1'b0;
        end else if (((grp_k2c_idx2sub_fu_647_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state96))) begin
            ap_enable_reg_pp6_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp6_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp6_exit_iter0_state97)) begin
                ap_enable_reg_pp6_iter1 <= (1'b1 ^ ap_condition_pp6_exit_iter0_state97);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp6_iter1 <= ap_enable_reg_pp6_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp6_stage0_subdone)) begin
            ap_enable_reg_pp6_iter2 <= ap_enable_reg_pp6_iter1;
        end else if (((grp_k2c_idx2sub_fu_647_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state96))) begin
            ap_enable_reg_pp6_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp7_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp7_stage0_subdone) & (1'b1 == ap_condition_pp7_exit_iter0_state103) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
            ap_enable_reg_pp7_iter0 <= 1'b0;
        end else if (((exitcond_flatten_fu_959_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state102))) begin
            ap_enable_reg_pp7_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp7_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp7_stage3_subdone) & (1'b1 == ap_condition_pp7_exit_iter0_state103) & (1'b1 == ap_CS_fsm_pp7_stage3))) begin
            ap_enable_reg_pp7_iter1 <= (1'b1 ^ ap_condition_pp7_exit_iter0_state103);
        end else if (((1'b0 == ap_block_pp7_stage3_subdone) & (1'b1 == ap_CS_fsm_pp7_stage3))) begin
            ap_enable_reg_pp7_iter1 <= ap_enable_reg_pp7_iter0;
        end else if (((exitcond_flatten_fu_959_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state102))) begin
            ap_enable_reg_pp7_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_k2c_idx2sub_fu_647_ap_start_reg <= 1'b0;
    end else begin
        if ((((exitcond4_fu_906_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state95)) | ((exitcond5_fu_874_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state88)))) begin
            grp_k2c_idx2sub_fu_647_ap_start_reg <= 1'b1;
        end else if ((grp_k2c_idx2sub_fu_647_ap_ready == 1'b1)) begin
            grp_k2c_idx2sub_fu_647_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_k2c_sub2idx_fu_658_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state93))) begin
            grp_k2c_sub2idx_fu_658_ap_start_reg <= 1'b1;
        end else if ((grp_k2c_sub2idx_fu_658_ap_ready == 1'b1)) begin
            grp_k2c_sub2idx_fu_658_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_732_p2 == 1'd0) & (exitcond15_fu_721_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        count_2_fu_118 <= count_7_fu_742_p2;
    end else if (((exitcond13_fu_685_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        count_2_fu_118 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_18_fu_696_p2 == 1'd0) & (exitcond13_fu_685_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        count_fu_82 <= count_6_fu_705_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        count_fu_82 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        i_10_reg_545 <= 12'd0;
    end else if (((grp_k2c_sub2idx_fu_658_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state94))) begin
        i_10_reg_545 <= i_35_reg_1318;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_874_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state88))) begin
        i_11_reg_567 <= 64'd0;
    end else if (((grp_k2c_sub2idx_fu_658_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state101))) begin
        i_11_reg_567 <= i_36_reg_1361;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond15_fu_721_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_1_reg_468 <= i_28_fu_726_p2;
    end else if (((exitcond13_fu_685_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_1_reg_468 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond14_fu_794_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_4_reg_480 <= i_30_fu_799_p2;
    end else if ((1'b1 == ap_CS_fsm_state71)) begin
        i_4_reg_480 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        i_5_reg_491 <= i_29_cast_reg_1211;
    end else if (((tmp_20_fu_810_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state75))) begin
        i_5_reg_491 <= i_31_fu_815_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        i_7_reg_500 <= 3'd1;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (tmp_21_fu_825_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        i_7_reg_500 <= i_32_fu_836_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        i_8_reg_523 <= 3'd0;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond12_fu_847_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        i_8_reg_523 <= i_33_fu_852_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        i_9_reg_534 <= 3'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (exitcond11_fu_863_p2 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        i_9_reg_534 <= i_34_fu_868_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond13_fu_685_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_reg_456 <= i_26_fu_690_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_reg_456 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state111)) begin
        i_s_reg_602 <= tmp_25_mid2_v_v_reg_1414;
    end else if (((exitcond4_fu_906_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state95))) begin
        i_s_reg_602 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state111)) begin
        indvar_flatten_reg_591 <= indvar_flatten_next_reg_1404;
    end else if (((exitcond4_fu_906_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state95))) begin
        indvar_flatten_reg_591 <= 128'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (exitcond10_fu_895_p2 == 1'd0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        j3_reg_556 <= j_8_fu_900_p2;
    end else if (((grp_k2c_idx2sub_fu_647_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state89))) begin
        j3_reg_556 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (exitcond9_fu_934_p2 == 1'd0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        j4_reg_580 <= j_9_fu_939_p2;
    end else if (((grp_k2c_idx2sub_fu_647_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state96))) begin
        j4_reg_580 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state111)) begin
        j9_reg_613 <= j_10_fu_1051_p2;
    end else if (((exitcond4_fu_906_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state95))) begin
        j9_reg_613 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        j_1_reg_511 <= 64'd0;
    end else if (((1'b0 == ap_block_pp2_stage0_11001) & (tmp_21_fu_825_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        j_1_reg_511 <= j_fu_830_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp7_stage0_11001) & (exitcond_reg_1434 == 1'd0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        k_reg_636 <= k_2_reg_1438;
    end else if (((exitcond_flatten_fu_959_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state102))) begin
        k_reg_636 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp7_stage3_11001) & (exitcond_reg_1434_pp7_iter1_reg == 1'd0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage3))) begin
        tmp_29_reg_624 <= grp_fu_666_p2;
    end else if (((exitcond_flatten_fu_959_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state102))) begin
        tmp_29_reg_624 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        Ar_numel_read_cast_reg_1125[11 : 0] <= Ar_numel_read_cast_fu_676_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        Ar_shape_load_reg_1174 <= Ar_shape_q0;
        tmp_40_reg_1180 <= tmp_40_fu_758_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_959_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state102))) begin
        C_array_addr_reg_1429 <= tmp_28_cast_fu_1013_p1;
        j9_mid2_reg_1409 <= j9_mid2_fu_975_p3;
        tmp_25_mid2_v_v_reg_1414 <= tmp_25_mid2_v_v_fu_989_p3;
        tmp_26_mid2_reg_1419 <= tmp_26_mid2_fu_1064_p2;
        tmp_46_reg_1424 <= tmp_46_fu_1005_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_906_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state95))) begin
        bound_reg_1366 <= bound_fu_923_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        exitcond10_reg_1334 <= exitcond10_fu_895_p2;
        exitcond10_reg_1334_pp5_iter1_reg <= exitcond10_reg_1334;
        j3_cast_reg_1329[2 : 0] <= j3_cast_fu_890_p1[2 : 0];
        j3_cast_reg_1329_pp5_iter1_reg[2 : 0] <= j3_cast_reg_1329[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        exitcond11_reg_1296 <= exitcond11_fu_863_p2;
        exitcond11_reg_1296_pp4_iter1_reg <= exitcond11_reg_1296;
        i_9_cast_reg_1291[2 : 0] <= i_9_cast_fu_858_p1[2 : 0];
        i_9_cast_reg_1291_pp4_iter1_reg[2 : 0] <= i_9_cast_reg_1291[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        exitcond12_reg_1272 <= exitcond12_fu_847_p2;
        exitcond12_reg_1272_pp3_iter1_reg <= exitcond12_reg_1272;
        i_8_cast_reg_1267[2 : 0] <= i_8_cast_fu_842_p1[2 : 0];
        i_8_cast_reg_1267_pp3_iter1_reg[2 : 0] <= i_8_cast_reg_1267[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond14_reg_1221 <= exitcond14_fu_794_p2;
        i_4_cast_reg_1216[2 : 0] <= i_4_cast_fu_789_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        exitcond9_reg_1376 <= exitcond9_fu_934_p2;
        exitcond9_reg_1376_pp6_iter1_reg <= exitcond9_reg_1376;
        j4_cast_reg_1371[2 : 0] <= j4_cast_fu_929_p1[2 : 0];
        j4_cast_reg_1371_pp6_iter1_reg[2 : 0] <= j4_cast_reg_1371[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp7_stage0_11001) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        exitcond_reg_1434 <= exitcond_fu_1017_p2;
        exitcond_reg_1434_pp7_iter1_reg <= exitcond_reg_1434;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        free_axesA_reg_1185 <= grp_fu_762_p2;
        free_axesB_reg_1190 <= grp_fu_753_p2;
        i_29_cast_reg_1211 <= i_29_cast_fu_783_p2;
        i_29_reg_1206 <= i_29_fu_778_p2;
        tmp_41_reg_1196 <= tmp_41_fu_767_p1;
        tmp_42_reg_1201 <= tmp_42_fu_771_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp7_stage1_11001) & (exitcond_reg_1434 == 1'd0) & (1'b1 == ap_CS_fsm_pp7_stage1) & (ap_enable_reg_pp7_iter0 == 1'b1))) begin
        fwork_load_2_reg_1458 <= fwork_q1;
        fwork_load_reg_1453 <= fwork_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_874_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state88))) begin
        i_10_cast6_reg_1323[11 : 0] <= i_10_cast6_fu_885_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state88)) begin
        i_35_reg_1318 <= i_35_fu_879_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        i_36_reg_1361 <= i_36_fu_911_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp2_stage0_11001) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        i_7_cast_reg_1243[2 : 0] <= i_7_cast_fu_821_p1[2 : 0];
        tmp_21_reg_1248 <= tmp_21_fu_825_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        indvar_flatten_next_reg_1404 <= indvar_flatten_next_fu_964_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp7_stage0_11001) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        k_2_reg_1438 <= k_2_fu_1022_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp7_stage3_11001) & (exitcond_reg_1434 == 1'd0) & (1'b1 == ap_CS_fsm_pp7_stage3))) begin
        tmp_33_reg_1463 <= grp_fu_672_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state93)) begin
        Ar_array_ce0 = 1'b1;
    end else begin
        Ar_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        Ar_shape_address0 = permA_q0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        Ar_shape_address0 = axesA_0_read;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        Ar_shape_address0 = grp_k2c_idx2sub_fu_647_shape_address0;
    end else begin
        Ar_shape_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        Ar_shape_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        Ar_shape_ce0 = grp_k2c_idx2sub_fu_647_shape_ce0;
    end else begin
        Ar_shape_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (ap_enable_reg_pp6_iter2 == 1'b1))) begin
        Asub_address0 = j4_cast_reg_1371_pp6_iter1_reg;
    end else if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        Asub_address0 = permA_q0;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        Asub_address0 = grp_k2c_sub2idx_fu_658_sub_address0;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        Asub_address0 = grp_k2c_idx2sub_fu_647_sub_address0;
    end else begin
        Asub_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter2 == 1'b1)) | ((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)))) begin
        Asub_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        Asub_ce0 = grp_k2c_sub2idx_fu_658_sub_ce0;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        Asub_ce0 = grp_k2c_idx2sub_fu_647_sub_ce0;
    end else begin
        Asub_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (ap_enable_reg_pp6_iter2 == 1'b1))) begin
        Asub_d0 = Bsub_q0;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        Asub_d0 = grp_k2c_idx2sub_fu_647_sub_d0;
    end else begin
        Asub_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0_11001) & (exitcond9_reg_1376_pp6_iter1_reg == 1'd0) & (ap_enable_reg_pp6_iter2 == 1'b1))) begin
        Asub_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        Asub_we0 = grp_k2c_idx2sub_fu_647_sub_we0;
    end else begin
        Asub_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state100)) begin
        B_array_ce0 = 1'b1;
    end else begin
        B_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        B_shape_address0 = permB_q0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        B_shape_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        B_shape_address0 = grp_k2c_idx2sub_fu_647_shape_address0;
    end else begin
        B_shape_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)))) begin
        B_shape_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        B_shape_ce0 = grp_k2c_idx2sub_fu_647_shape_ce0;
    end else begin
        B_shape_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        Bsub_address0 = permB_q0;
    end else if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter2 == 1'b1))) begin
        Bsub_address0 = j3_cast_reg_1329_pp5_iter1_reg;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        Bsub_address0 = grp_k2c_sub2idx_fu_658_sub_address0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        Bsub_address0 = grp_k2c_idx2sub_fu_647_sub_address0;
    end else begin
        Bsub_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter2 == 1'b1)))) begin
        Bsub_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        Bsub_ce0 = grp_k2c_sub2idx_fu_658_sub_ce0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        Bsub_ce0 = grp_k2c_idx2sub_fu_647_sub_ce0;
    end else begin
        Bsub_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter2 == 1'b1))) begin
        Bsub_d0 = Asub_q0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        Bsub_d0 = grp_k2c_idx2sub_fu_647_sub_d0;
    end else begin
        Bsub_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (exitcond10_reg_1334_pp5_iter1_reg == 1'd0) & (ap_enable_reg_pp5_iter2 == 1'b1))) begin
        Bsub_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        Bsub_we0 = grp_k2c_idx2sub_fu_647_sub_we0;
    end else begin
        Bsub_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage3) & (1'b0 == ap_block_pp7_stage3))) begin
        C_array_address0 = C_array_addr_reg_1429;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        C_array_address0 = tmp_28_cast_fu_1013_p1;
    end else begin
        C_array_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state102) | ((1'b0 == ap_block_pp7_stage3_11001) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage3)))) begin
        C_array_ce0 = 1'b1;
    end else begin
        C_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage3) & (1'b0 == ap_block_pp7_stage3))) begin
        C_array_d0 = grp_fu_666_p2;
    end else if ((1'b1 == ap_CS_fsm_state102)) begin
        C_array_d0 = 32'd0;
    end else begin
        C_array_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp7_stage3_11001) & (exitcond_reg_1434_pp7_iter1_reg == 1'd0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage3)) | ((exitcond_flatten_fu_959_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state102)))) begin
        C_array_we0 = 1'b1;
    end else begin
        C_array_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond14_fu_794_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state72 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state72 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_21_fu_825_p2 == 1'd0)) begin
        ap_condition_pp2_exit_iter0_state77 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state77 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond12_fu_847_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state80 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state80 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond11_fu_863_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state84 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state84 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond10_fu_895_p2 == 1'd1)) begin
        ap_condition_pp5_exit_iter0_state90 = 1'b1;
    end else begin
        ap_condition_pp5_exit_iter0_state90 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond9_fu_934_p2 == 1'd1)) begin
        ap_condition_pp6_exit_iter0_state97 = 1'b1;
    end else begin
        ap_condition_pp6_exit_iter0_state97 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond_fu_1017_p2 == 1'd1)) begin
        ap_condition_pp7_exit_iter0_state103 = 1'b1;
    end else begin
        ap_condition_pp7_exit_iter0_state103 = 1'b0;
    end
end

always @ (*) begin
    if ((((exitcond_flatten_fu_959_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state102)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter2 == 1'b0) & (ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter2 == 1'b0) & (ap_enable_reg_pp5_iter1 == 1'b0) & (ap_enable_reg_pp5_iter0 == 1'b0))) begin
        ap_idle_pp5 = 1'b1;
    end else begin
        ap_idle_pp5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter2 == 1'b0) & (ap_enable_reg_pp6_iter1 == 1'b0) & (ap_enable_reg_pp6_iter0 == 1'b0))) begin
        ap_idle_pp6 = 1'b1;
    end else begin
        ap_idle_pp6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter1 == 1'b0) & (ap_enable_reg_pp7_iter0 == 1'b0))) begin
        ap_idle_pp7 = 1'b1;
    end else begin
        ap_idle_pp7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp7_stage0) & (exitcond_reg_1434 == 1'd0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        ap_phi_mux_k_phi_fu_640_p4 = k_2_reg_1438;
    end else begin
        ap_phi_mux_k_phi_fu_640_p4 = k_reg_636;
    end
end

always @ (*) begin
    if (((exitcond_flatten_fu_959_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state102))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        freeA_address0 = i_4_cast_fu_789_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        freeA_address0 = count_fu_82;
    end else begin
        freeA_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        freeA_ce0 = 1'b1;
    end else begin
        freeA_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_18_fu_696_p2 == 1'd0) & (exitcond13_fu_685_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        freeA_we0 = 1'b1;
    end else begin
        freeA_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        freeB_address0 = j_1_reg_511;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        freeB_address0 = count_2_fu_118;
    end else begin
        freeB_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        freeB_ce0 = 1'b1;
    end else begin
        freeB_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_732_p2 == 1'd0) & (exitcond15_fu_721_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        freeB_we0 = 1'b1;
    end else begin
        freeB_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp7_stage0) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        fwork_address0 = sum_cast_fu_1037_p1;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        fwork_address0 = sum9_cast_fu_954_p1;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        fwork_address0 = grp_k2c_sub2idx_fu_658_ap_return;
    end else begin
        fwork_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((grp_k2c_sub2idx_fu_658_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state101)) | ((grp_k2c_sub2idx_fu_658_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state94)) | ((1'b0 == ap_block_pp7_stage0_11001) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0)))) begin
        fwork_ce0 = 1'b1;
    end else begin
        fwork_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp7_stage0_11001) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0))) begin
        fwork_ce1 = 1'b1;
    end else begin
        fwork_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        fwork_d0 = B_array_q0;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        fwork_d0 = Ar_array_q0;
    end else begin
        fwork_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((grp_k2c_sub2idx_fu_658_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state101)) | ((grp_k2c_sub2idx_fu_658_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state94)))) begin
        fwork_we0 = 1'b1;
    end else begin
        fwork_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_753_ap_start = 1'b1;
    end else begin
        grp_fu_753_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        grp_fu_762_ap_start = 1'b1;
    end else begin
        grp_fu_762_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        grp_k2c_idx2sub_fu_647_idx = i_11_reg_567;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        grp_k2c_idx2sub_fu_647_idx = i_10_cast6_reg_1323;
    end else begin
        grp_k2c_idx2sub_fu_647_idx = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        grp_k2c_idx2sub_fu_647_ndim = B_ndim_read;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        grp_k2c_idx2sub_fu_647_ndim = Ar_ndim_read;
    end else begin
        grp_k2c_idx2sub_fu_647_ndim = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        grp_k2c_idx2sub_fu_647_shape_q0 = B_shape_q0;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        grp_k2c_idx2sub_fu_647_shape_q0 = Ar_shape_q0;
    end else begin
        grp_k2c_idx2sub_fu_647_shape_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        grp_k2c_sub2idx_fu_658_ndim = B_ndim_read;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        grp_k2c_sub2idx_fu_658_ndim = Ar_ndim_read;
    end else begin
        grp_k2c_sub2idx_fu_658_ndim = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        grp_k2c_sub2idx_fu_658_shape_q0 = newshpB_q0;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        grp_k2c_sub2idx_fu_658_shape_q0 = newshpA_q0;
    end else begin
        grp_k2c_sub2idx_fu_658_shape_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state101)) begin
        grp_k2c_sub2idx_fu_658_sub_q0 = Asub_q0;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        grp_k2c_sub2idx_fu_658_sub_q0 = Bsub_q0;
    end else begin
        grp_k2c_sub2idx_fu_658_sub_q0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        newshpA_address0 = i_8_cast_reg_1267_pp3_iter1_reg;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        newshpA_address0 = grp_k2c_sub2idx_fu_658_shape_address0;
    end else begin
        newshpA_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        newshpA_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state94)) begin
        newshpA_ce0 = grp_k2c_sub2idx_fu_658_shape_ce0;
    end else begin
        newshpA_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (exitcond12_reg_1272_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1))) begin
        newshpA_we0 = 1'b1;
    end else begin
        newshpA_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        newshpB_address0 = i_9_cast_reg_1291_pp4_iter1_reg;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        newshpB_address0 = grp_k2c_sub2idx_fu_658_shape_address0;
    end else begin
        newshpB_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        newshpB_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state101)) begin
        newshpB_ce0 = grp_k2c_sub2idx_fu_658_shape_ce0;
    end else begin
        newshpB_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (exitcond11_reg_1296_pp4_iter1_reg == 1'd0) & (ap_enable_reg_pp4_iter2 == 1'b1))) begin
        newshpB_we0 = 1'b1;
    end else begin
        newshpB_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp5_stage0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        permA_address0 = j3_cast_fu_890_p1;
    end else if (((1'b0 == ap_block_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        permA_address0 = i_8_cast_fu_842_p1;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        permA_address0 = i_5_cast_fu_805_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        permA_address0 = i_4_cast_reg_1216;
    end else begin
        permA_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | ((1'b0 == ap_block_pp5_stage0_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        permA_ce0 = 1'b1;
    end else begin
        permA_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        permA_d0 = axesA_0_read;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        permA_d0 = freeA_q0;
    end else begin
        permA_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_20_fu_810_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state75)) | ((exitcond14_reg_1221 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        permA_we0 = 1'b1;
    end else begin
        permA_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0))) begin
        permB_address0 = j4_cast_fu_929_p1;
    end else if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        permB_address0 = i_9_cast_fu_858_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        permB_address0 = i_7_cast_reg_1243;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        permB_address0 = 64'd0;
    end else begin
        permB_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | ((1'b0 == ap_block_pp6_stage0_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage0)) | ((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        permB_ce0 = 1'b1;
    end else begin
        permB_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        permB_d0 = freeB_q0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        permB_d0 = 64'd0;
    end else begin
        permB_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | ((1'b0 == ap_block_pp2_stage0_11001) & (tmp_21_reg_1248 == 1'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        permB_we0 = 1'b1;
    end else begin
        permB_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond13_fu_685_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((exitcond15_fu_721_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond14_fu_794_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond14_fu_794_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            if (((tmp_20_fu_810_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state75))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((1'b0 == ap_block_pp2_stage0_subdone) & (tmp_21_fu_825_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (tmp_21_fu_825_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (exitcond12_fu_847_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1)) & ~((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter2 == 1'b1)) | ((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (exitcond12_fu_847_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if ((~((ap_enable_reg_pp4_iter1 == 1'b0) & (1'b0 == ap_block_pp4_stage0_subdone) & (exitcond11_fu_863_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1)) & ~((ap_enable_reg_pp4_iter1 == 1'b0) & (1'b0 == ap_block_pp4_stage0_subdone) & (ap_enable_reg_pp4_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if ((((ap_enable_reg_pp4_iter1 == 1'b0) & (1'b0 == ap_block_pp4_stage0_subdone) & (ap_enable_reg_pp4_iter2 == 1'b1)) | ((ap_enable_reg_pp4_iter1 == 1'b0) & (1'b0 == ap_block_pp4_stage0_subdone) & (exitcond11_fu_863_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            if (((exitcond5_fu_874_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state88))) begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end
        end
        ap_ST_fsm_state89 : begin
            if (((grp_k2c_idx2sub_fu_647_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state89))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end
        end
        ap_ST_fsm_pp5_stage0 : begin
            if ((~((ap_enable_reg_pp5_iter1 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone) & (exitcond10_fu_895_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1)) & ~((ap_enable_reg_pp5_iter1 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone) & (ap_enable_reg_pp5_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else if ((((ap_enable_reg_pp5_iter1 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone) & (ap_enable_reg_pp5_iter2 == 1'b1)) | ((ap_enable_reg_pp5_iter1 == 1'b0) & (1'b0 == ap_block_pp5_stage0_subdone) & (exitcond10_fu_895_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state93;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            if (((grp_k2c_sub2idx_fu_658_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state94))) begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state94;
            end
        end
        ap_ST_fsm_state95 : begin
            if (((exitcond4_fu_906_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state95))) begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state96;
            end
        end
        ap_ST_fsm_state96 : begin
            if (((grp_k2c_idx2sub_fu_647_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state96))) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state96;
            end
        end
        ap_ST_fsm_pp6_stage0 : begin
            if ((~((ap_enable_reg_pp6_iter1 == 1'b0) & (1'b0 == ap_block_pp6_stage0_subdone) & (exitcond9_fu_934_p2 == 1'd1) & (ap_enable_reg_pp6_iter0 == 1'b1)) & ~((ap_enable_reg_pp6_iter1 == 1'b0) & (1'b0 == ap_block_pp6_stage0_subdone) & (ap_enable_reg_pp6_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end else if ((((ap_enable_reg_pp6_iter1 == 1'b0) & (1'b0 == ap_block_pp6_stage0_subdone) & (ap_enable_reg_pp6_iter2 == 1'b1)) | ((ap_enable_reg_pp6_iter1 == 1'b0) & (1'b0 == ap_block_pp6_stage0_subdone) & (exitcond9_fu_934_p2 == 1'd1) & (ap_enable_reg_pp6_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state100;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            if (((grp_k2c_sub2idx_fu_658_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state101))) begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end
        end
        ap_ST_fsm_state102 : begin
            if (((exitcond_flatten_fu_959_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state102))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage0;
            end
        end
        ap_ST_fsm_pp7_stage0 : begin
            if ((~((1'b0 == ap_block_pp7_stage0_subdone) & (ap_enable_reg_pp7_iter1 == 1'b0) & (exitcond_fu_1017_p2 == 1'd1) & (ap_enable_reg_pp7_iter0 == 1'b1)) & (1'b0 == ap_block_pp7_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage1;
            end else if (((1'b0 == ap_block_pp7_stage0_subdone) & (ap_enable_reg_pp7_iter1 == 1'b0) & (exitcond_fu_1017_p2 == 1'd1) & (ap_enable_reg_pp7_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state111;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage0;
            end
        end
        ap_ST_fsm_pp7_stage1 : begin
            if ((1'b0 == ap_block_pp7_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage1;
            end
        end
        ap_ST_fsm_pp7_stage2 : begin
            if ((1'b0 == ap_block_pp7_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage2;
            end
        end
        ap_ST_fsm_pp7_stage3 : begin
            if ((~((1'b0 == ap_block_pp7_stage3_subdone) & (ap_enable_reg_pp7_iter0 == 1'b0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage3)) & (1'b0 == ap_block_pp7_stage3_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage0;
            end else if (((1'b0 == ap_block_pp7_stage3_subdone) & (ap_enable_reg_pp7_iter0 == 1'b0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage3))) begin
                ap_NS_fsm = ap_ST_fsm_state111;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage3;
            end
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Ar_array_address0 = i_10_cast6_reg_1323;

assign Ar_numel_read_cast_fu_676_p1 = Ar_numel_read;

assign B_array_address0 = i_11_reg_567;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_pp5_stage0 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_pp6_stage0 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_pp7_stage0 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_pp7_stage1 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_pp7_stage2 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_pp7_stage3 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd87];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state103_pp7_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp7_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp7_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp7_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp7_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp7_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp7_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state110_pp7_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp4_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp5_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp5_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp5_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp6_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp6_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp6_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_enable_pp5 = (ap_idle_pp5 ^ 1'b1);

assign ap_enable_pp6 = (ap_idle_pp6 ^ 1'b1);

assign ap_enable_pp7 = (ap_idle_pp7 ^ 1'b1);

assign bound_fu_923_p0 = bound_fu_923_p00;

assign bound_fu_923_p00 = free_axesB_reg_1190;

assign bound_fu_923_p1 = bound_fu_923_p10;

assign bound_fu_923_p10 = free_axesA_reg_1185;

assign bound_fu_923_p2 = (bound_fu_923_p0 * bound_fu_923_p1);

assign count_6_fu_705_p2 = (count_fu_82 + 64'd1);

assign count_7_fu_742_p2 = (count_2_fu_118 + 64'd1);

assign exitcond10_fu_895_p2 = ((j3_cast_fu_890_p1 == Ar_ndim_read) ? 1'b1 : 1'b0);

assign exitcond11_fu_863_p2 = ((i_9_cast_fu_858_p1 == B_ndim_read) ? 1'b1 : 1'b0);

assign exitcond12_fu_847_p2 = ((i_8_cast_fu_842_p1 == Ar_ndim_read) ? 1'b1 : 1'b0);

assign exitcond13_fu_685_p2 = ((i_reg_456 == Ar_ndim_read) ? 1'b1 : 1'b0);

assign exitcond14_fu_794_p2 = ((i_4_cast_fu_789_p1 == i_29_reg_1206) ? 1'b1 : 1'b0);

assign exitcond15_fu_721_p2 = ((i_1_reg_468 == B_ndim_read) ? 1'b1 : 1'b0);

assign exitcond4_fu_906_p2 = ((i_11_reg_567 == B_numel_read) ? 1'b1 : 1'b0);

assign exitcond5_fu_874_p2 = ((i_10_reg_545 == Ar_numel_read) ? 1'b1 : 1'b0);

assign exitcond9_fu_934_p2 = ((j4_cast_fu_929_p1 == B_ndim_read) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_959_p2 = ((indvar_flatten_reg_591 == bound_reg_1366) ? 1'b1 : 1'b0);

assign exitcond_fu_1017_p2 = ((ap_phi_mux_k_phi_fu_640_p4 == Ar_shape_load_reg_1174) ? 1'b1 : 1'b0);

assign fwork_address1 = sum3_cast_fu_1046_p1;

assign grp_fu_1056_p0 = tmp_25_mid2_v_v_fu_989_p3[12:0];

assign grp_fu_1056_p2 = j9_mid2_fu_975_p3[12:0];

assign grp_fu_762_p0 = Ar_numel_read_cast_reg_1125;

assign grp_k2c_idx2sub_fu_647_ap_start = grp_k2c_idx2sub_fu_647_ap_start_reg;

assign grp_k2c_sub2idx_fu_658_ap_start = grp_k2c_sub2idx_fu_658_ap_start_reg;

assign i_10_cast6_fu_885_p1 = i_10_reg_545;

assign i_26_fu_690_p2 = (i_reg_456 + 64'd1);

assign i_28_fu_726_p2 = (i_1_reg_468 + 64'd1);

assign i_29_cast_fu_783_p2 = ($signed(3'd7) + $signed(tmp_43_fu_775_p1));

assign i_29_fu_778_p2 = ($signed(64'd18446744073709551615) + $signed(Ar_ndim_read));

assign i_30_fu_799_p2 = (i_4_reg_480 + 3'd1);

assign i_31_fu_815_p2 = (i_5_reg_491 + 3'd1);

assign i_32_fu_836_p2 = (i_7_reg_500 + 3'd1);

assign i_33_fu_852_p2 = (i_8_reg_523 + 3'd1);

assign i_34_fu_868_p2 = (i_9_reg_534 + 3'd1);

assign i_35_fu_879_p2 = (i_10_reg_545 + 12'd1);

assign i_36_fu_911_p2 = (i_11_reg_567 + 64'd1);

assign i_37_fu_983_p2 = (64'd1 + i_s_reg_602);

assign i_4_cast_fu_789_p1 = i_4_reg_480;

assign i_5_cast_fu_805_p1 = i_5_reg_491;

assign i_7_cast_fu_821_p1 = i_7_reg_500;

assign i_8_cast_fu_842_p1 = i_8_reg_523;

assign i_9_cast_fu_858_p1 = i_9_reg_534;

assign indvar_flatten_next_fu_964_p2 = (indvar_flatten_reg_591 + 128'd1);

assign j3_cast_fu_890_p1 = j3_reg_556;

assign j4_cast_fu_929_p1 = j4_reg_580;

assign j9_mid2_fu_975_p3 = ((tmp_37_fu_970_p2[0:0] === 1'b1) ? j9_reg_613 : 64'd0);

assign j_10_fu_1051_p2 = (j9_mid2_reg_1409 + 64'd1);

assign j_8_fu_900_p2 = (j3_reg_556 + 3'd1);

assign j_9_fu_939_p2 = (j4_reg_580 + 3'd1);

assign j_fu_830_p2 = (j_1_reg_511 + 64'd1);

assign k_2_fu_1022_p2 = (ap_phi_mux_k_phi_fu_640_p4 + 64'd1);

assign sum3_cast_fu_1046_p1 = sum3_fu_1042_p2;

assign sum3_fu_1042_p2 = ($signed(grp_fu_1069_p3) + $signed(tmp_46_reg_1424));

assign sum9_cast_fu_954_p1 = sum9_fu_949_p2;

assign sum9_fu_949_p2 = (tmp_48_fu_945_p1 + Ar_numel_read);

assign sum_cast_fu_1037_p1 = sum_fu_1032_p2;

assign sum_fu_1032_p2 = ($signed(tmp_49_fu_1028_p1) + $signed(tmp_26_mid2_reg_1419));

assign tmp_18_fu_696_p2 = ((i_reg_456 == axesA_0_read) ? 1'b1 : 1'b0);

assign tmp_20_fu_810_p2 = ((i_5_cast_fu_805_p1 < Ar_ndim_read) ? 1'b1 : 1'b0);

assign tmp_21_fu_825_p2 = ((i_7_cast_fu_821_p1 < B_ndim_read) ? 1'b1 : 1'b0);

assign tmp_25_mid2_v_v_fu_989_p3 = ((tmp_37_fu_970_p2[0:0] === 1'b1) ? i_s_reg_602 : i_37_fu_983_p2);

assign tmp_26_mid2_fu_1064_p1 = tmp_25_mid2_v_v_fu_989_p3[11:0];

assign tmp_28_cast_fu_1013_p1 = $unsigned(grp_fu_1056_p3);

assign tmp_37_fu_970_p2 = ((j9_reg_613 < free_axesB_reg_1190) ? 1'b1 : 1'b0);

assign tmp_40_fu_758_p1 = Ar_shape_q0[11:0];

assign tmp_41_fu_767_p1 = grp_fu_753_p2[11:0];

assign tmp_42_fu_771_p1 = grp_fu_753_p2[12:0];

assign tmp_43_fu_775_p1 = Ar_ndim_read[2:0];

assign tmp_46_fu_1005_p1 = j9_mid2_fu_975_p3[11:0];

assign tmp_48_fu_945_p1 = grp_k2c_sub2idx_fu_658_ap_return[11:0];

assign tmp_49_fu_1028_p1 = ap_phi_mux_k_phi_fu_640_p4[11:0];

assign tmp_fu_732_p2 = ((i_1_reg_468 == 64'd0) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    Ar_numel_read_cast_reg_1125[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    i_4_cast_reg_1216[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    i_7_cast_reg_1243[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    i_8_cast_reg_1267[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    i_8_cast_reg_1267_pp3_iter1_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    i_9_cast_reg_1291[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    i_9_cast_reg_1291_pp4_iter1_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    i_10_cast6_reg_1323[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    j3_cast_reg_1329[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    j3_cast_reg_1329_pp5_iter1_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    j4_cast_reg_1371[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    j4_cast_reg_1371_pp6_iter1_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
end

endmodule //k2c_dot
