#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar  4 17:39:00 2020
# Process ID: 10104
# Current directory: /media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.runs/synth_2
# Command line: vivado -log AluN.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AluN.tcl
# Log file: /media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.runs/synth_2/AluN.vds
# Journal file: /media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.runs/synth_2/vivado.jou
#-----------------------------------------------------------
source AluN.tcl -notrace
Command: synth_design -top AluN -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10225 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.086 ; gain = 201.715 ; free physical = 4416 ; free virtual = 8973
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AluN' [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/sources_1/new/AluN.vhd:14]
	Parameter m bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alu1' declared at '/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/sources_1/new/AluN.vhd:28]
INFO: [Synth 8-638] synthesizing module 'alu1' [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/alu1/alu1.srcs/sources_1/new/alu1.vhd:11]
INFO: [Synth 8-3491] module 'sumador' declared at '/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/sources_1/imports/new/sumador.vhd:6' bound to instance 'sumador1' of component 'sumador' [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/alu1/alu1.srcs/sources_1/new/alu1.vhd:30]
INFO: [Synth 8-638] synthesizing module 'sumador' [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/sources_1/imports/new/sumador.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'sumador' (1#1) [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/sources_1/imports/new/sumador.vhd:12]
WARNING: [Synth 8-614] signal 'auxc' is read in the process but is not in the sensitivity list [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/alu1/alu1.srcs/sources_1/new/alu1.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'alu1' (2#1) [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/alu1/alu1.srcs/sources_1/new/alu1.vhd:11]
INFO: [Synth 8-3491] module 'alu1' declared at '/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/sources_1/new/AluN.vhd:28]
INFO: [Synth 8-3491] module 'alu1' declared at '/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/sources_1/new/AluN.vhd:28]
INFO: [Synth 8-3491] module 'alu1' declared at '/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/alu1/alu1.srcs/sources_1/new/alu1.vhd:4' bound to instance 'bitA' of component 'alu1' [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/sources_1/new/AluN.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'AluN' (3#1) [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/sources_1/new/AluN.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2055.836 ; gain = 263.465 ; free physical = 4401 ; free virtual = 8977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2055.836 ; gain = 263.465 ; free physical = 4379 ; free virtual = 8951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2055.836 ; gain = 263.465 ; free physical = 4379 ; free virtual = 8951
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2055.836 ; gain = 0.000 ; free physical = 4372 ; free virtual = 8944
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/constrs_1/new/PinesAlu.xdc]
Finished Parsing XDC File [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/constrs_1/new/PinesAlu.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.srcs/constrs_1/new/PinesAlu.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AluN_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AluN_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.570 ; gain = 0.000 ; free physical = 4284 ; free virtual = 8855
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2189.570 ; gain = 0.000 ; free physical = 4284 ; free virtual = 8855
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2189.570 ; gain = 397.199 ; free physical = 4275 ; free virtual = 8876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2189.570 ; gain = 397.199 ; free physical = 4274 ; free virtual = 8875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2189.570 ; gain = 397.199 ; free physical = 4274 ; free virtual = 8875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2189.570 ; gain = 397.199 ; free physical = 4248 ; free virtual = 8859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 13    
+---Muxes : 
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AluN 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sumador 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module alu1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2189.570 ; gain = 397.199 ; free physical = 4229 ; free virtual = 8847
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2189.570 ; gain = 397.199 ; free physical = 4133 ; free virtual = 8749
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2189.570 ; gain = 397.199 ; free physical = 4133 ; free virtual = 8749
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2189.570 ; gain = 397.199 ; free physical = 4131 ; free virtual = 8747
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 2189.570 ; gain = 397.199 ; free physical = 4111 ; free virtual = 8760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 2189.570 ; gain = 397.199 ; free physical = 4111 ; free virtual = 8760
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 2189.570 ; gain = 397.199 ; free physical = 4111 ; free virtual = 8760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 2189.570 ; gain = 397.199 ; free physical = 4111 ; free virtual = 8760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 2189.570 ; gain = 397.199 ; free physical = 4111 ; free virtual = 8760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 2189.570 ; gain = 397.199 ; free physical = 4111 ; free virtual = 8760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     6|
|2     |LUT4 |     1|
|3     |LUT6 |     9|
|4     |IBUF |    12|
|5     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    36|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 2189.570 ; gain = 397.199 ; free physical = 4111 ; free virtual = 8760
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2189.570 ; gain = 263.465 ; free physical = 4164 ; free virtual = 8814
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 2189.578 ; gain = 397.199 ; free physical = 4164 ; free virtual = 8814
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.578 ; gain = 0.000 ; free physical = 4239 ; free virtual = 8882
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.578 ; gain = 0.000 ; free physical = 4192 ; free virtual = 8827
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 2189.578 ; gain = 661.156 ; free physical = 4325 ; free virtual = 8960
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2189.578 ; gain = 0.000 ; free physical = 4325 ; free virtual = 8960
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/media/d3vcr4ck/externData/materias-Sem20_2/arquitecturaDeComputadoras/practica3/AluN/AluN.runs/synth_2/AluN.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file AluN_utilization_synth.rpt -pb AluN_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar  4 17:40:01 2020...
