<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: SPD3_BASE_SECTION Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SPD3_BASE_SECTION Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ae40b39604ec8355a2576db7ebce6fb90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___d_e_v_i_c_e___d_e_s_c_r_i_p_t_i_o_n___s_t_r_u_c_t.html">SPD3_DEVICE_DESCRIPTION_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#ae40b39604ec8355a2576db7ebce6fb90">Description</a></td></tr>
<tr class="memdesc:ae40b39604ec8355a2576db7ebce6fb90"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 Number of Serial PD Bytes Written / SPD Device Size / CRC Coverage 1, 2  <a href="#ae40b39604ec8355a2576db7ebce6fb90">More...</a><br/></td></tr>
<tr class="separator:ae40b39604ec8355a2576db7ebce6fb90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc056bd5ee3c4afc4121cd781010f6f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___r_e_v_i_s_i_o_n___s_t_r_u_c_t.html">SPD3_REVISION_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#acc056bd5ee3c4afc4121cd781010f6f4">Revision</a></td></tr>
<tr class="memdesc:acc056bd5ee3c4afc4121cd781010f6f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 SPD Revision  <a href="#acc056bd5ee3c4afc4121cd781010f6f4">More...</a><br/></td></tr>
<tr class="separator:acc056bd5ee3c4afc4121cd781010f6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3a479b5bed8ddb29b1a17fdbdb7c338"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___d_r_a_m___d_e_v_i_c_e___t_y_p_e___s_t_r_u_c_t.html">SPD3_DRAM_DEVICE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#aa3a479b5bed8ddb29b1a17fdbdb7c338">DramDeviceType</a></td></tr>
<tr class="memdesc:aa3a479b5bed8ddb29b1a17fdbdb7c338"><td class="mdescLeft">&#160;</td><td class="mdescRight">2 DRAM Device Type  <a href="#aa3a479b5bed8ddb29b1a17fdbdb7c338">More...</a><br/></td></tr>
<tr class="separator:aa3a479b5bed8ddb29b1a17fdbdb7c338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf58a38eebfd72c447b6c03b3154a45c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___m_o_d_u_l_e___t_y_p_e___s_t_r_u_c_t.html">SPD3_MODULE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#adf58a38eebfd72c447b6c03b3154a45c">ModuleType</a></td></tr>
<tr class="memdesc:adf58a38eebfd72c447b6c03b3154a45c"><td class="mdescLeft">&#160;</td><td class="mdescRight">3 Module Type  <a href="#adf58a38eebfd72c447b6c03b3154a45c">More...</a><br/></td></tr>
<tr class="separator:adf58a38eebfd72c447b6c03b3154a45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a572e1327c2bb3974cf45874d6c70192f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___s_d_r_a_m___d_e_n_s_i_t_y___b_a_n_k_s___s_t_r_u_c_t.html">SPD3_SDRAM_DENSITY_BANKS_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#a572e1327c2bb3974cf45874d6c70192f">SdramDensityAndBanks</a></td></tr>
<tr class="memdesc:a572e1327c2bb3974cf45874d6c70192f"><td class="mdescLeft">&#160;</td><td class="mdescRight">4 SDRAM Density and Banks  <a href="#a572e1327c2bb3974cf45874d6c70192f">More...</a><br/></td></tr>
<tr class="separator:a572e1327c2bb3974cf45874d6c70192f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac840602a177d6de62847c5fa8d6c4a24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___s_d_r_a_m___a_d_d_r_e_s_s_i_n_g___s_t_r_u_c_t.html">SPD3_SDRAM_ADDRESSING_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#ac840602a177d6de62847c5fa8d6c4a24">SdramAddressing</a></td></tr>
<tr class="memdesc:ac840602a177d6de62847c5fa8d6c4a24"><td class="mdescLeft">&#160;</td><td class="mdescRight">5 SDRAM Addressing  <a href="#ac840602a177d6de62847c5fa8d6c4a24">More...</a><br/></td></tr>
<tr class="separator:ac840602a177d6de62847c5fa8d6c4a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0d31066517243fe2aa162868f2e5871"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___m_o_d_u_l_e___n_o_m_i_n_a_l___v_o_l_t_a_g_e___s_t_r_u_c_t.html">SPD3_MODULE_NOMINAL_VOLTAGE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#aa0d31066517243fe2aa162868f2e5871">ModuleNominalVoltage</a></td></tr>
<tr class="memdesc:aa0d31066517243fe2aa162868f2e5871"><td class="mdescLeft">&#160;</td><td class="mdescRight">6 Module Nominal Voltage, VDD  <a href="#aa0d31066517243fe2aa162868f2e5871">More...</a><br/></td></tr>
<tr class="separator:aa0d31066517243fe2aa162868f2e5871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1612c7d4e6f5e3f1e86e4fff8998d7cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___m_o_d_u_l_e___o_r_g_a_n_i_z_a_t_i_o_n___s_t_r_u_c_t.html">SPD3_MODULE_ORGANIZATION_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#a1612c7d4e6f5e3f1e86e4fff8998d7cc">ModuleOrganization</a></td></tr>
<tr class="memdesc:a1612c7d4e6f5e3f1e86e4fff8998d7cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">7 Module Organization  <a href="#a1612c7d4e6f5e3f1e86e4fff8998d7cc">More...</a><br/></td></tr>
<tr class="separator:a1612c7d4e6f5e3f1e86e4fff8998d7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a341180a8ce3c0b31948adc788039fdcc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___m_o_d_u_l_e___m_e_m_o_r_y___b_u_s___w_i_d_t_h___s_t_r_u_c_t.html">SPD3_MODULE_MEMORY_BUS_WIDTH_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#a341180a8ce3c0b31948adc788039fdcc">ModuleMemoryBusWidth</a></td></tr>
<tr class="memdesc:a341180a8ce3c0b31948adc788039fdcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 Module Memory Bus Width  <a href="#a341180a8ce3c0b31948adc788039fdcc">More...</a><br/></td></tr>
<tr class="separator:a341180a8ce3c0b31948adc788039fdcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad20e5917fc67eb129bc66d374b06bba7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___f_i_n_e___t_i_m_e_b_a_s_e___s_t_r_u_c_t.html">SPD3_FINE_TIMEBASE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#ad20e5917fc67eb129bc66d374b06bba7">FineTimebase</a></td></tr>
<tr class="memdesc:ad20e5917fc67eb129bc66d374b06bba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">9 Fine Timebase (FTB) Dividend / Divisor  <a href="#ad20e5917fc67eb129bc66d374b06bba7">More...</a><br/></td></tr>
<tr class="separator:ad20e5917fc67eb129bc66d374b06bba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af79aa74446876249d92e4d69729c3850"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_s_p_d3___m_e_d_i_u_m___t_i_m_e_b_a_s_e.html">SPD3_MEDIUM_TIMEBASE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#af79aa74446876249d92e4d69729c3850">MediumTimebase</a></td></tr>
<tr class="memdesc:af79aa74446876249d92e4d69729c3850"><td class="mdescLeft">&#160;</td><td class="mdescRight">10-11 Medium Timebase (MTB) Dividend  <a href="#af79aa74446876249d92e4d69729c3850">More...</a><br/></td></tr>
<tr class="separator:af79aa74446876249d92e4d69729c3850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2be67b3cd939ac040a2db5ef1fe02f8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___t_c_k___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TCK_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#a2be67b3cd939ac040a2db5ef1fe02f8b">tCKmin</a></td></tr>
<tr class="memdesc:a2be67b3cd939ac040a2db5ef1fe02f8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">12 SDRAM Minimum Cycle Time (tCKmin)  <a href="#a2be67b3cd939ac040a2db5ef1fe02f8b">More...</a><br/></td></tr>
<tr class="separator:a2be67b3cd939ac040a2db5ef1fe02f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac88157b3b9228dedccb0678171eab72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#aac88157b3b9228dedccb0678171eab72">Reserved0</a></td></tr>
<tr class="memdesc:aac88157b3b9228dedccb0678171eab72"><td class="mdescLeft">&#160;</td><td class="mdescRight">13 Reserved  <a href="#aac88157b3b9228dedccb0678171eab72">More...</a><br/></td></tr>
<tr class="separator:aac88157b3b9228dedccb0678171eab72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac51f194fcd10c96656bcfe61ba58018e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___c_a_s___l_a_t_e_n_c_i_e_s___s_u_p_p_o_r_t_e_d___s_t_r_u_c_t.html">SPD3_CAS_LATENCIES_SUPPORTED_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#ac51f194fcd10c96656bcfe61ba58018e">CasLatencies</a></td></tr>
<tr class="memdesc:ac51f194fcd10c96656bcfe61ba58018e"><td class="mdescLeft">&#160;</td><td class="mdescRight">14-15 CAS Latencies Supported  <a href="#ac51f194fcd10c96656bcfe61ba58018e">More...</a><br/></td></tr>
<tr class="separator:ac51f194fcd10c96656bcfe61ba58018e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bf2734de62788b55042180070c553b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___t_a_a___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TAA_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#a4bf2734de62788b55042180070c553b7">tAAmin</a></td></tr>
<tr class="memdesc:a4bf2734de62788b55042180070c553b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">16 Minimum CAS Latency Time (tAAmin)  <a href="#a4bf2734de62788b55042180070c553b7">More...</a><br/></td></tr>
<tr class="separator:a4bf2734de62788b55042180070c553b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bfa3e322553f88275bd488d03846a55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___t_w_r___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TWR_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#a9bfa3e322553f88275bd488d03846a55">tWRmin</a></td></tr>
<tr class="memdesc:a9bfa3e322553f88275bd488d03846a55"><td class="mdescLeft">&#160;</td><td class="mdescRight">17 Minimum Write Recovery Time (tWRmin)  <a href="#a9bfa3e322553f88275bd488d03846a55">More...</a><br/></td></tr>
<tr class="separator:a9bfa3e322553f88275bd488d03846a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49f8a57acba58510217e8fd6e2c55b3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___t_r_c_d___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TRCD_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#a49f8a57acba58510217e8fd6e2c55b3a">tRCDmin</a></td></tr>
<tr class="memdesc:a49f8a57acba58510217e8fd6e2c55b3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">18 Minimum RAS# to CAS# Delay Time (tRCDmin)  <a href="#a49f8a57acba58510217e8fd6e2c55b3a">More...</a><br/></td></tr>
<tr class="separator:a49f8a57acba58510217e8fd6e2c55b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af413288821794ad5ea2ef8022b6437ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___t_r_r_d___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TRRD_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#af413288821794ad5ea2ef8022b6437ca">tRRDmin</a></td></tr>
<tr class="memdesc:af413288821794ad5ea2ef8022b6437ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">19 Minimum Row Active to Row Active Delay Time (tRRDmin)  <a href="#af413288821794ad5ea2ef8022b6437ca">More...</a><br/></td></tr>
<tr class="separator:af413288821794ad5ea2ef8022b6437ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af398fec08e1f2734c8da36ee658f4410"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___t_r_p___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TRP_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#af398fec08e1f2734c8da36ee658f4410">tRPmin</a></td></tr>
<tr class="memdesc:af398fec08e1f2734c8da36ee658f4410"><td class="mdescLeft">&#160;</td><td class="mdescRight">20 Minimum Row Precharge Delay Time (tRPmin)  <a href="#af398fec08e1f2734c8da36ee658f4410">More...</a><br/></td></tr>
<tr class="separator:af398fec08e1f2734c8da36ee658f4410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1e5b6d8b0772a1d50d5025c6c4d1e49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___t_r_a_s___t_r_c___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TRAS_TRC_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#af1e5b6d8b0772a1d50d5025c6c4d1e49">tRASMintRCMinUpper</a></td></tr>
<tr class="memdesc:af1e5b6d8b0772a1d50d5025c6c4d1e49"><td class="mdescLeft">&#160;</td><td class="mdescRight">21 Upper Nibbles for tRAS and tRC  <a href="#af1e5b6d8b0772a1d50d5025c6c4d1e49">More...</a><br/></td></tr>
<tr class="separator:af1e5b6d8b0772a1d50d5025c6c4d1e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c343e22ea5dc4daa84a812c06ead31f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___t_r_a_s___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TRAS_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#a3c343e22ea5dc4daa84a812c06ead31f">tRASmin</a></td></tr>
<tr class="memdesc:a3c343e22ea5dc4daa84a812c06ead31f"><td class="mdescLeft">&#160;</td><td class="mdescRight">22 Minimum Active to Precharge Delay Time (tRASmin), Least Significant Byte  <a href="#a3c343e22ea5dc4daa84a812c06ead31f">More...</a><br/></td></tr>
<tr class="separator:a3c343e22ea5dc4daa84a812c06ead31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a8097d5f530be5cd6d9030d06f7f24c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___t_r_c___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TRC_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#a7a8097d5f530be5cd6d9030d06f7f24c">tRCmin</a></td></tr>
<tr class="memdesc:a7a8097d5f530be5cd6d9030d06f7f24c"><td class="mdescLeft">&#160;</td><td class="mdescRight">23 Minimum Active to Active/Refresh Delay Time (tRCmin), Least Significant Byte  <a href="#a7a8097d5f530be5cd6d9030d06f7f24c">More...</a><br/></td></tr>
<tr class="separator:a7a8097d5f530be5cd6d9030d06f7f24c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68c6195bc795cbe16013ce5b95c2c8e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___t_r_f_c___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TRFC_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#a68c6195bc795cbe16013ce5b95c2c8e1">tRFCmin</a></td></tr>
<tr class="memdesc:a68c6195bc795cbe16013ce5b95c2c8e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">24-25 Minimum Refresh Recovery Delay Time (tRFCmin)  <a href="#a68c6195bc795cbe16013ce5b95c2c8e1">More...</a><br/></td></tr>
<tr class="separator:a68c6195bc795cbe16013ce5b95c2c8e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a087b8f821019dfb3b764b366a349d8d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___t_w_t_r___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TWTR_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#a087b8f821019dfb3b764b366a349d8d3">tWTRmin</a></td></tr>
<tr class="memdesc:a087b8f821019dfb3b764b366a349d8d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">26 Minimum Internal Write to Read Command Delay Time (tWTRmin)  <a href="#a087b8f821019dfb3b764b366a349d8d3">More...</a><br/></td></tr>
<tr class="separator:a087b8f821019dfb3b764b366a349d8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33d3767cb1de83d8035f937eb7119721"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___t_r_t_p___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TRTP_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#a33d3767cb1de83d8035f937eb7119721">tRTPmin</a></td></tr>
<tr class="memdesc:a33d3767cb1de83d8035f937eb7119721"><td class="mdescLeft">&#160;</td><td class="mdescRight">27 Minimum Internal Read to Precharge Command Delay Time (tRTPmin)  <a href="#a33d3767cb1de83d8035f937eb7119721">More...</a><br/></td></tr>
<tr class="separator:a33d3767cb1de83d8035f937eb7119721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0bf0a7bedc2e79c71a41b084f25af93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___t_f_a_w___m_i_n___m_t_b___u_p_p_e_r___s_t_r_u_c_t.html">SPD3_TFAW_MIN_MTB_UPPER_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#ab0bf0a7bedc2e79c71a41b084f25af93">tFAWMinUpper</a></td></tr>
<tr class="memdesc:ab0bf0a7bedc2e79c71a41b084f25af93"><td class="mdescLeft">&#160;</td><td class="mdescRight">28 Upper Nibble for tFAW  <a href="#ab0bf0a7bedc2e79c71a41b084f25af93">More...</a><br/></td></tr>
<tr class="separator:ab0bf0a7bedc2e79c71a41b084f25af93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1b692e8e94b2ec2adb846898761c19d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___t_f_a_w___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TFAW_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#aa1b692e8e94b2ec2adb846898761c19d">tFAWmin</a></td></tr>
<tr class="memdesc:aa1b692e8e94b2ec2adb846898761c19d"><td class="mdescLeft">&#160;</td><td class="mdescRight">29 Minimum Four Activate Window Delay Time (tFAWmin)  <a href="#aa1b692e8e94b2ec2adb846898761c19d">More...</a><br/></td></tr>
<tr class="separator:aa1b692e8e94b2ec2adb846898761c19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78ee53a3df01b67edf3524022fb2779"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___s_d_r_a_m___o_p_t_i_o_n_a_l___f_e_a_t_u_r_e_s___s_t_r_u_c_t.html">SPD3_SDRAM_OPTIONAL_FEATURES_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#ad78ee53a3df01b67edf3524022fb2779">SdramOptionalFeatures</a></td></tr>
<tr class="memdesc:ad78ee53a3df01b67edf3524022fb2779"><td class="mdescLeft">&#160;</td><td class="mdescRight">30 SDRAM Optional Features  <a href="#ad78ee53a3df01b67edf3524022fb2779">More...</a><br/></td></tr>
<tr class="separator:ad78ee53a3df01b67edf3524022fb2779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66e66f30d3941a9409f4ffb0474b60a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___s_d_r_a_m___t_h_e_r_m_a_l___r_e_f_r_e_s_h___s_t_r_u_c_t.html">SPD3_SDRAM_THERMAL_REFRESH_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#a66e66f30d3941a9409f4ffb0474b60a5">ThermalAndRefreshOptions</a></td></tr>
<tr class="memdesc:a66e66f30d3941a9409f4ffb0474b60a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">31 SDRAM Thermal And Refresh Options  <a href="#a66e66f30d3941a9409f4ffb0474b60a5">More...</a><br/></td></tr>
<tr class="separator:a66e66f30d3941a9409f4ffb0474b60a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7b186ccd2ce2414dd04dff04f93f90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___m_o_d_u_l_e___t_h_e_r_m_a_l___s_e_n_s_o_r___s_t_r_u_c_t.html">SPD3_MODULE_THERMAL_SENSOR_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#a3b7b186ccd2ce2414dd04dff04f93f90">ModuleThermalSensor</a></td></tr>
<tr class="memdesc:a3b7b186ccd2ce2414dd04dff04f93f90"><td class="mdescLeft">&#160;</td><td class="mdescRight">32 Module Thermal Sensor  <a href="#a3b7b186ccd2ce2414dd04dff04f93f90">More...</a><br/></td></tr>
<tr class="separator:a3b7b186ccd2ce2414dd04dff04f93f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55065701bb378e89a413111cddf51b73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___s_d_r_a_m___d_e_v_i_c_e___t_y_p_e___s_t_r_u_c_t.html">SPD3_SDRAM_DEVICE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#a55065701bb378e89a413111cddf51b73">SdramDeviceType</a></td></tr>
<tr class="memdesc:a55065701bb378e89a413111cddf51b73"><td class="mdescLeft">&#160;</td><td class="mdescRight">33 SDRAM Device Type  <a href="#a55065701bb378e89a413111cddf51b73">More...</a><br/></td></tr>
<tr class="separator:a55065701bb378e89a413111cddf51b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a140b40688784cdb6ba3e69db7844baf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___t_c_k___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD3_TCK_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#a140b40688784cdb6ba3e69db7844baf3">tCKminFine</a></td></tr>
<tr class="memdesc:a140b40688784cdb6ba3e69db7844baf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">34 Fine Offset for SDRAM Minimum Cycle Time (tCKmin)  <a href="#a140b40688784cdb6ba3e69db7844baf3">More...</a><br/></td></tr>
<tr class="separator:a140b40688784cdb6ba3e69db7844baf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af674c880d1351cb601b19a67a50da37f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___t_a_a___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD3_TAA_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#af674c880d1351cb601b19a67a50da37f">tAAminFine</a></td></tr>
<tr class="memdesc:af674c880d1351cb601b19a67a50da37f"><td class="mdescLeft">&#160;</td><td class="mdescRight">35 Fine Offset for Minimum CAS Latency Time (tAAmin)  <a href="#af674c880d1351cb601b19a67a50da37f">More...</a><br/></td></tr>
<tr class="separator:af674c880d1351cb601b19a67a50da37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f869c585b54cc3cfcdd0527bdad2afb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___t_r_c_d___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD3_TRCD_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#a8f869c585b54cc3cfcdd0527bdad2afb">tRCDminFine</a></td></tr>
<tr class="memdesc:a8f869c585b54cc3cfcdd0527bdad2afb"><td class="mdescLeft">&#160;</td><td class="mdescRight">36 Fine Offset for Minimum RAS# to CAS# Delay Time (tRCDmin)  <a href="#a8f869c585b54cc3cfcdd0527bdad2afb">More...</a><br/></td></tr>
<tr class="separator:a8f869c585b54cc3cfcdd0527bdad2afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab77791300cd7c49e519007e695d5549a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___t_r_p___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD3_TRP_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#ab77791300cd7c49e519007e695d5549a">tRPminFine</a></td></tr>
<tr class="memdesc:ab77791300cd7c49e519007e695d5549a"><td class="mdescLeft">&#160;</td><td class="mdescRight">37 Minimum Row Precharge Delay Time (tRPmin)  <a href="#ab77791300cd7c49e519007e695d5549a">More...</a><br/></td></tr>
<tr class="separator:ab77791300cd7c49e519007e695d5549a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af26d96b78abdadb453f1045285ab6972"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___t_r_c___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD3_TRC_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#af26d96b78abdadb453f1045285ab6972">tRCminFine</a></td></tr>
<tr class="memdesc:af26d96b78abdadb453f1045285ab6972"><td class="mdescLeft">&#160;</td><td class="mdescRight">38 Fine Offset for Minimum Active to Active/Refresh Delay Time (tRCmin)  <a href="#af26d96b78abdadb453f1045285ab6972">More...</a><br/></td></tr>
<tr class="separator:af26d96b78abdadb453f1045285ab6972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16eb7f03341c54c7ec6ca6761ee4699a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#a16eb7f03341c54c7ec6ca6761ee4699a">Reserved1</a> [40-39+1]</td></tr>
<tr class="memdesc:a16eb7f03341c54c7ec6ca6761ee4699a"><td class="mdescLeft">&#160;</td><td class="mdescRight">39 - 40 Reserved  <a href="#a16eb7f03341c54c7ec6ca6761ee4699a">More...</a><br/></td></tr>
<tr class="separator:a16eb7f03341c54c7ec6ca6761ee4699a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad198934d3276168909ce9d4d46e5ce84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="union_s_p_d3___m_a_x_i_m_u_m___a_c_t_i_v_e___c_o_u_n_t___s_t_r_u_c_t.html">SPD3_MAXIMUM_ACTIVE_COUNT_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#ad198934d3276168909ce9d4d46e5ce84">MacValue</a></td></tr>
<tr class="memdesc:ad198934d3276168909ce9d4d46e5ce84"><td class="mdescLeft">&#160;</td><td class="mdescRight">41 SDRAM Maximum Active Count (MAC) Value  <a href="#ad198934d3276168909ce9d4d46e5ce84">More...</a><br/></td></tr>
<tr class="separator:ad198934d3276168909ce9d4d46e5ce84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af14b704f01465b726d81884ab9d01d0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html#af14b704f01465b726d81884ab9d01d0b">Reserved2</a> [59-42+1]</td></tr>
<tr class="memdesc:af14b704f01465b726d81884ab9d01d0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">42 - 59 Reserved  <a href="#af14b704f01465b726d81884ab9d01d0b">More...</a><br/></td></tr>
<tr class="separator:af14b704f01465b726d81884ab9d01d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="ac51f194fcd10c96656bcfe61ba58018e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___c_a_s___l_a_t_e_n_c_i_e_s___s_u_p_p_o_r_t_e_d___s_t_r_u_c_t.html">SPD3_CAS_LATENCIES_SUPPORTED_STRUCT</a> SPD3_BASE_SECTION::CasLatencies</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>14-15 CAS Latencies Supported </p>

</div>
</div>
<a class="anchor" id="ae40b39604ec8355a2576db7ebce6fb90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___d_e_v_i_c_e___d_e_s_c_r_i_p_t_i_o_n___s_t_r_u_c_t.html">SPD3_DEVICE_DESCRIPTION_STRUCT</a> SPD3_BASE_SECTION::Description</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 Number of Serial PD Bytes Written / SPD Device Size / CRC Coverage 1, 2 </p>

</div>
</div>
<a class="anchor" id="aa3a479b5bed8ddb29b1a17fdbdb7c338"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___d_r_a_m___d_e_v_i_c_e___t_y_p_e___s_t_r_u_c_t.html">SPD3_DRAM_DEVICE_TYPE_STRUCT</a> SPD3_BASE_SECTION::DramDeviceType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>2 DRAM Device Type </p>

</div>
</div>
<a class="anchor" id="ad20e5917fc67eb129bc66d374b06bba7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___f_i_n_e___t_i_m_e_b_a_s_e___s_t_r_u_c_t.html">SPD3_FINE_TIMEBASE_STRUCT</a> SPD3_BASE_SECTION::FineTimebase</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>9 Fine Timebase (FTB) Dividend / Divisor </p>

</div>
</div>
<a class="anchor" id="ad198934d3276168909ce9d4d46e5ce84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___m_a_x_i_m_u_m___a_c_t_i_v_e___c_o_u_n_t___s_t_r_u_c_t.html">SPD3_MAXIMUM_ACTIVE_COUNT_STRUCT</a> SPD3_BASE_SECTION::MacValue</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>41 SDRAM Maximum Active Count (MAC) Value </p>

</div>
</div>
<a class="anchor" id="af79aa74446876249d92e4d69729c3850"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_s_p_d3___m_e_d_i_u_m___t_i_m_e_b_a_s_e.html">SPD3_MEDIUM_TIMEBASE</a> SPD3_BASE_SECTION::MediumTimebase</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>10-11 Medium Timebase (MTB) Dividend </p>

</div>
</div>
<a class="anchor" id="a341180a8ce3c0b31948adc788039fdcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___m_o_d_u_l_e___m_e_m_o_r_y___b_u_s___w_i_d_t_h___s_t_r_u_c_t.html">SPD3_MODULE_MEMORY_BUS_WIDTH_STRUCT</a> SPD3_BASE_SECTION::ModuleMemoryBusWidth</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>8 Module Memory Bus Width </p>

</div>
</div>
<a class="anchor" id="aa0d31066517243fe2aa162868f2e5871"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___m_o_d_u_l_e___n_o_m_i_n_a_l___v_o_l_t_a_g_e___s_t_r_u_c_t.html">SPD3_MODULE_NOMINAL_VOLTAGE_STRUCT</a> SPD3_BASE_SECTION::ModuleNominalVoltage</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>6 Module Nominal Voltage, VDD </p>

</div>
</div>
<a class="anchor" id="a1612c7d4e6f5e3f1e86e4fff8998d7cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___m_o_d_u_l_e___o_r_g_a_n_i_z_a_t_i_o_n___s_t_r_u_c_t.html">SPD3_MODULE_ORGANIZATION_STRUCT</a> SPD3_BASE_SECTION::ModuleOrganization</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>7 Module Organization </p>

</div>
</div>
<a class="anchor" id="a3b7b186ccd2ce2414dd04dff04f93f90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___m_o_d_u_l_e___t_h_e_r_m_a_l___s_e_n_s_o_r___s_t_r_u_c_t.html">SPD3_MODULE_THERMAL_SENSOR_STRUCT</a> SPD3_BASE_SECTION::ModuleThermalSensor</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>32 Module Thermal Sensor </p>

</div>
</div>
<a class="anchor" id="adf58a38eebfd72c447b6c03b3154a45c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___m_o_d_u_l_e___t_y_p_e___s_t_r_u_c_t.html">SPD3_MODULE_TYPE_STRUCT</a> SPD3_BASE_SECTION::ModuleType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>3 Module Type </p>

</div>
</div>
<a class="anchor" id="aac88157b3b9228dedccb0678171eab72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD3_BASE_SECTION::Reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>13 Reserved </p>

</div>
</div>
<a class="anchor" id="a16eb7f03341c54c7ec6ca6761ee4699a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD3_BASE_SECTION::Reserved1[40-39+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>39 - 40 Reserved </p>

</div>
</div>
<a class="anchor" id="af14b704f01465b726d81884ab9d01d0b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD3_BASE_SECTION::Reserved2[59-42+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>42 - 59 Reserved </p>

</div>
</div>
<a class="anchor" id="acc056bd5ee3c4afc4121cd781010f6f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___r_e_v_i_s_i_o_n___s_t_r_u_c_t.html">SPD3_REVISION_STRUCT</a> SPD3_BASE_SECTION::Revision</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1 SPD Revision </p>

</div>
</div>
<a class="anchor" id="ac840602a177d6de62847c5fa8d6c4a24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___s_d_r_a_m___a_d_d_r_e_s_s_i_n_g___s_t_r_u_c_t.html">SPD3_SDRAM_ADDRESSING_STRUCT</a> SPD3_BASE_SECTION::SdramAddressing</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>5 SDRAM Addressing </p>

</div>
</div>
<a class="anchor" id="a572e1327c2bb3974cf45874d6c70192f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___s_d_r_a_m___d_e_n_s_i_t_y___b_a_n_k_s___s_t_r_u_c_t.html">SPD3_SDRAM_DENSITY_BANKS_STRUCT</a> SPD3_BASE_SECTION::SdramDensityAndBanks</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>4 SDRAM Density and Banks </p>

</div>
</div>
<a class="anchor" id="a55065701bb378e89a413111cddf51b73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___s_d_r_a_m___d_e_v_i_c_e___t_y_p_e___s_t_r_u_c_t.html">SPD3_SDRAM_DEVICE_TYPE_STRUCT</a> SPD3_BASE_SECTION::SdramDeviceType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>33 SDRAM Device Type </p>

</div>
</div>
<a class="anchor" id="ad78ee53a3df01b67edf3524022fb2779"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___s_d_r_a_m___o_p_t_i_o_n_a_l___f_e_a_t_u_r_e_s___s_t_r_u_c_t.html">SPD3_SDRAM_OPTIONAL_FEATURES_STRUCT</a> SPD3_BASE_SECTION::SdramOptionalFeatures</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>30 SDRAM Optional Features </p>

</div>
</div>
<a class="anchor" id="a4bf2734de62788b55042180070c553b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___t_a_a___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TAA_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tAAmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16 Minimum CAS Latency Time (tAAmin) </p>

</div>
</div>
<a class="anchor" id="af674c880d1351cb601b19a67a50da37f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___t_a_a___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD3_TAA_MIN_FTB_STRUCT</a> SPD3_BASE_SECTION::tAAminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>35 Fine Offset for Minimum CAS Latency Time (tAAmin) </p>

</div>
</div>
<a class="anchor" id="a2be67b3cd939ac040a2db5ef1fe02f8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___t_c_k___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TCK_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tCKmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>12 SDRAM Minimum Cycle Time (tCKmin) </p>

</div>
</div>
<a class="anchor" id="a140b40688784cdb6ba3e69db7844baf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___t_c_k___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD3_TCK_MIN_FTB_STRUCT</a> SPD3_BASE_SECTION::tCKminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>34 Fine Offset for SDRAM Minimum Cycle Time (tCKmin) </p>

</div>
</div>
<a class="anchor" id="aa1b692e8e94b2ec2adb846898761c19d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___t_f_a_w___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TFAW_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tFAWmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>29 Minimum Four Activate Window Delay Time (tFAWmin) </p>

</div>
</div>
<a class="anchor" id="ab0bf0a7bedc2e79c71a41b084f25af93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___t_f_a_w___m_i_n___m_t_b___u_p_p_e_r___s_t_r_u_c_t.html">SPD3_TFAW_MIN_MTB_UPPER_STRUCT</a> SPD3_BASE_SECTION::tFAWMinUpper</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>28 Upper Nibble for tFAW </p>

</div>
</div>
<a class="anchor" id="a66e66f30d3941a9409f4ffb0474b60a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___s_d_r_a_m___t_h_e_r_m_a_l___r_e_f_r_e_s_h___s_t_r_u_c_t.html">SPD3_SDRAM_THERMAL_REFRESH_STRUCT</a> SPD3_BASE_SECTION::ThermalAndRefreshOptions</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>31 SDRAM Thermal And Refresh Options </p>

</div>
</div>
<a class="anchor" id="a3c343e22ea5dc4daa84a812c06ead31f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___t_r_a_s___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TRAS_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tRASmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>22 Minimum Active to Precharge Delay Time (tRASmin), Least Significant Byte </p>

</div>
</div>
<a class="anchor" id="af1e5b6d8b0772a1d50d5025c6c4d1e49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___t_r_a_s___t_r_c___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TRAS_TRC_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tRASMintRCMinUpper</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>21 Upper Nibbles for tRAS and tRC </p>

</div>
</div>
<a class="anchor" id="a49f8a57acba58510217e8fd6e2c55b3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___t_r_c_d___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TRCD_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tRCDmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>18 Minimum RAS# to CAS# Delay Time (tRCDmin) </p>

</div>
</div>
<a class="anchor" id="a8f869c585b54cc3cfcdd0527bdad2afb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___t_r_c_d___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD3_TRCD_MIN_FTB_STRUCT</a> SPD3_BASE_SECTION::tRCDminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>36 Fine Offset for Minimum RAS# to CAS# Delay Time (tRCDmin) </p>

</div>
</div>
<a class="anchor" id="a7a8097d5f530be5cd6d9030d06f7f24c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___t_r_c___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TRC_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tRCmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>23 Minimum Active to Active/Refresh Delay Time (tRCmin), Least Significant Byte </p>

</div>
</div>
<a class="anchor" id="af26d96b78abdadb453f1045285ab6972"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___t_r_c___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD3_TRC_MIN_FTB_STRUCT</a> SPD3_BASE_SECTION::tRCminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>38 Fine Offset for Minimum Active to Active/Refresh Delay Time (tRCmin) </p>

</div>
</div>
<a class="anchor" id="a68c6195bc795cbe16013ce5b95c2c8e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___t_r_f_c___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TRFC_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tRFCmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>24-25 Minimum Refresh Recovery Delay Time (tRFCmin) </p>

</div>
</div>
<a class="anchor" id="af398fec08e1f2734c8da36ee658f4410"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___t_r_p___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TRP_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tRPmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>20 Minimum Row Precharge Delay Time (tRPmin) </p>

</div>
</div>
<a class="anchor" id="ab77791300cd7c49e519007e695d5549a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___t_r_p___m_i_n___f_t_b___s_t_r_u_c_t.html">SPD3_TRP_MIN_FTB_STRUCT</a> SPD3_BASE_SECTION::tRPminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>37 Minimum Row Precharge Delay Time (tRPmin) </p>

</div>
</div>
<a class="anchor" id="af413288821794ad5ea2ef8022b6437ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___t_r_r_d___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TRRD_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tRRDmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>19 Minimum Row Active to Row Active Delay Time (tRRDmin) </p>

</div>
</div>
<a class="anchor" id="a33d3767cb1de83d8035f937eb7119721"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___t_r_t_p___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TRTP_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tRTPmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>27 Minimum Internal Read to Precharge Command Delay Time (tRTPmin) </p>

</div>
</div>
<a class="anchor" id="a9bfa3e322553f88275bd488d03846a55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___t_w_r___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TWR_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tWRmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>17 Minimum Write Recovery Time (tWRmin) </p>

</div>
</div>
<a class="anchor" id="a087b8f821019dfb3b764b366a349d8d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="union_s_p_d3___t_w_t_r___m_i_n___m_t_b___s_t_r_u_c_t.html">SPD3_TWTR_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tWTRmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>26 Minimum Internal Write to Read Command Delay Time (tWTRmin) </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_s_p_d3___b_a_s_e___s_e_c_t_i_o_n.html">SPD3_BASE_SECTION</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 00:24:55 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
