Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/COA_LAB/assignment_6/cpu_fin/KGPRISC_tb_isim_beh.exe -prj D:/COA_LAB/assignment_6/cpu_fin/KGPRISC_tb_beh.prj work.KGPRISC_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/../src_final/lookahead_carry_unit.v" into library work
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/../src_final/cla_4_bit.v" into library work
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/../src_final/cla_16_bit.v" into library work
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/../src_final/shifter.v" into library work
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/../src_final/mux_32b_2_1.v" into library work
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/../src_final/adder_32_bit.v" into library work
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/../src_final/register_file.v" into library work
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/../src_final/program_counter.v" into library work
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/../src_final/PC_increment.v" into library work
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/../src_final/mux_5b_3_1.v" into library work
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/../src_final/mux_32b_3_1.v" into library work
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/../src_final/jump_control.v" into library work
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/../src_final/instruction_decode.v" into library work
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/../src_final/immediate_sign_extend.v" into library work
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/../src_final/dff.v" into library work
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/../src_final/branch_unit.v" into library work
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/../src_final/ALU.v" into library work
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/ipcore_dir/bram_instr_mem.v" into library work
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/ipcore_dir/bram_data_mem.v" into library work
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/../src_final/datapath.v" into library work
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/../src_final/control_unit.v" into library work
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/../src_final/KGPRISC.v" into library work
Analyzing Verilog file "D:/COA_LAB/assignment_6/cpu_fin/../src_final/KGPRISC_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module control_unit
Compiling module dff
Compiling module program_counter
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module bram_instr_mem
Compiling module instruction_decode
Compiling module mux_5b_3_1
Compiling module register_file
Compiling module immediate_sign_extend
Compiling module mux_32b_2_1
Compiling module cla_4_bit
Compiling module lookahead_carry_unit
Compiling module cla_16_bit
Compiling module adder_32_bit
Compiling module shifter
Compiling module ALU
Compiling module jump_control
Compiling module PC_increment
Compiling module branch_unit
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module bram_data_mem
Compiling module mux_32b_3_1
Compiling module datapath
Compiling module KGPRISC
Compiling module KGPRISC_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 31 Verilog Units
Built simulation executable D:/COA_LAB/assignment_6/cpu_fin/KGPRISC_tb_isim_beh.exe
Fuse Memory Usage: 34344 KB
Fuse CPU Usage: 578 ms
