$date
	Sat May 10 09:06:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module eje1_tb $end
$var wire 1 ! and1 $end
$var parameter 32 " DURATION $end
$var reg 1 # clk $end
$var reg 9 $ i [8:0] $end
$var reg 9 % j [8:0] $end
$var reg 1 & reset $end
$var reg 1 ' salida1 $end
$var reg 1 ( salida2 $end
$var integer 32 ) n [31:0] $end
$scope module UUT $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ! and1 $end
$var wire 1 # clk $end
$var wire 1 & reset $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1100100 "
$end
#0
$dumpvars
bx )
x(
x'
1&
bx %
bx $
0#
x!
$end
#100000
0!
0(
0'
b0 )
b11101110 %
b1000100 $
0&
#200000
1'
b1 )
#300000
1!
1(
b10 )
#400000
0!
0(
b11 )
#500000
0'
b100 )
#600000
1'
b101 )
#700000
1!
1(
b110 )
#800000
0!
0(
b111 )
#900000
0'
b1000 )
#1000000
b1001 )
#11000000
