// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
// Version: 2022.2.2
// Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in0_V_TVALID,
        weights_V_TVALID,
        out_V_TREADY,
        in0_V_TDATA,
        in0_V_TREADY,
        out_V_TDATA,
        out_V_TVALID,
        weights_V_TDATA,
        weights_V_TREADY
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter2_fsm_state3 = 2'd2;
parameter    ap_ST_iter3_fsm_state4 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;
parameter    ap_ST_iter2_fsm_state0 = 2'd1;
parameter    ap_ST_iter3_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   in0_V_TVALID;
input   weights_V_TVALID;
input   out_V_TREADY;
input  [71:0] in0_V_TDATA;
output   in0_V_TREADY;
output  [7:0] out_V_TDATA;
output   out_V_TVALID;
input  [31:0] weights_V_TDATA;
output   weights_V_TREADY;

reg ap_idle;
reg in0_V_TREADY;
reg out_V_TVALID;
reg weights_V_TREADY;

reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [1:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [1:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
wire   [0:0] icmp_ln249_fu_279_p2;
wire   [0:0] icmp_ln253_fu_291_p2;
reg    ap_predicate_op42_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state3;
reg   [0:0] icmp_ln249_reg_1467;
reg   [0:0] icmp_ln249_reg_1467_pp0_iter2_reg;
reg   [0:0] icmp_ln290_reg_1602;
reg   [0:0] icmp_ln290_reg_1602_pp0_iter2_reg;
reg    ap_predicate_op245_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_state4_io;
wire    ap_CS_iter3_fsm_state4;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [2:0] p_ZL7threshs_0_address0;
reg    p_ZL7threshs_0_ce0;
wire   [10:0] p_ZL7threshs_0_q0;
wire   [2:0] p_ZL7threshs_1_address0;
reg    p_ZL7threshs_1_ce0;
wire   [10:0] p_ZL7threshs_1_q0;
wire   [2:0] p_ZL7threshs_2_address0;
reg    p_ZL7threshs_2_ce0;
wire   [11:0] p_ZL7threshs_2_q0;
reg    in0_V_TDATA_blk_n;
reg    out_V_TDATA_blk_n;
reg    weights_V_TDATA_blk_n;
reg   [31:0] nf_2_reg_1462;
reg   [31:0] nf_2_reg_1462_pp0_iter1_reg;
wire   [0:0] icmp_ln249_reg_1467_pp0_iter0_reg;
reg   [0:0] icmp_ln249_reg_1467_pp0_iter1_reg;
wire   [71:0] tmp_fu_313_p6;
wire   [1:0] trunc_ln257_fu_327_p1;
reg   [31:0] weights_V_read_reg_1492;
reg   [31:0] weights_V_read_reg_1492_pp0_iter1_reg;
wire   [0:0] icmp_ln272_fu_351_p2;
reg   [0:0] icmp_ln272_reg_1505;
reg   [0:0] icmp_ln272_reg_1505_pp0_iter1_reg;
reg   [0:0] local_temp_V_1_reg_1512;
reg   [0:0] local_temp_V_2_reg_1517;
reg   [0:0] local_temp_V_4_reg_1522;
reg   [0:0] local_temp_V_5_reg_1527;
reg   [0:0] local_temp_V_7_reg_1532;
reg   [0:0] local_temp_V_8_reg_1537;
reg   [0:0] local_temp_V_10_reg_1542;
reg   [0:0] local_temp_V_11_reg_1547;
reg   [0:0] local_temp_V_13_reg_1552;
reg   [0:0] local_temp_V_14_reg_1557;
reg   [0:0] local_temp_V_16_reg_1562;
reg   [0:0] local_temp_V_17_reg_1567;
reg   [0:0] local_temp_V_19_reg_1572;
reg   [0:0] local_temp_V_20_reg_1577;
reg   [0:0] local_temp_V_22_reg_1582;
reg   [0:0] local_temp_V_23_reg_1587;
reg   [0:0] local_temp_V_25_reg_1592;
reg   [0:0] local_temp_V_26_reg_1597;
wire   [0:0] icmp_ln290_fu_507_p2;
reg   [0:0] icmp_ln290_reg_1602_pp0_iter1_reg;
wire  signed [8:0] sext_ln186_5_fu_755_p1;
reg  signed [8:0] sext_ln186_5_reg_1606;
wire   [8:0] ret_V_6_fu_759_p2;
reg   [8:0] ret_V_6_reg_1613;
wire   [9:0] add_ln840_2_fu_833_p2;
reg   [9:0] add_ln840_2_reg_1620;
wire   [9:0] add_ln840_4_fu_839_p2;
reg   [9:0] add_ln840_4_reg_1625;
wire   [9:0] add_ln840_6_fu_851_p2;
reg   [9:0] add_ln840_6_reg_1630;
wire   [9:0] add_ln840_11_fu_967_p2;
reg   [9:0] add_ln840_11_reg_1635;
wire   [9:0] add_ln840_13_fu_973_p2;
reg   [9:0] add_ln840_13_reg_1640;
wire   [9:0] add_ln840_15_fu_985_p2;
reg   [9:0] add_ln840_15_reg_1645;
wire   [9:0] add_ln840_20_fu_1101_p2;
reg   [9:0] add_ln840_20_reg_1650;
wire   [9:0] add_ln840_22_fu_1107_p2;
reg   [9:0] add_ln840_22_reg_1655;
wire   [9:0] add_ln840_24_fu_1119_p2;
reg   [9:0] add_ln840_24_reg_1660;
wire   [13:0] add_ln840_8_fu_1203_p2;
reg   [13:0] add_ln840_8_reg_1665;
wire   [13:0] add_ln840_17_fu_1257_p2;
reg   [13:0] add_ln840_17_reg_1670;
wire   [13:0] add_ln840_26_fu_1311_p2;
reg   [13:0] add_ln840_26_reg_1675;
wire   [71:0] ap_phi_reg_pp0_iter0_inElem_1_reg_240;
reg   [71:0] ap_phi_reg_pp0_iter1_inElem_1_reg_240;
wire   [63:0] idxprom2_i_fu_1317_p1;
reg   [31:0] sf_fu_142;
wire   [31:0] sf_2_fu_501_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_sf_1;
reg   [12:0] i_fu_146;
wire   [12:0] i_2_fu_285_p2;
reg   [12:0] ap_sig_allocacmp_i_1;
reg   [13:0] add_i9_i3_8126_fu_150;
reg   [13:0] add_i9_i3_1_8128_fu_154;
reg   [13:0] add_i9_i3_2_8130_fu_158;
reg   [71:0] inputBuf_V_fu_162;
reg   [71:0] inputBuf_V_1_fu_166;
reg   [71:0] inputBuf_V_2_fu_170;
reg   [71:0] inputBuf_V_3_fu_174;
reg   [31:0] nf_1_fu_178;
wire   [31:0] nf_3_fu_530_p3;
reg   [31:0] ap_sig_allocacmp_nf_2;
wire   [1:0] tmp_fu_313_p5;
wire   [31:0] nf_fu_518_p2;
wire   [0:0] icmp_ln302_fu_524_p2;
wire   [7:0] r_V_fu_563_p1;
wire  signed [8:0] sext_ln90_fu_567_p1;
wire   [0:0] local_temp_V_fu_553_p1;
wire   [8:0] ret_V_fu_571_p2;
wire   [8:0] select_ln90_fu_577_p3;
wire   [7:0] r_V_1_fu_589_p4;
wire  signed [8:0] sext_ln186_fu_599_p1;
wire   [8:0] ret_V_1_fu_603_p2;
wire   [8:0] select_ln90_1_fu_609_p3;
wire   [7:0] r_V_2_fu_620_p4;
wire  signed [8:0] sext_ln186_1_fu_630_p1;
wire   [8:0] ret_V_2_fu_634_p2;
wire   [8:0] select_ln90_2_fu_640_p3;
wire   [7:0] r_V_3_fu_651_p4;
wire  signed [8:0] sext_ln186_2_fu_661_p1;
wire   [0:0] local_temp_V_3_fu_556_p3;
wire   [8:0] ret_V_3_fu_665_p2;
wire   [8:0] select_ln90_3_fu_671_p3;
wire   [7:0] r_V_4_fu_683_p4;
wire  signed [8:0] sext_ln186_3_fu_693_p1;
wire   [8:0] ret_V_4_fu_697_p2;
wire   [8:0] select_ln90_4_fu_703_p3;
wire   [7:0] r_V_5_fu_714_p4;
wire  signed [8:0] sext_ln186_4_fu_724_p1;
wire   [8:0] ret_V_5_fu_728_p2;
wire   [8:0] select_ln90_5_fu_734_p3;
wire   [7:0] r_V_6_fu_745_p4;
wire   [7:0] r_V_7_fu_765_p4;
wire  signed [8:0] sext_ln186_6_fu_775_p1;
wire   [8:0] ret_V_7_fu_779_p2;
wire   [8:0] select_ln90_7_fu_785_p3;
wire   [7:0] r_V_8_fu_796_p4;
wire  signed [8:0] sext_ln186_7_fu_806_p1;
wire   [8:0] ret_V_8_fu_810_p2;
wire   [8:0] select_ln90_8_fu_816_p3;
wire  signed [9:0] sext_ln628_5_fu_741_p1;
wire  signed [9:0] sext_ln628_4_fu_710_p1;
wire   [9:0] add_ln840_1_fu_827_p2;
wire  signed [9:0] sext_ln628_6_fu_792_p1;
wire  signed [9:0] sext_ln628_3_fu_679_p1;
wire  signed [9:0] sext_ln628_fu_585_p1;
wire  signed [9:0] sext_ln628_2_fu_647_p1;
wire  signed [9:0] sext_ln628_1_fu_616_p1;
wire   [9:0] add_ln840_5_fu_845_p2;
wire  signed [9:0] sext_ln840_1_fu_823_p1;
wire   [0:0] local_temp_V_9_fu_857_p3;
wire   [8:0] select_ln90_9_fu_871_p3;
wire   [8:0] select_ln90_10_fu_883_p3;
wire   [8:0] select_ln90_11_fu_894_p3;
wire   [0:0] local_temp_V_12_fu_864_p3;
wire   [8:0] select_ln90_12_fu_905_p3;
wire   [8:0] select_ln90_13_fu_917_p3;
wire   [8:0] select_ln90_14_fu_928_p3;
wire   [8:0] select_ln90_16_fu_939_p3;
wire   [8:0] select_ln90_17_fu_950_p3;
wire  signed [9:0] sext_ln90_6_fu_935_p1;
wire  signed [9:0] sext_ln90_5_fu_924_p1;
wire   [9:0] add_ln840_10_fu_961_p2;
wire  signed [9:0] sext_ln90_7_fu_946_p1;
wire  signed [9:0] sext_ln90_4_fu_913_p1;
wire  signed [9:0] sext_ln90_1_fu_879_p1;
wire  signed [9:0] sext_ln90_3_fu_901_p1;
wire  signed [9:0] sext_ln90_2_fu_890_p1;
wire   [9:0] add_ln840_14_fu_979_p2;
wire  signed [9:0] sext_ln840_7_fu_957_p1;
wire   [0:0] local_temp_V_18_fu_991_p3;
wire   [8:0] select_ln90_18_fu_1005_p3;
wire   [8:0] select_ln90_19_fu_1017_p3;
wire   [8:0] select_ln90_20_fu_1028_p3;
wire   [0:0] local_temp_V_21_fu_998_p3;
wire   [8:0] select_ln90_21_fu_1039_p3;
wire   [8:0] select_ln90_22_fu_1051_p3;
wire   [8:0] select_ln90_23_fu_1062_p3;
wire   [8:0] select_ln90_25_fu_1073_p3;
wire   [8:0] select_ln90_26_fu_1084_p3;
wire  signed [9:0] sext_ln90_13_fu_1069_p1;
wire  signed [9:0] sext_ln90_12_fu_1058_p1;
wire   [9:0] add_ln840_19_fu_1095_p2;
wire  signed [9:0] sext_ln90_14_fu_1080_p1;
wire  signed [9:0] sext_ln90_11_fu_1047_p1;
wire  signed [9:0] sext_ln90_8_fu_1013_p1;
wire  signed [9:0] sext_ln90_10_fu_1035_p1;
wire  signed [9:0] sext_ln90_9_fu_1024_p1;
wire   [9:0] add_ln840_23_fu_1113_p2;
wire  signed [9:0] sext_ln840_13_fu_1091_p1;
wire   [0:0] local_temp_V_6_fu_1155_p3;
wire   [8:0] select_ln90_6_fu_1162_p3;
wire   [13:0] select_ln272_2_fu_1148_p3;
wire  signed [13:0] sext_ln840_fu_1168_p1;
wire  signed [13:0] sext_ln840_2_fu_1178_p1;
wire   [13:0] add_ln840_fu_1172_p2;
wire  signed [10:0] sext_ln840_4_fu_1190_p1;
wire  signed [10:0] sext_ln840_3_fu_1187_p1;
wire   [10:0] add_ln840_7_fu_1193_p2;
wire  signed [13:0] sext_ln840_5_fu_1199_p1;
wire   [13:0] add_ln840_3_fu_1181_p2;
wire   [0:0] local_temp_V_15_fu_1209_p3;
wire   [8:0] select_ln90_15_fu_1216_p3;
wire   [13:0] select_ln272_1_fu_1141_p3;
wire  signed [13:0] sext_ln840_6_fu_1222_p1;
wire  signed [13:0] sext_ln840_8_fu_1232_p1;
wire   [13:0] add_ln840_9_fu_1226_p2;
wire  signed [10:0] sext_ln840_10_fu_1244_p1;
wire  signed [10:0] sext_ln840_9_fu_1241_p1;
wire   [10:0] add_ln840_16_fu_1247_p2;
wire  signed [13:0] sext_ln840_11_fu_1253_p1;
wire   [13:0] add_ln840_12_fu_1235_p2;
wire   [0:0] local_temp_V_24_fu_1263_p3;
wire   [8:0] select_ln90_24_fu_1270_p3;
wire   [13:0] select_ln272_fu_1134_p3;
wire  signed [13:0] sext_ln840_12_fu_1276_p1;
wire  signed [13:0] sext_ln840_14_fu_1286_p1;
wire   [13:0] add_ln840_18_fu_1280_p2;
wire  signed [10:0] sext_ln840_16_fu_1298_p1;
wire  signed [10:0] sext_ln840_15_fu_1295_p1;
wire   [10:0] add_ln840_25_fu_1301_p2;
wire  signed [13:0] sext_ln840_17_fu_1307_p1;
wire   [13:0] add_ln840_21_fu_1289_p2;
wire  signed [13:0] sext_ln1039_fu_1338_p1;
wire   [0:0] icmp_ln1039_fu_1342_p2;
wire  signed [13:0] sext_ln1039_1_fu_1353_p1;
wire   [0:0] icmp_ln1039_1_fu_1357_p2;
wire  signed [13:0] sext_ln1039_2_fu_1368_p1;
wire   [0:0] icmp_ln1039_2_fu_1372_p2;
wire   [0:0] result_V_2_fu_1377_p2;
wire   [0:0] result_V_1_fu_1362_p2;
wire   [0:0] result_V_fu_1347_p2;
wire   [2:0] p_Result_s_fu_1383_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg   [1:0] ap_NS_iter2_fsm;
reg   [1:0] ap_NS_iter3_fsm;
reg    ap_ST_iter0_fsm_state1_blk;
wire    ap_ST_iter1_fsm_state2_blk;
wire    ap_ST_iter2_fsm_state3_blk;
reg    ap_ST_iter3_fsm_state4_blk;
wire    ap_start_int;
reg    ap_condition_1177;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
#0 ap_CS_iter2_fsm = 2'd1;
#0 ap_CS_iter3_fsm = 2'd1;
#0 ap_done_reg = 1'b0;
end

MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
p_ZL7threshs_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_0_address0),
    .ce0(p_ZL7threshs_0_ce0),
    .q0(p_ZL7threshs_0_q0)
);

MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R #(
    .DataWidth( 11 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
p_ZL7threshs_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_1_address0),
    .ce0(p_ZL7threshs_1_ce0),
    .q0(p_ZL7threshs_1_q0)
);

MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R #(
    .DataWidth( 12 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
p_ZL7threshs_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL7threshs_2_address0),
    .ce0(p_ZL7threshs_2_ce0),
    .q0(p_ZL7threshs_2_q0)
);

MatrixVectorActivation_0_mux_42_72_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 72 ),
    .din1_WIDTH( 72 ),
    .din2_WIDTH( 72 ),
    .din3_WIDTH( 72 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 72 ))
mux_42_72_1_1_U1(
    .din0(inputBuf_V_fu_162),
    .din1(inputBuf_V_1_fu_166),
    .din2(inputBuf_V_2_fu_170),
    .din3(inputBuf_V_3_fu_174),
    .din4(tmp_fu_313_p5),
    .dout(tmp_fu_313_p6)
);

MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state4) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state4) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_279_p2 == 1'd0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_291_p2 == 1'd0) & (icmp_ln249_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_240 <= tmp_fu_313_p6;
    end else if (((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_279_p2 == 1'd0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_291_p2 == 1'd1) & (icmp_ln249_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_327_p1 == 2'd2)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_279_p2 == 1'd0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_291_p2 == 1'd1) & (icmp_ln249_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_327_p1 == 2'd0)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_279_p2 == 1'd0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_291_p2 == 1'd1) & (icmp_ln249_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_327_p1 == 2'd1)) | (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_279_p2 == 1'd0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_291_p2 == 1'd1) & (icmp_ln249_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_327_p1 == 2'd3)))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_240 <= in0_V_TDATA;
    end else if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_279_p2 == 1'd0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_phi_reg_pp0_iter1_inElem_1_reg_240 <= ap_phi_reg_pp0_iter0_inElem_1_reg_240;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1177)) begin
        if ((icmp_ln249_fu_279_p2 == 1'd0)) begin
            i_fu_146 <= i_2_fu_285_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_146 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1177)) begin
        if (((icmp_ln249_fu_279_p2 == 1'd0) & (icmp_ln290_fu_507_p2 == 1'd1))) begin
            nf_1_fu_178 <= nf_3_fu_530_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nf_1_fu_178 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1177)) begin
        if (((icmp_ln249_fu_279_p2 == 1'd0) & (icmp_ln290_fu_507_p2 == 1'd1))) begin
            sf_fu_142 <= 32'd0;
        end else if (((icmp_ln249_fu_279_p2 == 1'd0) & (icmp_ln290_fu_507_p2 == 1'd0))) begin
            sf_fu_142 <= sf_2_fu_501_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            sf_fu_142 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3) & (icmp_ln249_reg_1467_pp0_iter1_reg == 1'd0))) begin
        add_i9_i3_1_8128_fu_154 <= add_ln840_17_fu_1257_p2;
        add_i9_i3_2_8130_fu_158 <= add_ln840_26_fu_1311_p2;
        add_i9_i3_8126_fu_150 <= add_ln840_8_fu_1203_p2;
        add_ln840_17_reg_1670 <= add_ln840_17_fu_1257_p2;
        add_ln840_26_reg_1675 <= add_ln840_26_fu_1311_p2;
        add_ln840_8_reg_1665 <= add_ln840_8_fu_1203_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2) & (icmp_ln249_reg_1467_pp0_iter0_reg == 1'd0))) begin
        add_ln840_11_reg_1635 <= add_ln840_11_fu_967_p2;
        add_ln840_13_reg_1640 <= add_ln840_13_fu_973_p2;
        add_ln840_15_reg_1645 <= add_ln840_15_fu_985_p2;
        add_ln840_20_reg_1650 <= add_ln840_20_fu_1101_p2;
        add_ln840_22_reg_1655 <= add_ln840_22_fu_1107_p2;
        add_ln840_24_reg_1660 <= add_ln840_24_fu_1119_p2;
        add_ln840_2_reg_1620 <= add_ln840_2_fu_833_p2;
        add_ln840_4_reg_1625 <= add_ln840_4_fu_839_p2;
        add_ln840_6_reg_1630 <= add_ln840_6_fu_851_p2;
        ret_V_6_reg_1613 <= ret_V_6_fu_759_p2;
        sext_ln186_5_reg_1606 <= sext_ln186_5_fu_755_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_279_p2 == 1'd0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln249_reg_1467 <= icmp_ln249_fu_279_p2;
        nf_2_reg_1462 <= ap_sig_allocacmp_nf_2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln249_reg_1467_pp0_iter1_reg <= icmp_ln249_reg_1467;
        icmp_ln272_reg_1505_pp0_iter1_reg <= icmp_ln272_reg_1505;
        icmp_ln290_reg_1602_pp0_iter1_reg <= icmp_ln290_reg_1602;
        nf_2_reg_1462_pp0_iter1_reg <= nf_2_reg_1462;
        weights_V_read_reg_1492_pp0_iter1_reg <= weights_V_read_reg_1492;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        icmp_ln249_reg_1467_pp0_iter2_reg <= icmp_ln249_reg_1467_pp0_iter1_reg;
        icmp_ln290_reg_1602_pp0_iter2_reg <= icmp_ln290_reg_1602_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_279_p2 == 1'd0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln249_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        icmp_ln272_reg_1505 <= icmp_ln272_fu_351_p2;
        icmp_ln290_reg_1602 <= icmp_ln290_fu_507_p2;
        local_temp_V_10_reg_1542 <= weights_V_TDATA[32'd10];
        local_temp_V_11_reg_1547 <= weights_V_TDATA[32'd11];
        local_temp_V_13_reg_1552 <= weights_V_TDATA[32'd13];
        local_temp_V_14_reg_1557 <= weights_V_TDATA[32'd14];
        local_temp_V_16_reg_1562 <= weights_V_TDATA[32'd16];
        local_temp_V_17_reg_1567 <= weights_V_TDATA[32'd17];
        local_temp_V_19_reg_1572 <= weights_V_TDATA[32'd19];
        local_temp_V_1_reg_1512 <= weights_V_TDATA[32'd1];
        local_temp_V_20_reg_1577 <= weights_V_TDATA[32'd20];
        local_temp_V_22_reg_1582 <= weights_V_TDATA[32'd22];
        local_temp_V_23_reg_1587 <= weights_V_TDATA[32'd23];
        local_temp_V_25_reg_1592 <= weights_V_TDATA[32'd25];
        local_temp_V_26_reg_1597 <= weights_V_TDATA[32'd26];
        local_temp_V_2_reg_1517 <= weights_V_TDATA[32'd2];
        local_temp_V_4_reg_1522 <= weights_V_TDATA[32'd4];
        local_temp_V_5_reg_1527 <= weights_V_TDATA[32'd5];
        local_temp_V_7_reg_1532 <= weights_V_TDATA[32'd7];
        local_temp_V_8_reg_1537 <= weights_V_TDATA[32'd8];
        weights_V_read_reg_1492 <= weights_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_279_p2 == 1'd0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_291_p2 == 1'd1) & (icmp_ln249_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_327_p1 == 2'd1))) begin
        inputBuf_V_1_fu_166 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_279_p2 == 1'd0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_291_p2 == 1'd1) & (icmp_ln249_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_327_p1 == 2'd2))) begin
        inputBuf_V_2_fu_170 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_279_p2 == 1'd0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_291_p2 == 1'd1) & (icmp_ln249_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_327_p1 == 2'd3))) begin
        inputBuf_V_3_fu_174 <= in0_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_279_p2 == 1'd0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln253_fu_291_p2 == 1'd1) & (icmp_ln249_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (trunc_ln257_fu_327_p1 == 2'd0))) begin
        inputBuf_V_fu_162 <= in0_V_TDATA;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_279_p2 == 1'd0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)))) begin
        ap_ST_iter0_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_iter0_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_iter1_fsm_state2_blk = 1'b0;

assign ap_ST_iter2_fsm_state3_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) begin
        ap_ST_iter3_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_iter3_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_279_p2 == 1'd0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln249_fu_279_p2 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter3_fsm_state4) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_279_p2 == 1'd0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 13'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_146;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_nf_2 = 32'd0;
    end else begin
        ap_sig_allocacmp_nf_2 = nf_1_fu_178;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_sf_1 = 32'd0;
    end else begin
        ap_sig_allocacmp_sf_1 = sf_fu_142;
    end
end

always @ (*) begin
    if (((ap_predicate_op42_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        in0_V_TDATA_blk_n = in0_V_TVALID;
    end else begin
        in0_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_279_p2 == 1'd0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (ap_predicate_op42_read_state1 == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        in0_V_TREADY = 1'b1;
    end else begin
        in0_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op245_write_state4 == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        out_V_TDATA_blk_n = out_V_TREADY;
    end else begin
        out_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0))) & (ap_predicate_op245_write_state4 == 1'b1) & (1'b1 == ap_CS_iter3_fsm_state4))) begin
        out_V_TVALID = 1'b1;
    end else begin
        out_V_TVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_0_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_1_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
        p_ZL7threshs_2_ce0 = 1'b1;
    end else begin
        p_ZL7threshs_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln249_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_start_int == 1'b1))) begin
        weights_V_TDATA_blk_n = weights_V_TVALID;
    end else begin
        weights_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_279_p2 == 1'd0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (icmp_ln249_fu_279_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        weights_V_TREADY = 1'b1;
    end else begin
        weights_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & ~((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_279_p2 == 1'd0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_279_p2 == 1'd0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_279_p2 == 1'd0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state3 : begin
            if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b0 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state3;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state4 : begin
            if ((~((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b0 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else if (((~((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0))) & (1'b1 == ap_CS_iter2_fsm_state3)) | (~((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0))) & (icmp_ln249_reg_1467_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_iter3_fsm_state4)))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) & (1'b1 == ap_CS_iter2_fsm_state3))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state4;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

assign add_ln840_10_fu_961_p2 = ($signed(sext_ln90_6_fu_935_p1) + $signed(sext_ln90_5_fu_924_p1));

assign add_ln840_11_fu_967_p2 = ($signed(add_ln840_10_fu_961_p2) + $signed(sext_ln90_7_fu_946_p1));

assign add_ln840_12_fu_1235_p2 = ($signed(sext_ln840_8_fu_1232_p1) + $signed(add_ln840_9_fu_1226_p2));

assign add_ln840_13_fu_973_p2 = ($signed(sext_ln90_4_fu_913_p1) + $signed(sext_ln90_1_fu_879_p1));

assign add_ln840_14_fu_979_p2 = ($signed(sext_ln90_3_fu_901_p1) + $signed(sext_ln90_2_fu_890_p1));

assign add_ln840_15_fu_985_p2 = ($signed(add_ln840_14_fu_979_p2) + $signed(sext_ln840_7_fu_957_p1));

assign add_ln840_16_fu_1247_p2 = ($signed(sext_ln840_10_fu_1244_p1) + $signed(sext_ln840_9_fu_1241_p1));

assign add_ln840_17_fu_1257_p2 = ($signed(sext_ln840_11_fu_1253_p1) + $signed(add_ln840_12_fu_1235_p2));

assign add_ln840_18_fu_1280_p2 = ($signed(select_ln272_fu_1134_p3) + $signed(sext_ln840_12_fu_1276_p1));

assign add_ln840_19_fu_1095_p2 = ($signed(sext_ln90_13_fu_1069_p1) + $signed(sext_ln90_12_fu_1058_p1));

assign add_ln840_1_fu_827_p2 = ($signed(sext_ln628_5_fu_741_p1) + $signed(sext_ln628_4_fu_710_p1));

assign add_ln840_20_fu_1101_p2 = ($signed(add_ln840_19_fu_1095_p2) + $signed(sext_ln90_14_fu_1080_p1));

assign add_ln840_21_fu_1289_p2 = ($signed(sext_ln840_14_fu_1286_p1) + $signed(add_ln840_18_fu_1280_p2));

assign add_ln840_22_fu_1107_p2 = ($signed(sext_ln90_11_fu_1047_p1) + $signed(sext_ln90_8_fu_1013_p1));

assign add_ln840_23_fu_1113_p2 = ($signed(sext_ln90_10_fu_1035_p1) + $signed(sext_ln90_9_fu_1024_p1));

assign add_ln840_24_fu_1119_p2 = ($signed(add_ln840_23_fu_1113_p2) + $signed(sext_ln840_13_fu_1091_p1));

assign add_ln840_25_fu_1301_p2 = ($signed(sext_ln840_16_fu_1298_p1) + $signed(sext_ln840_15_fu_1295_p1));

assign add_ln840_26_fu_1311_p2 = ($signed(sext_ln840_17_fu_1307_p1) + $signed(add_ln840_21_fu_1289_p2));

assign add_ln840_2_fu_833_p2 = ($signed(add_ln840_1_fu_827_p2) + $signed(sext_ln628_6_fu_792_p1));

assign add_ln840_3_fu_1181_p2 = ($signed(sext_ln840_2_fu_1178_p1) + $signed(add_ln840_fu_1172_p2));

assign add_ln840_4_fu_839_p2 = ($signed(sext_ln628_3_fu_679_p1) + $signed(sext_ln628_fu_585_p1));

assign add_ln840_5_fu_845_p2 = ($signed(sext_ln628_2_fu_647_p1) + $signed(sext_ln628_1_fu_616_p1));

assign add_ln840_6_fu_851_p2 = ($signed(add_ln840_5_fu_845_p2) + $signed(sext_ln840_1_fu_823_p1));

assign add_ln840_7_fu_1193_p2 = ($signed(sext_ln840_4_fu_1190_p1) + $signed(sext_ln840_3_fu_1187_p1));

assign add_ln840_8_fu_1203_p2 = ($signed(sext_ln840_5_fu_1199_p1) + $signed(add_ln840_3_fu_1181_p2));

assign add_ln840_9_fu_1226_p2 = ($signed(select_ln272_1_fu_1141_p3) + $signed(sext_ln840_6_fu_1222_p1));

assign add_ln840_fu_1172_p2 = ($signed(select_ln272_2_fu_1148_p3) + $signed(sext_ln840_fu_1168_p1));

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state3 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state4 = ap_CS_iter3_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start_int == 1'b0) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_279_p2 == 1'd0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_io = ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0));
end

always @ (*) begin
    ap_condition_1177 = (~((ap_start_int == 1'b0) | ((1'b1 == ap_CS_iter3_fsm_state4) & ((1'b1 == ap_block_state4_io) | ((ap_predicate_op245_write_state4 == 1'b1) & (out_V_TREADY == 1'b0)))) | ((weights_V_TVALID == 1'b0) & (icmp_ln249_fu_279_p2 == 1'd0)) | ((ap_predicate_op42_read_state1 == 1'b1) & (in0_V_TVALID == 1'b0))) & (1'b1 == ap_CS_iter0_fsm_state1));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_inElem_1_reg_240 = 'bx;

always @ (*) begin
    ap_predicate_op245_write_state4 = ((icmp_ln290_reg_1602_pp0_iter2_reg == 1'd1) & (icmp_ln249_reg_1467_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op42_read_state1 = ((icmp_ln253_fu_291_p2 == 1'd1) & (icmp_ln249_fu_279_p2 == 1'd0));
end

assign i_2_fu_285_p2 = (ap_sig_allocacmp_i_1 + 13'd1);

assign icmp_ln1039_1_fu_1357_p2 = (($signed(add_ln840_17_reg_1670) < $signed(sext_ln1039_1_fu_1353_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_2_fu_1372_p2 = (($signed(add_ln840_26_reg_1675) < $signed(sext_ln1039_2_fu_1368_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1039_fu_1342_p2 = (($signed(add_ln840_8_reg_1665) < $signed(sext_ln1039_fu_1338_p1)) ? 1'b1 : 1'b0);

assign icmp_ln249_fu_279_p2 = ((ap_sig_allocacmp_i_1 == 13'd8092) ? 1'b1 : 1'b0);

assign icmp_ln249_reg_1467_pp0_iter0_reg = icmp_ln249_reg_1467;

assign icmp_ln253_fu_291_p2 = ((ap_sig_allocacmp_nf_2 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln272_fu_351_p2 = ((ap_sig_allocacmp_sf_1 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln290_fu_507_p2 = ((sf_2_fu_501_p2 == 32'd4) ? 1'b1 : 1'b0);

assign icmp_ln302_fu_524_p2 = ((nf_fu_518_p2 == 32'd7) ? 1'b1 : 1'b0);

assign idxprom2_i_fu_1317_p1 = nf_2_reg_1462_pp0_iter1_reg;

assign local_temp_V_12_fu_864_p3 = weights_V_read_reg_1492[32'd12];

assign local_temp_V_15_fu_1209_p3 = weights_V_read_reg_1492_pp0_iter1_reg[32'd15];

assign local_temp_V_18_fu_991_p3 = weights_V_read_reg_1492[32'd18];

assign local_temp_V_21_fu_998_p3 = weights_V_read_reg_1492[32'd21];

assign local_temp_V_24_fu_1263_p3 = weights_V_read_reg_1492_pp0_iter1_reg[32'd24];

assign local_temp_V_3_fu_556_p3 = weights_V_read_reg_1492[32'd3];

assign local_temp_V_6_fu_1155_p3 = weights_V_read_reg_1492_pp0_iter1_reg[32'd6];

assign local_temp_V_9_fu_857_p3 = weights_V_read_reg_1492[32'd9];

assign local_temp_V_fu_553_p1 = weights_V_read_reg_1492[0:0];

assign nf_3_fu_530_p3 = ((icmp_ln302_fu_524_p2[0:0] == 1'b1) ? 32'd0 : nf_fu_518_p2);

assign nf_fu_518_p2 = (ap_sig_allocacmp_nf_2 + 32'd1);

assign out_V_TDATA = p_Result_s_fu_1383_p4;

assign p_Result_s_fu_1383_p4 = {{{result_V_2_fu_1377_p2}, {result_V_1_fu_1362_p2}}, {result_V_fu_1347_p2}};

assign p_ZL7threshs_0_address0 = idxprom2_i_fu_1317_p1;

assign p_ZL7threshs_1_address0 = idxprom2_i_fu_1317_p1;

assign p_ZL7threshs_2_address0 = idxprom2_i_fu_1317_p1;

assign r_V_1_fu_589_p4 = {{ap_phi_reg_pp0_iter1_inElem_1_reg_240[15:8]}};

assign r_V_2_fu_620_p4 = {{ap_phi_reg_pp0_iter1_inElem_1_reg_240[23:16]}};

assign r_V_3_fu_651_p4 = {{ap_phi_reg_pp0_iter1_inElem_1_reg_240[31:24]}};

assign r_V_4_fu_683_p4 = {{ap_phi_reg_pp0_iter1_inElem_1_reg_240[39:32]}};

assign r_V_5_fu_714_p4 = {{ap_phi_reg_pp0_iter1_inElem_1_reg_240[47:40]}};

assign r_V_6_fu_745_p4 = {{ap_phi_reg_pp0_iter1_inElem_1_reg_240[55:48]}};

assign r_V_7_fu_765_p4 = {{ap_phi_reg_pp0_iter1_inElem_1_reg_240[63:56]}};

assign r_V_8_fu_796_p4 = {{ap_phi_reg_pp0_iter1_inElem_1_reg_240[71:64]}};

assign r_V_fu_563_p1 = ap_phi_reg_pp0_iter1_inElem_1_reg_240[7:0];

assign result_V_1_fu_1362_p2 = (icmp_ln1039_1_fu_1357_p2 ^ 1'd1);

assign result_V_2_fu_1377_p2 = (icmp_ln1039_2_fu_1372_p2 ^ 1'd1);

assign result_V_fu_1347_p2 = (icmp_ln1039_fu_1342_p2 ^ 1'd1);

assign ret_V_1_fu_603_p2 = ($signed(9'd0) - $signed(sext_ln186_fu_599_p1));

assign ret_V_2_fu_634_p2 = ($signed(9'd0) - $signed(sext_ln186_1_fu_630_p1));

assign ret_V_3_fu_665_p2 = ($signed(9'd0) - $signed(sext_ln186_2_fu_661_p1));

assign ret_V_4_fu_697_p2 = ($signed(9'd0) - $signed(sext_ln186_3_fu_693_p1));

assign ret_V_5_fu_728_p2 = ($signed(9'd0) - $signed(sext_ln186_4_fu_724_p1));

assign ret_V_6_fu_759_p2 = ($signed(9'd0) - $signed(sext_ln186_5_fu_755_p1));

assign ret_V_7_fu_779_p2 = ($signed(9'd0) - $signed(sext_ln186_6_fu_775_p1));

assign ret_V_8_fu_810_p2 = ($signed(9'd0) - $signed(sext_ln186_7_fu_806_p1));

assign ret_V_fu_571_p2 = ($signed(9'd0) - $signed(sext_ln90_fu_567_p1));

assign select_ln272_1_fu_1141_p3 = ((icmp_ln272_reg_1505_pp0_iter1_reg[0:0] == 1'b1) ? 14'd0 : add_i9_i3_1_8128_fu_154);

assign select_ln272_2_fu_1148_p3 = ((icmp_ln272_reg_1505_pp0_iter1_reg[0:0] == 1'b1) ? 14'd0 : add_i9_i3_8126_fu_150);

assign select_ln272_fu_1134_p3 = ((icmp_ln272_reg_1505_pp0_iter1_reg[0:0] == 1'b1) ? 14'd0 : add_i9_i3_2_8130_fu_158);

assign select_ln90_10_fu_883_p3 = ((local_temp_V_10_reg_1542[0:0] == 1'b1) ? sext_ln186_fu_599_p1 : ret_V_1_fu_603_p2);

assign select_ln90_11_fu_894_p3 = ((local_temp_V_11_reg_1547[0:0] == 1'b1) ? sext_ln186_1_fu_630_p1 : ret_V_2_fu_634_p2);

assign select_ln90_12_fu_905_p3 = ((local_temp_V_12_fu_864_p3[0:0] == 1'b1) ? sext_ln186_2_fu_661_p1 : ret_V_3_fu_665_p2);

assign select_ln90_13_fu_917_p3 = ((local_temp_V_13_reg_1552[0:0] == 1'b1) ? sext_ln186_3_fu_693_p1 : ret_V_4_fu_697_p2);

assign select_ln90_14_fu_928_p3 = ((local_temp_V_14_reg_1557[0:0] == 1'b1) ? sext_ln186_4_fu_724_p1 : ret_V_5_fu_728_p2);

assign select_ln90_15_fu_1216_p3 = ((local_temp_V_15_fu_1209_p3[0:0] == 1'b1) ? sext_ln186_5_reg_1606 : ret_V_6_reg_1613);

assign select_ln90_16_fu_939_p3 = ((local_temp_V_16_reg_1562[0:0] == 1'b1) ? sext_ln186_6_fu_775_p1 : ret_V_7_fu_779_p2);

assign select_ln90_17_fu_950_p3 = ((local_temp_V_17_reg_1567[0:0] == 1'b1) ? sext_ln186_7_fu_806_p1 : ret_V_8_fu_810_p2);

assign select_ln90_18_fu_1005_p3 = ((local_temp_V_18_fu_991_p3[0:0] == 1'b1) ? sext_ln90_fu_567_p1 : ret_V_fu_571_p2);

assign select_ln90_19_fu_1017_p3 = ((local_temp_V_19_reg_1572[0:0] == 1'b1) ? sext_ln186_fu_599_p1 : ret_V_1_fu_603_p2);

assign select_ln90_1_fu_609_p3 = ((local_temp_V_1_reg_1512[0:0] == 1'b1) ? sext_ln186_fu_599_p1 : ret_V_1_fu_603_p2);

assign select_ln90_20_fu_1028_p3 = ((local_temp_V_20_reg_1577[0:0] == 1'b1) ? sext_ln186_1_fu_630_p1 : ret_V_2_fu_634_p2);

assign select_ln90_21_fu_1039_p3 = ((local_temp_V_21_fu_998_p3[0:0] == 1'b1) ? sext_ln186_2_fu_661_p1 : ret_V_3_fu_665_p2);

assign select_ln90_22_fu_1051_p3 = ((local_temp_V_22_reg_1582[0:0] == 1'b1) ? sext_ln186_3_fu_693_p1 : ret_V_4_fu_697_p2);

assign select_ln90_23_fu_1062_p3 = ((local_temp_V_23_reg_1587[0:0] == 1'b1) ? sext_ln186_4_fu_724_p1 : ret_V_5_fu_728_p2);

assign select_ln90_24_fu_1270_p3 = ((local_temp_V_24_fu_1263_p3[0:0] == 1'b1) ? sext_ln186_5_reg_1606 : ret_V_6_reg_1613);

assign select_ln90_25_fu_1073_p3 = ((local_temp_V_25_reg_1592[0:0] == 1'b1) ? sext_ln186_6_fu_775_p1 : ret_V_7_fu_779_p2);

assign select_ln90_26_fu_1084_p3 = ((local_temp_V_26_reg_1597[0:0] == 1'b1) ? sext_ln186_7_fu_806_p1 : ret_V_8_fu_810_p2);

assign select_ln90_2_fu_640_p3 = ((local_temp_V_2_reg_1517[0:0] == 1'b1) ? sext_ln186_1_fu_630_p1 : ret_V_2_fu_634_p2);

assign select_ln90_3_fu_671_p3 = ((local_temp_V_3_fu_556_p3[0:0] == 1'b1) ? sext_ln186_2_fu_661_p1 : ret_V_3_fu_665_p2);

assign select_ln90_4_fu_703_p3 = ((local_temp_V_4_reg_1522[0:0] == 1'b1) ? sext_ln186_3_fu_693_p1 : ret_V_4_fu_697_p2);

assign select_ln90_5_fu_734_p3 = ((local_temp_V_5_reg_1527[0:0] == 1'b1) ? sext_ln186_4_fu_724_p1 : ret_V_5_fu_728_p2);

assign select_ln90_6_fu_1162_p3 = ((local_temp_V_6_fu_1155_p3[0:0] == 1'b1) ? sext_ln186_5_reg_1606 : ret_V_6_reg_1613);

assign select_ln90_7_fu_785_p3 = ((local_temp_V_7_reg_1532[0:0] == 1'b1) ? sext_ln186_6_fu_775_p1 : ret_V_7_fu_779_p2);

assign select_ln90_8_fu_816_p3 = ((local_temp_V_8_reg_1537[0:0] == 1'b1) ? sext_ln186_7_fu_806_p1 : ret_V_8_fu_810_p2);

assign select_ln90_9_fu_871_p3 = ((local_temp_V_9_fu_857_p3[0:0] == 1'b1) ? sext_ln90_fu_567_p1 : ret_V_fu_571_p2);

assign select_ln90_fu_577_p3 = ((local_temp_V_fu_553_p1[0:0] == 1'b1) ? sext_ln90_fu_567_p1 : ret_V_fu_571_p2);

assign sext_ln1039_1_fu_1353_p1 = $signed(p_ZL7threshs_1_q0);

assign sext_ln1039_2_fu_1368_p1 = $signed(p_ZL7threshs_2_q0);

assign sext_ln1039_fu_1338_p1 = $signed(p_ZL7threshs_0_q0);

assign sext_ln186_1_fu_630_p1 = $signed(r_V_2_fu_620_p4);

assign sext_ln186_2_fu_661_p1 = $signed(r_V_3_fu_651_p4);

assign sext_ln186_3_fu_693_p1 = $signed(r_V_4_fu_683_p4);

assign sext_ln186_4_fu_724_p1 = $signed(r_V_5_fu_714_p4);

assign sext_ln186_5_fu_755_p1 = $signed(r_V_6_fu_745_p4);

assign sext_ln186_6_fu_775_p1 = $signed(r_V_7_fu_765_p4);

assign sext_ln186_7_fu_806_p1 = $signed(r_V_8_fu_796_p4);

assign sext_ln186_fu_599_p1 = $signed(r_V_1_fu_589_p4);

assign sext_ln628_1_fu_616_p1 = $signed(select_ln90_1_fu_609_p3);

assign sext_ln628_2_fu_647_p1 = $signed(select_ln90_2_fu_640_p3);

assign sext_ln628_3_fu_679_p1 = $signed(select_ln90_3_fu_671_p3);

assign sext_ln628_4_fu_710_p1 = $signed(select_ln90_4_fu_703_p3);

assign sext_ln628_5_fu_741_p1 = $signed(select_ln90_5_fu_734_p3);

assign sext_ln628_6_fu_792_p1 = $signed(select_ln90_7_fu_785_p3);

assign sext_ln628_fu_585_p1 = $signed(select_ln90_fu_577_p3);

assign sext_ln840_10_fu_1244_p1 = $signed(add_ln840_15_reg_1645);

assign sext_ln840_11_fu_1253_p1 = $signed(add_ln840_16_fu_1247_p2);

assign sext_ln840_12_fu_1276_p1 = $signed(select_ln90_24_fu_1270_p3);

assign sext_ln840_13_fu_1091_p1 = $signed(select_ln90_26_fu_1084_p3);

assign sext_ln840_14_fu_1286_p1 = $signed(add_ln840_20_reg_1650);

assign sext_ln840_15_fu_1295_p1 = $signed(add_ln840_22_reg_1655);

assign sext_ln840_16_fu_1298_p1 = $signed(add_ln840_24_reg_1660);

assign sext_ln840_17_fu_1307_p1 = $signed(add_ln840_25_fu_1301_p2);

assign sext_ln840_1_fu_823_p1 = $signed(select_ln90_8_fu_816_p3);

assign sext_ln840_2_fu_1178_p1 = $signed(add_ln840_2_reg_1620);

assign sext_ln840_3_fu_1187_p1 = $signed(add_ln840_4_reg_1625);

assign sext_ln840_4_fu_1190_p1 = $signed(add_ln840_6_reg_1630);

assign sext_ln840_5_fu_1199_p1 = $signed(add_ln840_7_fu_1193_p2);

assign sext_ln840_6_fu_1222_p1 = $signed(select_ln90_15_fu_1216_p3);

assign sext_ln840_7_fu_957_p1 = $signed(select_ln90_17_fu_950_p3);

assign sext_ln840_8_fu_1232_p1 = $signed(add_ln840_11_reg_1635);

assign sext_ln840_9_fu_1241_p1 = $signed(add_ln840_13_reg_1640);

assign sext_ln840_fu_1168_p1 = $signed(select_ln90_6_fu_1162_p3);

assign sext_ln90_10_fu_1035_p1 = $signed(select_ln90_20_fu_1028_p3);

assign sext_ln90_11_fu_1047_p1 = $signed(select_ln90_21_fu_1039_p3);

assign sext_ln90_12_fu_1058_p1 = $signed(select_ln90_22_fu_1051_p3);

assign sext_ln90_13_fu_1069_p1 = $signed(select_ln90_23_fu_1062_p3);

assign sext_ln90_14_fu_1080_p1 = $signed(select_ln90_25_fu_1073_p3);

assign sext_ln90_1_fu_879_p1 = $signed(select_ln90_9_fu_871_p3);

assign sext_ln90_2_fu_890_p1 = $signed(select_ln90_10_fu_883_p3);

assign sext_ln90_3_fu_901_p1 = $signed(select_ln90_11_fu_894_p3);

assign sext_ln90_4_fu_913_p1 = $signed(select_ln90_12_fu_905_p3);

assign sext_ln90_5_fu_924_p1 = $signed(select_ln90_13_fu_917_p3);

assign sext_ln90_6_fu_935_p1 = $signed(select_ln90_14_fu_928_p3);

assign sext_ln90_7_fu_946_p1 = $signed(select_ln90_16_fu_939_p3);

assign sext_ln90_8_fu_1013_p1 = $signed(select_ln90_18_fu_1005_p3);

assign sext_ln90_9_fu_1024_p1 = $signed(select_ln90_19_fu_1017_p3);

assign sext_ln90_fu_567_p1 = $signed(r_V_fu_563_p1);

assign sf_2_fu_501_p2 = (ap_sig_allocacmp_sf_1 + 32'd1);

assign tmp_fu_313_p5 = ap_sig_allocacmp_sf_1[1:0];

assign trunc_ln257_fu_327_p1 = ap_sig_allocacmp_sf_1[1:0];

endmodule //MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch
