Microsemi Libero Software
Version: 11.9.6.7
Release: v11.9 SP6

Info: The design
      C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/designe\
      r/impl1/top.adb was last modified by software version 11.9.6.7.
Opened an existing Libero design
C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/designer/impl\
1/top.adb.

The Export-map command succeeded ( 00:00:05 )
Wrote to the file:
C:\Users\nikol\Documents\FinalYearProject\Final-Year-Project\FPGA\Current_Project\designer\impl\
1\top.pdb
CHECKSUM: 3020

The Generate programming file command succeeded ( 00:00:05 )
Design saved to file
C:/Users/nikol/Documents/FinalYearProject/Final-Year-Project/FPGA/Current_Project/designer/impl\
1/top.adb.

The Execute Script command succeeded ( 00:00:06 )
Design closed.

