# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AES_TEST_1.ip_user_files/bd/gf_mul_3_LUT/sim/gf_mul_3_LUT.vhd" \
"../../../../AES_TEST_1.ip_user_files/bd/gf_mul_2_LUT/sim/gf_mul_2_LUT.vhd" \
"../../../../AES_TEST_1.srcs/sources_1/new/aes_pkg.vhd" \
"../../../../AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_2_LUT_wrapper.vhd" \
"../../../../AES_TEST_1.srcs/sources_1/imports/hdl/gf_mul_3_LUT_wrapper.vhd" \
"../../../../AES_TEST_1.srcs/sources_1/new/mix_cols.vhd" \
"../../../../AES_TEST_1.srcs/sim_1/new/mix_cols_tb.vhd" \

# Do not sort compile order
nosort
