Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/facun/Desktop/Lab 5/Counter_mod5_ShiftR/test_isim_beh.exe -prj C:/Users/facun/Desktop/Lab 5/Counter_mod5_ShiftR/test_beh.prj work.test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/facun/Desktop/Lab 5/Counter_mod5_ShiftR/FFD.vhd" into library work
Parsing VHDL file "C:/Users/facun/Desktop/Lab 5/Counter_mod5_ShiftR/../Cont-0-9999/clk_1Hz.vhd" into library work
Parsing VHDL file "C:/Users/facun/Desktop/Lab 5/Counter_mod5_ShiftR/Mod5_LR_Up_Down.vhd" into library work
Parsing VHDL file "C:/Users/facun/Desktop/Lab 5/Counter_mod5_ShiftR/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture arch of entity clk_1Hz [clk_1hz_default]
Compiling architecture arch of entity FFD [ffd_default]
Compiling architecture arch of entity Mod5_LR_Up_Down [mod5_lr_up_down_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable C:/Users/facun/Desktop/Lab 5/Counter_mod5_ShiftR/test_isim_beh.exe
Fuse Memory Usage: 35588 KB
Fuse CPU Usage: 499 ms
