{:input (genetic.crossover/dumb-crossover 203144260 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))) (genetic.mutation/change-names-remove-clause 958122767 (genetic.mutation/change-names-remove-clause 2140632132 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_11_12 , \\wire:missing_edge , wire2_32, wire24_35_37_38, wire25_32, wire26_32);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_11_12 ;\n  wire \\wire0_:missing_11_12 ;\n  wire wire17;\n  input wire24_35_37_38;\n  wire wire24_35_37_38;\n  output wire25_32;\n  wire wire25_32;\n  output wire26_32;\n  wire wire26_32;\n  wire \\wire27_:missing ;\n  wire wire28_36;\n  wire \\wire28_:missing ;\n  wire wire29_37;\n  wire \\wire29_:missing ;\n  output wire2_32;\n  wire wire2_32;\n  wire wire30_39;\n  wire wire31_39_49;\n  wire wire31_43;\n  wire wire33_32;\n  wire \\wire33_:missing ;\n  wire \\wire34_41_:missing ;\n  wire \\wire35_:missing ;\n  wire \\wire3_:missing_20 ;\n  wire wire4;\n  wire \\wire40_:missing_37 ;\n  wire \\wire40_:missing_42 ;\n  wire wire43_13;\n  wire wire43_15;\n  wire \\wire43_17_19_:missing ;\n  wire wire43_18;\n  wire wire43_35;\n  wire wire43_39;\n  wire wire43_41;\n  wire \\wire43_44_:missing_48 ;\n  wire wire43_45;\n  wire wire43_9_10_11;\n  wire wire43_9_10_12;\n  wire \\wire43_:missing_36_38 ;\n  wire wire46_32;\n  wire wire48;\n  wire wire5_13_22;\n  wire wire6_32;\n  wire \\wire6_:missing ;\n  wire wire7_32;\n  wire wire8_21;\n  wire \\wire8_32_:missing ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_41_45 ;\n  wire \\wire:missing_46 ;\n  wire \\wire:missing_47 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire5_13_22;\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire28_:missing  = 2'h1 >> wire28_36;\n  assign \\wire6_:missing  = 2'h1 >> wire6_32;\n  assign \\wire29_:missing  = 2'h1 >> wire29_37;\n  assign wire30_39 = 2'h1 >> \\wire:missing_edge ;\n  assign wire31_43 = 2'h1 >> wire31_39_49;\n  assign wire2_32 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire33_:missing  = 2'h1 >> wire33_32;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire34_41_:missing ;\n  assign \\wire35_:missing  = 4'h6 >> { wire24_35_37_38, wire43_35 };\n  assign wire28_36 = 4'h8 >> { \\wire43_:missing_36_38 , \\wire:missing_edge  };\n  assign wire29_37 = 4'h8 >> { wire24_35_37_38, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire24_35_37_38, \\wire43_:missing_36_38  };\n  assign \\wire:missing_edge  = 2'h1 >> wire7_32;\n  assign wire31_39_49 = 4'h8 >> { wire30_39, wire43_39 };\n  assign \\wire:missing_40  = 4'h6 >> { \\wire40_:missing_42 , \\wire40_:missing_37  };\n  assign \\wire34_41_:missing  = 4'h8 >> { \\wire:missing_41_45 , wire43_41 };\n  assign wire43_9_10_11 = 2'hx >> wire31_43;\n  assign wire8_21 = 2'h1 >> \\wire8_32_:missing ;\n  assign \\wire9_:missing  = 4'h6 >> { wire43_9_10_12, wire43_9_10_11 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire43_9_10_12, wire43_9_10_11 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire0_:missing_11_12 , wire43_9_10_11 };\n  assign \\wire:missing_12  = 4'h8 >> { \\wire0_:missing_11_12 , wire43_9_10_12 };\n  assign wire5_13_22 = 4'h8 >> { wire43_13, wire43_13 };\n  assign \\wire3_:missing_20  = 1'h0;\n  assign wire4 = 1'h0;\n  assign \\wire27_:missing  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire31_39_49;\n  assign wire48 = \\wire43_44_:missing_48 ;\n  assign \\wire:missing_47  = \\wire:missing_edge ;\n  assign \\wire:missing_46  = wire46_32;\n  assign \\wire:missing_41_45  = wire43_45;\n  assign \\wire:missing_edge  = \\wire43_44_:missing_48 ;\n  assign \\wire40_:missing_42  = \\wire:missing_edge ;\n  assign \\wire:missing_22  = wire5_13_22;\n  assign \\wire:missing_edge  = wire8_21;\n  assign \\wire:missing_edge  = \\wire3_:missing_20 ;\n  assign \\wire:missing_edge  = \\wire43_17_19_:missing ;\n  assign \\wire:missing_edge  = wire43_18;\n  assign wire17 = \\wire43_17_19_:missing ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire43_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:3.1-105.10\" *)\nmodule postsynth(\\wire0_:missing_11_12 , \\wire:missing_edge , wire2_32, wire24_35_37_38, wire25_32, wire26_32);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:5.9-5.30\" *)\n  input \\wire0_:missing_11_12 ;\n  wire \\wire0_:missing_11_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:7.8-7.14\" *)\n  wire wire17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:8.9-8.24\" *)\n  input wire24_35_37_38;\n  wire wire24_35_37_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:10.10-10.19\" *)\n  output wire25_32;\n  wire wire25_32;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:12.10-12.19\" *)\n  output wire26_32;\n  wire wire26_32;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:14.8-14.24\" *)\n  wire \\wire27_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:19.10-19.18\" *)\n  output wire2_32;\n  wire wire2_32;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:21.8-21.17\" *)\n  wire wire30_39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:22.8-22.20\" *)\n  wire wire31_39_49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:23.8-23.17\" *)\n  wire wire31_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:28.8-28.26\" *)\n  wire \\wire3_:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:29.8-29.13\" *)\n  wire wire4;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:31.8-31.27\" *)\n  wire \\wire40_:missing_42 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:33.8-33.17\" *)\n  wire wire43_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:34.8-34.30\" *)\n  wire \\wire43_17_19_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:35.8-35.17\" *)\n  wire wire43_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:39.8-39.30\" *)\n  wire \\wire43_44_:missing_48 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:41.8-41.22\" *)\n  wire wire43_9_10_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:45.8-45.14\" *)\n  wire wire48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:50.8-50.16\" *)\n  wire wire8_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:52.8-52.23\" *)\n  wire \\wire9_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:58.8-58.24\" *)\n  wire \\wire:missing_47 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B8C10D71.v:59.9-59.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire17 = 1'h0;\n  assign wire25_32 = 1'hx;\n  assign wire26_32 = 1'hx;\n  assign \\wire27_:missing  = 1'h1;\n  assign wire2_32 = 1'h1;\n  assign wire30_39 = 1'h1;\n  assign wire31_39_49 = 1'h0;\n  assign wire31_43 = 1'h1;\n  assign \\wire3_:missing_20  = 1'h0;\n  assign wire4 = 1'h0;\n  assign \\wire40_:missing_42  = 1'h0;\n  assign wire43_15 = 1'h0;\n  assign \\wire43_17_19_:missing  = 1'h0;\n  assign wire43_18 = 1'h0;\n  assign \\wire43_44_:missing_48  = 1'h0;\n  assign wire43_9_10_11 = 1'hx;\n  assign wire48 = 1'h0;\n  assign wire8_21 = 1'h0;\n  assign \\wire9_:missing  = 1'hx;\n  assign \\wire:missing_47  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:22:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2/src/top.v'.\nSBY  2:22:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] Copy '/tmp/fuzzmount2DDF5D8C/B8C10D71.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2/src/B8C10D71.v'.\nSBY  2:22:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] Copy '/tmp/fuzzmount2DDF5D8C/B8C10D71.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2/src/B8C10D71.post.v'.\nSBY  2:22:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] engine_0: abc pdr\nSBY  2:22:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:22:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] base: Warning: Wire presynth.\\wire26_32 is used but has no driver.\nSBY  2:22:17 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] base: Warning: Wire presynth.\\wire25_32 is used but has no driver.\nSBY  2:22:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] base: finished (returncode=0)\nSBY  2:22:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:22:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] aig: Warning: Wire presynth.\\wire26_32 is used but has no driver.\nSBY  2:22:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] aig: Warning: Wire presynth.\\wire25_32 is used but has no driver.\nSBY  2:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] aig: finished (returncode=0)\nSBY  2:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] engine_0: Warning: The network has no constraints.\nSBY  2:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] engine_0: finished (returncode=0)\nSBY  2:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] engine_0: Status returned by engine: FAIL\nSBY  2:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)\nSBY  2:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2'.\nSBY  2:22:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7ef0gzq2] DONE (FAIL, rc=2)\n", :err ""}}}