
*** Running vivado
    with args -log dac_design_DifferentialOutBuffer_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dac_design_DifferentialOutBuffer_2_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source dac_design_DifferentialOutBuffer_2_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP dac_design_DifferentialOutBuffer_2_0, cache-ID = cf77a3977f70baf4.
INFO: [Common 17-206] Exiting Vivado at Fri Jun 29 10:14:33 2018...
