Analysis & Synthesis report for mem_frame_1ch
Wed Mar 06 13:00:52 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |mem_frame_1ch|state
 11. State Machine - |mem_frame_1ch|data_upload:data_upload_u0|state
 12. State Machine - |mem_frame_1ch|data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|t_state
 13. State Machine - |mem_frame_1ch|data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|state
 14. State Machine - |mem_frame_1ch|data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0|state
 15. State Machine - |mem_frame_1ch|ADS8689:ADS8689_u0|state
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for Top-level Entity: |mem_frame_1ch
 23. Source assignments for data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo|altsyncram_kkm1:FIFOram
 24. Source assignments for data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|USB_RAM:USB_RAM1|altsyncram:altsyncram_component|altsyncram_mfn1:auto_generated
 25. Source assignments for sld_signaltap:auto_signaltap_0
 26. Parameter Settings for User Entity Instance: ADS8689:ADS8689_u0
 27. Parameter Settings for User Entity Instance: data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0
 28. Parameter Settings for User Entity Instance: data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0
 29. Parameter Settings for User Entity Instance: data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component
 30. Parameter Settings for User Entity Instance: data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|USB_RAM:USB_RAM1|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: npn_test:npn_test_u0
 32. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 33. scfifo Parameter Settings by Entity Instance
 34. altsyncram Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|USB_RAM:USB_RAM1"
 36. Port Connectivity Checks: "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1"
 37. Port Connectivity Checks: "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0"
 38. Port Connectivity Checks: "data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0"
 39. Port Connectivity Checks: "ADS8689:ADS8689_u0|SPI:SPI_u0"
 40. Signal Tap Logic Analyzer Settings
 41. Post-Synthesis Netlist Statistics for Top Partition
 42. Elapsed Time Per Partition
 43. Connections to In-System Debugging Instance "auto_signaltap_0"
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 06 13:00:52 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; mem_frame_1ch                               ;
; Top-level Entity Name              ; mem_frame_1ch                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,436                                       ;
;     Total combinational functions  ; 1,482                                       ;
;     Dedicated logic registers      ; 1,800                                       ;
; Total registers                    ; 1800                                        ;
; Total pins                         ; 66                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 71,680                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                            ; mem_frame_1ch      ; mem_frame_1ch      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                 ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../rtl/npn_test.v                                                  ; yes             ; User Verilog HDL File                        ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/npn_test.v                                                         ;             ;
; ../rtl/mem_frame_1ch.v                                             ; yes             ; User Verilog HDL File                        ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v                                                    ;             ;
; ../rtl/SPI.v                                                       ; yes             ; User Verilog HDL File                        ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/SPI.v                                                              ;             ;
; ../rtl/HEX2DEC.v                                                   ; yes             ; User Verilog HDL File                        ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/HEX2DEC.v                                                          ;             ;
; ../rtl/defpara.v                                                   ; yes             ; User Verilog HDL File                        ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/defpara.v                                                          ;             ;
; ../rtl/data_upload.v                                               ; yes             ; User Verilog HDL File                        ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/data_upload.v                                                      ;             ;
; ../rtl/CYUSB_control.v                                             ; yes             ; User Verilog HDL File                        ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/CYUSB_control.v                                                    ;             ;
; ../rtl/ADS8689.v                                                   ; yes             ; User Verilog HDL File                        ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/ADS8689.v                                                          ;             ;
; ../rtl/write_FIFO.v                                                ; yes             ; User Wizard-Generated File                   ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/write_FIFO.v                                                       ;             ;
; ../rtl/USB_RAM.v                                                   ; yes             ; User Wizard-Generated File                   ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/USB_RAM.v                                                          ;             ;
; scfifo.tdf                                                         ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                    ;             ;
; a_regfifo.inc                                                      ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                 ;             ;
; a_dpfifo.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                  ;             ;
; a_i2fifo.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                  ;             ;
; a_fffifo.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                  ;             ;
; a_f2fifo.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                  ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                ;             ;
; db/scfifo_1431.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/scfifo_1431.tdf                                                 ;             ;
; db/a_dpfifo_8a31.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/a_dpfifo_8a31.tdf                                               ;             ;
; db/a_fefifo_t7e.tdf                                                ; yes             ; Auto-Generated Megafunction                  ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/a_fefifo_t7e.tdf                                                ;             ;
; db/cntr_go7.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/cntr_go7.tdf                                                    ;             ;
; db/altsyncram_kkm1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/altsyncram_kkm1.tdf                                             ;             ;
; db/cntr_4ob.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/cntr_4ob.tdf                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                         ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                 ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                    ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/altram.inc                                                                                                    ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                  ;             ;
; db/altsyncram_mfn1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/altsyncram_mfn1.tdf                                             ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                             ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/quartus20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                        ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/quartus20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                           ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                              ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                              ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                    ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/quartus20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                 ;             ;
; sld_transition_detector.vhd                                        ; yes             ; Encrypted Megafunction                       ; d:/quartus20.1/quartus/libraries/megafunctions/sld_transition_detector.vhd                                                                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/quartus20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                  ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/quartus20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                        ;             ;
; sld_gap_detector.vhd                                               ; yes             ; Encrypted Megafunction                       ; d:/quartus20.1/quartus/libraries/megafunctions/sld_gap_detector.vhd                                                                                          ;             ;
; db/altsyncram_qa24.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/altsyncram_qa24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                  ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                   ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                           ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                   ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                    ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                  ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/altshift.inc                                                                                                  ;             ;
; db/mux_psc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/mux_psc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/declut.inc                                                                                                    ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                               ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                               ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                               ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                  ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                               ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/quartus20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                       ;             ;
; db/cntr_ngi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/cntr_ngi.tdf                                                    ;             ;
; db/cmpr_tgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/cmpr_tgc.tdf                                                    ;             ;
; db/cntr_89j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/cntr_89j.tdf                                                    ;             ;
; db/cntr_cgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/cntr_cgi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/quartus20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/quartus20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                 ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/quartus20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/quartus20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                   ; altera_sld  ;
; db/ip/sld1875b686/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/ip/sld1875b686/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld1875b686/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/ip/sld1875b686/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld1875b686/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/ip/sld1875b686/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld1875b686/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/ip/sld1875b686/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld1875b686/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/ip/sld1875b686/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld1875b686/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/ip/sld1875b686/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/quartus20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                              ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 2,436       ;
;                                             ;             ;
; Total combinational functions               ; 1482        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 647         ;
;     -- 3 input functions                    ; 453         ;
;     -- <=2 input functions                  ; 382         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1214        ;
;     -- arithmetic mode                      ; 268         ;
;                                             ;             ;
; Total registers                             ; 1800        ;
;     -- Dedicated logic registers            ; 1800        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 66          ;
; Total memory bits                           ; 71680       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clk_i~input ;
; Maximum fan-out                             ; 1259        ;
; Total fan-out                               ; 12119       ;
; Average fan-out                             ; 3.46        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |mem_frame_1ch                                                                                                                          ; 1482 (288)          ; 1800 (153)                ; 71680       ; 0            ; 0       ; 0         ; 66   ; 0            ; |mem_frame_1ch                                                                                                                                                                                                                                                                                                                                            ; mem_frame_1ch                     ; work         ;
;    |ADS8689:ADS8689_u0|                                                                                                                 ; 108 (67)            ; 91 (61)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|ADS8689:ADS8689_u0                                                                                                                                                                                                                                                                                                                         ; ADS8689                           ; work         ;
;       |SPI:SPI_u0|                                                                                                                      ; 41 (41)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|ADS8689:ADS8689_u0|SPI:SPI_u0                                                                                                                                                                                                                                                                                                              ; SPI                               ; work         ;
;    |data_upload:data_upload_u0|                                                                                                         ; 248 (109)           ; 152 (68)                  ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|data_upload:data_upload_u0                                                                                                                                                                                                                                                                                                                 ; data_upload                       ; work         ;
;       |CYUSB_control:CYUSB_control_u0|                                                                                                  ; 84 (46)             ; 60 (31)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0                                                                                                                                                                                                                                                                                  ; CYUSB_control                     ; work         ;
;          |write_FIFO:write_FIFO1|                                                                                                       ; 38 (0)              ; 29 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1                                                                                                                                                                                                                                                           ; write_FIFO                        ; work         ;
;             |scfifo:scfifo_component|                                                                                                   ; 38 (0)              ; 29 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component                                                                                                                                                                                                                                   ; scfifo                            ; work         ;
;                |scfifo_1431:auto_generated|                                                                                             ; 38 (0)              ; 29 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component|scfifo_1431:auto_generated                                                                                                                                                                                                        ; scfifo_1431                       ; work         ;
;                   |a_dpfifo_8a31:dpfifo|                                                                                                ; 38 (2)              ; 29 (0)                    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo                                                                                                                                                                                   ; a_dpfifo_8a31                     ; work         ;
;                      |a_fefifo_t7e:fifo_state|                                                                                          ; 18 (9)              ; 11 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo|a_fefifo_t7e:fifo_state                                                                                                                                                           ; a_fefifo_t7e                      ; work         ;
;                         |cntr_go7:count_usedw|                                                                                          ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw                                                                                                                                      ; cntr_go7                          ; work         ;
;                      |altsyncram_kkm1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo|altsyncram_kkm1:FIFOram                                                                                                                                                           ; altsyncram_kkm1                   ; work         ;
;                      |cntr_4ob:rd_ptr_count|                                                                                            ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo|cntr_4ob:rd_ptr_count                                                                                                                                                             ; cntr_4ob                          ; work         ;
;                      |cntr_4ob:wr_ptr|                                                                                                  ; 9 (9)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo|cntr_4ob:wr_ptr                                                                                                                                                                   ; cntr_4ob                          ; work         ;
;       |HEX2DEC:HEX2DEC_u0|                                                                                                              ; 55 (55)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0                                                                                                                                                                                                                                                                                              ; HEX2DEC                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 127 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 126 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 126 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 126 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 125 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 125 (86)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 711 (2)             ; 1314 (130)                ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 709 (0)             ; 1184 (0)                  ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 709 (86)            ; 1184 (340)                ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 23 (0)              ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; mux_psc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_qa24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 67584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qa24:auto_generated                                                                                                                                                 ; altsyncram_qa24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 18 (18)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 83 (83)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 307 (2)             ; 540 (4)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                                                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                                  ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:\storage_transition:transition_detector_setup_bits|                                                        ; 0 (0)               ; 65 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits                                                                                                                                    ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 130 (0)             ; 325 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 195 (195)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 130 (0)             ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 23 (23)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;                |sld_transition_detector:\storage_transition:transition_detector|                                                        ; 152 (22)            ; 130 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector                                                                                                                                    ; sld_transition_detector           ; work         ;
;                   |sld_transition_detect:\td:0:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:10:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:11:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:12:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:13:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:14:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:15:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:16:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:17:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:18:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:19:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:1:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:20:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:21:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:22:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:23:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:24:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:25:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:26:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:27:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:28:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:29:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:2:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:30:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:30:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:31:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:32:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:33:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:34:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:35:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:36:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:37:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:38:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:39:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:3:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:40:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:41:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:42:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:43:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:44:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:45:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:46:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:47:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:48:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:49:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:4:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:50:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:51:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:52:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:53:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:54:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:55:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:56:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:57:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:58:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:59:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:5:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:60:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:61:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:62:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:62:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:63:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:63:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:64:td|                                                                                     ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:64:td                                                                                                    ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:6:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:7:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:8:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td                                                                                                     ; sld_transition_detect             ; work         ;
;                   |sld_transition_detect:\td:9:td|                                                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td                                                                                                     ; sld_transition_detect             ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                                                         ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                                              ; sld_gap_detector                  ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 147 (10)            ; 131 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_ngi:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ngi:auto_generated                                                             ; cntr_ngi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; cntr_89j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 66 (66)             ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 21 (21)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mem_frame_1ch|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo|altsyncram_kkm1:FIFOram|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096  ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qa24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 66           ; 1024         ; 66           ; 67584 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File     ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mem_frame_1ch|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mem_frame_1ch|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mem_frame_1ch|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mem_frame_1ch|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                     ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mem_frame_1ch|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                     ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |mem_frame_1ch|data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|USB_RAM:USB_RAM1                                                                                                                                                                                          ; ../rtl/USB_RAM.v    ;
; Altera ; FIFO         ; 20.1    ; N/A          ; N/A          ; |mem_frame_1ch|data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1                                                                                                                                                                                    ; ../rtl/write_FIFO.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mem_frame_1ch|state                                                                                                                                      ;
+-----------------+------------+-------------+-------------+-------------+-----------------+----------------+-----------------+----------------+---------------+------------+
; Name            ; state.IDLE ; state.REMEM ; state.BREAK ; state.ADAPT ; state.WAIT_SW_2 ; state.DETECT_R ; state.WAIT_SW_1 ; state.DETECT_P ; state.WAIT_CH ; state.INIT ;
+-----------------+------------+-------------+-------------+-------------+-----------------+----------------+-----------------+----------------+---------------+------------+
; state.INIT      ; 0          ; 0           ; 0           ; 0           ; 0               ; 0              ; 0               ; 0              ; 0             ; 0          ;
; state.WAIT_CH   ; 0          ; 0           ; 0           ; 0           ; 0               ; 0              ; 0               ; 0              ; 1             ; 1          ;
; state.DETECT_P  ; 0          ; 0           ; 0           ; 0           ; 0               ; 0              ; 0               ; 1              ; 0             ; 1          ;
; state.WAIT_SW_1 ; 0          ; 0           ; 0           ; 0           ; 0               ; 0              ; 1               ; 0              ; 0             ; 1          ;
; state.DETECT_R  ; 0          ; 0           ; 0           ; 0           ; 0               ; 1              ; 0               ; 0              ; 0             ; 1          ;
; state.WAIT_SW_2 ; 0          ; 0           ; 0           ; 0           ; 1               ; 0              ; 0               ; 0              ; 0             ; 1          ;
; state.ADAPT     ; 0          ; 0           ; 0           ; 1           ; 0               ; 0              ; 0               ; 0              ; 0             ; 1          ;
; state.BREAK     ; 0          ; 0           ; 1           ; 0           ; 0               ; 0              ; 0               ; 0              ; 0             ; 1          ;
; state.REMEM     ; 0          ; 1           ; 0           ; 0           ; 0               ; 0              ; 0               ; 0              ; 0             ; 1          ;
; state.IDLE      ; 1          ; 0           ; 0           ; 0           ; 0               ; 0              ; 0               ; 0              ; 0             ; 1          ;
+-----------------+------------+-------------+-------------+-------------+-----------------+----------------+-----------------+----------------+---------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |mem_frame_1ch|data_upload:data_upload_u0|state        ;
+---------------+--------------+------------+---------------+------------+
; Name          ; state.UPLOAD ; state.SEND ; state.HEX2DEC ; state.IDLE ;
+---------------+--------------+------------+---------------+------------+
; state.IDLE    ; 0            ; 0          ; 0             ; 0          ;
; state.HEX2DEC ; 0            ; 0          ; 1             ; 1          ;
; state.SEND    ; 0            ; 1          ; 0             ; 1          ;
; state.UPLOAD  ; 1            ; 0          ; 0             ; 1          ;
+---------------+--------------+------------+---------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |mem_frame_1ch|data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|t_state         ;
+------------------------+----------------+------------------------+-----------------+---------------------+
; Name                   ; t_state.T_IDLE ; t_state.T_PKTEND_DELAY ; t_state.T_TRANS ; t_state.T_ADDR_SLOE ;
+------------------------+----------------+------------------------+-----------------+---------------------+
; t_state.T_IDLE         ; 0              ; 0                      ; 0               ; 0                   ;
; t_state.T_TRANS        ; 1              ; 0                      ; 1               ; 0                   ;
; t_state.T_PKTEND_DELAY ; 1              ; 1                      ; 0               ; 0                   ;
; t_state.T_ADDR_SLOE    ; 1              ; 0                      ; 0               ; 1                   ;
+------------------------+----------------+------------------------+-----------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |mem_frame_1ch|data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|state ;
+-------------+-------------+------------+-------------------------------------------------------+
; Name        ; state.WRITE ; state.READ ; state.IDLE                                            ;
+-------------+-------------+------------+-------------------------------------------------------+
; state.IDLE  ; 0           ; 0          ; 0                                                     ;
; state.READ  ; 0           ; 1          ; 1                                                     ;
; state.WRITE ; 1           ; 0          ; 1                                                     ;
+-------------+-------------+------------+-------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |mem_frame_1ch|data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0|state ;
+-------------+-----------+-------------+-------------+------------------------------+
; Name        ; state.ADD ; state.JUDGE ; state.SHIFT ; state.IDLE                   ;
+-------------+-----------+-------------+-------------+------------------------------+
; state.IDLE  ; 0         ; 0           ; 0           ; 0                            ;
; state.SHIFT ; 0         ; 0           ; 1           ; 1                            ;
; state.JUDGE ; 0         ; 1           ; 0           ; 1                            ;
; state.ADD   ; 1         ; 0           ; 0           ; 1                            ;
+-------------+-----------+-------------+-------------+------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |mem_frame_1ch|ADS8689:ADS8689_u0|state       ;
+------------+------------+------------+------------+-----------+
; Name       ; state.IDLE ; state.CONV ; state.INIT ; state.ACQ ;
+------------+------------+------------+------------+-----------+
; state.INIT ; 0          ; 0          ; 0          ; 0         ;
; state.CONV ; 0          ; 1          ; 1          ; 0         ;
; state.IDLE ; 1          ; 0          ; 1          ; 0         ;
; state.ACQ  ; 0          ; 0          ; 1          ; 1         ;
+------------+------------+------------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                             ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; global_cnt[31]                            ; yes                                                              ; yes                                        ;
; global_cnt[30]                            ; yes                                                              ; yes                                        ;
; global_cnt[29]                            ; yes                                                              ; yes                                        ;
; global_cnt[28]                            ; yes                                                              ; yes                                        ;
; global_cnt[27]                            ; yes                                                              ; yes                                        ;
; global_cnt[26]                            ; yes                                                              ; yes                                        ;
; global_cnt[25]                            ; yes                                                              ; yes                                        ;
; global_cnt[24]                            ; yes                                                              ; yes                                        ;
; global_cnt[23]                            ; yes                                                              ; yes                                        ;
; global_cnt[22]                            ; yes                                                              ; yes                                        ;
; global_cnt[21]                            ; yes                                                              ; yes                                        ;
; global_cnt[20]                            ; yes                                                              ; yes                                        ;
; global_cnt[19]                            ; yes                                                              ; yes                                        ;
; global_cnt[18]                            ; yes                                                              ; yes                                        ;
; global_cnt[17]                            ; yes                                                              ; yes                                        ;
; global_cnt[16]                            ; yes                                                              ; yes                                        ;
; global_cnt[15]                            ; yes                                                              ; yes                                        ;
; global_cnt[14]                            ; yes                                                              ; yes                                        ;
; global_cnt[13]                            ; yes                                                              ; yes                                        ;
; global_cnt[12]                            ; yes                                                              ; yes                                        ;
; global_cnt[11]                            ; yes                                                              ; yes                                        ;
; global_cnt[10]                            ; yes                                                              ; yes                                        ;
; global_cnt[9]                             ; yes                                                              ; yes                                        ;
; global_cnt[8]                             ; yes                                                              ; yes                                        ;
; global_cnt[7]                             ; yes                                                              ; yes                                        ;
; global_cnt[6]                             ; yes                                                              ; yes                                        ;
; global_cnt[5]                             ; yes                                                              ; yes                                        ;
; global_cnt[4]                             ; yes                                                              ; yes                                        ;
; global_cnt[3]                             ; yes                                                              ; yes                                        ;
; global_cnt[2]                             ; yes                                                              ; yes                                        ;
; global_cnt[1]                             ; yes                                                              ; yes                                        ;
; global_cnt[0]                             ; yes                                                              ; yes                                        ;
; Total number of protected registers is 32 ;                                                                  ;                                            ;
+-------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                   ;
+-----------------------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                               ; Reason for Removal                                                     ;
+-----------------------------------------------------------------------------+------------------------------------------------------------------------+
; piezo_switch[3]                                                             ; Stuck at VCC due to stuck port data_in                                 ;
; piezo_switch[1,2]                                                           ; Stuck at GND due to stuck port data_in                                 ;
; piezo_switch[0]                                                             ; Stuck at VCC due to stuck port data_in                                 ;
; out_switch[3]                                                               ; Stuck at GND due to stuck port data_in                                 ;
; out_switch[2]                                                               ; Stuck at VCC due to stuck port data_in                                 ;
; out_switch[1]                                                               ; Stuck at GND due to stuck port data_in                                 ;
; out_switch[0]                                                               ; Stuck at VCC due to stuck port data_in                                 ;
; mem_switch[3]                                                               ; Stuck at GND due to stuck port data_in                                 ;
; mem_switch[2]                                                               ; Stuck at VCC due to stuck port data_in                                 ;
; mem_switch[1]                                                               ; Stuck at GND due to stuck port data_in                                 ;
; mem_switch[0]                                                               ; Stuck at VCC due to stuck port data_in                                 ;
; data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|FIFOadr[1]        ; Stuck at VCC due to stuck port data_in                                 ;
; data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|FIFOadr[0]        ; Stuck at GND due to stuck port data_in                                 ;
; data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|rRAM_idata[0..6]  ; Lost fanout                                                            ;
; data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|rRAM_wren         ; Lost fanout                                                            ;
; data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|rRAM_idata[7]     ; Lost fanout                                                            ;
; data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0|sign_bit[2,3,6,7,10,11,14,15] ; Stuck at GND due to stuck port data_in                                 ;
; data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|rRAM_wraddr[0..8] ; Lost fanout                                                            ;
; ch_sign[3]                                                                  ; Stuck at VCC due to stuck port data_in                                 ;
; ch_sign[1,2]                                                                ; Stuck at GND due to stuck port data_in                                 ;
; ch_sign[0]                                                                  ; Stuck at VCC due to stuck port data_in                                 ;
; npn_test:npn_test_u0|mem_state_temp[12..15]                                 ; Stuck at GND due to stuck port clock_enable                            ;
; npn_test:npn_test_u0|mem_state_temp[11]                                     ; Stuck at VCC due to stuck port clock_enable                            ;
; npn_test:npn_test_u0|mem_state_temp[10]                                     ; Stuck at GND due to stuck port clock_enable                            ;
; npn_test:npn_test_u0|mem_state_temp[7..9]                                   ; Stuck at VCC due to stuck port clock_enable                            ;
; npn_test:npn_test_u0|mem_state_temp[6]                                      ; Stuck at GND due to stuck port clock_enable                            ;
; npn_test:npn_test_u0|mem_state_temp[3..5]                                   ; Stuck at VCC due to stuck port clock_enable                            ;
; npn_test:npn_test_u0|mem_state_temp[0..2]                                   ; Stuck at GND due to stuck port clock_enable                            ;
; npn_test:npn_test_u0|piezo_state_temp[10..15]                               ; Stuck at GND due to stuck port clock_enable                            ;
; npn_test:npn_test_u0|piezo_state_temp[8,9]                                  ; Stuck at VCC due to stuck port clock_enable                            ;
; npn_test:npn_test_u0|piezo_state_temp[6,7]                                  ; Stuck at GND due to stuck port clock_enable                            ;
; npn_test:npn_test_u0|piezo_state_temp[5]                                    ; Stuck at VCC due to stuck port clock_enable                            ;
; npn_test:npn_test_u0|piezo_state_temp[0..4]                                 ; Stuck at GND due to stuck port clock_enable                            ;
; npn_test:npn_test_u0|piezo_state_store[10..15]                              ; Stuck at GND due to stuck port clock_enable                            ;
; npn_test:npn_test_u0|piezo_state_store[8,9]                                 ; Stuck at VCC due to stuck port clock_enable                            ;
; npn_test:npn_test_u0|piezo_state_store[6,7]                                 ; Stuck at GND due to stuck port clock_enable                            ;
; npn_test:npn_test_u0|piezo_state_store[5]                                   ; Stuck at VCC due to stuck port clock_enable                            ;
; npn_test:npn_test_u0|piezo_state_store[0..4]                                ; Stuck at GND due to stuck port clock_enable                            ;
; data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0|sign_bit[13]                  ; Merged with data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0|sign_bit[12] ;
; data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0|sign_bit[9]                   ; Merged with data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0|sign_bit[8]  ;
; data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0|sign_bit[5]                   ; Merged with data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0|sign_bit[4]  ;
; data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0|sign_bit[1]                   ; Merged with data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0|sign_bit[0]  ;
; npn_test:npn_test_u0|control_begin                                          ; Stuck at GND due to stuck port data_in                                 ;
; npn_test:npn_test_u0|control_time_cnt[0..7]                                 ; Stuck at GND due to stuck port data_in                                 ;
; npn_test:npn_test_u0|bit_control[0,1]                                       ; Stuck at GND due to stuck port clock_enable                            ;
; npn_test:npn_test_u0|control_done                                           ; Stuck at VCC due to stuck port data_in                                 ;
; ADS8689:ADS8689_u0|state~4                                                  ; Lost fanout                                                            ;
; ADS8689:ADS8689_u0|state~5                                                  ; Lost fanout                                                            ;
; data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|state.READ        ; Stuck at GND due to stuck port data_in                                 ;
; data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|sloe              ; Stuck at VCC due to stuck port data_in                                 ;
; data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|slrd              ; Stuck at VCC due to stuck port data_in                                 ;
; data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0|DEC_data[14,15]               ; Lost fanout                                                            ;
; data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0|sign_bit[12]                  ; Lost fanout                                                            ;
; data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0|DEC_data[12,13]               ; Lost fanout                                                            ;
; Total Number of Removed Registers = 118                                     ;                                                                        ;
+-----------------------------------------------------------------------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                            ;
+----------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                                        ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+----------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; ch_sign[3]                                                           ; Stuck at VCC              ; npn_test:npn_test_u0|mem_state_temp[15], npn_test:npn_test_u0|mem_state_temp[14],   ;
;                                                                      ; due to stuck port data_in ; npn_test:npn_test_u0|mem_state_temp[13], npn_test:npn_test_u0|mem_state_temp[12],   ;
;                                                                      ;                           ; npn_test:npn_test_u0|mem_state_temp[11], npn_test:npn_test_u0|mem_state_temp[10],   ;
;                                                                      ;                           ; npn_test:npn_test_u0|mem_state_temp[9], npn_test:npn_test_u0|mem_state_temp[8],     ;
;                                                                      ;                           ; npn_test:npn_test_u0|mem_state_temp[7], npn_test:npn_test_u0|mem_state_temp[6],     ;
;                                                                      ;                           ; npn_test:npn_test_u0|mem_state_temp[5], npn_test:npn_test_u0|mem_state_temp[4],     ;
;                                                                      ;                           ; npn_test:npn_test_u0|mem_state_temp[3], npn_test:npn_test_u0|mem_state_temp[2],     ;
;                                                                      ;                           ; npn_test:npn_test_u0|mem_state_temp[1], npn_test:npn_test_u0|mem_state_temp[0],     ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_temp[15],                                          ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_temp[14],                                          ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_temp[13],                                          ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_temp[12],                                          ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_temp[11],                                          ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_temp[10],                                          ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_temp[9], npn_test:npn_test_u0|piezo_state_temp[8], ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_temp[7], npn_test:npn_test_u0|piezo_state_temp[6], ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_temp[5], npn_test:npn_test_u0|piezo_state_temp[4], ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_temp[3], npn_test:npn_test_u0|piezo_state_temp[2], ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_temp[1], npn_test:npn_test_u0|piezo_state_temp[0], ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_store[15],                                         ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_store[14],                                         ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_store[13],                                         ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_store[12],                                         ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_store[11],                                         ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_store[10],                                         ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_store[9],                                          ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_store[8],                                          ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_store[7],                                          ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_store[6],                                          ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_store[5],                                          ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_store[4],                                          ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_store[3],                                          ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_store[2],                                          ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_store[1],                                          ;
;                                                                      ;                           ; npn_test:npn_test_u0|piezo_state_store[0], npn_test:npn_test_u0|control_begin,      ;
;                                                                      ;                           ; npn_test:npn_test_u0|control_time_cnt[7], npn_test:npn_test_u0|control_time_cnt[6], ;
;                                                                      ;                           ; npn_test:npn_test_u0|control_time_cnt[5], npn_test:npn_test_u0|control_time_cnt[4], ;
;                                                                      ;                           ; npn_test:npn_test_u0|control_time_cnt[3], npn_test:npn_test_u0|control_time_cnt[2], ;
;                                                                      ;                           ; npn_test:npn_test_u0|control_time_cnt[1], npn_test:npn_test_u0|control_time_cnt[0], ;
;                                                                      ;                           ; npn_test:npn_test_u0|bit_control[1], npn_test:npn_test_u0|bit_control[0],           ;
;                                                                      ;                           ; npn_test:npn_test_u0|control_done                                                   ;
; data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0|sign_bit[15]           ; Stuck at GND              ; data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0|DEC_data[14],                         ;
;                                                                      ; due to stuck port data_in ; data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0|DEC_data[13],                         ;
;                                                                      ;                           ; data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0|DEC_data[12]                          ;
; data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|state.READ ; Stuck at GND              ; data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|sloe,                     ;
;                                                                      ; due to stuck port data_in ; data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|slrd                      ;
; data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0|DEC_data[15]           ; Lost Fanouts              ; data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0|sign_bit[12]                          ;
+----------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1800  ;
; Number of registers using Synchronous Clear  ; 130   ;
; Number of registers using Synchronous Load   ; 79    ;
; Number of registers using Asynchronous Clear ; 849   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 803   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ADS8689:ADS8689_u0|SPI:SPI_u0|MOSI                                                                                                                                                                                                                                                                                              ; 2       ;
; data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|slrwr                                                                                                                                                                                                                                                                 ; 3       ;
; data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|pktend                                                                                                                                                                                                                                                                ; 2       ;
; ctrl_switch_o[2]~reg0                                                                                                                                                                                                                                                                                                           ; 2       ;
; ctrl_switch_o[3]~reg0                                                                                                                                                                                                                                                                                                           ; 2       ;
; dac_data_o[9]~reg0                                                                                                                                                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 18                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mem_frame_1ch|data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0|step_counter[1]          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |mem_frame_1ch|ADS8689:ADS8689_u0|SPI:SPI_u0|byte_cnt[0]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mem_frame_1ch|ADS8689:ADS8689_u0|SPI:SPI_u0|SSPSR[0]                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |mem_frame_1ch|ADS8689:ADS8689_u0|SPI:SPI_u0|trans_cnt[4]                             ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |mem_frame_1ch|adc_data_sum[17]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mem_frame_1ch|ADS8689:ADS8689_u0|conv_data[11]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |mem_frame_1ch|ADS8689:ADS8689_u0|conv_data[3]                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mem_frame_1ch|ch_cnt[29]                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |mem_frame_1ch|data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0|DEC_data[5]              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mem_frame_1ch|ADS8689:ADS8689_u0|cnt[0]                                              ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |mem_frame_1ch|sw_cnt[3]                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mem_frame_1ch|ADS8689:ADS8689_u0|SPI:SPI_u0|SSPSR[2]                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |mem_frame_1ch|data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|USB_odata[0] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |mem_frame_1ch|data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|byte_cnt     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |mem_frame_1ch|data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|byte_cnt     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mem_frame_1ch|mem_state[0]                                                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |mem_frame_1ch|data_upload:data_upload_u0|Selector3                                   ;
; 17:1               ; 10 bits   ; 110 LEs       ; 60 LEs               ; 50 LEs                 ; No         ; |mem_frame_1ch|Selector9                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Source assignments for Top-level Entity: |mem_frame_1ch   ;
+---------------------------+-------+------+----------------+
; Assignment                ; Value ; From ; To             ;
+---------------------------+-------+------+----------------+
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[31] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[31] ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[30] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[30] ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[29] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[29] ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[28] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[28] ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[27] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[27] ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[26] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[26] ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[25] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[25] ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[24] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[24] ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[23] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[23] ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[22] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[22] ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[21] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[21] ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[20] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[20] ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[19] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[19] ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[18] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[18] ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[17] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[17] ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[16] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[16] ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[15] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[15] ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[14] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[14] ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[13] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[13] ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[12] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[12] ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[11] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[11] ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[10] ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[10] ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[9]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[9]  ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[8]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[8]  ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[7]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[7]  ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[6]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[6]  ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[5]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[5]  ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[4]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[4]  ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[3]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[3]  ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[2]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[2]  ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[1]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[1]  ;
; PRESERVE_REGISTER         ; on    ; -    ; global_cnt[0]  ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; global_cnt[0]  ;
+---------------------------+-------+------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo|altsyncram_kkm1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|USB_RAM:USB_RAM1|altsyncram:altsyncram_component|altsyncram_mfn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ADS8689:ADS8689_u0 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; INITREG_CNT    ; 1     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; IDLE           ; 0001  ; Unsigned Binary                                                   ;
; SHIFT          ; 0010  ; Unsigned Binary                                                   ;
; JUDGE          ; 0100  ; Unsigned Binary                                                   ;
; ADD            ; 1000  ; Unsigned Binary                                                   ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0 ;
+----------------+------------+--------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                     ;
+----------------+------------+--------------------------------------------------------------------------+
; WRITE_NUM      ; 0000100000 ; Unsigned Binary                                                          ;
; READ_NUM       ; 0000000011 ; Unsigned Binary                                                          ;
+----------------+------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                         ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8            ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                      ;
; USE_EAB                 ; ON           ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_1431  ; Untyped                                                                                                      ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|USB_RAM:USB_RAM1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_mfn1      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: npn_test:npn_test_u0 ;
+-------------------+------------------+----------------------------+
; Parameter Name    ; Value            ; Type                       ;
+-------------------+------------------+----------------------------+
; mem_initial_vol   ; 0000101110111000 ; Unsigned Binary            ;
; piezo_initial_vol ; 0000001100100000 ; Unsigned Binary            ;
; mem_noc_th        ; 0001100010101000 ; Unsigned Binary            ;
; mem_adp_th        ; 0000011101101111 ; Unsigned Binary            ;
; piezo_noc         ; 0001011100111110 ; Unsigned Binary            ;
; piezo_adp         ; 0000010100011000 ; Unsigned Binary            ;
; piezo_adp_store   ; 0000011011001111 ; Unsigned Binary            ;
; control_ch        ; 0010             ; Unsigned Binary            ;
+-------------------+------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 65                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 65                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 285                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 65                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_storage_qualifier_mode                      ; TRANSITIONAL                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 66                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                        ;
; Entity Instance            ; data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                             ;
;     -- lpm_width           ; 8                                                                                                        ;
;     -- LPM_NUMWORDS        ; 512                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                      ;
;     -- USE_EAB             ; ON                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                       ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                          ;
; Entity Instance                           ; data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|USB_RAM:USB_RAM1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                          ;
;     -- NUMWORDS_A                         ; 512                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                          ;
;     -- NUMWORDS_B                         ; 512                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                     ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|USB_RAM:USB_RAM1"         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1"    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0"                                    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; wFIFO_idata[7] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wFIFO_full     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; USB_norece     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; USB_rece_done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0"                                                  ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; HEX_data[11..9]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; DEC_data[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "ADS8689:ADS8689_u0|SPI:SPI_u0" ;
+-------------+--------+----------+-------------------------+
; Port        ; Type   ; Severity ; Details                 ;
+-------------+--------+----------+-------------------------+
; odata[1..0] ; Input  ; Info     ; Stuck at GND            ;
; odata[5]    ; Input  ; Info     ; Stuck at GND            ;
; odata[3]    ; Input  ; Info     ; Stuck at GND            ;
; Div[3..0]   ; Input  ; Info     ; Stuck at GND            ;
; Div[5]      ; Input  ; Info     ; Stuck at GND            ;
; Div[4]      ; Input  ; Info     ; Stuck at VCC            ;
; CPOL        ; Input  ; Info     ; Stuck at GND            ;
; CPHA        ; Input  ; Info     ; Stuck at GND            ;
; CS_control  ; Input  ; Info     ; Explicitly unconnected  ;
; CS          ; Output ; Info     ; Explicitly unconnected  ;
+-------------+--------+----------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 65                  ; 65               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 130                         ;
; cycloneiii_ff         ; 396                         ;
;     CLR               ; 134                         ;
;     CLR SCLR          ; 13                          ;
;     CLR SCLR SLD      ; 10                          ;
;     ENA               ; 27                          ;
;     ENA CLR           ; 151                         ;
;     ENA CLR SCLR      ; 59                          ;
;     plain             ; 2                           ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 650                         ;
;     arith             ; 188                         ;
;         2 data inputs ; 140                         ;
;         3 data inputs ; 48                          ;
;     normal            ; 462                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 50                          ;
;         3 data inputs ; 73                          ;
;         4 data inputs ; 317                         ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.43                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                               ;
+----------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                          ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------+---------+
; ch_cnt[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[0]                                                                  ; N/A     ;
; ch_cnt[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[0]                                                                  ; N/A     ;
; ch_cnt[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[0]                                                                  ; N/A     ;
; ch_cnt[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[10]                                                                 ; N/A     ;
; ch_cnt[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[10]                                                                 ; N/A     ;
; ch_cnt[10]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[10]                                                                 ; N/A     ;
; ch_cnt[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[11]                                                                 ; N/A     ;
; ch_cnt[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[11]                                                                 ; N/A     ;
; ch_cnt[11]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[11]                                                                 ; N/A     ;
; ch_cnt[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[12]                                                                 ; N/A     ;
; ch_cnt[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[12]                                                                 ; N/A     ;
; ch_cnt[12]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[12]                                                                 ; N/A     ;
; ch_cnt[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[13]                                                                 ; N/A     ;
; ch_cnt[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[13]                                                                 ; N/A     ;
; ch_cnt[13]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[13]                                                                 ; N/A     ;
; ch_cnt[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[14]                                                                 ; N/A     ;
; ch_cnt[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[14]                                                                 ; N/A     ;
; ch_cnt[14]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[14]                                                                 ; N/A     ;
; ch_cnt[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[15]                                                                 ; N/A     ;
; ch_cnt[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[15]                                                                 ; N/A     ;
; ch_cnt[15]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[15]                                                                 ; N/A     ;
; ch_cnt[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[16]                                                                 ; N/A     ;
; ch_cnt[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[16]                                                                 ; N/A     ;
; ch_cnt[16]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[16]                                                                 ; N/A     ;
; ch_cnt[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[17]                                                                 ; N/A     ;
; ch_cnt[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[17]                                                                 ; N/A     ;
; ch_cnt[17]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[17]                                                                 ; N/A     ;
; ch_cnt[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[18]                                                                 ; N/A     ;
; ch_cnt[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[18]                                                                 ; N/A     ;
; ch_cnt[18]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[18]                                                                 ; N/A     ;
; ch_cnt[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[19]                                                                 ; N/A     ;
; ch_cnt[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[19]                                                                 ; N/A     ;
; ch_cnt[19]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[19]                                                                 ; N/A     ;
; ch_cnt[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[1]                                                                  ; N/A     ;
; ch_cnt[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[1]                                                                  ; N/A     ;
; ch_cnt[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[1]                                                                  ; N/A     ;
; ch_cnt[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[20]                                                                 ; N/A     ;
; ch_cnt[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[20]                                                                 ; N/A     ;
; ch_cnt[20]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[20]                                                                 ; N/A     ;
; ch_cnt[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[21]                                                                 ; N/A     ;
; ch_cnt[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[21]                                                                 ; N/A     ;
; ch_cnt[21]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[21]                                                                 ; N/A     ;
; ch_cnt[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[22]                                                                 ; N/A     ;
; ch_cnt[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[22]                                                                 ; N/A     ;
; ch_cnt[22]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[22]                                                                 ; N/A     ;
; ch_cnt[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[23]                                                                 ; N/A     ;
; ch_cnt[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[23]                                                                 ; N/A     ;
; ch_cnt[23]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[23]                                                                 ; N/A     ;
; ch_cnt[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[24]                                                                 ; N/A     ;
; ch_cnt[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[24]                                                                 ; N/A     ;
; ch_cnt[24]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[24]                                                                 ; N/A     ;
; ch_cnt[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[25]                                                                 ; N/A     ;
; ch_cnt[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[25]                                                                 ; N/A     ;
; ch_cnt[25]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[25]                                                                 ; N/A     ;
; ch_cnt[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[26]                                                                 ; N/A     ;
; ch_cnt[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[26]                                                                 ; N/A     ;
; ch_cnt[26]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[26]                                                                 ; N/A     ;
; ch_cnt[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[27]                                                                 ; N/A     ;
; ch_cnt[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[27]                                                                 ; N/A     ;
; ch_cnt[27]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[27]                                                                 ; N/A     ;
; ch_cnt[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[28]                                                                 ; N/A     ;
; ch_cnt[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[28]                                                                 ; N/A     ;
; ch_cnt[28]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[28]                                                                 ; N/A     ;
; ch_cnt[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[29]                                                                 ; N/A     ;
; ch_cnt[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[29]                                                                 ; N/A     ;
; ch_cnt[29]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[29]                                                                 ; N/A     ;
; ch_cnt[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[2]                                                                  ; N/A     ;
; ch_cnt[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[2]                                                                  ; N/A     ;
; ch_cnt[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[2]                                                                  ; N/A     ;
; ch_cnt[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[30]                                                                 ; N/A     ;
; ch_cnt[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[30]                                                                 ; N/A     ;
; ch_cnt[30]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[30]                                                                 ; N/A     ;
; ch_cnt[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[31]                                                                 ; N/A     ;
; ch_cnt[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[31]                                                                 ; N/A     ;
; ch_cnt[31]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[31]                                                                 ; N/A     ;
; ch_cnt[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[3]                                                                  ; N/A     ;
; ch_cnt[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[3]                                                                  ; N/A     ;
; ch_cnt[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[3]                                                                  ; N/A     ;
; ch_cnt[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[4]                                                                  ; N/A     ;
; ch_cnt[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[4]                                                                  ; N/A     ;
; ch_cnt[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[4]                                                                  ; N/A     ;
; ch_cnt[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[5]                                                                  ; N/A     ;
; ch_cnt[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[5]                                                                  ; N/A     ;
; ch_cnt[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[5]                                                                  ; N/A     ;
; ch_cnt[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[6]                                                                  ; N/A     ;
; ch_cnt[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[6]                                                                  ; N/A     ;
; ch_cnt[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[6]                                                                  ; N/A     ;
; ch_cnt[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[7]                                                                  ; N/A     ;
; ch_cnt[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[7]                                                                  ; N/A     ;
; ch_cnt[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[7]                                                                  ; N/A     ;
; ch_cnt[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[8]                                                                  ; N/A     ;
; ch_cnt[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[8]                                                                  ; N/A     ;
; ch_cnt[8]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[8]                                                                  ; N/A     ;
; ch_cnt[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[9]                                                                  ; N/A     ;
; ch_cnt[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[9]                                                                  ; N/A     ;
; ch_cnt[9]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ch_cnt[9]                                                                  ; N/A     ;
; clk_i                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_i                                                                      ; N/A     ;
; global_cnt[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[0]                                                              ; N/A     ;
; global_cnt[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[0]                                                              ; N/A     ;
; global_cnt[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[0]                                                              ; N/A     ;
; global_cnt[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[10]                                                             ; N/A     ;
; global_cnt[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[10]                                                             ; N/A     ;
; global_cnt[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[10]                                                             ; N/A     ;
; global_cnt[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[11]                                                             ; N/A     ;
; global_cnt[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[11]                                                             ; N/A     ;
; global_cnt[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[11]                                                             ; N/A     ;
; global_cnt[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[12]                                                             ; N/A     ;
; global_cnt[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[12]                                                             ; N/A     ;
; global_cnt[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[12]                                                             ; N/A     ;
; global_cnt[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[13]                                                             ; N/A     ;
; global_cnt[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[13]                                                             ; N/A     ;
; global_cnt[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[13]                                                             ; N/A     ;
; global_cnt[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[14]                                                             ; N/A     ;
; global_cnt[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[14]                                                             ; N/A     ;
; global_cnt[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[14]                                                             ; N/A     ;
; global_cnt[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[15]                                                             ; N/A     ;
; global_cnt[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[15]                                                             ; N/A     ;
; global_cnt[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[15]                                                             ; N/A     ;
; global_cnt[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[16]                                                             ; N/A     ;
; global_cnt[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[16]                                                             ; N/A     ;
; global_cnt[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[16]                                                             ; N/A     ;
; global_cnt[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[17]                                                             ; N/A     ;
; global_cnt[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[17]                                                             ; N/A     ;
; global_cnt[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[17]                                                             ; N/A     ;
; global_cnt[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[18]                                                             ; N/A     ;
; global_cnt[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[18]                                                             ; N/A     ;
; global_cnt[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[18]                                                             ; N/A     ;
; global_cnt[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[19]                                                             ; N/A     ;
; global_cnt[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[19]                                                             ; N/A     ;
; global_cnt[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[19]                                                             ; N/A     ;
; global_cnt[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[1]                                                              ; N/A     ;
; global_cnt[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[1]                                                              ; N/A     ;
; global_cnt[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[1]                                                              ; N/A     ;
; global_cnt[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[20]                                                             ; N/A     ;
; global_cnt[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[20]                                                             ; N/A     ;
; global_cnt[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[20]                                                             ; N/A     ;
; global_cnt[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[21]                                                             ; N/A     ;
; global_cnt[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[21]                                                             ; N/A     ;
; global_cnt[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[21]                                                             ; N/A     ;
; global_cnt[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[22]                                                             ; N/A     ;
; global_cnt[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[22]                                                             ; N/A     ;
; global_cnt[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[22]                                                             ; N/A     ;
; global_cnt[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[23]                                                             ; N/A     ;
; global_cnt[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[23]                                                             ; N/A     ;
; global_cnt[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[23]                                                             ; N/A     ;
; global_cnt[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[24]                                                             ; N/A     ;
; global_cnt[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[24]                                                             ; N/A     ;
; global_cnt[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[24]                                                             ; N/A     ;
; global_cnt[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[25]                                                             ; N/A     ;
; global_cnt[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[25]                                                             ; N/A     ;
; global_cnt[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[25]                                                             ; N/A     ;
; global_cnt[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[26]                                                             ; N/A     ;
; global_cnt[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[26]                                                             ; N/A     ;
; global_cnt[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[26]                                                             ; N/A     ;
; global_cnt[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[27]                                                             ; N/A     ;
; global_cnt[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[27]                                                             ; N/A     ;
; global_cnt[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[27]                                                             ; N/A     ;
; global_cnt[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[28]                                                             ; N/A     ;
; global_cnt[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[28]                                                             ; N/A     ;
; global_cnt[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[28]                                                             ; N/A     ;
; global_cnt[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[29]                                                             ; N/A     ;
; global_cnt[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[29]                                                             ; N/A     ;
; global_cnt[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[29]                                                             ; N/A     ;
; global_cnt[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[2]                                                              ; N/A     ;
; global_cnt[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[2]                                                              ; N/A     ;
; global_cnt[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[2]                                                              ; N/A     ;
; global_cnt[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[30]                                                             ; N/A     ;
; global_cnt[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[30]                                                             ; N/A     ;
; global_cnt[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[30]                                                             ; N/A     ;
; global_cnt[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[31]                                                             ; N/A     ;
; global_cnt[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[31]                                                             ; N/A     ;
; global_cnt[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[31]                                                             ; N/A     ;
; global_cnt[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[3]                                                              ; N/A     ;
; global_cnt[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[3]                                                              ; N/A     ;
; global_cnt[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[3]                                                              ; N/A     ;
; global_cnt[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[4]                                                              ; N/A     ;
; global_cnt[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[4]                                                              ; N/A     ;
; global_cnt[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[4]                                                              ; N/A     ;
; global_cnt[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[5]                                                              ; N/A     ;
; global_cnt[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[5]                                                              ; N/A     ;
; global_cnt[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[5]                                                              ; N/A     ;
; global_cnt[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[6]                                                              ; N/A     ;
; global_cnt[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[6]                                                              ; N/A     ;
; global_cnt[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[6]                                                              ; N/A     ;
; global_cnt[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[7]                                                              ; N/A     ;
; global_cnt[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[7]                                                              ; N/A     ;
; global_cnt[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[7]                                                              ; N/A     ;
; global_cnt[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[8]                                                              ; N/A     ;
; global_cnt[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[8]                                                              ; N/A     ;
; global_cnt[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[8]                                                              ; N/A     ;
; global_cnt[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[9]                                                              ; N/A     ;
; global_cnt[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[9]                                                              ; N/A     ;
; global_cnt[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; global_cnt[9]                                                              ; N/A     ;
; pktend_o             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|pktend~_wirecell ; N/A     ;
; pktend_o             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|pktend~_wirecell ; N/A     ;
; pktend_o             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|pktend~_wirecell ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                        ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Mar 06 13:00:23 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mem_frame_1ch -c mem_frame_1ch
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Warning (20031): Parallel compilation is enabled for 8 processors, but there are only 6 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 1 design units, including 1 entities, in source file /shengbowang_v3/repo/differential-neuromorphic-computing/tactile/hardware/mem_frame/rtl/npn_test.v
    Info (12023): Found entity 1: npn_test File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/npn_test.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /shengbowang_v3/repo/differential-neuromorphic-computing/tactile/hardware/mem_frame/rtl/mem_frame_1ch.v
    Info (12023): Found entity 1: mem_frame_1ch File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file /shengbowang_v3/repo/differential-neuromorphic-computing/tactile/hardware/mem_frame/rtl/uart_upload.v
    Info (12023): Found entity 1: uart_upload File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/uart_upload.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /shengbowang_v3/repo/differential-neuromorphic-computing/tactile/hardware/mem_frame/rtl/uart_tx.v
    Info (12023): Found entity 1: uart_tx File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/uart_tx.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /shengbowang_v3/repo/differential-neuromorphic-computing/tactile/hardware/mem_frame/rtl/spi.v
    Info (12023): Found entity 1: SPI File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/SPI.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file /shengbowang_v3/repo/differential-neuromorphic-computing/tactile/hardware/mem_frame/rtl/hex2dec.v
    Info (12023): Found entity 1: HEX2DEC File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/HEX2DEC.v Line: 7
Info (12021): Found 0 design units, including 0 entities, in source file /shengbowang_v3/repo/differential-neuromorphic-computing/tactile/hardware/mem_frame/rtl/defpara.v
Info (12021): Found 1 design units, including 1 entities, in source file /shengbowang_v3/repo/differential-neuromorphic-computing/tactile/hardware/mem_frame/rtl/data_upload.v
    Info (12023): Found entity 1: data_upload File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/data_upload.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /shengbowang_v3/repo/differential-neuromorphic-computing/tactile/hardware/mem_frame/rtl/cyusb_control.v
    Info (12023): Found entity 1: CYUSB_control File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/CYUSB_control.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /shengbowang_v3/repo/differential-neuromorphic-computing/tactile/hardware/mem_frame/rtl/ads8689.v
    Info (12023): Found entity 1: ADS8689 File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/ADS8689.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /shengbowang_v3/repo/differential-neuromorphic-computing/tactile/hardware/mem_frame/rtl/write_fifo.v
    Info (12023): Found entity 1: write_FIFO File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/write_FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /shengbowang_v3/repo/differential-neuromorphic-computing/tactile/hardware/mem_frame/rtl/usb_ram.v
    Info (12023): Found entity 1: USB_RAM File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/USB_RAM.v Line: 40
Info (12127): Elaborating entity "mem_frame_1ch" for the top level hierarchy
Info (10264): Verilog HDL Case Statement information at mem_frame_1ch.v(204): all case item expressions in this case statement are onehot File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 204
Info (10264): Verilog HDL Case Statement information at mem_frame_1ch.v(342): all case item expressions in this case statement are onehot File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 342
Warning (10034): Output port "led_o" at mem_frame_1ch.v(48) has no driver File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 48
Warning (10034): Output port "key_o" at mem_frame_1ch.v(49) has no driver File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 49
Info (12128): Elaborating entity "ADS8689" for hierarchy "ADS8689:ADS8689_u0" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 522
Info (10264): Verilog HDL Case Statement information at ADS8689.v(65): all case item expressions in this case statement are onehot File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/ADS8689.v Line: 65
Info (12128): Elaborating entity "SPI" for hierarchy "ADS8689:ADS8689_u0|SPI:SPI_u0" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/ADS8689.v Line: 288
Info (12128): Elaborating entity "data_upload" for hierarchy "data_upload:data_upload_u0" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 546
Warning (10034): Output port "TX" at data_upload.v(24) has no driver File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/data_upload.v Line: 24
Info (12128): Elaborating entity "HEX2DEC" for hierarchy "data_upload:data_upload_u0|HEX2DEC:HEX2DEC_u0" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/data_upload.v Line: 313
Info (12128): Elaborating entity "CYUSB_control" for hierarchy "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/data_upload.v Line: 344
Warning (10230): Verilog HDL assignment warning at CYUSB_control.v(201): truncated value with size 32 to match size of target (1) File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/CYUSB_control.v Line: 201
Warning (10230): Verilog HDL assignment warning at CYUSB_control.v(202): truncated value with size 32 to match size of target (1) File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/CYUSB_control.v Line: 202
Warning (10230): Verilog HDL assignment warning at CYUSB_control.v(203): truncated value with size 32 to match size of target (1) File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/CYUSB_control.v Line: 203
Info (10264): Verilog HDL Case Statement information at CYUSB_control.v(257): all case item expressions in this case statement are onehot File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/CYUSB_control.v Line: 257
Info (10264): Verilog HDL Case Statement information at CYUSB_control.v(291): all case item expressions in this case statement are onehot File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/CYUSB_control.v Line: 291
Info (12128): Elaborating entity "write_FIFO" for hierarchy "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/CYUSB_control.v Line: 461
Info (12128): Elaborating entity "scfifo" for hierarchy "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/write_FIFO.v Line: 77
Info (12130): Elaborated megafunction instantiation "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/write_FIFO.v Line: 77
Info (12133): Instantiated megafunction "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component" with the following parameter: File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/write_FIFO.v Line: 77
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1431.tdf
    Info (12023): Found entity 1: scfifo_1431 File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/scfifo_1431.tdf Line: 25
Info (12128): Elaborating entity "scfifo_1431" for hierarchy "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component|scfifo_1431:auto_generated" File: d:/quartus20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8a31.tdf
    Info (12023): Found entity 1: a_dpfifo_8a31 File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/a_dpfifo_8a31.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_8a31" for hierarchy "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/scfifo_1431.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_t7e.tdf
    Info (12023): Found entity 1: a_fefifo_t7e File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/a_fefifo_t7e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_t7e" for hierarchy "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo|a_fefifo_t7e:fifo_state" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/a_dpfifo_8a31.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_go7.tdf
    Info (12023): Found entity 1: cntr_go7 File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/cntr_go7.tdf Line: 26
Info (12128): Elaborating entity "cntr_go7" for hierarchy "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo|a_fefifo_t7e:fifo_state|cntr_go7:count_usedw" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/a_fefifo_t7e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kkm1.tdf
    Info (12023): Found entity 1: altsyncram_kkm1 File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/altsyncram_kkm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kkm1" for hierarchy "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo|altsyncram_kkm1:FIFOram" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/a_dpfifo_8a31.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf
    Info (12023): Found entity 1: cntr_4ob File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/cntr_4ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_4ob" for hierarchy "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|write_FIFO:write_FIFO1|scfifo:scfifo_component|scfifo_1431:auto_generated|a_dpfifo_8a31:dpfifo|cntr_4ob:rd_ptr_count" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/a_dpfifo_8a31.tdf Line: 43
Info (12128): Elaborating entity "USB_RAM" for hierarchy "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|USB_RAM:USB_RAM1" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/CYUSB_control.v Line: 470
Info (12128): Elaborating entity "altsyncram" for hierarchy "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|USB_RAM:USB_RAM1|altsyncram:altsyncram_component" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/USB_RAM.v Line: 89
Info (12130): Elaborated megafunction instantiation "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|USB_RAM:USB_RAM1|altsyncram:altsyncram_component" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/USB_RAM.v Line: 89
Info (12133): Instantiated megafunction "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|USB_RAM:USB_RAM1|altsyncram:altsyncram_component" with the following parameter: File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/USB_RAM.v Line: 89
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mfn1.tdf
    Info (12023): Found entity 1: altsyncram_mfn1 File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/altsyncram_mfn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mfn1" for hierarchy "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|USB_RAM:USB_RAM1|altsyncram:altsyncram_component|altsyncram_mfn1:auto_generated" File: d:/quartus20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "npn_test" for hierarchy "npn_test:npn_test_u0" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 557
Warning (10036): Verilog HDL or VHDL warning at npn_test.v(24): object "mem_state_store" assigned a value but never read File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/npn_test.v Line: 24
Warning (10230): Verilog HDL assignment warning at npn_test.v(91): truncated value with size 32 to match size of target (8) File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/npn_test.v Line: 91
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qa24.tdf
    Info (12023): Found entity 1: altsyncram_qa24 File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/altsyncram_qa24.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_psc.tdf
    Info (12023): Found entity 1: mux_psc File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/mux_psc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ngi.tdf
    Info (12023): Found entity 1: cntr_ngi File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/cntr_ngi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/cmpr_tgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf
    Info (12023): Found entity 1: cntr_89j File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/cntr_89j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf
    Info (12023): Found entity 1: cntr_cgi File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/cntr_cgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/cmpr_rgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.03.06.13:00:37 Progress: Loading sld1875b686/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1875b686/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/ip/sld1875b686/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1875b686/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/ip/sld1875b686/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1875b686/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/ip/sld1875b686/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1875b686/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/ip/sld1875b686/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld1875b686/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/ip/sld1875b686/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/ip/sld1875b686/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1875b686/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/ip/sld1875b686/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|USB_RAM:USB_RAM1|altsyncram:altsyncram_component|altsyncram_mfn1:auto_generated|q_b[0]" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/altsyncram_mfn1.tdf Line: 38
        Warning (14320): Synthesized away node "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|USB_RAM:USB_RAM1|altsyncram:altsyncram_component|altsyncram_mfn1:auto_generated|q_b[1]" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/altsyncram_mfn1.tdf Line: 71
        Warning (14320): Synthesized away node "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|USB_RAM:USB_RAM1|altsyncram:altsyncram_component|altsyncram_mfn1:auto_generated|q_b[2]" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/altsyncram_mfn1.tdf Line: 104
        Warning (14320): Synthesized away node "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|USB_RAM:USB_RAM1|altsyncram:altsyncram_component|altsyncram_mfn1:auto_generated|q_b[3]" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/altsyncram_mfn1.tdf Line: 137
        Warning (14320): Synthesized away node "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|USB_RAM:USB_RAM1|altsyncram:altsyncram_component|altsyncram_mfn1:auto_generated|q_b[4]" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/altsyncram_mfn1.tdf Line: 170
        Warning (14320): Synthesized away node "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|USB_RAM:USB_RAM1|altsyncram:altsyncram_component|altsyncram_mfn1:auto_generated|q_b[5]" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/altsyncram_mfn1.tdf Line: 203
        Warning (14320): Synthesized away node "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|USB_RAM:USB_RAM1|altsyncram:altsyncram_component|altsyncram_mfn1:auto_generated|q_b[6]" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/altsyncram_mfn1.tdf Line: 236
        Warning (14320): Synthesized away node "data_upload:data_upload_u0|CYUSB_control:CYUSB_control_u0|USB_RAM:USB_RAM1|altsyncram:altsyncram_component|altsyncram_mfn1:auto_generated|q_b[7]" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/db/altsyncram_mfn1.tdf Line: 269
Info (13000): Registers with preset signals will power-up high File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/SPI.v Line: 21
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "slcs_o" is stuck at GND File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 20
    Warning (13410): Pin "sloe_o" is stuck at VCC File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 21
    Warning (13410): Pin "slrd_o" is stuck at VCC File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 22
    Warning (13410): Pin "FIFOadr_o[0]" is stuck at GND File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 26
    Warning (13410): Pin "FIFOadr_o[1]" is stuck at VCC File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 26
    Warning (13410): Pin "TX" is stuck at GND File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 28
    Warning (13410): Pin "piezo_row_o[0]" is stuck at GND File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 30
    Warning (13410): Pin "piezo_row_o[1]" is stuck at VCC File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 30
    Warning (13410): Pin "piezo_col_o[0]" is stuck at VCC File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 31
    Warning (13410): Pin "piezo_col_o[1]" is stuck at GND File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 31
    Warning (13410): Pin "sel_d0_o" is stuck at VCC File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 33
    Warning (13410): Pin "sel_d1_o" is stuck at GND File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 34
    Warning (13410): Pin "sel_a_o" is stuck at VCC File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 35
    Warning (13410): Pin "sel_b_o" is stuck at GND File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 36
    Warning (13410): Pin "sel_c_o" is stuck at VCC File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 37
    Warning (13410): Pin "mem_out_sel_o[0]" is stuck at VCC File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 39
    Warning (13410): Pin "mem_out_sel_o[1]" is stuck at GND File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 39
    Warning (13410): Pin "mem_out_sel_o[2]" is stuck at VCC File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 39
    Warning (13410): Pin "mem_out_en0_o" is stuck at VCC File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 40
    Warning (13410): Pin "mem_out_en1_o" is stuck at GND File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 41
    Warning (13410): Pin "led_o[0]" is stuck at GND File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 48
    Warning (13410): Pin "led_o[1]" is stuck at GND File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 48
    Warning (13410): Pin "led_o[2]" is stuck at GND File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 48
    Warning (13410): Pin "led_o[3]" is stuck at GND File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 48
    Warning (13410): Pin "key_o[0]" is stuck at GND File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 49
    Warning (13410): Pin "key_o[1]" is stuck at GND File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 49
    Warning (13410): Pin "key_o[2]" is stuck at GND File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 49
    Warning (13410): Pin "key_o[3]" is stuck at GND File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 49
    Warning (13410): Pin "o_control[0]" is stuck at GND File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 52
    Warning (13410): Pin "o_control[1]" is stuck at GND File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 52
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 25 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "mem_skin_16ch" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity mem_skin_16ch -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity mem_skin_16ch -section_id Top was ignored
Info (144001): Generated suppressed messages file F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/output_files/mem_frame_1ch.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 228 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "flagA_i" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 17
    Warning (15610): No output dependent on input pin "cy_empty_i" File: F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/rtl/mem_frame_1ch.v Line: 19
Info (21057): Implemented 2625 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 52 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 2480 logic cells
    Info (21064): Implemented 74 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 4867 megabytes
    Info: Processing ended: Wed Mar 06 13:00:52 2024
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/shengbowang_v3/repo/Differential-Neuromorphic-Computing/Tactile/Hardware/MEM_frame/par/output_files/mem_frame_1ch.map.smsg.


