ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Nov 03, 2022 at 10:23:41 CST
ncverilog
	q4_t.v
	q4.v
	+access+r
file: q4_t.v
	module worklib.q3_t:v
		errors: 0, warnings: 0
file: q4.v
	module worklib.Q4:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: ..........
        $dumpvars("+all");
                       |
ncelab: *W,STRINT (./q4_t.v,20|23): String literal argument supplied to integer parameter.
.......... Done
	Generating native compiled code:
		worklib.Q4:v <0x16d8f325>
			streams:   4, words:  2374
		worklib.q3_t:v <0x1ce06a17>
			streams:   6, words: 21657
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:               3       3
		Scalar wires:            2       -
		Vectored wires:          1       -
		Always blocks:           3       3
		Initial blocks:          4       4
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.q3_t:v
Loading snapshot worklib.q3_t:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
out: xxxxxxxx
out: 10111101
out: 10111101
out: 01100111
out: 01100111
out: 11001110
out: 11001110
out: 10000001
out: 10000001
out: 00011111
out: 00011111
out: 00111110
out: 00111110
out: 01111100
out: 01111100
out: 11111000
out: 11111000
out: 11101101
out: 11101101
out: 11000111
out: 11000111
out: 10010011
out: 10010011
out: 00111011
out: 00111011
out: 01110110
out: 01110110
out: 11101100
out: 11101100
out: 11000101
out: 11000101
out: 10010111
out: 10010111
out: 00110011
out: 00110011
out: 01100110
out: 01100110
out: 11001100
out: 11001100
out: 10000101
out: 10000101
out: 00010111
out: 00010111
out: 00101110
out: 00101110
out: 01011100
out: 01011100
out: 10111000
out: 10111000
out: 01101101
out: 01101101
out: 11011010
out: 11011010
out: 10101001
out: 10101001
out: 01001111
out: 01001111
out: 10011110
out: 10011110
out: 00100001
out: 00100001
out: 01000010
out: 01000010
out: 10000100
out: 10000100
out: 00010101
out: 00010101
out: 00101010
out: 00101010
out: 01010100
out: 01010100
out: 10101000
out: 10101000
out: 01001101
out: 01001101
out: 10011010
out: 10011010
out: 00101001
out: 00101001
out: 01010010
out: 01010010
out: 10100100
out: 10100100
out: 01010101
out: 01010101
out: 10101010
out: 10101010
out: 01001001
out: 01001001
out: 10010010
Simulation complete via $finish(1) at time 450 NS + 0
./q4_t.v:69         $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Nov 03, 2022 at 10:23:45 CST  (total: 00:00:04)
