Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Mar 17 01:38:53 2025
| Host         : Ibukun running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatch_topmodule_timing_summary_routed.rpt -pb stopwatch_topmodule_timing_summary_routed.pb -rpx stopwatch_topmodule_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch_topmodule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  109         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (109)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (245)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (109)
--------------------------
 There are 83 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: clk_1khz_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk_div/clk_10hz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: debounce_start/button_state_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (245)
--------------------------------------------------
 There are 245 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  256          inf        0.000                      0                  256           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           256 Endpoints
Min Delay           256 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd/seg_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.857ns  (logic 4.006ns (58.424%)  route 2.851ns (41.576%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDSE                         0.000     0.000 r  ssd/seg_reg[3]/C
    SLICE_X0Y78          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  ssd/seg_reg[3]/Q
                         net (fo=1, routed)           2.851     3.307    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     6.857 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.857    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/seg_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.726ns  (logic 4.011ns (59.637%)  route 2.715ns (40.363%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDSE                         0.000     0.000 r  ssd/seg_reg[1]/C
    SLICE_X1Y78          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  ssd/seg_reg[1]/Q
                         net (fo=1, routed)           2.715     3.171    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     6.726 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.726    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.715ns  (logic 4.030ns (60.017%)  route 2.685ns (39.983%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  ssd/an_reg[2]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd/an_reg[2]/Q
                         net (fo=1, routed)           2.685     3.141    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     6.715 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.715    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.501ns  (logic 4.054ns (62.353%)  route 2.447ns (37.647%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE                         0.000     0.000 r  ssd/an_reg[1]/C
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ssd/an_reg[1]/Q
                         net (fo=1, routed)           2.447     2.965    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     6.501 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.501    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/seg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.485ns  (logic 4.033ns (62.193%)  route 2.452ns (37.807%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDSE                         0.000     0.000 r  ssd/seg_reg[0]/C
    SLICE_X0Y78          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  ssd/seg_reg[0]/Q
                         net (fo=1, routed)           2.452     2.908    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     6.485 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.485    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.444ns  (logic 4.008ns (62.202%)  route 2.436ns (37.798%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  ssd/an_reg[3]/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd/an_reg[3]/Q
                         net (fo=1, routed)           2.436     2.892    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     6.444 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.444    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/an_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.307ns  (logic 3.992ns (63.289%)  route 2.315ns (36.711%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  ssd/an_reg[0]/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ssd/an_reg[0]/Q
                         net (fo=1, routed)           2.315     2.771    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     6.307 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.307    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/seg_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.254ns  (logic 3.949ns (63.141%)  route 2.305ns (36.859%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDSE                         0.000     0.000 r  ssd/seg_reg[2]/C
    SLICE_X3Y81          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  ssd/seg_reg[2]/Q
                         net (fo=1, routed)           2.305     2.761    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     6.254 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.254    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/seg_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.172ns  (logic 4.017ns (65.075%)  route 2.156ns (34.925%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDSE                         0.000     0.000 r  ssd/seg_reg[5]/C
    SLICE_X0Y78          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  ssd/seg_reg[5]/Q
                         net (fo=1, routed)           2.156     2.612    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561     6.172 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.172    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/seg_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.045ns  (logic 3.993ns (66.058%)  route 2.052ns (33.942%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDSE                         0.000     0.000 r  ssd/seg_reg[6]/C
    SLICE_X0Y80          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  ssd/seg_reg[6]/Q
                         net (fo=1, routed)           2.052     2.508    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     6.045 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.045    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_display_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk_1khz_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE                         0.000     0.000 r  count_display_reg[14]/C
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  count_display_reg[14]/Q
                         net (fo=3, routed)           0.073     0.237    count_display_reg[14]
    SLICE_X7Y77          LUT6 (Prop_lut6_I3_O)        0.045     0.282 r  clk_1khz_i_1/O
                         net (fo=1, routed)           0.000     0.282    clk_1khz_i_1_n_0
    SLICE_X7Y77          FDRE                                         r  clk_1khz_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw/sec_tens_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sw/sec_tens_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDCE                         0.000     0.000 r  sw/sec_tens_reg[0]/C
    SLICE_X3Y77          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  sw/sec_tens_reg[0]/Q
                         net (fo=12, routed)          0.168     0.309    sw/sel0[0]
    SLICE_X3Y77          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  sw/sec_tens[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    sw/sec_tens[0]_i_1_n_0
    SLICE_X3Y77          FDCE                                         r  sw/sec_tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_start/count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_start/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  debounce_start/count_reg[3]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_start/count_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    debounce_start/count_reg_n_0_[3]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  debounce_start/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.357    debounce_start/count_reg[0]_i_2_n_4
    SLICE_X1Y79          FDRE                                         r  debounce_start/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw/tenths_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd/seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.186ns (51.676%)  route 0.174ns (48.324%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE                         0.000     0.000 r  sw/tenths_reg[1]/C
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sw/tenths_reg[1]/Q
                         net (fo=13, routed)          0.174     0.315    sw/tenths[1]
    SLICE_X0Y78          LUT6 (Prop_lut6_I3_O)        0.045     0.360 r  sw/seg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.360    ssd/seg_reg[6]_1[3]
    SLICE_X0Y78          FDSE                                         r  ssd/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_start/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_start/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  debounce_start/count_reg[4]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_start/count_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    debounce_start/count_reg_n_0_[4]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  debounce_start/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    debounce_start/count_reg[4]_i_1_n_7
    SLICE_X1Y80          FDRE                                         r  debounce_start/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_start/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_start/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  debounce_start/count_reg[2]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_start/count_reg[2]/Q
                         net (fo=1, routed)           0.109     0.250    debounce_start/count_reg_n_0_[2]
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  debounce_start/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.361    debounce_start/count_reg[0]_i_2_n_5
    SLICE_X1Y79          FDRE                                         r  debounce_start/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd/an_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.189ns (52.205%)  route 0.173ns (47.795%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE                         0.000     0.000 r  ssd/digit_select_reg[0]/C
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd/digit_select_reg[0]/Q
                         net (fo=20, routed)          0.173     0.314    ssd/Q[0]
    SLICE_X2Y80          LUT2 (Prop_lut2_I1_O)        0.048     0.362 r  ssd/an[1]_i_1/O
                         net (fo=2, routed)           0.000     0.362    ssd/D[1]
    SLICE_X2Y80          FDRE                                         r  ssd/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_start/count_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_start/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE                         0.000     0.000 r  debounce_start/count_reg[11]/C
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_start/count_reg[11]/Q
                         net (fo=2, routed)           0.117     0.258    debounce_start/count_reg[11]
    SLICE_X1Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  debounce_start/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    debounce_start/count_reg[8]_i_1_n_4
    SLICE_X1Y81          FDRE                                         r  debounce_start/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_start/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_start/count_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE                         0.000     0.000 r  debounce_start/count_reg[15]/C
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  debounce_start/count_reg[15]/Q
                         net (fo=2, routed)           0.117     0.258    debounce_start/count_reg[15]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  debounce_start/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    debounce_start/count_reg[12]_i_1_n_4
    SLICE_X1Y82          FDRE                                         r  debounce_start/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw/sec_tens_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ssd/seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.700%)  route 0.181ns (49.300%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE                         0.000     0.000 r  sw/sec_tens_reg[2]/C
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sw/sec_tens_reg[2]/Q
                         net (fo=13, routed)          0.181     0.322    sw/sel0[2]
    SLICE_X0Y80          LUT6 (Prop_lut6_I3_O)        0.045     0.367 r  sw/seg[6]_i_2/O
                         net (fo=1, routed)           0.000     0.367    ssd/seg_reg[6]_1[6]
    SLICE_X0Y80          FDSE                                         r  ssd/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------





