$date
	Sun May 14 14:22:46 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module data_memory_tb $end
$var wire 32 ! read_data [31:0] $end
$var reg 32 " address [31:0] $end
$var reg 1 # clk $end
$var reg 1 $ mem_rd $end
$var reg 1 % mem_wr $end
$var reg 1 & size $end
$var reg 32 ' write_data [31:0] $end
$scope module uut $end
$var wire 32 ( address [31:0] $end
$var wire 1 ) clk $end
$var wire 1 * mem_rd $end
$var wire 1 + mem_wr $end
$var wire 1 , size $end
$var wire 32 - write_data [31:0] $end
$var reg 32 . read_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
b100010101 -
0,
1+
0*
1)
b0 (
b100010101 '
0&
1%
0$
1#
b0 "
bx !
$end
#1000
0#
0)
#2000
1#
1)
#3000
0#
0)
#4000
1#
1)
#5000
0#
0)
0%
0+
1$
1*
#6000
b10101 .
b10101 !
1#
1)
#7000
0#
0)
#8000
1#
1)
#9000
0#
0)
#10000
bx00010101 .
bx00010101 !
1#
1)
0$
0*
1%
1+
1&
1,
b100010101 "
b100010101 (
#11000
0#
0)
#12000
b100010101 .
b100010101 !
1#
1)
#13000
0#
0)
#14000
b100010101 .
1#
1)
#15000
0#
0)
0%
0+
1$
1*
#16000
b100010101 .
1#
1)
#17000
0#
0)
#18000
b100010101 .
1#
1)
#19000
0#
0)
#20000
b100010101 .
1#
1)
