Analysis & Synthesis report for retro2600
Sun Sep 16 19:53:16 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated
 17. Parameter Settings for User Entity Instance: A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu
 18. Parameter Settings for User Entity Instance: A2601Master:inst|debounce:ms_dbounce0
 19. Parameter Settings for User Entity Instance: A2601Master:inst|debounce:ms_dbounce1
 20. Parameter Settings for User Entity Instance: altpll0:inst4|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: debounce:inst2
 22. Parameter Settings for Inferred Entity Instance: A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0
 23. altpll Parameter Settings by Entity Instance
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan"
 26. Port Connectivity Checks: "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cntr2:h_cntr"
 27. Port Connectivity Checks: "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532"
 28. Port Connectivity Checks: "A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu"
 29. Port Connectivity Checks: "A2601Master:inst|A2601:ms_A2601"
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Sep 16 19:53:16 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; retro2600                                       ;
; Top-level Entity Name              ; retro2600                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 1,718                                           ;
;     Total combinational functions  ; 1,529                                           ;
;     Dedicated logic registers      ; 591                                             ;
; Total registers                    ; 591                                             ;
; Total pins                         ; 62                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,024                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                      ; retro2600          ; retro2600          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+
; A6500/src/cpu65xx_fast.vhd       ; yes             ; User VHDL File                     ; C:/Users/RF/Desktop/StellaBlue_v04/core/A6500/src/cpu65xx_fast.vhd      ;         ;
; A6500/src/cpu65xx_e.vhd          ; yes             ; User VHDL File                     ; C:/Users/RF/Desktop/StellaBlue_v04/core/A6500/src/cpu65xx_e.vhd         ;         ;
; A2601Master.vhd                  ; yes             ; User VHDL File                     ; C:/Users/RF/Desktop/StellaBlue_v04/core/A2601Master.vhd                 ;         ;
; debounce.v                       ; yes             ; User Verilog HDL File              ; C:/Users/RF/Desktop/StellaBlue_v04/core/debounce.v                      ;         ;
; A2601/src/A2601Core.vhd          ; yes             ; User VHDL File                     ; C:/Users/RF/Desktop/StellaBlue_v04/core/A2601/src/A2601Core.vhd         ;         ;
; TIA/src/TIA.vhd                  ; yes             ; User VHDL File                     ; C:/Users/RF/Desktop/StellaBlue_v04/core/TIA/src/TIA.vhd                 ;         ;
; TIA/src/NTSCLookups.vhd          ; yes             ; User VHDL File                     ; C:/Users/RF/Desktop/StellaBlue_v04/core/TIA/src/NTSCLookups.vhd         ;         ;
; TIA/src/Common.vhd               ; yes             ; User VHDL File                     ; C:/Users/RF/Desktop/StellaBlue_v04/core/TIA/src/Common.vhd              ;         ;
; A6532/src/A6532.vhd              ; yes             ; User VHDL File                     ; C:/Users/RF/Desktop/StellaBlue_v04/core/A6532/src/A6532.vhd             ;         ;
; A6500/src/A6507.vhd              ; yes             ; User VHDL File                     ; C:/Users/RF/Desktop/StellaBlue_v04/core/A6500/src/A6507.vhd             ;         ;
; A2601/src/retro2600.bdf          ; yes             ; User Block Diagram/Schematic File  ; C:/Users/RF/Desktop/StellaBlue_v04/core/A2601/src/retro2600.bdf         ;         ;
; A2601/src/altpll0.vhd            ; yes             ; User Wizard-Generated File         ; C:/Users/RF/Desktop/StellaBlue_v04/core/A2601/src/altpll0.vhd           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_vae1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/RF/Desktop/StellaBlue_v04/core/db/altsyncram_vae1.tdf          ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                     ;
+---------------------------------------------+---------------------------------------------------+
; Resource                                    ; Usage                                             ;
+---------------------------------------------+---------------------------------------------------+
; Estimated Total logic elements              ; 1,718                                             ;
;                                             ;                                                   ;
; Total combinational functions               ; 1529                                              ;
; Logic element usage by number of LUT inputs ;                                                   ;
;     -- 4 input functions                    ; 912                                               ;
;     -- 3 input functions                    ; 323                                               ;
;     -- <=2 input functions                  ; 294                                               ;
;                                             ;                                                   ;
; Logic elements by mode                      ;                                                   ;
;     -- normal mode                          ; 1347                                              ;
;     -- arithmetic mode                      ; 182                                               ;
;                                             ;                                                   ;
; Total registers                             ; 591                                               ;
;     -- Dedicated logic registers            ; 591                                               ;
;     -- I/O registers                        ; 0                                                 ;
;                                             ;                                                   ;
; I/O pins                                    ; 62                                                ;
; Total memory bits                           ; 1024                                              ;
; Embedded Multiplier 9-bit elements          ; 0                                                 ;
; Total PLLs                                  ; 1                                                 ;
;     -- PLLs                                 ; 1                                                 ;
;                                             ;                                                   ;
; Maximum fan-out node                        ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1 ;
; Maximum fan-out                             ; 215                                               ;
; Total fan-out                               ; 7147                                              ;
; Average fan-out                             ; 3.26                                              ;
+---------------------------------------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                          ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                          ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
; |retro2600                                         ; 1529 (0)          ; 591 (0)      ; 1024        ; 0            ; 0       ; 0         ; 62   ; 0            ; |retro2600                                                                                                                   ; work         ;
;    |A2601Master:inst|                              ; 1499 (31)         ; 569 (5)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst                                                                                                  ; work         ;
;       |A2601:ms_A2601|                             ; 1404 (0)          ; 520 (0)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601                                                                                   ; work         ;
;          |A6507:cpu_A6507|                         ; 701 (10)          ; 152 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507                                                                   ; work         ;
;             |cpu65xx:cpu|                          ; 691 (691)         ; 152 (152)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu                                                       ; work         ;
;          |A6532:riot_A6532|                        ; 98 (98)           ; 54 (46)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532                                                                  ; work         ;
;             |ram128x8:ram|                         ; 0 (0)             ; 8 (8)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram                                                     ; work         ;
;                |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0                                ; work         ;
;                   |altsyncram_vae1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated ; work         ;
;          |TIA:tia_inst|                            ; 605 (395)         ; 314 (214)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst                                                                      ; work         ;
;             |audio:aud0|                           ; 20 (20)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0                                                           ; work         ;
;             |audio:aud1|                           ; 20 (20)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud1                                                           ; work         ;
;             |ball:bl|                              ; 19 (8)            ; 11 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl                                                              ; work         ;
;                |cntr2:cntr|                        ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr                                                   ; work         ;
;                |lfsr6:lfsr|                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr                                                   ; work         ;
;             |cntr2:h_cntr|                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cntr2:h_cntr                                                         ; work         ;
;             |lfsr6:lfsr|                           ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|lfsr6:lfsr                                                           ; work         ;
;             |missile:m0|                           ; 22 (10)           ; 11 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0                                                           ; work         ;
;                |cntr2:cntr|                        ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr                                                ; work         ;
;                |lfsr6:lfsr|                        ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|lfsr6:lfsr                                                ; work         ;
;             |missile:m1|                           ; 22 (10)           ; 11 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1                                                           ; work         ;
;                |cntr2:cntr|                        ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr                                                ; work         ;
;                |lfsr6:lfsr|                        ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|lfsr6:lfsr                                                ; work         ;
;             |mux20:pf_mux|                         ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|mux20:pf_mux                                                         ; work         ;
;             |player:p0|                            ; 41 (25)           ; 15 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0                                                            ; work         ;
;                |cntr2:cntr|                        ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr2:cntr                                                 ; work         ;
;                |cntr3:scan|                        ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan                                                 ; work         ;
;                |lfsr6:lfsr|                        ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|lfsr6:lfsr                                                 ; work         ;
;             |player:p1|                            ; 41 (26)           ; 15 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1                                                            ; work         ;
;                |cntr2:cntr|                        ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr2:cntr                                                 ; work         ;
;                |cntr3:scan|                        ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr3:scan                                                 ; work         ;
;                |lfsr6:lfsr|                        ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|lfsr6:lfsr                                                 ; work         ;
;       |debounce:ms_dbounce0|                       ; 32 (32)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|debounce:ms_dbounce0                                                                             ; work         ;
;       |debounce:ms_dbounce1|                       ; 32 (32)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|A2601Master:inst|debounce:ms_dbounce1                                                                             ; work         ;
;    |altpll0:inst4|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|altpll0:inst4                                                                                                     ; work         ;
;       |altpll:altpll_component|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|altpll0:inst4|altpll:altpll_component                                                                             ; work         ;
;    |debounce:inst2|                                ; 30 (30)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |retro2600|debounce:inst2                                                                                                    ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
+------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+--------------------------+---------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File                                               ;
+--------+--------------+---------+--------------+--------------+--------------------------+---------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |retro2600|altpll0:inst4 ; C:/Users/RF/Desktop/StellaBlue_v04/core/A2601/src/altpll0.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------+---------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------+----------------------+-----------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------------+----------------------+------------------------+-----------------------+--------------------------+-----------------------------+------------------------------+---------------------------+------------------------------+--------------------+-------------------------+--------------------+
; Name                         ; theCpuCycle.cycleEnd ; theCpuCycle.cycleJump ; theCpuCycle.cycleStack4 ; theCpuCycle.cycleStack3 ; theCpuCycle.cycleStack2 ; theCpuCycle.cycleStack1 ; theCpuCycle.cycleWrite ; theCpuCycle.cyclePreWrite ; theCpuCycle.cycleRmw ; theCpuCycle.cycleRead2 ; theCpuCycle.cycleRead ; theCpuCycle.cyclePreRead ; theCpuCycle.cycleBranchPage ; theCpuCycle.cycleBranchTaken ; theCpuCycle.cycleIndirect ; theCpuCycle.cyclePreIndirect ; theCpuCycle.cycle3 ; theCpuCycle.opcodeFetch ; theCpuCycle.cycle2 ;
+------------------------------+----------------------+-----------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------------+----------------------+------------------------+-----------------------+--------------------------+-----------------------------+------------------------------+---------------------------+------------------------------+--------------------+-------------------------+--------------------+
; theCpuCycle.cycle2           ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 0                  ;
; theCpuCycle.opcodeFetch      ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 1                       ; 1                  ;
; theCpuCycle.cycle3           ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 1                  ; 0                       ; 1                  ;
; theCpuCycle.cyclePreIndirect ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 1                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleIndirect    ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 1                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBranchTaken ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 1                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleBranchPage  ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 1                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cyclePreRead     ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 1                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleRead        ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 1                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleRead2       ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 1                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleRmw         ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 1                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cyclePreWrite    ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 1                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleWrite       ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 1                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleStack1      ; 0                    ; 0                     ; 0                       ; 0                       ; 0                       ; 1                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleStack2      ; 0                    ; 0                     ; 0                       ; 0                       ; 1                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleStack3      ; 0                    ; 0                     ; 0                       ; 1                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleStack4      ; 0                    ; 0                     ; 1                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleJump        ; 0                    ; 1                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
; theCpuCycle.cycleEnd         ; 1                    ; 0                     ; 0                       ; 0                       ; 0                       ; 0                       ; 0                      ; 0                         ; 0                    ; 0                      ; 0                     ; 0                        ; 0                           ; 0                            ; 0                         ; 0                            ; 0                  ; 0                       ; 1                  ;
+------------------------------+----------------------+-----------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------------+---------------------------+----------------------+------------------------+-----------------------+--------------------------+-----------------------------+------------------------------+---------------------------+------------------------------+--------------------+-------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                          ;
+------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; Register name                                                          ; Reason for Removal                                                                 ;
+------------------------------------------------------------------------+------------------------------------------------------------------------------------+
; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|soReg      ; Lost fanout                                                                        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|inpt03_chg                ; Lost fanout                                                                        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle3|cnt[0..7]  ; Lost fanout                                                                        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle2|cnt[0..7]  ; Lost fanout                                                                        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle1|cnt[0..7]  ; Lost fanout                                                                        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle0|cnt[0..7]  ; Lost fanout                                                                        ;
; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|nmiEdge    ; Lost fanout                                                                        ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|inpt5_l                   ; Stuck at VCC due to stuck port data_in                                             ;
; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|irqReg     ; Stuck at VCC due to stuck port data_in                                             ;
; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|nmiReg     ; Stuck at VCC due to stuck port data_in                                             ;
; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|processIrq ; Stuck at GND due to stuck port data_in                                             ;
; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|irqActive  ; Stuck at GND due to stuck port data_in                                             ;
; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|edge_intr_lo          ; Stuck at GND due to stuck port clock                                               ;
; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|edge_intr_hi          ; Stuck at GND due to stuck port clock                                               ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[0]           ; Merged with A2601Master:inst|sys_clk_dvdr[0]                                       ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[1]           ; Merged with A2601Master:inst|sys_clk_dvdr[1]                                       ;
; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[8] ; Merged with A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|opcInfo[4] ;
; A2601Master:inst|sys_clk_dvdr[2]                                       ; Merged with A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|vid_clk_dvdr[2]           ;
; Total Number of Removed Registers = 46                                 ;                                                                                    ;
+------------------------------------------------------------------------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                              ;
+--------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; Register name                                                      ; Reason for Removal        ; Registers Removed due to This Register                                  ;
+--------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle3|cnt[7] ; Lost Fanouts              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle3|cnt[6],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle3|cnt[5],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle3|cnt[4],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle3|cnt[3],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle3|cnt[2],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle3|cnt[1],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle3|cnt[0]      ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle2|cnt[7] ; Lost Fanouts              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle2|cnt[6],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle2|cnt[5],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle2|cnt[4],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle2|cnt[3],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle2|cnt[2],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle2|cnt[1],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle2|cnt[0]      ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle1|cnt[7] ; Lost Fanouts              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle1|cnt[6],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle1|cnt[5],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle1|cnt[4],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle1|cnt[3],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle1|cnt[2],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle1|cnt[1],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle1|cnt[0]      ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle0|cnt[7] ; Lost Fanouts              ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle0|cnt[6],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle0|cnt[5],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle0|cnt[4],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle0|cnt[3],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle0|cnt[2],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle0|cnt[1],     ;
;                                                                    ;                           ; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle0|cnt[0]      ;
; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|irqReg ; Stuck at VCC              ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|processIrq, ;
;                                                                    ; due to stuck port data_in ; A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|irqActive   ;
+--------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 591   ;
; Number of registers using Synchronous Clear  ; 86    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 488   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                        ;
+---------------------------------------------------------------------------+---------+
; Inverted Register                                                         ; Fan out ;
+---------------------------------------------------------------------------+---------+
; A2601Master:inst|rst                                                      ; 65      ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|inpt4_l                      ; 2       ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|phi1                         ; 215     ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hblank                       ; 19      ;
; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_intvl[1]           ; 2       ;
; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_intvl[0]           ; 1       ;
; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[0]            ; 2       ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|clk_dvdr[0]                  ; 3       ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|lfsr6:lfsr|prst_l            ; 7       ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|lfsr6:lfsr|prst_l ; 7       ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove_cntr[3]                ; 8       ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove_cntr[0]                ; 8       ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove_cntr[1]                ; 9       ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove_cntr[2]                ; 8       ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|lfsr6:lfsr|prst_l    ; 7       ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|lfsr6:lfsr|prst_l ; 7       ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|lfsr6:lfsr|prst_l  ; 7       ;
; A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|lfsr6:lfsr|prst_l  ; 7       ;
; Total number of inverted registers = 18                                   ;         ;
+---------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p1|cntr2:cntr|d[0]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m1|cntr2:cntr|d[0]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr2:cntr|d[0]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0|cntr2:cntr|d[0]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl|cntr2:cntr|d[1]                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer_dvdr[6]                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cv[6]                                   ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |retro2600|debounce:inst2|count[7]                                                              ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |retro2600|A2601Master:inst|debounce:ms_dbounce1|count[15]                                      ;
; 4:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |retro2600|A2601Master:inst|debounce:ms_dbounce0|count[0]                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|timer[5]                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[7]                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|pf_adr[0]                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|S[0]                     ;
; 33:1               ; 4 bits    ; 88 LEs        ; 4 LEs                ; 84 LEs                 ; Yes        ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m1_hmove[2]                             ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|PC[6]                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 4 LEs                ; 84 LEs                 ; Yes        ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|bl_hmove[1]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 4 LEs                ; 84 LEs                 ; Yes        ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p0_hmove[3]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 4 LEs                ; 84 LEs                 ; Yes        ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_hmove[1]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 4 LEs                ; 84 LEs                 ; Yes        ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|m0_hmove[2]                             ;
; 8:1                ; 6 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|myAddr[15]               ;
; 9:1                ; 7 bits    ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|int_colu[5]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |retro2600|A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|hmove_cntr[3]                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|doReg[2]                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|theCpuCycle              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Add20                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|\processAluInput:temp[3] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Add3                     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Mux13                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Mux23                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Add3                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; No         ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Mux20                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Mux4                     ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Mux6                     ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Mux31                    ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; No         ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Mux27                    ;
; 11:1               ; 5 bits    ; 35 LEs        ; 25 LEs               ; 10 LEs                 ; No         ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Selector63               ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Selector65               ;
; 1:1                ; 8 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |retro2600|A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|Add0                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0|altsyncram_vae1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; pipelineopcode ; false ; Enumerated                                                                      ;
; pipelinealumux ; false ; Enumerated                                                                      ;
; pipelinealuout ; false ; Enumerated                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: A2601Master:inst|debounce:ms_dbounce0 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; NDELAY         ; 10000 ; Signed Integer                                            ;
; NBITS          ; 20    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: A2601Master:inst|debounce:ms_dbounce1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; NDELAY         ; 10000 ; Signed Integer                                            ;
; NBITS          ; 20    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:inst4|altpll:altpll_component ;
+-------------------------------+---------------------------+------------------------+
; Parameter Name                ; Value                     ; Type                   ;
+-------------------------------+---------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                ;
; PLL_TYPE                      ; AUTO                      ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll0 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 69842                     ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                ;
; LOCK_HIGH                     ; 1                         ; Untyped                ;
; LOCK_LOW                      ; 1                         ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                ;
; SKIP_VCO                      ; OFF                       ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                ;
; BANDWIDTH                     ; 0                         ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                ;
; DOWN_SPREAD                   ; 0                         ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 4                         ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                ;
; DPA_DIVIDER                   ; 0                         ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                ;
; VCO_MIN                       ; 0                         ; Untyped                ;
; VCO_MAX                       ; 0                         ; Untyped                ;
; VCO_CENTER                    ; 0                         ; Untyped                ;
; PFD_MIN                       ; 0                         ; Untyped                ;
; PFD_MAX                       ; 0                         ; Untyped                ;
; M_INITIAL                     ; 0                         ; Untyped                ;
; M                             ; 0                         ; Untyped                ;
; N                             ; 1                         ; Untyped                ;
; M2                            ; 1                         ; Untyped                ;
; N2                            ; 1                         ; Untyped                ;
; SS                            ; 1                         ; Untyped                ;
; C0_HIGH                       ; 0                         ; Untyped                ;
; C1_HIGH                       ; 0                         ; Untyped                ;
; C2_HIGH                       ; 0                         ; Untyped                ;
; C3_HIGH                       ; 0                         ; Untyped                ;
; C4_HIGH                       ; 0                         ; Untyped                ;
; C5_HIGH                       ; 0                         ; Untyped                ;
; C6_HIGH                       ; 0                         ; Untyped                ;
; C7_HIGH                       ; 0                         ; Untyped                ;
; C8_HIGH                       ; 0                         ; Untyped                ;
; C9_HIGH                       ; 0                         ; Untyped                ;
; C0_LOW                        ; 0                         ; Untyped                ;
; C1_LOW                        ; 0                         ; Untyped                ;
; C2_LOW                        ; 0                         ; Untyped                ;
; C3_LOW                        ; 0                         ; Untyped                ;
; C4_LOW                        ; 0                         ; Untyped                ;
; C5_LOW                        ; 0                         ; Untyped                ;
; C6_LOW                        ; 0                         ; Untyped                ;
; C7_LOW                        ; 0                         ; Untyped                ;
; C8_LOW                        ; 0                         ; Untyped                ;
; C9_LOW                        ; 0                         ; Untyped                ;
; C0_INITIAL                    ; 0                         ; Untyped                ;
; C1_INITIAL                    ; 0                         ; Untyped                ;
; C2_INITIAL                    ; 0                         ; Untyped                ;
; C3_INITIAL                    ; 0                         ; Untyped                ;
; C4_INITIAL                    ; 0                         ; Untyped                ;
; C5_INITIAL                    ; 0                         ; Untyped                ;
; C6_INITIAL                    ; 0                         ; Untyped                ;
; C7_INITIAL                    ; 0                         ; Untyped                ;
; C8_INITIAL                    ; 0                         ; Untyped                ;
; C9_INITIAL                    ; 0                         ; Untyped                ;
; C0_MODE                       ; BYPASS                    ; Untyped                ;
; C1_MODE                       ; BYPASS                    ; Untyped                ;
; C2_MODE                       ; BYPASS                    ; Untyped                ;
; C3_MODE                       ; BYPASS                    ; Untyped                ;
; C4_MODE                       ; BYPASS                    ; Untyped                ;
; C5_MODE                       ; BYPASS                    ; Untyped                ;
; C6_MODE                       ; BYPASS                    ; Untyped                ;
; C7_MODE                       ; BYPASS                    ; Untyped                ;
; C8_MODE                       ; BYPASS                    ; Untyped                ;
; C9_MODE                       ; BYPASS                    ; Untyped                ;
; C0_PH                         ; 0                         ; Untyped                ;
; C1_PH                         ; 0                         ; Untyped                ;
; C2_PH                         ; 0                         ; Untyped                ;
; C3_PH                         ; 0                         ; Untyped                ;
; C4_PH                         ; 0                         ; Untyped                ;
; C5_PH                         ; 0                         ; Untyped                ;
; C6_PH                         ; 0                         ; Untyped                ;
; C7_PH                         ; 0                         ; Untyped                ;
; C8_PH                         ; 0                         ; Untyped                ;
; C9_PH                         ; 0                         ; Untyped                ;
; L0_HIGH                       ; 1                         ; Untyped                ;
; L1_HIGH                       ; 1                         ; Untyped                ;
; G0_HIGH                       ; 1                         ; Untyped                ;
; G1_HIGH                       ; 1                         ; Untyped                ;
; G2_HIGH                       ; 1                         ; Untyped                ;
; G3_HIGH                       ; 1                         ; Untyped                ;
; E0_HIGH                       ; 1                         ; Untyped                ;
; E1_HIGH                       ; 1                         ; Untyped                ;
; E2_HIGH                       ; 1                         ; Untyped                ;
; E3_HIGH                       ; 1                         ; Untyped                ;
; L0_LOW                        ; 1                         ; Untyped                ;
; L1_LOW                        ; 1                         ; Untyped                ;
; G0_LOW                        ; 1                         ; Untyped                ;
; G1_LOW                        ; 1                         ; Untyped                ;
; G2_LOW                        ; 1                         ; Untyped                ;
; G3_LOW                        ; 1                         ; Untyped                ;
; E0_LOW                        ; 1                         ; Untyped                ;
; E1_LOW                        ; 1                         ; Untyped                ;
; E2_LOW                        ; 1                         ; Untyped                ;
; E3_LOW                        ; 1                         ; Untyped                ;
; L0_INITIAL                    ; 1                         ; Untyped                ;
; L1_INITIAL                    ; 1                         ; Untyped                ;
; G0_INITIAL                    ; 1                         ; Untyped                ;
; G1_INITIAL                    ; 1                         ; Untyped                ;
; G2_INITIAL                    ; 1                         ; Untyped                ;
; G3_INITIAL                    ; 1                         ; Untyped                ;
; E0_INITIAL                    ; 1                         ; Untyped                ;
; E1_INITIAL                    ; 1                         ; Untyped                ;
; E2_INITIAL                    ; 1                         ; Untyped                ;
; E3_INITIAL                    ; 1                         ; Untyped                ;
; L0_MODE                       ; BYPASS                    ; Untyped                ;
; L1_MODE                       ; BYPASS                    ; Untyped                ;
; G0_MODE                       ; BYPASS                    ; Untyped                ;
; G1_MODE                       ; BYPASS                    ; Untyped                ;
; G2_MODE                       ; BYPASS                    ; Untyped                ;
; G3_MODE                       ; BYPASS                    ; Untyped                ;
; E0_MODE                       ; BYPASS                    ; Untyped                ;
; E1_MODE                       ; BYPASS                    ; Untyped                ;
; E2_MODE                       ; BYPASS                    ; Untyped                ;
; E3_MODE                       ; BYPASS                    ; Untyped                ;
; L0_PH                         ; 0                         ; Untyped                ;
; L1_PH                         ; 0                         ; Untyped                ;
; G0_PH                         ; 0                         ; Untyped                ;
; G1_PH                         ; 0                         ; Untyped                ;
; G2_PH                         ; 0                         ; Untyped                ;
; G3_PH                         ; 0                         ; Untyped                ;
; E0_PH                         ; 0                         ; Untyped                ;
; E1_PH                         ; 0                         ; Untyped                ;
; E2_PH                         ; 0                         ; Untyped                ;
; E3_PH                         ; 0                         ; Untyped                ;
; M_PH                          ; 0                         ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                ;
; CLK0_COUNTER                  ; G0                        ; Untyped                ;
; CLK1_COUNTER                  ; G0                        ; Untyped                ;
; CLK2_COUNTER                  ; G0                        ; Untyped                ;
; CLK3_COUNTER                  ; G0                        ; Untyped                ;
; CLK4_COUNTER                  ; G0                        ; Untyped                ;
; CLK5_COUNTER                  ; G0                        ; Untyped                ;
; CLK6_COUNTER                  ; E0                        ; Untyped                ;
; CLK7_COUNTER                  ; E1                        ; Untyped                ;
; CLK8_COUNTER                  ; E2                        ; Untyped                ;
; CLK9_COUNTER                  ; E3                        ; Untyped                ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                ;
; M_TIME_DELAY                  ; 0                         ; Untyped                ;
; N_TIME_DELAY                  ; 0                         ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                ;
; VCO_POST_SCALE                ; 0                         ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                ;
; CBXI_PARAMETER                ; NOTHING                   ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                ;
; WIDTH_CLOCK                   ; 6                         ; Untyped                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone II                ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE         ;
+-------------------------------+---------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:inst2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; NDELAY         ; 65000 ; Signed Integer                     ;
; NBITS          ; 20    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                                 ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                 ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_vae1      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; altpll0:inst4|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 69842                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                               ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                  ;
; Entity Instance                           ; A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                  ;
;     -- NUMWORDS_A                         ; 128                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                  ;
;     -- NUMWORDS_B                         ; 128                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan" ;
+------+-------+----------+---------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                             ;
+------+-------+----------+---------------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                        ;
+------+-------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cntr2:h_cntr" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532"                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; irq  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu"                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; nmi_n        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; irq_n        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; so_n         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; addr[15..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debugopcode  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debugpc      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debuga       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debugx       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debugy       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debugs       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "A2601Master:inst|A2601:ms_A2601"                                                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; d          ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pa         ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pa[3..0]   ; Bidir  ; Warning  ; Stuck at VCC                                                                        ;
; pb         ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pb[5..4]   ; Bidir  ; Warning  ; Stuck at GND                                                                        ;
; pb[2]      ; Bidir  ; Warning  ; Stuck at GND                                                                        ;
; paddle_ena ; Input  ; Info     ; Stuck at GND                                                                        ;
; inpt5      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; colu       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; csyn       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rgbx2      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ph0_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ph1_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pal        ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Sep 16 19:53:08 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off retro2600 -c retro2600
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 0 entities, in source file a6500/src/cpu65xx_fast.vhd
    Info (12022): Found design unit 1: cpu65xx-fast
Info (12021): Found 1 design units, including 1 entities, in source file a6500/src/cpu65xx_e.vhd
    Info (12023): Found entity 1: cpu65xx
Info (12021): Found 2 design units, including 1 entities, in source file a2601master.vhd
    Info (12022): Found design unit 1: A2601Master-arch
    Info (12023): Found entity 1: A2601Master
Info (12021): Found 1 design units, including 1 entities, in source file divide_by_counter.v
    Info (12023): Found entity 1: divide_by_counter
Info (12021): Found 1 design units, including 1 entities, in source file debounce.v
    Info (12023): Found entity 1: debounce
Info (12021): Found 2 design units, including 1 entities, in source file a2601/src/carttable.vhd
    Info (12022): Found design unit 1: CartTable-arch
    Info (12023): Found entity 1: CartTable
Info (12021): Found 2 design units, including 1 entities, in source file a2601/src/a2601core.vhd
    Info (12022): Found design unit 1: A2601-arch
    Info (12023): Found entity 1: A2601
Info (12021): Found 20 design units, including 10 entities, in source file tia/src/tia.vhd
    Info (12022): Found design unit 1: lfsr6-arch
    Info (12022): Found design unit 2: cntr2-arch
    Info (12022): Found design unit 3: cntr3-arch
    Info (12022): Found design unit 4: audio-arch
    Info (12022): Found design unit 5: player-arch
    Info (12022): Found design unit 6: missile-arch
    Info (12022): Found design unit 7: paddle-arch
    Info (12022): Found design unit 8: ball-arch
    Info (12022): Found design unit 9: mux20-arch
    Info (12022): Found design unit 10: TIA-arch
    Info (12023): Found entity 1: lfsr6
    Info (12023): Found entity 2: cntr2
    Info (12023): Found entity 3: cntr3
    Info (12023): Found entity 4: audio
    Info (12023): Found entity 5: player
    Info (12023): Found entity 6: missile
    Info (12023): Found entity 7: paddle
    Info (12023): Found entity 8: ball
    Info (12023): Found entity 9: mux20
    Info (12023): Found entity 10: TIA
Info (12021): Found 2 design units, including 0 entities, in source file tia/src/ntsclookups.vhd
    Info (12022): Found design unit 1: TIA_NTSCLookups
    Info (12022): Found design unit 2: TIA_NTSCLookups-body
Info (12021): Found 2 design units, including 0 entities, in source file tia/src/common.vhd
    Info (12022): Found design unit 1: TIA_common
    Info (12022): Found design unit 2: TIA_common-body
Info (12021): Found 4 design units, including 2 entities, in source file a6532/src/a6532.vhd
    Info (12022): Found design unit 1: ram128x8-arch
    Info (12022): Found design unit 2: A6532-arch
    Info (12023): Found entity 1: ram128x8
    Info (12023): Found entity 2: A6532
Info (12021): Found 1 design units, including 0 entities, in source file a6500/src/types.vhd
    Info (12022): Found design unit 1: types
Info (12021): Found 2 design units, including 1 entities, in source file a6500/src/fsm.vhd
    Info (12022): Found design unit 1: fsm-behavior
    Info (12023): Found entity 1: fsm
Info (12021): Found 8 design units, including 4 entities, in source file a6500/src/datapath.vhd
    Info (12022): Found design unit 1: reg-arch
    Info (12022): Found design unit 2: reg8-arch
    Info (12022): Found design unit 3: pc16-arch
    Info (12022): Found design unit 4: datapath-arch
    Info (12023): Found entity 1: reg
    Info (12023): Found entity 2: reg8
    Info (12023): Found entity 3: pc16
    Info (12023): Found entity 4: datapath
Info (12021): Found 4 design units, including 2 entities, in source file a6500/src/alu.vhd
    Info (12022): Found design unit 1: bcd_fixup-arch
    Info (12022): Found design unit 2: ALU-arch
    Info (12023): Found entity 1: bcd_fixup
    Info (12023): Found entity 2: ALU
Info (12021): Found 2 design units, including 1 entities, in source file a6500/src/a6507.vhd
    Info (12022): Found design unit 1: A6507-arch
    Info (12023): Found entity 1: A6507
Info (12021): Found 2 design units, including 1 entities, in source file a6500/src/a6502.vhd
    Info (12022): Found design unit 1: A6502-arch
    Info (12023): Found entity 1: A6502
Info (12021): Found 2 design units, including 1 entities, in source file a6500/src/a6500.vhd
    Info (12022): Found design unit 1: A6500-arch
    Info (12023): Found entity 1: A6500
Info (12021): Found 1 design units, including 1 entities, in source file a2601/src/retro2600.bdf
    Info (12023): Found entity 1: retro2600
Info (12021): Found 2 design units, including 1 entities, in source file a2601/src/altpll0.vhd
    Info (12022): Found design unit 1: altpll0-SYN
    Info (12023): Found entity 1: altpll0
Info (12127): Elaborating entity "retro2600" for the top level hierarchy
Warning (275008): Primitive "NOT" of instance "inst6" not used
Info (12128): Elaborating entity "A2601Master" for hierarchy "A2601Master:inst"
Warning (10541): VHDL Signal Declaration warning at A2601Master.vhd(81): used implicit default value for signal "dump_pin" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at A2601Master.vhd(146): object "cpu_r" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at A2601Master.vhd(152): used implicit default value for signal "paddle_0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at A2601Master.vhd(153): used implicit default value for signal "paddle_1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at A2601Master.vhd(154): used implicit default value for signal "paddle_2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at A2601Master.vhd(155): used implicit default value for signal "paddle_3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at A2601Master.vhd(177): object "ph0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at A2601Master.vhd(178): object "ph1" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at A2601Master.vhd(180): used explicit default value for signal "pal" because signal was never assigned a value
Info (12128): Elaborating entity "A2601" for hierarchy "A2601Master:inst|A2601:ms_A2601"
Warning (10036): Verilog HDL or VHDL warning at A2601Core.vhd(115): object "riot_irq" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at A2601Core.vhd(116): used implicit default value for signal "riot_pa7" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "A6507" for hierarchy "A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507"
Info (12128): Elaborating entity "cpu65xx" for hierarchy "A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu"
Info (12128): Elaborating entity "A6532" for hierarchy "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532"
Warning (10036): Verilog HDL or VHDL warning at A6532.vhd(78): object "pa_reg" assigned a value but never read
Info (12128): Elaborating entity "ram128x8" for hierarchy "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram"
Info (12128): Elaborating entity "TIA" for hierarchy "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst"
Warning (10541): VHDL Signal Declaration warning at TIA.vhd(614): used implicit default value for signal "hsyn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at TIA.vhd(615): used implicit default value for signal "vsyn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at TIA.vhd(616): used implicit default value for signal "rgbx2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at TIA.vhd(807): object "pf_score" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TIA.vhd(847): object "hh1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at TIA.vhd(850): object "clkx2" assigned a value but never read
Warning (10492): VHDL Process Statement warning at TIA.vhd(1035): signal "paddle_ena" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at TIA.vhd(1036): signal "inpt0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at TIA.vhd(1042): signal "paddle_ena" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at TIA.vhd(1043): signal "inpt1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at TIA.vhd(1049): signal "paddle_ena" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at TIA.vhd(1050): signal "inpt2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at TIA.vhd(1056): signal "paddle_ena" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at TIA.vhd(1057): signal "inpt3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "paddle" for hierarchy "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|paddle:paddle0"
Warning (10492): VHDL Process Statement warning at TIA.vhd(459): signal "value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "cntr2" for hierarchy "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|cntr2:h_cntr"
Info (12128): Elaborating entity "lfsr6" for hierarchy "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|lfsr6:lfsr"
Info (12128): Elaborating entity "mux20" for hierarchy "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|mux20:pf_mux"
Info (12128): Elaborating entity "audio" for hierarchy "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|audio:aud0"
Info (12128): Elaborating entity "player" for hierarchy "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0"
Info (12128): Elaborating entity "cntr3" for hierarchy "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|player:p0|cntr3:scan"
Info (12128): Elaborating entity "missile" for hierarchy "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|missile:m0"
Info (12128): Elaborating entity "ball" for hierarchy "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|ball:bl"
Info (12128): Elaborating entity "debounce" for hierarchy "A2601Master:inst|debounce:ms_dbounce0"
Warning (10230): Verilog HDL assignment warning at debounce.v(15): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "altpll0" for hierarchy "altpll0:inst4"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll0:inst4|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "altpll0:inst4|altpll:altpll_component"
Info (12133): Instantiated megafunction "altpll0:inst4|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "69842"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll0"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:inst2"
Warning (10230): Verilog HDL assignment warning at debounce.v(15): truncated value with size 32 to match size of target (20)
Warning (276027): Inferred dual-clock RAM node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|ram128x8:ram|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vae1.tdf
    Info (12023): Found entity 1: altsyncram_vae1
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|Mux3" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_in[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_in[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_in[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_in[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|Mux0" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_in[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|Mux1" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|Mux2" and its non-tri-state driver.
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_in[4]" is fed by GND
    Warning (13033): The node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|Mux4" is fed by VCC
    Warning (13033): The node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_in[2]" is fed by GND
    Warning (13033): The node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|Mux5" is fed by VCC
    Warning (13033): The node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|Mux6" is fed by VCC
    Warning (13033): The node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|Mux7" is fed by VCC
    Warning (13033): The node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_in[5]" is fed by GND
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb[4]" to the node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_in[4]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa[4]" to the node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|Mux3"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb[3]" to the node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_in[3]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa[3]" to the node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|Mux4"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb[2]" to the node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_in[2]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa[2]" to the node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|Mux5"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb[1]" to the node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_in[1]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa[1]" to the node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|Mux6"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb[0]" to the node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_in[0]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa[0]" to the node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|Mux7"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb[7]" to the node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_in[7]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa[7]" to the node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|Mux0"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb[6]" to the node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_in[6]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa[6]" to the node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|Mux1"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb[5]" to the node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_in[5]"
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pa[5]" to the node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|Mux2"
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "A2601Master:inst|A2601:ms_A2601|pb[4]" to the node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_in[4]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "A2601Master:inst|A2601:ms_A2601|pb[2]" to the node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_in[2]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "A2601Master:inst|A2601:ms_A2601|pb[5]" to the node "A2601Master:inst|A2601:ms_A2601|A6532:riot_A6532|pb_in[5]" into a wire
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpuDi[4]" to the node "A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpuDi[3]" to the node "A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpuDi[2]" to the node "A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpuDi[1]" to the node "A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpuDi[0]" to the node "A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpuDi[7]" to the node "A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpuDi[6]" to the node "A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpuDi[5]" to the node "A2601Master:inst|A2601:ms_A2601|A6507:cpu_A6507|cpu65xx:cpu|T[5]" into an OR gate
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|d[4]" to the node "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a1_freq[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|d[3]" to the node "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a1_vol[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|d[2]" to the node "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a1_vol[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|d[1]" to the node "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a1_vol[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|d[0]" to the node "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|a1_vol[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "A2601Master:inst|cpu_d[7]" to the node "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpnew[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "A2601Master:inst|cpu_d[6]" to the node "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpnew[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|d[5]" to the node "A2601Master:inst|A2601:ms_A2601|TIA:tia_inst|p1_grpnew[5]" into an OR gate
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vsyn" is stuck at GND
    Warning (13410): Pin "hsyn" is stuck at GND
    Warning (13410): Pin "dump_pin" is stuck at GND
Info (17049): 35 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "inpt0"
    Warning (15610): No output dependent on input pin "inpt1"
    Warning (15610): No output dependent on input pin "inpt2"
    Warning (15610): No output dependent on input pin "inpt3"
    Warning (15610): No output dependent on input pin "inpt5"
    Warning (15610): No output dependent on input pin "pa_in[3]"
    Warning (15610): No output dependent on input pin "pa_in[2]"
    Warning (15610): No output dependent on input pin "pa_in[1]"
    Warning (15610): No output dependent on input pin "pa_in[0]"
    Warning (15610): No output dependent on input pin "pb_in[5]"
    Warning (15610): No output dependent on input pin "pb_in[4]"
    Warning (15610): No output dependent on input pin "pb_in[2]"
Info (21057): Implemented 1834 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 33 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 1763 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 107 warnings
    Info: Peak virtual memory: 515 megabytes
    Info: Processing ended: Sun Sep 16 19:53:16 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


