Exceptions::
ifdef::has_cap_data[]
Load access fault exception when the effective address is not aligned to CLEN/8.
+
CAUTION: #This is a change in behavior relative to v0.9.5 (previously a misaligned exception was raised)#
+
endif::[]
ifndef::has_cap_data[]
ifdef::load_res[]
All misaligned load reservations cause a load address misaligned exception to allow software emulation (if the Zam extension is supported, see cite:[riscv-unpriv-spec]), otherwise they take a load access fault exception.
+
endif::[]
endif::[]
#ARC suggestion: consider software check fault#
+
CHERI fault exception when one of the checks below fail (see <<sec_cheri_exception_handling,_CHERI Exception handling_ in the privileged specification>> for further details):
+
[%autowidth,options=header,align=center]
|==============================================================================
| Kind                   | Reason
| {cheri_excep_name_tag} | {cheri_excep_desc_tag}
| {cheri_excep_name_seal}| {cheri_excep_desc_seal}
| {cheri_excep_name_perm}| {cheri_excep_desc_perm} Only <<r_perm>> is required.
ifdef::invalid_address_viol[]
| {cheri_excep_name_inv_addr} | {cheri_excep_desc_inv_addr}
endif::[]
| {cheri_excep_name_bounds}| {cheri_excep_desc_bounds}
|==============================================================================
+
// TODO: check that the priv spec defines all of this!
// If virtual memory is enabled on an RV64 hart, then the state of <<section_priv_cheri_vmem,PTE>>.CW,
// and, if {cheri_priv_crg_ext} is implemented, <<section_cheri_priv_crg_ext,PTE.CRG>>, <<section_cheri_priv_crg_ext,PTE>>.U and <<sstatusreg_pte,sstatus>>.UCRG,
// may cause a <<section_priv_cheri_vmem,CHERI PTE load page fault>> exception in addition to a normal RISC-V page fault exception.
// See <<mtval2-page-fault>> for the exception reporting in this case.
+
:!load_res:
:!has_cap_data:
