#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffe6d2e4f0 .scope module, "adder" "adder" 2 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "add_in1"
    .port_info 1 /INPUT 32 "add_in2"
    .port_info 2 /OUTPUT 32 "add_out"
o0x7ffc8c390018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffe6ce46d0_0 .net "add_in1", 31 0, o0x7ffc8c390018;  0 drivers
o0x7ffc8c390048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffe6d669c0_0 .net "add_in2", 31 0, o0x7ffc8c390048;  0 drivers
v0x7fffe6d66aa0_0 .net "add_out", 31 0, L_0x7fffe6d74950;  1 drivers
L_0x7fffe6d74950 .arith/sum 32, o0x7ffc8c390018, o0x7ffc8c390048;
S_0x7fffe6d2d690 .scope module, "alu" "alu" 3 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "zero"
P_0x7fffe6d23fb0 .param/l "ALUadd" 0 3 18, C4<010>;
P_0x7fffe6d23ff0 .param/l "ALUand" 0 3 20, C4<000>;
P_0x7fffe6d24030 .param/l "ALUor" 0 3 21, C4<001>;
P_0x7fffe6d24070 .param/l "ALUslt" 0 3 22, C4<111>;
P_0x7fffe6d240b0 .param/l "ALUsub" 0 3 19, C4<110>;
L_0x7fffe6cc8d10 .functor XOR 1, L_0x7fffe6d749f0, L_0x7fffe6d74a90, C4<0>, C4<0>;
v0x7fffe6d66c10_0 .net *"_s1", 0 0, L_0x7fffe6d749f0;  1 drivers
L_0x7ffc8c340060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fffe6d66d10_0 .net/2u *"_s10", 0 0, L_0x7ffc8c340060;  1 drivers
L_0x7ffc8c3400a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffe6d66df0_0 .net/2u *"_s12", 0 0, L_0x7ffc8c3400a8;  1 drivers
v0x7fffe6d66eb0_0 .net *"_s3", 0 0, L_0x7fffe6d74a90;  1 drivers
L_0x7ffc8c340018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe6d66f90_0 .net/2u *"_s6", 31 0, L_0x7ffc8c340018;  1 drivers
v0x7fffe6d670c0_0 .net *"_s8", 0 0, L_0x7fffe6d84c20;  1 drivers
o0x7ffc8c390258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffe6d67180_0 .net "a", 31 0, o0x7ffc8c390258;  0 drivers
o0x7ffc8c390288 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffe6d67260_0 .net "b", 31 0, o0x7ffc8c390288;  0 drivers
o0x7ffc8c3902b8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fffe6d67340_0 .net "control", 2 0, o0x7ffc8c3902b8;  0 drivers
v0x7fffe6d67420_0 .var "result", 31 0;
v0x7fffe6d67500_0 .net "sign_mismatch", 0 0, L_0x7fffe6cc8d10;  1 drivers
v0x7fffe6d675c0_0 .net "zero", 0 0, L_0x7fffe6d84dd0;  1 drivers
E_0x7fffe6cc6940 .event edge, v0x7fffe6d67340_0, v0x7fffe6d67180_0, v0x7fffe6d67260_0, v0x7fffe6d67500_0;
L_0x7fffe6d749f0 .part o0x7ffc8c390258, 31, 1;
L_0x7fffe6d74a90 .part o0x7ffc8c390288, 31, 1;
L_0x7fffe6d84c20 .cmp/eq 32, v0x7fffe6d67420_0, L_0x7ffc8c340018;
L_0x7fffe6d84dd0 .functor MUXZ 1, L_0x7ffc8c3400a8, L_0x7ffc8c340060, L_0x7fffe6d84c20, C4<>;
S_0x7fffe6d2d290 .scope module, "alu_control" "alu_control" 4 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 3 "select"
P_0x7fffe6d4d390 .param/l "ALUadd" 0 4 30, C4<010>;
P_0x7fffe6d4d3d0 .param/l "ALUand" 0 4 32, C4<000>;
P_0x7fffe6d4d410 .param/l "ALUor" 0 4 33, C4<001>;
P_0x7fffe6d4d450 .param/l "ALUslt" 0 4 34, C4<111>;
P_0x7fffe6d4d490 .param/l "ALUsub" 0 4 31, C4<110>;
P_0x7fffe6d4d4d0 .param/l "ALUx" 0 4 37, C4<011>;
P_0x7fffe6d4d510 .param/l "Itype" 0 4 26, C4<01>;
P_0x7fffe6d4d550 .param/l "Radd" 0 4 19, C4<100000>;
P_0x7fffe6d4d590 .param/l "Rand" 0 4 21, C4<100100>;
P_0x7fffe6d4d5d0 .param/l "Ror" 0 4 22, C4<100101>;
P_0x7fffe6d4d610 .param/l "Rslt" 0 4 23, C4<101010>;
P_0x7fffe6d4d650 .param/l "Rsub" 0 4 20, C4<100010>;
P_0x7fffe6d4d690 .param/l "Rtype" 0 4 17, C4<10>;
P_0x7fffe6d4d6d0 .param/l "lwsw" 0 4 25, C4<00>;
P_0x7fffe6d4d710 .param/l "unknown" 0 4 36, C4<11>;
P_0x7fffe6d4d750 .param/l "xis" 0 4 27, C4<xxxxxx>;
o0x7ffc8c390468 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fffe6d67760_0 .net "aluop", 1 0, o0x7ffc8c390468;  0 drivers
o0x7ffc8c390498 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7fffe6d67860_0 .net "funct", 5 0, o0x7ffc8c390498;  0 drivers
v0x7fffe6d67940_0 .var "select", 2 0;
E_0x7fffe6cc6d50 .event edge, v0x7fffe6d67760_0, v0x7fffe6d67860_0, v0x7fffe6d67940_0;
S_0x7fffe6d3fd60 .scope module, "bottom_mux" "bottom_mux" 5 9;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 5 "y"
    .port_info 1 /INPUT 5 "a"
    .port_info 2 /INPUT 5 "b"
    .port_info 3 /INPUT 1 "sel"
o0x7ffc8c390588 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fffe6d67a80_0 .net "a", 4 0, o0x7ffc8c390588;  0 drivers
o0x7ffc8c3905b8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fffe6d67b60_0 .net "b", 4 0, o0x7ffc8c3905b8;  0 drivers
o0x7ffc8c3905e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffe6d67c40_0 .net "sel", 0 0, o0x7ffc8c3905e8;  0 drivers
v0x7fffe6d67ce0_0 .net "y", 4 0, L_0x7fffe6d84fc0;  1 drivers
L_0x7fffe6d84fc0 .functor MUXZ 5, o0x7ffc8c3905b8, o0x7ffc8c390588, o0x7ffc8c3905e8, C4<>;
S_0x7fffe6d4c4d0 .scope module, "ex_mem" "ex_mem" 6 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ctlwb_out"
    .port_info 1 /INPUT 3 "ctlm_out"
    .port_info 2 /INPUT 32 "adder_out"
    .port_info 3 /INPUT 1 "aluzero"
    .port_info 4 /INPUT 32 "aluout"
    .port_info 5 /INPUT 32 "readdat2"
    .port_info 6 /INPUT 5 "muxout"
    .port_info 7 /OUTPUT 2 "wb_ctlout"
    .port_info 8 /OUTPUT 1 "branch"
    .port_info 9 /OUTPUT 1 "memread"
    .port_info 10 /OUTPUT 1 "memwrite"
    .port_info 11 /OUTPUT 32 "add_result"
    .port_info 12 /OUTPUT 1 "zero"
    .port_info 13 /OUTPUT 32 "alu_result"
    .port_info 14 /OUTPUT 32 "rdata2out"
    .port_info 15 /OUTPUT 5 "five_bit_muxout"
v0x7fffe6d67ed0_0 .var "add_result", 31 0;
o0x7ffc8c390738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffe6d67fd0_0 .net "adder_out", 31 0, o0x7ffc8c390738;  0 drivers
v0x7fffe6d680b0_0 .var "alu_result", 31 0;
o0x7ffc8c390798 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffe6d68170_0 .net "aluout", 31 0, o0x7ffc8c390798;  0 drivers
o0x7ffc8c3907c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffe6d68250_0 .net "aluzero", 0 0, o0x7ffc8c3907c8;  0 drivers
v0x7fffe6d68310_0 .var "branch", 0 0;
o0x7ffc8c390828 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fffe6d683d0_0 .net "ctlm_out", 2 0, o0x7ffc8c390828;  0 drivers
o0x7ffc8c390858 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fffe6d684b0_0 .net "ctlwb_out", 1 0, o0x7ffc8c390858;  0 drivers
v0x7fffe6d68590_0 .var "five_bit_muxout", 4 0;
v0x7fffe6d68670_0 .var "memread", 0 0;
v0x7fffe6d68730_0 .var "memwrite", 0 0;
o0x7ffc8c390918 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fffe6d687f0_0 .net "muxout", 4 0, o0x7ffc8c390918;  0 drivers
v0x7fffe6d688d0_0 .var "rdata2out", 31 0;
o0x7ffc8c390978 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffe6d689b0_0 .net "readdat2", 31 0, o0x7ffc8c390978;  0 drivers
v0x7fffe6d68a90_0 .var "wb_ctlout", 1 0;
v0x7fffe6d68b70_0 .var "zero", 0 0;
E_0x7fffe6cc5530/0 .event edge, v0x7fffe6d684b0_0, v0x7fffe6d683d0_0, v0x7fffe6d67fd0_0, v0x7fffe6d68250_0;
E_0x7fffe6cc5530/1 .event edge, v0x7fffe6d68170_0, v0x7fffe6d689b0_0, v0x7fffe6d687f0_0;
E_0x7fffe6cc5530 .event/or E_0x7fffe6cc5530/0, E_0x7fffe6cc5530/1;
S_0x7fffe6ce4550 .scope module, "id_ex" "id_ex" 7 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ctlwb_out"
    .port_info 1 /INPUT 3 "ctlm_out"
    .port_info 2 /INPUT 4 "ctlex_out"
    .port_info 3 /INPUT 32 "npc"
    .port_info 4 /INPUT 32 "readdat1"
    .port_info 5 /INPUT 32 "readdat2"
    .port_info 6 /INPUT 32 "signext_out"
    .port_info 7 /INPUT 5 "instr_2016"
    .port_info 8 /INPUT 5 "instr_1511"
    .port_info 9 /OUTPUT 2 "wb_ctlout"
    .port_info 10 /OUTPUT 3 "m_ctlout"
    .port_info 11 /OUTPUT 1 "regdst"
    .port_info 12 /OUTPUT 1 "alusrc"
    .port_info 13 /OUTPUT 2 "aluop"
    .port_info 14 /OUTPUT 32 "npcout"
    .port_info 15 /OUTPUT 32 "rdata1out"
    .port_info 16 /OUTPUT 32 "rdata2out"
    .port_info 17 /OUTPUT 32 "s_extendout"
    .port_info 18 /OUTPUT 5 "instrout_2016"
    .port_info 19 /OUTPUT 5 "instrout_1511"
v0x7fffe6d68ea0_0 .var "aluop", 1 0;
v0x7fffe6d68fa0_0 .var "alusrc", 0 0;
o0x7ffc8c390d68 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fffe6d69060_0 .net "ctlex_out", 3 0, o0x7ffc8c390d68;  0 drivers
o0x7ffc8c390d98 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x7fffe6d69120_0 .net "ctlm_out", 2 0, o0x7ffc8c390d98;  0 drivers
o0x7ffc8c390dc8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fffe6d69200_0 .net "ctlwb_out", 1 0, o0x7ffc8c390dc8;  0 drivers
o0x7ffc8c390df8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fffe6d692e0_0 .net "instr_1511", 4 0, o0x7ffc8c390df8;  0 drivers
o0x7ffc8c390e28 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fffe6d693c0_0 .net "instr_2016", 4 0, o0x7ffc8c390e28;  0 drivers
v0x7fffe6d694a0_0 .var "instrout_1511", 4 0;
v0x7fffe6d69580_0 .var "instrout_2016", 4 0;
v0x7fffe6d69660_0 .var "m_ctlout", 2 0;
o0x7ffc8c390ee8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffe6d69740_0 .net "npc", 31 0, o0x7ffc8c390ee8;  0 drivers
v0x7fffe6d69820_0 .var "npcout", 31 0;
v0x7fffe6d69900_0 .var "rdata1out", 31 0;
v0x7fffe6d699e0_0 .var "rdata2out", 31 0;
o0x7ffc8c390fa8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffe6d69ac0_0 .net "readdat1", 31 0, o0x7ffc8c390fa8;  0 drivers
o0x7ffc8c390fd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffe6d69ba0_0 .net "readdat2", 31 0, o0x7ffc8c390fd8;  0 drivers
v0x7fffe6d69c80_0 .var "regdst", 0 0;
v0x7fffe6d69e50_0 .var "s_extendout", 31 0;
o0x7ffc8c391068 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffe6d69f30_0 .net "signext_out", 31 0, o0x7ffc8c391068;  0 drivers
v0x7fffe6d6a010_0 .var "wb_ctlout", 1 0;
E_0x7fffe6cc5980/0 .event edge, v0x7fffe6d69200_0, v0x7fffe6d69120_0, v0x7fffe6d69060_0, v0x7fffe6d69740_0;
E_0x7fffe6cc5980/1 .event edge, v0x7fffe6d69ac0_0, v0x7fffe6d69ba0_0, v0x7fffe6d69f30_0, v0x7fffe6d693c0_0;
E_0x7fffe6cc5980/2 .event edge, v0x7fffe6d692e0_0;
E_0x7fffe6cc5980 .event/or E_0x7fffe6cc5980/0, E_0x7fffe6cc5980/1, E_0x7fffe6cc5980/2;
S_0x7fffe6ce9630 .scope module, "pipeline" "pipeline" 8 9;
 .timescale -9 -12;
o0x7ffc8c3914b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffe6d734b0_0 .net "EX_MEM_NPC", 31 0, o0x7ffc8c3914b8;  0 drivers
o0x7ffc8c393168 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffe6d73590_0 .net "EX_MEM_PCSrc", 0 0, o0x7ffc8c393168;  0 drivers
v0x7fffe6d736a0_0 .net "IF_ID_instr", 31 0, v0x7fffe6d71ab0_0;  1 drivers
v0x7fffe6d73740_0 .net "IF_ID_npc", 31 0, v0x7fffe6d71c10_0;  1 drivers
o0x7ffc8c3928f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fffe6d737e0_0 .net "MEM_WB_rd", 4 0, o0x7ffc8c3928f8;  0 drivers
o0x7ffc8c392928 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffe6d738f0_0 .net "MEM_WB_regwrite", 0 0, o0x7ffc8c392928;  0 drivers
o0x7ffc8c3929b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffe6d739e0_0 .net "WB_mux_writedata", 31 0, o0x7ffc8c3929b8;  0 drivers
o0x7ffc8c3914e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffe6d73af0_0 .net "alu_result", 31 0, o0x7ffc8c3914e8;  0 drivers
v0x7fffe6d73bb0_0 .net "aluop", 1 0, v0x7fffe6d6ce00_0;  1 drivers
v0x7fffe6d73ce0_0 .net "alusrc", 0 0, v0x7fffe6d6cee0_0;  1 drivers
o0x7ffc8c391578 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffe6d73d80_0 .net "branch", 0 0, o0x7ffc8c391578;  0 drivers
o0x7ffc8c3915a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fffe6d73e20_0 .net "five_bit_muxout", 4 0, o0x7ffc8c3915a8;  0 drivers
v0x7fffe6d73ec0_0 .net "instrout_1511", 4 0, v0x7fffe6d6d3d0_0;  1 drivers
v0x7fffe6d73f60_0 .net "instrout_2016", 4 0, v0x7fffe6d6d4c0_0;  1 drivers
v0x7fffe6d74020_0 .net "m_ctlout", 2 0, v0x7fffe6d6d590_0;  1 drivers
o0x7ffc8c391668 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffe6d740e0_0 .net "memread", 0 0, o0x7ffc8c391668;  0 drivers
o0x7ffc8c391698 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffe6d74180_0 .net "memwrite", 0 0, o0x7ffc8c391698;  0 drivers
v0x7fffe6d74330_0 .net "npcout", 31 0, v0x7fffe6d6d720_0;  1 drivers
v0x7fffe6d743d0_0 .net "rdata1out", 31 0, v0x7fffe6d6d810_0;  1 drivers
v0x7fffe6d74470_0 .net "rdata2out", 31 0, v0x7fffe6d6d8e0_0;  1 drivers
o0x7ffc8c391758 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffe6d74530_0 .net "rdata2out_pipe", 31 0, o0x7ffc8c391758;  0 drivers
v0x7fffe6d745f0_0 .net "regdst", 0 0, v0x7fffe6d6db50_0;  1 drivers
v0x7fffe6d74690_0 .net "s_extendout", 31 0, v0x7fffe6d6dd30_0;  1 drivers
v0x7fffe6d74730_0 .net "wb_ctlout", 1 0, v0x7fffe6d6dec0_0;  1 drivers
o0x7ffc8c391818 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fffe6d747f0_0 .net "wb_ctlout_pipe", 1 0, o0x7ffc8c391818;  0 drivers
o0x7ffc8c391848 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffe6d748b0_0 .net "zero", 0 0, o0x7ffc8c391848;  0 drivers
S_0x7fffe6d6a370 .scope module, "execute3" "execute" 8 60, 9 10 0, S_0x7fffe6ce9630;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "wb_ctl"
    .port_info 1 /INPUT 3 "m_ctl"
    .port_info 2 /INPUT 1 "regdst"
    .port_info 3 /INPUT 1 "alusrc"
    .port_info 4 /INPUT 2 "aluop"
    .port_info 5 /INPUT 32 "npcout"
    .port_info 6 /INPUT 32 "rdata1"
    .port_info 7 /INPUT 32 "rdata2"
    .port_info 8 /INPUT 32 "s_extendout"
    .port_info 9 /INPUT 5 "instrout_2016"
    .port_info 10 /INPUT 5 "instrout_1511"
    .port_info 11 /OUTPUT 2 "wb_ctlout"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "memread"
    .port_info 14 /OUTPUT 1 "memwrite"
    .port_info 15 /OUTPUT 32 "EX_MEM_NPC"
    .port_info 16 /OUTPUT 1 "zero"
    .port_info 17 /OUTPUT 32 "alu_result"
    .port_info 18 /OUTPUT 32 "rdata2out"
    .port_info 19 /OUTPUT 32 "add_result"
    .port_info 20 /OUTPUT 5 "five_bit_muxout"
o0x7ffc8c391488 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffe6d6a710_0 .net "EX_MEM_NPC", 31 0, o0x7ffc8c391488;  0 drivers
v0x7fffe6d6a810_0 .net "add_result", 31 0, o0x7ffc8c3914b8;  alias, 0 drivers
v0x7fffe6d6a8f0_0 .net "alu_result", 31 0, o0x7ffc8c3914e8;  alias, 0 drivers
v0x7fffe6d6a9b0_0 .net "aluop", 1 0, v0x7fffe6d6ce00_0;  alias, 1 drivers
v0x7fffe6d6aa90_0 .net "alusrc", 0 0, v0x7fffe6d6cee0_0;  alias, 1 drivers
v0x7fffe6d6aba0_0 .net "branch", 0 0, o0x7ffc8c391578;  alias, 0 drivers
v0x7fffe6d6ac60_0 .net "five_bit_muxout", 4 0, o0x7ffc8c3915a8;  alias, 0 drivers
v0x7fffe6d6ad40_0 .net "instrout_1511", 4 0, v0x7fffe6d6d3d0_0;  alias, 1 drivers
v0x7fffe6d6ae20_0 .net "instrout_2016", 4 0, v0x7fffe6d6d4c0_0;  alias, 1 drivers
v0x7fffe6d6af00_0 .net "m_ctl", 2 0, v0x7fffe6d6d590_0;  alias, 1 drivers
v0x7fffe6d6afe0_0 .net "memread", 0 0, o0x7ffc8c391668;  alias, 0 drivers
v0x7fffe6d6b0a0_0 .net "memwrite", 0 0, o0x7ffc8c391698;  alias, 0 drivers
v0x7fffe6d6b160_0 .net "npcout", 31 0, v0x7fffe6d6d720_0;  alias, 1 drivers
v0x7fffe6d6b240_0 .net "rdata1", 31 0, v0x7fffe6d6d810_0;  alias, 1 drivers
v0x7fffe6d6b320_0 .net "rdata2", 31 0, v0x7fffe6d6d8e0_0;  alias, 1 drivers
v0x7fffe6d6b400_0 .net "rdata2out", 31 0, o0x7ffc8c391758;  alias, 0 drivers
v0x7fffe6d6b4e0_0 .net "regdst", 0 0, v0x7fffe6d6db50_0;  alias, 1 drivers
v0x7fffe6d6b6b0_0 .net "s_extendout", 31 0, v0x7fffe6d6dd30_0;  alias, 1 drivers
v0x7fffe6d6b790_0 .net "wb_ctl", 1 0, v0x7fffe6d6dec0_0;  alias, 1 drivers
v0x7fffe6d6b870_0 .net "wb_ctlout", 1 0, o0x7ffc8c391818;  alias, 0 drivers
v0x7fffe6d6b950_0 .net "zero", 0 0, o0x7ffc8c391848;  alias, 0 drivers
S_0x7fffe6d6bcb0 .scope module, "idecode2" "idecode" 8 32, 10 9 0, S_0x7fffe6ce9630;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "IF_ID_instrout"
    .port_info 1 /INPUT 32 "IF_ID_npcout"
    .port_info 2 /INPUT 5 "MEM_WB_rd"
    .port_info 3 /INPUT 1 "MEM_WB_regwrite"
    .port_info 4 /INPUT 32 "WB_mux_writedata"
    .port_info 5 /OUTPUT 2 "wb_ctlout"
    .port_info 6 /OUTPUT 3 "m_ctlout"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "alusrc"
    .port_info 9 /OUTPUT 2 "aluop"
    .port_info 10 /OUTPUT 32 "npcout"
    .port_info 11 /OUTPUT 32 "rdata1out"
    .port_info 12 /OUTPUT 32 "rdata2out"
    .port_info 13 /OUTPUT 32 "s_extendout"
    .port_info 14 /OUTPUT 5 "instrout_2016"
    .port_info 15 /OUTPUT 5 "instrout_1511"
v0x7fffe6d6f7c0_0 .net "IF_ID_instrout", 31 0, v0x7fffe6d71ab0_0;  alias, 1 drivers
v0x7fffe6d6f8a0_0 .net "IF_ID_npcout", 31 0, v0x7fffe6d71c10_0;  alias, 1 drivers
v0x7fffe6d6f990_0 .net "MEM_WB_rd", 4 0, o0x7ffc8c3928f8;  alias, 0 drivers
v0x7fffe6d6fa90_0 .net "MEM_WB_regwrite", 0 0, o0x7ffc8c392928;  alias, 0 drivers
v0x7fffe6d6fb60_0 .net "WB_mux_writedata", 31 0, o0x7ffc8c3929b8;  alias, 0 drivers
v0x7fffe6d6fc50_0 .net "aluop", 1 0, v0x7fffe6d6ce00_0;  alias, 1 drivers
v0x7fffe6d6fd40_0 .net "alusrc", 0 0, v0x7fffe6d6cee0_0;  alias, 1 drivers
v0x7fffe6d6fe30_0 .net "ctlex_out", 3 0, v0x7fffe6d6c570_0;  1 drivers
v0x7fffe6d6ff20_0 .net "ctlm_out", 2 0, v0x7fffe6d6c670_0;  1 drivers
v0x7fffe6d6ffc0_0 .net "ctlwb_out", 1 0, v0x7fffe6d6c750_0;  1 drivers
v0x7fffe6d700d0_0 .net "instrout_1511", 4 0, v0x7fffe6d6d3d0_0;  alias, 1 drivers
v0x7fffe6d701e0_0 .net "instrout_2016", 4 0, v0x7fffe6d6d4c0_0;  alias, 1 drivers
v0x7fffe6d702f0_0 .net "m_ctlout", 2 0, v0x7fffe6d6d590_0;  alias, 1 drivers
v0x7fffe6d70400_0 .net "npcout", 31 0, v0x7fffe6d6d720_0;  alias, 1 drivers
v0x7fffe6d70510_0 .net "rdata1out", 31 0, v0x7fffe6d6d810_0;  alias, 1 drivers
v0x7fffe6d70620_0 .net "rdata2out", 31 0, v0x7fffe6d6d8e0_0;  alias, 1 drivers
v0x7fffe6d70730_0 .net "readdat1", 31 0, v0x7fffe6d6e570_0;  1 drivers
v0x7fffe6d70950_0 .net "readdat2", 31 0, v0x7fffe6d6e680_0;  1 drivers
v0x7fffe6d70a60_0 .net "regdst", 0 0, v0x7fffe6d6db50_0;  alias, 1 drivers
v0x7fffe6d70b50_0 .net "s_extendout", 31 0, v0x7fffe6d6dd30_0;  alias, 1 drivers
v0x7fffe6d70c60_0 .net "signext_out", 31 0, v0x7fffe6d6f5c0_0;  1 drivers
v0x7fffe6d70d70_0 .net "wb_ctlout", 1 0, v0x7fffe6d6dec0_0;  alias, 1 drivers
L_0x7fffe6d85320 .part v0x7fffe6d71ab0_0, 26, 6;
L_0x7fffe6d85450 .part v0x7fffe6d71ab0_0, 21, 5;
L_0x7fffe6d85520 .part v0x7fffe6d71ab0_0, 16, 5;
L_0x7fffe6d855f0 .part v0x7fffe6d71ab0_0, 0, 16;
L_0x7fffe6d856f0 .part v0x7fffe6d71ab0_0, 16, 5;
L_0x7fffe6d858d0 .part v0x7fffe6d71ab0_0, 11, 5;
S_0x7fffe6d6bfe0 .scope module, "control2" "control" 10 30, 11 9 0, S_0x7fffe6d6bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 4 "EX"
    .port_info 2 /OUTPUT 3 "M"
    .port_info 3 /OUTPUT 2 "WB"
P_0x7fffe6d6c1b0 .param/l "BEQ" 0 11 19, C4<000100>;
P_0x7fffe6d6c1f0 .param/l "LW" 0 11 17, C4<100011>;
P_0x7fffe6d6c230 .param/l "NOP" 0 11 20, C4<100000>;
P_0x7fffe6d6c270 .param/l "RTYPE" 0 11 16, C4<000000>;
P_0x7fffe6d6c2b0 .param/l "SW" 0 11 18, C4<101011>;
v0x7fffe6d6c570_0 .var "EX", 3 0;
v0x7fffe6d6c670_0 .var "M", 2 0;
v0x7fffe6d6c750_0 .var "WB", 1 0;
v0x7fffe6d6c840_0 .net "opcode", 5 0, L_0x7fffe6d85320;  1 drivers
E_0x7fffe6d4b820 .event edge, v0x7fffe6d6c840_0;
S_0x7fffe6d6c9d0 .scope module, "decode_latch2" "decode_latch" 10 55, 12 9 0, S_0x7fffe6d6bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ctlwb_out"
    .port_info 1 /INPUT 3 "ctlm_out"
    .port_info 2 /INPUT 4 "ctlex_out"
    .port_info 3 /INPUT 32 "npc"
    .port_info 4 /INPUT 32 "readdat1"
    .port_info 5 /INPUT 32 "readdat2"
    .port_info 6 /INPUT 32 "signext_out"
    .port_info 7 /INPUT 5 "instr_2016"
    .port_info 8 /INPUT 5 "instr_1511"
    .port_info 9 /OUTPUT 2 "wb_ctlout"
    .port_info 10 /OUTPUT 3 "m_ctlout"
    .port_info 11 /OUTPUT 1 "regdst"
    .port_info 12 /OUTPUT 1 "alusrc"
    .port_info 13 /OUTPUT 2 "aluop"
    .port_info 14 /OUTPUT 32 "npcout"
    .port_info 15 /OUTPUT 32 "rdata1out"
    .port_info 16 /OUTPUT 32 "rdata2out"
    .port_info 17 /OUTPUT 32 "s_extendout"
    .port_info 18 /OUTPUT 5 "instrout_2016"
    .port_info 19 /OUTPUT 5 "instrout_1511"
v0x7fffe6d6ce00_0 .var "aluop", 1 0;
v0x7fffe6d6cee0_0 .var "alusrc", 0 0;
v0x7fffe6d6cfb0_0 .net "ctlex_out", 3 0, v0x7fffe6d6c570_0;  alias, 1 drivers
v0x7fffe6d6d0b0_0 .net "ctlm_out", 2 0, v0x7fffe6d6c670_0;  alias, 1 drivers
v0x7fffe6d6d180_0 .net "ctlwb_out", 1 0, v0x7fffe6d6c750_0;  alias, 1 drivers
v0x7fffe6d6d270_0 .net "instr_1511", 4 0, L_0x7fffe6d858d0;  1 drivers
v0x7fffe6d6d310_0 .net "instr_2016", 4 0, L_0x7fffe6d856f0;  1 drivers
v0x7fffe6d6d3d0_0 .var "instrout_1511", 4 0;
v0x7fffe6d6d4c0_0 .var "instrout_2016", 4 0;
v0x7fffe6d6d590_0 .var "m_ctlout", 2 0;
v0x7fffe6d6d660_0 .net "npc", 31 0, v0x7fffe6d71c10_0;  alias, 1 drivers
v0x7fffe6d6d720_0 .var "npcout", 31 0;
v0x7fffe6d6d810_0 .var "rdata1out", 31 0;
v0x7fffe6d6d8e0_0 .var "rdata2out", 31 0;
v0x7fffe6d6d9b0_0 .net "readdat1", 31 0, v0x7fffe6d6e570_0;  alias, 1 drivers
v0x7fffe6d6da70_0 .net "readdat2", 31 0, v0x7fffe6d6e680_0;  alias, 1 drivers
v0x7fffe6d6db50_0 .var "regdst", 0 0;
v0x7fffe6d6dd30_0 .var "s_extendout", 31 0;
v0x7fffe6d6de00_0 .net "signext_out", 31 0, v0x7fffe6d6f5c0_0;  alias, 1 drivers
v0x7fffe6d6dec0_0 .var "wb_ctlout", 1 0;
E_0x7fffe6d4c920/0 .event edge, v0x7fffe6d6c750_0, v0x7fffe6d6c670_0, v0x7fffe6d6c570_0, v0x7fffe6d6d660_0;
E_0x7fffe6d4c920/1 .event edge, v0x7fffe6d6d9b0_0, v0x7fffe6d6da70_0, v0x7fffe6d6de00_0, v0x7fffe6d6d310_0;
E_0x7fffe6d4c920/2 .event edge, v0x7fffe6d6d270_0;
E_0x7fffe6d4c920 .event/or E_0x7fffe6d4c920/0, E_0x7fffe6d4c920/1, E_0x7fffe6d4c920/2;
S_0x7fffe6d6e210 .scope module, "register2" "register" 10 38, 13 10 0, S_0x7fffe6d6bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rs"
    .port_info 1 /INPUT 5 "rt"
    .port_info 2 /INPUT 5 "rd"
    .port_info 3 /INPUT 32 "writedata"
    .port_info 4 /INPUT 1 "regwrite"
    .port_info 5 /OUTPUT 32 "A"
    .port_info 6 /OUTPUT 32 "B"
v0x7fffe6d6e570_0 .var "A", 31 0;
v0x7fffe6d6e680_0 .var "B", 31 0;
v0x7fffe6d6e750 .array "REG", 31 0, 31 0;
v0x7fffe6d6ed10_0 .var/i "i", 31 0;
v0x7fffe6d6edf0_0 .net "rd", 4 0, o0x7ffc8c3928f8;  alias, 0 drivers
v0x7fffe6d6ef20_0 .net "regwrite", 0 0, o0x7ffc8c392928;  alias, 0 drivers
v0x7fffe6d6efe0_0 .net "rs", 4 0, L_0x7fffe6d85450;  1 drivers
v0x7fffe6d6f0c0_0 .net "rt", 4 0, L_0x7fffe6d85520;  1 drivers
v0x7fffe6d6f1a0_0 .net "writedata", 31 0, o0x7ffc8c3929b8;  alias, 0 drivers
v0x7fffe6d6e750_0 .array/port v0x7fffe6d6e750, 0;
v0x7fffe6d6e750_1 .array/port v0x7fffe6d6e750, 1;
v0x7fffe6d6e750_2 .array/port v0x7fffe6d6e750, 2;
E_0x7fffe6d6e400/0 .event edge, v0x7fffe6d6efe0_0, v0x7fffe6d6e750_0, v0x7fffe6d6e750_1, v0x7fffe6d6e750_2;
v0x7fffe6d6e750_3 .array/port v0x7fffe6d6e750, 3;
v0x7fffe6d6e750_4 .array/port v0x7fffe6d6e750, 4;
v0x7fffe6d6e750_5 .array/port v0x7fffe6d6e750, 5;
v0x7fffe6d6e750_6 .array/port v0x7fffe6d6e750, 6;
E_0x7fffe6d6e400/1 .event edge, v0x7fffe6d6e750_3, v0x7fffe6d6e750_4, v0x7fffe6d6e750_5, v0x7fffe6d6e750_6;
v0x7fffe6d6e750_7 .array/port v0x7fffe6d6e750, 7;
v0x7fffe6d6e750_8 .array/port v0x7fffe6d6e750, 8;
v0x7fffe6d6e750_9 .array/port v0x7fffe6d6e750, 9;
v0x7fffe6d6e750_10 .array/port v0x7fffe6d6e750, 10;
E_0x7fffe6d6e400/2 .event edge, v0x7fffe6d6e750_7, v0x7fffe6d6e750_8, v0x7fffe6d6e750_9, v0x7fffe6d6e750_10;
v0x7fffe6d6e750_11 .array/port v0x7fffe6d6e750, 11;
v0x7fffe6d6e750_12 .array/port v0x7fffe6d6e750, 12;
v0x7fffe6d6e750_13 .array/port v0x7fffe6d6e750, 13;
v0x7fffe6d6e750_14 .array/port v0x7fffe6d6e750, 14;
E_0x7fffe6d6e400/3 .event edge, v0x7fffe6d6e750_11, v0x7fffe6d6e750_12, v0x7fffe6d6e750_13, v0x7fffe6d6e750_14;
v0x7fffe6d6e750_15 .array/port v0x7fffe6d6e750, 15;
v0x7fffe6d6e750_16 .array/port v0x7fffe6d6e750, 16;
v0x7fffe6d6e750_17 .array/port v0x7fffe6d6e750, 17;
v0x7fffe6d6e750_18 .array/port v0x7fffe6d6e750, 18;
E_0x7fffe6d6e400/4 .event edge, v0x7fffe6d6e750_15, v0x7fffe6d6e750_16, v0x7fffe6d6e750_17, v0x7fffe6d6e750_18;
v0x7fffe6d6e750_19 .array/port v0x7fffe6d6e750, 19;
v0x7fffe6d6e750_20 .array/port v0x7fffe6d6e750, 20;
v0x7fffe6d6e750_21 .array/port v0x7fffe6d6e750, 21;
v0x7fffe6d6e750_22 .array/port v0x7fffe6d6e750, 22;
E_0x7fffe6d6e400/5 .event edge, v0x7fffe6d6e750_19, v0x7fffe6d6e750_20, v0x7fffe6d6e750_21, v0x7fffe6d6e750_22;
v0x7fffe6d6e750_23 .array/port v0x7fffe6d6e750, 23;
v0x7fffe6d6e750_24 .array/port v0x7fffe6d6e750, 24;
v0x7fffe6d6e750_25 .array/port v0x7fffe6d6e750, 25;
v0x7fffe6d6e750_26 .array/port v0x7fffe6d6e750, 26;
E_0x7fffe6d6e400/6 .event edge, v0x7fffe6d6e750_23, v0x7fffe6d6e750_24, v0x7fffe6d6e750_25, v0x7fffe6d6e750_26;
v0x7fffe6d6e750_27 .array/port v0x7fffe6d6e750, 27;
v0x7fffe6d6e750_28 .array/port v0x7fffe6d6e750, 28;
v0x7fffe6d6e750_29 .array/port v0x7fffe6d6e750, 29;
v0x7fffe6d6e750_30 .array/port v0x7fffe6d6e750, 30;
E_0x7fffe6d6e400/7 .event edge, v0x7fffe6d6e750_27, v0x7fffe6d6e750_28, v0x7fffe6d6e750_29, v0x7fffe6d6e750_30;
v0x7fffe6d6e750_31 .array/port v0x7fffe6d6e750, 31;
E_0x7fffe6d6e400/8 .event edge, v0x7fffe6d6e750_31, v0x7fffe6d6f0c0_0, v0x7fffe6d6edf0_0, v0x7fffe6d6ef20_0;
E_0x7fffe6d6e400/9 .event edge, v0x7fffe6d6f1a0_0;
E_0x7fffe6d6e400 .event/or E_0x7fffe6d6e400/0, E_0x7fffe6d6e400/1, E_0x7fffe6d6e400/2, E_0x7fffe6d6e400/3, E_0x7fffe6d6e400/4, E_0x7fffe6d6e400/5, E_0x7fffe6d6e400/6, E_0x7fffe6d6e400/7, E_0x7fffe6d6e400/8, E_0x7fffe6d6e400/9;
S_0x7fffe6d6f3a0 .scope module, "s_extend2" "s_extend" 10 49, 14 9 0, S_0x7fffe6d6bcb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "nextend"
    .port_info 1 /OUTPUT 32 "extend"
v0x7fffe6d6f5c0_0 .var "extend", 31 0;
v0x7fffe6d6f6a0_0 .net "nextend", 15 0, L_0x7fffe6d855f0;  1 drivers
E_0x7fffe6d6f540 .event edge, v0x7fffe6d6f6a0_0;
S_0x7fffe6d71080 .scope module, "ifetch1" "ifetch" 8 16, 15 9 0, S_0x7fffe6ce9630;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "IF_ID_instr"
    .port_info 1 /OUTPUT 32 "IF_ID_npc"
    .port_info 2 /INPUT 1 "EX_MEM_PCSrc"
    .port_info 3 /INPUT 32 "EX_MEM_NPC"
v0x7fffe6d72d00_0 .net "EX_MEM_NPC", 31 0, o0x7ffc8c3914b8;  alias, 0 drivers
v0x7fffe6d72e10_0 .net "EX_MEM_PCSrc", 0 0, o0x7ffc8c393168;  alias, 0 drivers
v0x7fffe6d72ed0_0 .net "IF_ID_instr", 31 0, v0x7fffe6d71ab0_0;  alias, 1 drivers
v0x7fffe6d72fc0_0 .net "IF_ID_npc", 31 0, v0x7fffe6d71c10_0;  alias, 1 drivers
v0x7fffe6d73060_0 .net "PC", 31 0, v0x7fffe6d72ad0_0;  1 drivers
v0x7fffe6d73150_0 .net "dataout", 31 0, v0x7fffe6d72190_0;  1 drivers
v0x7fffe6d73260_0 .net "npc", 31 0, L_0x7fffe6d851f0;  1 drivers
v0x7fffe6d73320_0 .net "npc_mux", 31 0, L_0x7fffe6d85090;  1 drivers
S_0x7fffe6d71250 .scope module, "add1" "add" 15 36, 16 9 0, S_0x7fffe6d71080;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "pc_in"
    .port_info 1 /OUTPUT 32 "pc_out"
L_0x7ffc8c3400f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffe6d71480_0 .net/2u *"_s0", 31 0, L_0x7ffc8c3400f0;  1 drivers
v0x7fffe6d71580_0 .net "pc_in", 31 0, v0x7fffe6d72ad0_0;  alias, 1 drivers
v0x7fffe6d71660_0 .net "pc_out", 31 0, L_0x7fffe6d851f0;  alias, 1 drivers
L_0x7fffe6d851f0 .arith/sum 32, v0x7fffe6d72ad0_0, L_0x7ffc8c3400f0;
S_0x7fffe6d71780 .scope module, "fetch_latch1" "fetch_latch" 15 31, 17 9 0, S_0x7fffe6d71080;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "instrout"
    .port_info 1 /OUTPUT 32 "npcout"
    .port_info 2 /INPUT 32 "instr"
    .port_info 3 /INPUT 32 "npc"
v0x7fffe6d719b0_0 .net "instr", 31 0, v0x7fffe6d72190_0;  alias, 1 drivers
v0x7fffe6d71ab0_0 .var "instrout", 31 0;
v0x7fffe6d71b70_0 .net "npc", 31 0, L_0x7fffe6d851f0;  alias, 1 drivers
v0x7fffe6d71c10_0 .var "npcout", 31 0;
E_0x7fffe6d71950 .event edge, v0x7fffe6d719b0_0, v0x7fffe6d71660_0;
S_0x7fffe6d71d60 .scope module, "mem1" "mem" 15 28, 18 9 0, S_0x7fffe6d71080;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "data"
    .port_info 1 /INPUT 32 "addr"
v0x7fffe6d71ff0 .array "MEM", 127 0, 31 0;
v0x7fffe6d720d0_0 .net "addr", 31 0, v0x7fffe6d72ad0_0;  alias, 1 drivers
v0x7fffe6d72190_0 .var "data", 31 0;
E_0x7fffe6d71f70 .event edge, v0x7fffe6d71580_0;
S_0x7fffe6d72250 .scope module, "mux1" "mux" 15 20, 19 9 0, S_0x7fffe6d71080;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "s0"
    .port_info 1 /INPUT 32 "s1"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "npc"
v0x7fffe6d72420_0 .net "npc", 31 0, L_0x7fffe6d85090;  alias, 1 drivers
v0x7fffe6d72500_0 .net "s0", 31 0, o0x7ffc8c3914b8;  alias, 0 drivers
v0x7fffe6d725c0_0 .net "s1", 31 0, L_0x7fffe6d851f0;  alias, 1 drivers
v0x7fffe6d726b0_0 .net "select", 0 0, o0x7ffc8c393168;  alias, 0 drivers
L_0x7fffe6d85090 .functor MUXZ 32, L_0x7fffe6d851f0, o0x7ffc8c3914b8, o0x7ffc8c393168, C4<>;
S_0x7fffe6d727d0 .scope module, "pc_mod1" "pc_mod" 15 25, 20 9 0, S_0x7fffe6d71080;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "npc"
v0x7fffe6d72ad0_0 .var "PC", 31 0;
v0x7fffe6d72c00_0 .net "npc", 31 0, L_0x7fffe6d85090;  alias, 1 drivers
E_0x7fffe6d72a50 .event edge, v0x7fffe6d72420_0;
    .scope S_0x7fffe6d2d690;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe6d67420_0, 0;
    %end;
    .thread T_0;
    .scope S_0x7fffe6d2d690;
T_1 ;
    %wait E_0x7fffe6cc6940;
    %load/vec4 v0x7fffe6d67340_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fffe6d67420_0, 0, 32;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0x7fffe6d67180_0;
    %load/vec4 v0x7fffe6d67260_0;
    %add;
    %store/vec4 v0x7fffe6d67420_0, 0, 32;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0x7fffe6d67180_0;
    %load/vec4 v0x7fffe6d67260_0;
    %sub;
    %store/vec4 v0x7fffe6d67420_0, 0, 32;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x7fffe6d67180_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fffe6d67260_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %pad/u 32;
    %store/vec4 v0x7fffe6d67420_0, 0, 32;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x7fffe6d67180_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fffe6d67260_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %or;
    %pad/u 32;
    %store/vec4 v0x7fffe6d67420_0, 0, 32;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x7fffe6d67180_0;
    %load/vec4 v0x7fffe6d67260_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7fffe6d67500_0;
    %pad/u 32;
    %sub;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fffe6d67500_0;
    %pad/u 32;
    %add;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %store/vec4 v0x7fffe6d67420_0, 0, 32;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffe6d2d290;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffe6d67940_0, 0;
    %end;
    .thread T_2;
    .scope S_0x7fffe6d2d290;
T_3 ;
    %wait E_0x7fffe6cc6d50;
    %load/vec4 v0x7fffe6d67760_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7fffe6d67860_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fffe6d67940_0, 0;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffe6d67940_0, 0;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fffe6d67940_0, 0;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffe6d67940_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffe6d67940_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fffe6d67940_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fffe6d67760_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffe6d67940_0, 0;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0x7fffe6d67760_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.11, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fffe6d67940_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0x7fffe6d67760_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_3.13, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fffe6d67940_0, 0;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v0x7fffe6d67940_0;
    %assign/vec4 v0x7fffe6d67940_0, 0;
T_3.14 ;
T_3.12 ;
T_3.10 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffe6d4c4d0;
T_4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe6d68a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe6d68310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe6d68670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe6d68730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe6d67ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe6d68b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe6d680b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe6d688d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffe6d68590_0, 0;
    %end;
    .thread T_4;
    .scope S_0x7fffe6d4c4d0;
T_5 ;
    %wait E_0x7fffe6cc5530;
    %delay 1000, 0;
    %load/vec4 v0x7fffe6d684b0_0;
    %assign/vec4 v0x7fffe6d68a90_0, 0;
    %load/vec4 v0x7fffe6d683d0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x7fffe6d68310_0, 0;
    %load/vec4 v0x7fffe6d683d0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x7fffe6d68670_0, 0;
    %load/vec4 v0x7fffe6d683d0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fffe6d68730_0, 0;
    %load/vec4 v0x7fffe6d67fd0_0;
    %assign/vec4 v0x7fffe6d67ed0_0, 0;
    %load/vec4 v0x7fffe6d68250_0;
    %assign/vec4 v0x7fffe6d68b70_0, 0;
    %load/vec4 v0x7fffe6d68170_0;
    %assign/vec4 v0x7fffe6d680b0_0, 0;
    %load/vec4 v0x7fffe6d689b0_0;
    %assign/vec4 v0x7fffe6d688d0_0, 0;
    %load/vec4 v0x7fffe6d687f0_0;
    %assign/vec4 v0x7fffe6d68590_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffe6ce4550;
T_6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe6d6a010_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffe6d69660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe6d69c80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe6d68ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe6d68fa0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe6d69820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe6d69900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe6d699e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe6d69e50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffe6d69580_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffe6d694a0_0, 0;
    %end;
    .thread T_6;
    .scope S_0x7fffe6ce4550;
T_7 ;
    %wait E_0x7fffe6cc5980;
    %delay 1000, 0;
    %load/vec4 v0x7fffe6d69200_0;
    %assign/vec4 v0x7fffe6d6a010_0, 0;
    %load/vec4 v0x7fffe6d69120_0;
    %assign/vec4 v0x7fffe6d69660_0, 0;
    %load/vec4 v0x7fffe6d69060_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x7fffe6d69c80_0, 0;
    %load/vec4 v0x7fffe6d69060_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x7fffe6d68ea0_0, 0;
    %load/vec4 v0x7fffe6d69060_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fffe6d68fa0_0, 0;
    %load/vec4 v0x7fffe6d69740_0;
    %assign/vec4 v0x7fffe6d69820_0, 0;
    %load/vec4 v0x7fffe6d69ac0_0;
    %assign/vec4 v0x7fffe6d69900_0, 0;
    %load/vec4 v0x7fffe6d69ba0_0;
    %assign/vec4 v0x7fffe6d699e0_0, 0;
    %load/vec4 v0x7fffe6d69f30_0;
    %assign/vec4 v0x7fffe6d69e50_0, 0;
    %load/vec4 v0x7fffe6d693c0_0;
    %assign/vec4 v0x7fffe6d69580_0, 0;
    %load/vec4 v0x7fffe6d692e0_0;
    %assign/vec4 v0x7fffe6d694a0_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fffe6d727d0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe6d72ad0_0, 0;
    %end;
    .thread T_8;
    .scope S_0x7fffe6d727d0;
T_9 ;
    %wait E_0x7fffe6d72a50;
    %delay 1000, 0;
    %load/vec4 v0x7fffe6d72c00_0;
    %assign/vec4 v0x7fffe6d72ad0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffe6d71d60;
T_10 ;
    %pushi/vec4 2348875777, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2348875778, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2348875779, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2230304, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2295840, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2164768, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2099232, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %pushi/vec4 2147483648, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d71ff0, 0, 4;
    %end;
    .thread T_10;
    .scope S_0x7fffe6d71d60;
T_11 ;
    %wait E_0x7fffe6d71f70;
    %ix/getv 4, v0x7fffe6d720d0_0;
    %load/vec4a v0x7fffe6d71ff0, 4;
    %assign/vec4 v0x7fffe6d72190_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fffe6d71780;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe6d71ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe6d71c10_0, 0;
    %end;
    .thread T_12;
    .scope S_0x7fffe6d71780;
T_13 ;
    %wait E_0x7fffe6d71950;
    %delay 1000, 0;
    %load/vec4 v0x7fffe6d719b0_0;
    %assign/vec4 v0x7fffe6d71ab0_0, 0;
    %load/vec4 v0x7fffe6d71b70_0;
    %assign/vec4 v0x7fffe6d71c10_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fffe6d71080;
T_14 ;
    %vpi_call 15 40 "$display", "Time\011 PC\011 npc\011 dataout of MEM\011 IF_ID_instr\011 IF_ID_npc" {0 0 0};
    %vpi_call 15 41 "$monitor", "%0d\011 %0d\011 %0d\011 %h\011 %h\011 %0d", $time, v0x7fffe6d73060_0, v0x7fffe6d73260_0, v0x7fffe6d73150_0, v0x7fffe6d72ed0_0, v0x7fffe6d72fc0_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call 15 42 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x7fffe6d6bfe0;
T_15 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffe6d6c570_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffe6d6c670_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe6d6c750_0, 0;
    %end;
    .thread T_15;
    .scope S_0x7fffe6d6bfe0;
T_16 ;
    %wait E_0x7fffe6d4b820;
    %load/vec4 v0x7fffe6d6c840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %vpi_call 11 74 "$display", "Opcode not recognized." {0 0 0};
    %jmp T_16.6;
T_16.0 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fffe6d6c570_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffe6d6c670_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffe6d6c750_0, 0;
    %jmp T_16.6;
T_16.1 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fffe6d6c570_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffe6d6c670_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7fffe6d6c750_0, 0;
    %jmp T_16.6;
T_16.2 ;
    %pushi/vec4 1, 8, 4;
    %assign/vec4 v0x7fffe6d6c570_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffe6d6c670_0, 0;
    %pushi/vec4 0, 1, 2;
    %assign/vec4 v0x7fffe6d6c750_0, 0;
    %jmp T_16.6;
T_16.3 ;
    %pushi/vec4 2, 8, 4;
    %assign/vec4 v0x7fffe6d6c570_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fffe6d6c670_0, 0;
    %pushi/vec4 0, 1, 2;
    %assign/vec4 v0x7fffe6d6c750_0, 0;
    %jmp T_16.6;
T_16.4 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fffe6d6c570_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffe6d6c670_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe6d6c750_0, 0;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fffe6d6e210;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe6d6e570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe6d6e680_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe6d6ed10_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x7fffe6d6ed10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_17.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffe6d6ed10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d6e750, 0, 4;
    %load/vec4 v0x7fffe6d6ed10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffe6d6ed10_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %vpi_call 13 36 "$display", "From Register Memory:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffe6d6ed10_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x7fffe6d6ed10_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_17.3, 5;
    %vpi_call 13 38 "$display", "\011REG[%0d] = %0d", v0x7fffe6d6ed10_0, &A<v0x7fffe6d6e750, v0x7fffe6d6ed10_0 > {0 0 0};
    %load/vec4 v0x7fffe6d6ed10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffe6d6ed10_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %vpi_call 13 41 "$display", "\011..." {0 0 0};
    %vpi_call 13 42 "$display", "\011REG[%0d] = %0d", 32'sb00000000000000000000000000011111, &A<v0x7fffe6d6e750, 31> {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x7fffe6d6e210;
T_18 ;
    %wait E_0x7fffe6d6e400;
    %load/vec4 v0x7fffe6d6efe0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffe6d6e750, 4;
    %assign/vec4 v0x7fffe6d6e570_0, 0;
    %load/vec4 v0x7fffe6d6f0c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffe6d6e750, 4;
    %assign/vec4 v0x7fffe6d6e680_0, 0;
    %load/vec4 v0x7fffe6d6edf0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fffe6d6ef20_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x7fffe6d6f1a0_0;
    %load/vec4 v0x7fffe6d6edf0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe6d6e750, 0, 4;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fffe6d6f3a0;
T_19 ;
    %wait E_0x7fffe6d6f540;
    %load/vec4 v0x7fffe6d6f6a0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fffe6d6f6a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffe6d6f5c0_0, 0;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fffe6d6c9d0;
T_20 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe6d6dec0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffe6d6d590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe6d6db50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffe6d6ce00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffe6d6cee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe6d6d720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe6d6d810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe6d6d8e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffe6d6dd30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffe6d6d4c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fffe6d6d3d0_0, 0;
    %end;
    .thread T_20;
    .scope S_0x7fffe6d6c9d0;
T_21 ;
    %wait E_0x7fffe6d4c920;
    %delay 1000, 0;
    %load/vec4 v0x7fffe6d6d180_0;
    %assign/vec4 v0x7fffe6d6dec0_0, 0;
    %load/vec4 v0x7fffe6d6d0b0_0;
    %assign/vec4 v0x7fffe6d6d590_0, 0;
    %load/vec4 v0x7fffe6d6cfb0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x7fffe6d6db50_0, 0;
    %load/vec4 v0x7fffe6d6cfb0_0;
    %parti/s 2, 1, 2;
    %assign/vec4 v0x7fffe6d6ce00_0, 0;
    %load/vec4 v0x7fffe6d6cfb0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fffe6d6cee0_0, 0;
    %load/vec4 v0x7fffe6d6d660_0;
    %assign/vec4 v0x7fffe6d6d720_0, 0;
    %load/vec4 v0x7fffe6d6d9b0_0;
    %assign/vec4 v0x7fffe6d6d810_0, 0;
    %load/vec4 v0x7fffe6d6da70_0;
    %assign/vec4 v0x7fffe6d6d8e0_0, 0;
    %load/vec4 v0x7fffe6d6de00_0;
    %assign/vec4 v0x7fffe6d6dd30_0, 0;
    %load/vec4 v0x7fffe6d6d310_0;
    %assign/vec4 v0x7fffe6d6d4c0_0, 0;
    %load/vec4 v0x7fffe6d6d270_0;
    %assign/vec4 v0x7fffe6d6d3d0_0, 0;
    %jmp T_21;
    .thread T_21, $push;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "adder.v";
    "alu.v";
    "alu_control.v";
    "bottom_mux.v";
    "ex_mem.v";
    "id_ex.v";
    "pipeline.v";
    "execute.v";
    "idecode.v";
    "control.v";
    "decode_latch.v";
    "register.v";
    "s_extend.v";
    "ifetch.v";
    "add.v";
    "fetch_latch.v";
    "mem.v";
    "mux.v";
    "pc_mod.v";
