// Seed: 3230106687
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_9;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  inout reg id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  bit id_17;
  ;
  assign id_13 = 1;
  wire id_18;
  ;
  always deassign id_12;
  module_0 modCall_1 (
      id_4,
      id_12,
      id_18,
      id_4,
      id_8,
      id_13,
      id_4,
      id_11
  );
  wire [!  -1 : 1] id_19;
  initial begin : LABEL_0
    id_17 <= 1;
    if (1 == 1) id_14 = id_15;
  end
  assign id_18 = id_9;
  wire id_20;
endmodule
