# Edge AI on RISC-V ðŸš€

This project demonstrates **Edge AI inference on the RISC-V architecture** using the VSDSquadron platform.  
It integrates a quantized neural network with RISC-V baremetal code to showcase the future of **TinyML on open hardware**.  

---

## ðŸ“Œ Overview

- **Goal**: Run AI models efficiently on resource-constrained RISC-V devices.  
- **Platform**: VSDSquadron (SiFive-based RISC-V board).  
- **Model**: Quantized MNIST digit classifier (8-bit).  
- **Pipeline**: Train â†’ Quantize â†’ Deploy â†’ Simulate on RISC-V.  

Why this matters:  
- Combines **Embedded Systems + AI**, two of the hottest areas in research.  
- Aligns with **SiFiveâ€™s mission** of advancing RISC-V adoption.  

---


## ðŸ“‚ Repository Structure

EdgeAI-RISC-V/
â”œâ”€â”€ docs/ # Documentation, diagrams
â”‚ â””â”€â”€ architecture_diagram.png
â”œâ”€â”€ c_codes_for_Sifive/ # Source code (C/Assembly)
â”œâ”€â”€ models/ # ML models (quantized)
â”‚ â””â”€â”€ mnist_quant.tflite
â”œâ”€â”€ notebooks/ # Training & quantization
â”œâ”€â”€ outputs/ # Logs, plots, results
â”œâ”€â”€ Makefile # Build automation
â”œâ”€â”€ requirements.txt # Python dependencies
â”œâ”€â”€ LICENSE # MIT License
â””â”€â”€ README.md # Project documentation

