# DSD LAB 3

**Rida Tayyaba**

**2023_EE_156**

### Simulation

* 2 rtl files (.sv)
* 2 testbench files (.sv)

### Report
### Task 1
Truth table
### Task 2
Errors found in full_hadder rtl and testbench codes.
### Task 3
Correted codes of full_header rtl and testbench.