
`timescale 1ns / 1ns

module test;


wire  Y;

reg  A, B, B_;



XOR_Static top(Y, A, B, B_); 
 
