// Seed: 1937378455
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_9;
  type_0 id_10 (
      id_1 + 1,
      1,
      id_7,
      id_4
  );
  initial begin : id_11
    begin
      begin
        @* id_2 = 1'b0;
        id_1 <= (1 > 1);
      end
    end
  end
  genvar id_12;
  logic id_13;
  always begin
    id_1 <= id_4;
  end
endmodule
