Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Apr  3 11:57:36 2021
| Host             : LAPTOP-P50T8LO8 running 64-bit major release  (build 9200)
| Command          : report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
| Design           : Top_Student
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.081        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.008        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.6         |
| Junction Temperature (C) | 25.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        3 |       --- |             --- |
| Slice Logic    |     0.001 |    17079 |       --- |             --- |
|   LUT as Logic |     0.001 |    11525 |     20800 |           55.41 |
|   CARRY4       |    <0.001 |      598 |      8150 |            7.34 |
|   Register     |    <0.001 |      862 |     41600 |            2.07 |
|   F7/F8 Muxes  |    <0.001 |     2979 |     32600 |            9.14 |
|   Others       |     0.000 |       71 |       --- |             --- |
|   BUFG         |     0.000 |        3 |        32 |            9.38 |
| Signals        |     0.002 |    10220 |       --- |             --- |
| Block RAM      |     0.000 |       20 |        50 |           40.00 |
| DSPs           |    <0.001 |        9 |        90 |           10.00 |
| I/O            |     0.002 |       53 |       106 |           50.00 |
| Static Power   |     0.073 |          |           |                 |
| Total          |     0.081 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.017 |       0.007 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+-----------+-----------------+
| Clock       | Domain    | Constraint (ns) |
+-------------+-----------+-----------------+
| sys_clk_pin | CLK100MHZ |            10.0 |
+-------------+-----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------+-----------+
| Name                 | Power (W) |
+----------------------+-----------+
| Top_Student          |     0.008 |
|   anode_control      |     0.002 |
|     cl               |    <0.001 |
|   c_pulse            |     0.000 |
|   cl                 |    <0.001 |
|   cl2                |    <0.001 |
|   custom             |    <0.001 |
|   d_pulse            |     0.000 |
|   dut1               |    <0.001 |
|   dut2               |    <0.001 |
|   gameone            |     0.001 |
|     rain             |    <0.001 |
|     rainH            |     0.000 |
|     rainL            |    <0.001 |
|     rainM            |    <0.001 |
|   gameteam           |    <0.001 |
|     background       |     0.000 |
|     clkghost         |     0.000 |
|     gameover         |     0.000 |
|     getghost         |    <0.001 |
|     getgrave         |     0.000 |
|     getman           |    <0.001 |
|     score_end_track1 |     0.000 |
|     score_end_track2 |     0.000 |
|     score_track1     |     0.000 |
|     score_track2     |     0.000 |
|     wave             |     0.000 |
|   gametwo            |    <0.001 |
|     bg               |    <0.001 |
|   l_pulse            |     0.000 |
|   menu               |    <0.001 |
|   normal             |    <0.001 |
|   r_pulse            |     0.000 |
|   u_pulse            |     0.000 |
+----------------------+-----------+


