#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Feb  6 13:44:30 2019
# Process ID: 3133
# Current directory: /home/cgoins/gfe/added_ip/iobuf
# Command line: vivado
# Log file: /home/cgoins/gfe/added_ip/iobuf/vivado.log
# Journal file: /home/cgoins/gfe/added_ip/iobuf/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cgoins/gfe/chisel_processors/P1/xilinx_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cgoins/gfe/jtag'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cgoins/gfe/added_ip/iobuf/iobuf.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_mkP1_Core_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_mkP1_Core_0_0/design_1_mkP1_Core_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mkP1_Core_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_mkP1_Core_0_0/design_1_mkP1_Core_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mkP1_Core_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_mkP1_Core_0_0/design_1_mkP1_Core_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mkP1_Core_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_mkP1_Core_0_0/design_1_mkP1_Core_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_mkP1_Core_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_mkP1_Core_0_0/design_1_mkP1_Core_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xilinx_jtag_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xilinx_jtag_0_0/design_1_xilinx_jtag_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xilinx_jtag_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xilinx_jtag_0_0/design_1_xilinx_jtag_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xilinx_jtag_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xilinx_jtag_0_0/design_1_xilinx_jtag_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xilinx_jtag_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xilinx_jtag_0_0/design_1_xilinx_jtag_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xilinx_jtag_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xilinx_jtag_0_0/design_1_xilinx_jtag_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_bram_ctrl_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_bram_ctrl_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_bram_ctrl_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_bram_ctrl_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_bram_ctrl_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_clock_converter_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_clock_converter_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_clock_converter_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_clock_converter_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_clock_converter_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_clock_converter_0_0/design_1_axi_clock_converter_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_uart16550_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_uart16550_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_uart16550_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_uart16550_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_uart16550_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_uart16550_0_0/design_1_axi_uart16550_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_blk_mem_gen_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_blk_mem_gen_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_blk_mem_gen_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_blk_mem_gen_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_blk_mem_gen_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ddr4_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ddr4_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ddr4_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ddr4_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_ddr4_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_proc_sys_reset_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xlconstant_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xbar_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xbar_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xbar_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xbar_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_xbar_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_iic_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_iic_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_iic_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_iic_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_iic_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/design_1_axi_iic_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iobuf_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_iobuf_0_0/design_1_iobuf_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iobuf_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_iobuf_0_0/design_1_iobuf_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iobuf_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_iobuf_0_0/design_1_iobuf_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iobuf_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_iobuf_0_0/design_1_iobuf_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iobuf_0_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_iobuf_0_0/design_1_iobuf_0_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iobuf_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_iobuf_1_0/design_1_iobuf_1_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iobuf_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_iobuf_1_0/design_1_iobuf_1_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iobuf_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_iobuf_1_0/design_1_iobuf_1_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iobuf_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_iobuf_1_0/design_1_iobuf_1_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_iobuf_1_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_iobuf_1_0/design_1_iobuf_1_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_m03_regslice_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_m03_regslice_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_m03_regslice_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_m03_regslice_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_m03_regslice_0' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_m03_regslice_0/design_1_m03_regslice_0_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_2' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_2' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_2' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_2' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_2' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_1' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_rs_1' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_1/design_1_auto_rs_1.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_rs_1' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_1/design_1_auto_rs_1_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_rs_1' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_1/design_1_auto_rs_1_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_rs_1' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_1/design_1_auto_rs_1_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_rs_1' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_1/design_1_auto_rs_1_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_rs_w_2' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_2/design_1_auto_rs_w_2.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_rs_w_2' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_2/design_1_auto_rs_w_2_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_rs_w_2' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_2/design_1_auto_rs_w_2_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_rs_w_2' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_2/design_1_auto_rs_w_2_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_rs_w_2' generated file not found '/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/ip/design_1_auto_rs_w_2/design_1_auto_rs_w_2_sim_netlist.vhdl'. Please regenerate to continue.
INFO: [Common 17-14] Message 'IP_Flow 19-3664' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:46 . Memory (MB): peak = 6297.539 ; gain = 267.242 ; free physical = 39410 ; free virtual = 63319
open_bd_design {/home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- bluespec:user:mkP1_Core:1.0 - mkP1_Core_0
Adding cell -- bluespec:user:xilinx_jtag:1.0 - xilinx_jtag_0
Adding cell -- user.org:user:iobuf:1.0 - iobuf_0
Adding cell -- user.org:user:iobuf:1.0 - iobuf_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /iic_scl(clk) and /iobuf_0/IO(undef)
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - axi_clock_converter_0
Adding cell -- xilinx.com:ip:axi_uart16550:2.0 - axi_uart16550_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:ddr4:2.2 - ddr4_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
WARNING: [BD 41-1731] Type mismatch between connected pins: /mkP1_Core_0/cpu_external_interrupt_req(undef) and /gfe_subsystem/interrupt(intr)
Successfully read diagram <design_1> from BD file </home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 6347.852 ; gain = 20.117 ; free physical = 39093 ; free virtual = 63030
reset_run design_1_auto_ds_0_synth_1
reset_run design_1_auto_pc_0_synth_1
reset_run design_1_auto_rs_0_synth_1
reset_run design_1_auto_rs_w_4_synth_1
reset_run design_1_auto_us_1_synth_1
launch_runs impl_1 -to_step write_bitstream
[Wed Feb  6 13:47:26 2019] Launched design_1_auto_ds_0_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_rs_0_synth_1, design_1_auto_rs_w_4_synth_1, design_1_auto_us_1_synth_1, design_1_s01_regslice_0_synth_1, design_1_m00_regslice_0_synth_1, design_1_auto_rs_w_0_synth_1, design_1_axi_iic_0_0_synth_1, design_1_xbar_0_synth_1, design_1_xlconstant_1_0_synth_1, design_1_xlconstant_0_0_synth_1, design_1_proc_sys_reset_1_0_synth_1, design_1_proc_sys_reset_0_0_synth_1, design_1_ddr4_0_0_synth_1, design_1_blk_mem_gen_0_0_synth_1, design_1_axi_uart16550_0_0_synth_1, design_1_axi_clock_converter_0_0_synth_1, design_1_axi_bram_ctrl_0_0_synth_1, design_1_xilinx_jtag_0_0_synth_1, design_1_mkP1_Core_0_0_synth_1, design_1_m01_regslice_0_synth_1, design_1_auto_rs_1_synth_1, design_1_auto_rs_w_2_synth_1, design_1_m02_regslice_0_synth_1, design_1_auto_rs_w_1_synth_1, design_1_auto_ds_1_synth_1, design_1_iobuf_0_0_synth_1, design_1_iobuf_1_0_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_ds_2_synth_1, design_1_m03_regslice_0_synth_1, design_1_s00_regslice_0_synth_1, design_1_auto_us_0_synth_1, design_1_auto_rs_w_3_synth_1, synth_1...
Run output will be captured here:
design_1_auto_ds_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_auto_ds_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_rs_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_auto_rs_0_synth_1/runme.log
design_1_auto_rs_w_4_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_auto_rs_w_4_synth_1/runme.log
design_1_auto_us_1_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_auto_us_1_synth_1/runme.log
design_1_s01_regslice_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_s01_regslice_0_synth_1/runme.log
design_1_m00_regslice_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_m00_regslice_0_synth_1/runme.log
design_1_auto_rs_w_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_auto_rs_w_0_synth_1/runme.log
design_1_axi_iic_0_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_axi_iic_0_0_synth_1/runme.log
design_1_xbar_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_xbar_0_synth_1/runme.log
design_1_xlconstant_1_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_xlconstant_1_0_synth_1/runme.log
design_1_xlconstant_0_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_xlconstant_0_0_synth_1/runme.log
design_1_proc_sys_reset_1_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_proc_sys_reset_1_0_synth_1/runme.log
design_1_proc_sys_reset_0_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_proc_sys_reset_0_0_synth_1/runme.log
design_1_ddr4_0_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_ddr4_0_0_synth_1/runme.log
design_1_blk_mem_gen_0_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_blk_mem_gen_0_0_synth_1/runme.log
design_1_axi_uart16550_0_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_axi_uart16550_0_0_synth_1/runme.log
design_1_axi_clock_converter_0_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_axi_clock_converter_0_0_synth_1/runme.log
design_1_axi_bram_ctrl_0_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_axi_bram_ctrl_0_0_synth_1/runme.log
design_1_xilinx_jtag_0_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_xilinx_jtag_0_0_synth_1/runme.log
design_1_mkP1_Core_0_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_mkP1_Core_0_0_synth_1/runme.log
design_1_m01_regslice_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_m01_regslice_0_synth_1/runme.log
design_1_auto_rs_1_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_auto_rs_1_synth_1/runme.log
design_1_auto_rs_w_2_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_auto_rs_w_2_synth_1/runme.log
design_1_m02_regslice_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_m02_regslice_0_synth_1/runme.log
design_1_auto_rs_w_1_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_auto_rs_w_1_synth_1/runme.log
design_1_auto_ds_1_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_auto_ds_1_synth_1/runme.log
design_1_iobuf_0_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_iobuf_0_0_synth_1/runme.log
design_1_iobuf_1_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_iobuf_1_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_auto_ds_2_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_auto_ds_2_synth_1/runme.log
design_1_m03_regslice_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_m03_regslice_0_synth_1/runme.log
design_1_s00_regslice_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_s00_regslice_0_synth_1/runme.log
design_1_auto_us_0_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_auto_us_0_synth_1/runme.log
design_1_auto_rs_w_3_synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/design_1_auto_rs_w_3_synth_1/runme.log
synth_1: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/synth_1/runme.log
[Wed Feb  6 13:47:33 2019] Launched impl_1...
Run output will be captured here: /home/cgoins/gfe/vivado/p1_soc_chisel/p1_soc_chisel.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 6371.559 ; gain = 21.707 ; free physical = 38012 ; free virtual = 62048
reset_run synth_1
reset_run design_1_s01_regslice_0_synth_1
reset_run design_1_m00_regslice_0_synth_1
reset_run design_1_auto_rs_w_0_synth_1
reset_run design_1_axi_iic_0_0_synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_xlconstant_1_0_synth_1
reset_run design_1_xlconstant_0_0_synth_1
reset_run design_1_proc_sys_reset_1_0_synth_1
reset_run design_1_proc_sys_reset_0_0_synth_1
reset_run design_1_ddr4_0_0_synth_1
reset_run design_1_blk_mem_gen_0_0_synth_1
reset_run design_1_axi_uart16550_0_0_synth_1
reset_run design_1_axi_clock_converter_0_0_synth_1
reset_run design_1_axi_bram_ctrl_0_0_synth_1
reset_run design_1_xilinx_jtag_0_0_synth_1
reset_run design_1_mkP1_Core_0_0_synth_1
reset_run design_1_m01_regslice_0_synth_1
reset_run design_1_auto_rs_1_synth_1
reset_run design_1_auto_rs_w_2_synth_1
reset_run design_1_m02_regslice_0_synth_1
reset_run design_1_auto_rs_w_1_synth_1
reset_run design_1_auto_ds_1_synth_1
reset_run design_1_iobuf_0_0_synth_1
reset_run design_1_iobuf_1_0_synth_1
reset_run design_1_auto_pc_1_synth_1
reset_run design_1_auto_ds_2_synth_1
reset_run design_1_m03_regslice_0_synth_1
reset_run design_1_s00_regslice_0_synth_1
reset_run design_1_auto_us_0_synth_1
reset_run design_1_auto_rs_w_3_synth_1
reset_run design_1_auto_us_1_synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb  6 13:51:47 2019...
