{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "836218c3",
   "metadata": {},
   "source": [
    "# BNN MNIST "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "1d3fba5a",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%pybind11/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Register map:\n",
      "RegisterMap {\n",
      "  CTRL = Register(AP_START=0, AP_DONE=0, AP_IDLE=1, AP_READY=0, RESERVED_1=0, AUTO_RESTART=0, RESERVED_2=0, INTERRUPT=0, RESERVED_3=0),\n",
      "  GIER = Register(Enable=0, RESERVED=0),\n",
      "  IP_IER = Register(CHAN0_INT_EN=0, CHAN1_INT_EN=0, RESERVED_0=0),\n",
      "  IP_ISR = Register(CHAN0_INT_ST=0, CHAN1_INT_ST=0, RESERVED_0=0),\n",
      "  IN_r_1 = Register(IN_r=write-only),\n",
      "  IN_r_2 = Register(IN_r=write-only),\n",
      "  ys_1 = Register(ys=write-only),\n",
      "  ys_2 = Register(ys=write-only)\n",
      "}\n",
      "Dict:\n",
      "{'bnn_0': {'type': 'xilinx.com:hls:bnn:1.0', 'mem_id': 's_axi_CTRL', 'memtype': 'REGISTER', 'gpio': {}, 'interrupts': {}, 'parameters': {'C_M_AXI_DATA_ADDR_WIDTH': '64', 'C_M_AXI_DATA_ARUSER_WIDTH': '1', 'C_M_AXI_DATA_AWUSER_WIDTH': '1', 'C_M_AXI_DATA_BUSER_WIDTH': '1', 'C_M_AXI_DATA_CACHE_VALUE': '\"0011\"', 'C_M_AXI_DATA_DATA_WIDTH': '32', 'C_M_AXI_DATA_ID_WIDTH': '1', 'C_M_AXI_DATA_PROT_VALUE': '\"000\"', 'C_M_AXI_DATA_RUSER_WIDTH': '1', 'C_M_AXI_DATA_USER_VALUE': '0x00000000', 'C_M_AXI_DATA_WUSER_WIDTH': '1', 'C_S_AXI_CTRL_ADDR_WIDTH': '6', 'C_S_AXI_CTRL_DATA_WIDTH': '32', 'C_M_AXI_DATA_ENABLE_ID_PORTS': 'true', 'C_M_AXI_DATA_ENABLE_USER_PORTS': 'false', 'Component_Name': 'design_1_bnn_0_0', 'II': '100352', 'clk_period': '10', 'combinational': '0', 'latency': '108784', 'machine': '64', 'EDK_IPTYPE': 'PERIPHERAL', 'C_S_AXI_CTRL_BASEADDR': '0x40000000', 'C_S_AXI_CTRL_HIGHADDR': '0x4000FFFF', 'ADDR_WIDTH': '6', 'ARUSER_WIDTH': '0', 'AWUSER_WIDTH': '0', 'BUSER_WIDTH': '0', 'CLK_DOMAIN': 'design_1_processing_system7_0_0_FCLK_CLK0', 'DATA_WIDTH': '32', 'FREQ_HZ': '50000000', 'HAS_BRESP': '1', 'HAS_BURST': '0', 'HAS_CACHE': '0', 'HAS_LOCK': '0', 'HAS_PROT': '0', 'HAS_QOS': '0', 'HAS_REGION': '0', 'HAS_RRESP': '1', 'HAS_WSTRB': '1', 'ID_WIDTH': '0', 'INSERT_VIP': '0', 'MAX_BURST_LENGTH': '1', 'NUM_READ_OUTSTANDING': '1', 'NUM_READ_THREADS': '4', 'NUM_WRITE_OUTSTANDING': '1', 'NUM_WRITE_THREADS': '4', 'PHASE': '0.0', 'PROTOCOL': 'AXI4LITE', 'READ_WRITE_MODE': 'READ_WRITE', 'RUSER_BITS_PER_BYTE': '0', 'RUSER_WIDTH': '0', 'SUPPORTS_NARROW_BURST': '0', 'WUSER_BITS_PER_BYTE': '0', 'WUSER_WIDTH': '0', 'MAX_READ_BURST_LENGTH': '16', 'MAX_WRITE_BURST_LENGTH': '16'}, 'registers': {'CTRL': {'address_offset': 0, 'size': 32, 'access': 'read-write', 'description': 'Control signals', 'fields': {'AP_START': {'bit_offset': 0, 'bit_width': 1, 'access': 'read-write', 'description': \"Control signal Register for 'ap_start'.\"}, 'AP_DONE': {'bit_offset': 1, 'bit_width': 1, 'access': 'read-only', 'description': \"Control signal Register for 'ap_done'.\"}, 'AP_IDLE': {'bit_offset': 2, 'bit_width': 1, 'access': 'read-only', 'description': \"Control signal Register for 'ap_idle'.\"}, 'AP_READY': {'bit_offset': 3, 'bit_width': 1, 'access': 'read-only', 'description': \"Control signal Register for 'ap_ready'.\"}, 'RESERVED_1': {'bit_offset': 4, 'bit_width': 3, 'access': 'read-only', 'description': 'Reserved.  0s on read.'}, 'AUTO_RESTART': {'bit_offset': 7, 'bit_width': 1, 'access': 'read-write', 'description': \"Control signal Register for 'auto_restart'.\"}, 'RESERVED_2': {'bit_offset': 8, 'bit_width': 1, 'access': 'read-only', 'description': 'Reserved.  0s on read.'}, 'INTERRUPT': {'bit_offset': 9, 'bit_width': 1, 'access': 'read-only', 'description': \"Control signal Register for 'interrupt'.\"}, 'RESERVED_3': {'bit_offset': 10, 'bit_width': 22, 'access': 'read-only', 'description': 'Reserved.  0s on read.'}}}, 'GIER': {'address_offset': 4, 'size': 32, 'access': 'read-write', 'description': 'Global Interrupt Enable Register', 'fields': {'Enable': {'bit_offset': 0, 'bit_width': 1, 'access': 'read-write', 'description': 'Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled'}, 'RESERVED': {'bit_offset': 1, 'bit_width': 31, 'access': 'read-only', 'description': 'Reserved.  0s on read.'}}}, 'IP_IER': {'address_offset': 8, 'size': 32, 'access': 'read-write', 'description': 'IP Interrupt Enable Register', 'fields': {'CHAN0_INT_EN': {'bit_offset': 0, 'bit_width': 1, 'access': 'read-write', 'description': 'Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.'}, 'CHAN1_INT_EN': {'bit_offset': 1, 'bit_width': 1, 'access': 'read-write', 'description': 'Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.'}, 'RESERVED_0': {'bit_offset': 2, 'bit_width': 30, 'access': 'read-only', 'description': 'Reserved.  0s on read.'}}}, 'IP_ISR': {'address_offset': 12, 'size': 32, 'access': 'read-write', 'description': 'IP Interrupt Status Register', 'fields': {'CHAN0_INT_ST': {'bit_offset': 0, 'bit_width': 1, 'access': 'read-only', 'description': 'Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt.'}, 'CHAN1_INT_ST': {'bit_offset': 1, 'bit_width': 1, 'access': 'read-only', 'description': 'Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt.'}, 'RESERVED_0': {'bit_offset': 2, 'bit_width': 30, 'access': 'read-only', 'description': 'Reserved.  0s on read.'}}}, 'IN_r_1': {'address_offset': 16, 'size': 32, 'access': 'write-only', 'description': 'Data signal of IN_r', 'fields': {'IN_r': {'bit_offset': 0, 'bit_width': 32, 'access': 'write-only', 'description': 'Bit 31 to 0 of IN_r'}}}, 'IN_r_2': {'address_offset': 20, 'size': 32, 'access': 'write-only', 'description': 'Data signal of IN_r', 'fields': {'IN_r': {'bit_offset': 0, 'bit_width': 32, 'access': 'write-only', 'description': 'Bit 63 to 32 of IN_r'}}}, 'ys_1': {'address_offset': 28, 'size': 32, 'access': 'write-only', 'description': 'Data signal of ys', 'fields': {'ys': {'bit_offset': 0, 'bit_width': 32, 'access': 'write-only', 'description': 'Bit 31 to 0 of ys'}}}, 'ys_2': {'address_offset': 32, 'size': 32, 'access': 'write-only', 'description': 'Data signal of ys', 'fields': {'ys': {'bit_offset': 0, 'bit_width': 32, 'access': 'write-only', 'description': 'Bit 63 to 32 of ys'}}}}, 'driver': <class 'pynq.overlay.DefaultIP'>, 'device': <pynq.pl_server.embedded_device.EmbeddedDevice object at 0xb3851250>, 'state': None, 'bdtype': None, 'phys_addr': 1073741824, 'addr_range': 65536, 'fullpath': 'bnn_0'}, 'processing_system7_0': {'type': 'xilinx.com:ip:processing_system7:5.5', 'gpio': {}, 'interrupts': {}, 'parameters': {'C_DM_WIDTH': '4', 'C_DQS_WIDTH': '4', 'C_DQ_WIDTH': '32', 'C_EMIO_GPIO_WIDTH': '64', 'C_EN_EMIO_ENET0': '0', 'C_EN_EMIO_ENET1': '0', 'C_EN_EMIO_PJTAG': '0', 'C_EN_EMIO_TRACE': '0', 'C_FCLK_CLK0_BUF': 'TRUE', 'C_FCLK_CLK1_BUF': 'FALSE', 'C_FCLK_CLK2_BUF': 'FALSE', 'C_FCLK_CLK3_BUF': 'FALSE', 'C_GP0_EN_MODIFIABLE_TXN': '1', 'C_GP1_EN_MODIFIABLE_TXN': '1', 'C_INCLUDE_ACP_TRANS_CHECK': '0', 'C_INCLUDE_TRACE_BUFFER': '0', 'C_IRQ_F2P_MODE': 'DIRECT', 'C_MIO_PRIMITIVE': '54', 'C_M_AXI_GP0_ENABLE_STATIC_REMAP': '0', 'C_M_AXI_GP0_ID_WIDTH': '12', 'C_M_AXI_GP0_THREAD_ID_WIDTH': '12', 'C_M_AXI_GP1_ENABLE_STATIC_REMAP': '0', 'C_M_AXI_GP1_ID_WIDTH': '12', 'C_M_AXI_GP1_THREAD_ID_WIDTH': '12', 'C_NUM_F2P_INTR_INPUTS': '1', 'C_PACKAGE_NAME': 'clg400', 'C_PS7_SI_REV': 'PRODUCTION', 'C_S_AXI_ACP_ARUSER_VAL': '31', 'C_S_AXI_ACP_AWUSER_VAL': '31', 'C_S_AXI_ACP_ID_WIDTH': '3', 'C_S_AXI_GP0_ID_WIDTH': '6', 'C_S_AXI_GP1_ID_WIDTH': '6', 'C_S_AXI_HP0_DATA_WIDTH': '64', 'C_S_AXI_HP0_ID_WIDTH': '6', 'C_S_AXI_HP1_DATA_WIDTH': '64', 'C_S_AXI_HP1_ID_WIDTH': '6', 'C_S_AXI_HP2_DATA_WIDTH': '64', 'C_S_AXI_HP2_ID_WIDTH': '6', 'C_S_AXI_HP3_DATA_WIDTH': '64', 'C_S_AXI_HP3_ID_WIDTH': '6', 'C_TRACE_BUFFER_CLOCK_DELAY': '12', 'C_TRACE_BUFFER_FIFO_SIZE': '128', 'C_TRACE_INTERNAL_WIDTH': '2', 'C_TRACE_PIPELINE_WIDTH': '8', 'C_USE_AXI_NONSECURE': '0', 'C_USE_DEFAULT_ACP_USER_VAL': '0', 'C_USE_M_AXI_GP0': '1', 'C_USE_M_AXI_GP1': '0', 'C_USE_S_AXI_ACP': '0', 'C_USE_S_AXI_GP0': '0', 'C_USE_S_AXI_GP1': '0', 'C_USE_S_AXI_HP0': '1', 'C_USE_S_AXI_HP1': '0', 'C_USE_S_AXI_HP2': '0', 'C_USE_S_AXI_HP3': '0', 'USE_TRACE_DATA_EDGE_DETECTOR': '0', 'Component_Name': 'design_1_processing_system7_0_0', 'PCW_ACT_APU_PERIPHERAL_FREQMHZ': '666.666687', 'PCW_ACT_CAN0_PERIPHERAL_FREQMHZ': '23.8095', 'PCW_ACT_CAN1_PERIPHERAL_FREQMHZ': '23.8095', 'PCW_ACT_CAN_PERIPHERAL_FREQMHZ': '10.000000', 'PCW_ACT_DCI_PERIPHERAL_FREQMHZ': '10.158730', 'PCW_ACT_ENET0_PERIPHERAL_FREQMHZ': '10.000000', 'PCW_ACT_ENET1_PERIPHERAL_FREQMHZ': '10.000000', 'PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ': '50.000000', 'PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ': '10.000000', 'PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ': '10.000000', 'PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ': '10.000000', 'PCW_ACT_I2C_PERIPHERAL_FREQMHZ': '50', 'PCW_ACT_PCAP_PERIPHERAL_FREQMHZ': '200.000000', 'PCW_ACT_QSPI_PERIPHERAL_FREQMHZ': '10.000000', 'PCW_ACT_SDIO_PERIPHERAL_FREQMHZ': '10.000000', 'PCW_ACT_SMC_PERIPHERAL_FREQMHZ': '10.000000', 'PCW_ACT_SPI_PERIPHERAL_FREQMHZ': '10.000000', 'PCW_ACT_TPIU_PERIPHERAL_FREQMHZ': '200.000000', 'PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ': '111.111115', 'PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ': '111.111115', 'PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ': '111.111115', 'PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ': '111.111115', 'PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ': '111.111115', 'PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ': '111.111115', 'PCW_ACT_TTC_PERIPHERAL_FREQMHZ': '50', 'PCW_ACT_UART_PERIPHERAL_FREQMHZ': '10.000000', 'PCW_ACT_USB0_PERIPHERAL_FREQMHZ': '60', 'PCW_ACT_USB1_PERIPHERAL_FREQMHZ': '60', 'PCW_ACT_WDT_PERIPHERAL_FREQMHZ': '111.111115', 'PCW_APU_CLK_RATIO_ENABLE': '6:2:1', 'PCW_APU_PERIPHERAL_FREQMHZ': '666.666666', 'PCW_ARMPLL_CTRL_FBDIV': '40', 'PCW_CAN0_BASEADDR': '0xE0008000', 'PCW_CAN0_CAN0_IO': '<Select>', 'PCW_CAN0_GRP_CLK_ENABLE': '0', 'PCW_CAN0_GRP_CLK_IO': '<Select>', 'PCW_CAN0_HIGHADDR': '0xE0008FFF', 'PCW_CAN0_PERIPHERAL_CLKSRC': 'External', 'PCW_CAN0_PERIPHERAL_ENABLE': '0', 'PCW_CAN0_PERIPHERAL_FREQMHZ': '-1', 'PCW_CAN1_BASEADDR': '0xE0009000', 'PCW_CAN1_CAN1_IO': '<Select>', 'PCW_CAN1_GRP_CLK_ENABLE': '0', 'PCW_CAN1_GRP_CLK_IO': '<Select>', 'PCW_CAN1_HIGHADDR': '0xE0009FFF', 'PCW_CAN1_PERIPHERAL_CLKSRC': 'External', 'PCW_CAN1_PERIPHERAL_ENABLE': '0', 'PCW_CAN1_PERIPHERAL_FREQMHZ': '-1', 'PCW_CAN_PERIPHERAL_CLKSRC': 'IO PLL', 'PCW_CAN_PERIPHERAL_DIVISOR0': '1', 'PCW_CAN_PERIPHERAL_DIVISOR1': '1', 'PCW_CAN_PERIPHERAL_FREQMHZ': '100', 'PCW_CAN_PERIPHERAL_VALID': '0', 'PCW_CLK0_FREQ': '50000000', 'PCW_CLK1_FREQ': '10000000', 'PCW_CLK2_FREQ': '10000000', 'PCW_CLK3_FREQ': '10000000', 'PCW_CORE0_FIQ_INTR': '0', 'PCW_CORE0_IRQ_INTR': '0', 'PCW_CORE1_FIQ_INTR': '0', 'PCW_CORE1_IRQ_INTR': '0', 'PCW_CPU_CPU_6X4X_MAX_RANGE': '667', 'PCW_CPU_CPU_PLL_FREQMHZ': '1333.333', 'PCW_CPU_PERIPHERAL_CLKSRC': 'ARM PLL', 'PCW_CPU_PERIPHERAL_DIVISOR0': '2', 'PCW_CRYSTAL_PERIPHERAL_FREQMHZ': '33.333333', 'PCW_DCI_PERIPHERAL_CLKSRC': 'DDR PLL', 'PCW_DCI_PERIPHERAL_DIVISOR0': '15', 'PCW_DCI_PERIPHERAL_DIVISOR1': '7', 'PCW_DCI_PERIPHERAL_FREQMHZ': '10.159', 'PCW_DDRPLL_CTRL_FBDIV': '32', 'PCW_DDR_DDR_PLL_FREQMHZ': '1066.667', 'PCW_DDR_HPRLPR_QUEUE_PARTITION': 'HPR(0)/LPR(32)', 'PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL': '15', 'PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL': '2', 'PCW_DDR_PERIPHERAL_CLKSRC': 'DDR PLL', 'PCW_DDR_PERIPHERAL_DIVISOR0': '2', 'PCW_DDR_PORT0_HPR_ENABLE': '0', 'PCW_DDR_PORT1_HPR_ENABLE': '0', 'PCW_DDR_PORT2_HPR_ENABLE': '0', 'PCW_DDR_PORT3_HPR_ENABLE': '0', 'PCW_DDR_PRIORITY_READPORT_0': '<Select>', 'PCW_DDR_PRIORITY_READPORT_1': '<Select>', 'PCW_DDR_PRIORITY_READPORT_2': '<Select>', 'PCW_DDR_PRIORITY_READPORT_3': '<Select>', 'PCW_DDR_PRIORITY_WRITEPORT_0': '<Select>', 'PCW_DDR_PRIORITY_WRITEPORT_1': '<Select>', 'PCW_DDR_PRIORITY_WRITEPORT_2': '<Select>', 'PCW_DDR_PRIORITY_WRITEPORT_3': '<Select>', 'PCW_DDR_RAM_BASEADDR': '0x00100000', 'PCW_DDR_RAM_HIGHADDR': '0x1FFFFFFF', 'PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL': '2', 'PCW_DM_WIDTH': '4', 'PCW_DQS_WIDTH': '4', 'PCW_DQ_WIDTH': '32', 'PCW_DUAL_PARALLEL_QSPI_DATA_MODE': '<Select>', 'PCW_DUAL_STACK_QSPI_DATA_MODE': '<Select>', 'PCW_ENET0_BASEADDR': '0xE000B000', 'PCW_ENET0_ENET0_IO': '<Select>', 'PCW_ENET0_GRP_MDIO_ENABLE': '0', 'PCW_ENET0_GRP_MDIO_IO': '<Select>', 'PCW_ENET0_HIGHADDR': '0xE000BFFF', 'PCW_ENET0_PERIPHERAL_CLKSRC': 'IO PLL', 'PCW_ENET0_PERIPHERAL_DIVISOR0': '1', 'PCW_ENET0_PERIPHERAL_DIVISOR1': '1', 'PCW_ENET0_PERIPHERAL_ENABLE': '0', 'PCW_ENET0_PERIPHERAL_FREQMHZ': '1000 Mbps', 'PCW_ENET0_RESET_ENABLE': '0', 'PCW_ENET0_RESET_IO': '<Select>', 'PCW_ENET1_BASEADDR': '0xE000C000', 'PCW_ENET1_ENET1_IO': '<Select>', 'PCW_ENET1_GRP_MDIO_ENABLE': '0', 'PCW_ENET1_GRP_MDIO_IO': '<Select>', 'PCW_ENET1_HIGHADDR': '0xE000CFFF', 'PCW_ENET1_PERIPHERAL_CLKSRC': 'IO PLL', 'PCW_ENET1_PERIPHERAL_DIVISOR0': '1', 'PCW_ENET1_PERIPHERAL_DIVISOR1': '1', 'PCW_ENET1_PERIPHERAL_ENABLE': '0', 'PCW_ENET1_PERIPHERAL_FREQMHZ': '1000 Mbps', 'PCW_ENET1_RESET_ENABLE': '0', 'PCW_ENET1_RESET_IO': '<Select>', 'PCW_ENET_RESET_ENABLE': '0', 'PCW_ENET_RESET_POLARITY': 'Active Low', 'PCW_ENET_RESET_SELECT': '<Select>', 'PCW_EN_4K_TIMER': '0', 'PCW_EN_CAN0': '0', 'PCW_EN_CAN1': '0', 'PCW_EN_CLK0_PORT': '1', 'PCW_EN_CLK1_PORT': '0', 'PCW_EN_CLK2_PORT': '0', 'PCW_EN_CLK3_PORT': '0', 'PCW_EN_CLKTRIG0_PORT': '0', 'PCW_EN_CLKTRIG1_PORT': '0', 'PCW_EN_CLKTRIG2_PORT': '0', 'PCW_EN_CLKTRIG3_PORT': '0', 'PCW_EN_DDR': '1', 'PCW_EN_EMIO_CAN0': '0', 'PCW_EN_EMIO_CAN1': '0', 'PCW_EN_EMIO_CD_SDIO0': '0', 'PCW_EN_EMIO_CD_SDIO1': '0', 'PCW_EN_EMIO_ENET0': '0', 'PCW_EN_EMIO_ENET1': '0', 'PCW_EN_EMIO_GPIO': '0', 'PCW_EN_EMIO_I2C0': '0', 'PCW_EN_EMIO_I2C1': '0', 'PCW_EN_EMIO_MODEM_UART0': '0', 'PCW_EN_EMIO_MODEM_UART1': '0', 'PCW_EN_EMIO_PJTAG': '0', 'PCW_EN_EMIO_SDIO0': '0', 'PCW_EN_EMIO_SDIO1': '0', 'PCW_EN_EMIO_SPI0': '0', 'PCW_EN_EMIO_SPI1': '0', 'PCW_EN_EMIO_SRAM_INT': '0', 'PCW_EN_EMIO_TRACE': '0', 'PCW_EN_EMIO_TTC0': '0', 'PCW_EN_EMIO_TTC1': '0', 'PCW_EN_EMIO_UART0': '0', 'PCW_EN_EMIO_UART1': '0', 'PCW_EN_EMIO_WDT': '0', 'PCW_EN_EMIO_WP_SDIO0': '0', 'PCW_EN_EMIO_WP_SDIO1': '0', 'PCW_EN_ENET0': '0', 'PCW_EN_ENET1': '0', 'PCW_EN_GPIO': '0', 'PCW_EN_I2C0': '0', 'PCW_EN_I2C1': '0', 'PCW_EN_MODEM_UART0': '0', 'PCW_EN_MODEM_UART1': '0', 'PCW_EN_PJTAG': '0', 'PCW_EN_PTP_ENET0': '0', 'PCW_EN_PTP_ENET1': '0', 'PCW_EN_QSPI': '0', 'PCW_EN_RST0_PORT': '1', 'PCW_EN_RST1_PORT': '0', 'PCW_EN_RST2_PORT': '0', 'PCW_EN_RST3_PORT': '0', 'PCW_EN_SDIO0': '0', 'PCW_EN_SDIO1': '0', 'PCW_EN_SMC': '0', 'PCW_EN_SPI0': '0', 'PCW_EN_SPI1': '0', 'PCW_EN_TRACE': '0', 'PCW_EN_TTC0': '0', 'PCW_EN_TTC1': '0', 'PCW_EN_UART0': '0', 'PCW_EN_UART1': '0', 'PCW_EN_USB0': '0', 'PCW_EN_USB1': '0', 'PCW_EN_WDT': '0', 'PCW_FCLK0_PERIPHERAL_CLKSRC': 'IO PLL', 'PCW_FCLK0_PERIPHERAL_DIVISOR0': '8', 'PCW_FCLK0_PERIPHERAL_DIVISOR1': '4', 'PCW_FCLK1_PERIPHERAL_CLKSRC': 'IO PLL', 'PCW_FCLK1_PERIPHERAL_DIVISOR0': '1', 'PCW_FCLK1_PERIPHERAL_DIVISOR1': '1', 'PCW_FCLK2_PERIPHERAL_CLKSRC': 'IO PLL', 'PCW_FCLK2_PERIPHERAL_DIVISOR0': '1', 'PCW_FCLK2_PERIPHERAL_DIVISOR1': '1', 'PCW_FCLK3_PERIPHERAL_CLKSRC': 'IO PLL', 'PCW_FCLK3_PERIPHERAL_DIVISOR0': '1', 'PCW_FCLK3_PERIPHERAL_DIVISOR1': '1', 'PCW_FCLK_CLK0_BUF': 'TRUE', 'PCW_FCLK_CLK1_BUF': 'FALSE', 'PCW_FCLK_CLK2_BUF': 'FALSE', 'PCW_FCLK_CLK3_BUF': 'FALSE', 'PCW_FPGA0_PERIPHERAL_FREQMHZ': '50', 'PCW_FPGA1_PERIPHERAL_FREQMHZ': '50', 'PCW_FPGA2_PERIPHERAL_FREQMHZ': '50', 'PCW_FPGA3_PERIPHERAL_FREQMHZ': '50', 'PCW_FPGA_FCLK0_ENABLE': '1', 'PCW_FPGA_FCLK1_ENABLE': '0', 'PCW_FPGA_FCLK2_ENABLE': '0', 'PCW_FPGA_FCLK3_ENABLE': '0', 'PCW_FTM_CTI_IN0': 'DISABLED', 'PCW_FTM_CTI_IN1': 'DISABLED', 'PCW_FTM_CTI_IN2': 'DISABLED', 'PCW_FTM_CTI_IN3': 'DISABLED', 'PCW_FTM_CTI_OUT0': 'DISABLED', 'PCW_FTM_CTI_OUT1': 'DISABLED', 'PCW_FTM_CTI_OUT2': 'DISABLED', 'PCW_FTM_CTI_OUT3': 'DISABLED', 'PCW_GP0_EN_MODIFIABLE_TXN': '1', 'PCW_GP0_NUM_READ_THREADS': '4', 'PCW_GP0_NUM_WRITE_THREADS': '4', 'PCW_GP1_EN_MODIFIABLE_TXN': '1', 'PCW_GP1_NUM_READ_THREADS': '4', 'PCW_GP1_NUM_WRITE_THREADS': '4', 'PCW_GPIO_BASEADDR': '0xE000A000', 'PCW_GPIO_EMIO_GPIO_ENABLE': '0', 'PCW_GPIO_EMIO_GPIO_IO': '<Select>', 'PCW_GPIO_EMIO_GPIO_WIDTH': '64', 'PCW_GPIO_HIGHADDR': '0xE000AFFF', 'PCW_GPIO_MIO_GPIO_ENABLE': '0', 'PCW_GPIO_MIO_GPIO_IO': '<Select>', 'PCW_GPIO_PERIPHERAL_ENABLE': '0', 'PCW_I2C0_BASEADDR': '0xE0004000', 'PCW_I2C0_GRP_INT_ENABLE': '0', 'PCW_I2C0_GRP_INT_IO': '<Select>', 'PCW_I2C0_HIGHADDR': '0xE0004FFF', 'PCW_I2C0_I2C0_IO': '<Select>', 'PCW_I2C0_PERIPHERAL_ENABLE': '0', 'PCW_I2C0_RESET_ENABLE': '0', 'PCW_I2C0_RESET_IO': '<Select>', 'PCW_I2C1_BASEADDR': '0xE0005000', 'PCW_I2C1_GRP_INT_ENABLE': '0', 'PCW_I2C1_GRP_INT_IO': '<Select>', 'PCW_I2C1_HIGHADDR': '0xE0005FFF', 'PCW_I2C1_I2C1_IO': '<Select>', 'PCW_I2C1_PERIPHERAL_ENABLE': '0', 'PCW_I2C1_RESET_ENABLE': '0', 'PCW_I2C1_RESET_IO': '<Select>', 'PCW_I2C_PERIPHERAL_FREQMHZ': '25', 'PCW_I2C_RESET_ENABLE': '0', 'PCW_I2C_RESET_POLARITY': 'Active Low', 'PCW_I2C_RESET_SELECT': '<Select>', 'PCW_IMPORT_BOARD_PRESET': 'None', 'PCW_INCLUDE_ACP_TRANS_CHECK': '0', 'PCW_INCLUDE_TRACE_BUFFER': '0', 'PCW_IOPLL_CTRL_FBDIV': '48', 'PCW_IO_IO_PLL_FREQMHZ': '1600.000', 'PCW_IRQ_F2P_INTR': '0', 'PCW_IRQ_F2P_MODE': 'DIRECT', 'PCW_MIO_0_DIRECTION': '<Select>', 'PCW_MIO_0_IOTYPE': '<Select>', 'PCW_MIO_0_PULLUP': '<Select>', 'PCW_MIO_0_SLEW': '<Select>', 'PCW_MIO_10_DIRECTION': '<Select>', 'PCW_MIO_10_IOTYPE': '<Select>', 'PCW_MIO_10_PULLUP': '<Select>', 'PCW_MIO_10_SLEW': '<Select>', 'PCW_MIO_11_DIRECTION': '<Select>', 'PCW_MIO_11_IOTYPE': '<Select>', 'PCW_MIO_11_PULLUP': '<Select>', 'PCW_MIO_11_SLEW': '<Select>', 'PCW_MIO_12_DIRECTION': '<Select>', 'PCW_MIO_12_IOTYPE': '<Select>', 'PCW_MIO_12_PULLUP': '<Select>', 'PCW_MIO_12_SLEW': '<Select>', 'PCW_MIO_13_DIRECTION': '<Select>', 'PCW_MIO_13_IOTYPE': '<Select>', 'PCW_MIO_13_PULLUP': '<Select>', 'PCW_MIO_13_SLEW': '<Select>', 'PCW_MIO_14_DIRECTION': '<Select>', 'PCW_MIO_14_IOTYPE': '<Select>', 'PCW_MIO_14_PULLUP': '<Select>', 'PCW_MIO_14_SLEW': '<Select>', 'PCW_MIO_15_DIRECTION': '<Select>', 'PCW_MIO_15_IOTYPE': '<Select>', 'PCW_MIO_15_PULLUP': '<Select>', 'PCW_MIO_15_SLEW': '<Select>', 'PCW_MIO_16_DIRECTION': '<Select>', 'PCW_MIO_16_IOTYPE': '<Select>', 'PCW_MIO_16_PULLUP': '<Select>', 'PCW_MIO_16_SLEW': '<Select>', 'PCW_MIO_17_DIRECTION': '<Select>', 'PCW_MIO_17_IOTYPE': '<Select>', 'PCW_MIO_17_PULLUP': '<Select>', 'PCW_MIO_17_SLEW': '<Select>', 'PCW_MIO_18_DIRECTION': '<Select>', 'PCW_MIO_18_IOTYPE': '<Select>', 'PCW_MIO_18_PULLUP': '<Select>', 'PCW_MIO_18_SLEW': '<Select>', 'PCW_MIO_19_DIRECTION': '<Select>', 'PCW_MIO_19_IOTYPE': '<Select>', 'PCW_MIO_19_PULLUP': '<Select>', 'PCW_MIO_19_SLEW': '<Select>', 'PCW_MIO_1_DIRECTION': '<Select>', 'PCW_MIO_1_IOTYPE': '<Select>', 'PCW_MIO_1_PULLUP': '<Select>', 'PCW_MIO_1_SLEW': '<Select>', 'PCW_MIO_20_DIRECTION': '<Select>', 'PCW_MIO_20_IOTYPE': '<Select>', 'PCW_MIO_20_PULLUP': '<Select>', 'PCW_MIO_20_SLEW': '<Select>', 'PCW_MIO_21_DIRECTION': '<Select>', 'PCW_MIO_21_IOTYPE': '<Select>', 'PCW_MIO_21_PULLUP': '<Select>', 'PCW_MIO_21_SLEW': '<Select>', 'PCW_MIO_22_DIRECTION': '<Select>', 'PCW_MIO_22_IOTYPE': '<Select>', 'PCW_MIO_22_PULLUP': '<Select>', 'PCW_MIO_22_SLEW': '<Select>', 'PCW_MIO_23_DIRECTION': '<Select>', 'PCW_MIO_23_IOTYPE': '<Select>', 'PCW_MIO_23_PULLUP': '<Select>', 'PCW_MIO_23_SLEW': '<Select>', 'PCW_MIO_24_DIRECTION': '<Select>', 'PCW_MIO_24_IOTYPE': '<Select>', 'PCW_MIO_24_PULLUP': '<Select>', 'PCW_MIO_24_SLEW': '<Select>', 'PCW_MIO_25_DIRECTION': '<Select>', 'PCW_MIO_25_IOTYPE': '<Select>', 'PCW_MIO_25_PULLUP': '<Select>', 'PCW_MIO_25_SLEW': '<Select>', 'PCW_MIO_26_DIRECTION': '<Select>', 'PCW_MIO_26_IOTYPE': '<Select>', 'PCW_MIO_26_PULLUP': '<Select>', 'PCW_MIO_26_SLEW': '<Select>', 'PCW_MIO_27_DIRECTION': '<Select>', 'PCW_MIO_27_IOTYPE': '<Select>', 'PCW_MIO_27_PULLUP': '<Select>', 'PCW_MIO_27_SLEW': '<Select>', 'PCW_MIO_28_DIRECTION': '<Select>', 'PCW_MIO_28_IOTYPE': '<Select>', 'PCW_MIO_28_PULLUP': '<Select>', 'PCW_MIO_28_SLEW': '<Select>', 'PCW_MIO_29_DIRECTION': '<Select>', 'PCW_MIO_29_IOTYPE': '<Select>', 'PCW_MIO_29_PULLUP': '<Select>', 'PCW_MIO_29_SLEW': '<Select>', 'PCW_MIO_2_DIRECTION': '<Select>', 'PCW_MIO_2_IOTYPE': '<Select>', 'PCW_MIO_2_PULLUP': '<Select>', 'PCW_MIO_2_SLEW': '<Select>', 'PCW_MIO_30_DIRECTION': '<Select>', 'PCW_MIO_30_IOTYPE': '<Select>', 'PCW_MIO_30_PULLUP': '<Select>', 'PCW_MIO_30_SLEW': '<Select>', 'PCW_MIO_31_DIRECTION': '<Select>', 'PCW_MIO_31_IOTYPE': '<Select>', 'PCW_MIO_31_PULLUP': '<Select>', 'PCW_MIO_31_SLEW': '<Select>', 'PCW_MIO_32_DIRECTION': '<Select>', 'PCW_MIO_32_IOTYPE': '<Select>', 'PCW_MIO_32_PULLUP': '<Select>', 'PCW_MIO_32_SLEW': '<Select>', 'PCW_MIO_33_DIRECTION': '<Select>', 'PCW_MIO_33_IOTYPE': '<Select>', 'PCW_MIO_33_PULLUP': '<Select>', 'PCW_MIO_33_SLEW': '<Select>', 'PCW_MIO_34_DIRECTION': '<Select>', 'PCW_MIO_34_IOTYPE': '<Select>', 'PCW_MIO_34_PULLUP': '<Select>', 'PCW_MIO_34_SLEW': '<Select>', 'PCW_MIO_35_DIRECTION': '<Select>', 'PCW_MIO_35_IOTYPE': '<Select>', 'PCW_MIO_35_PULLUP': '<Select>', 'PCW_MIO_35_SLEW': '<Select>', 'PCW_MIO_36_DIRECTION': '<Select>', 'PCW_MIO_36_IOTYPE': '<Select>', 'PCW_MIO_36_PULLUP': '<Select>', 'PCW_MIO_36_SLEW': '<Select>', 'PCW_MIO_37_DIRECTION': '<Select>', 'PCW_MIO_37_IOTYPE': '<Select>', 'PCW_MIO_37_PULLUP': '<Select>', 'PCW_MIO_37_SLEW': '<Select>', 'PCW_MIO_38_DIRECTION': '<Select>', 'PCW_MIO_38_IOTYPE': '<Select>', 'PCW_MIO_38_PULLUP': '<Select>', 'PCW_MIO_38_SLEW': '<Select>', 'PCW_MIO_39_DIRECTION': '<Select>', 'PCW_MIO_39_IOTYPE': '<Select>', 'PCW_MIO_39_PULLUP': '<Select>', 'PCW_MIO_39_SLEW': '<Select>', 'PCW_MIO_3_DIRECTION': '<Select>', 'PCW_MIO_3_IOTYPE': '<Select>', 'PCW_MIO_3_PULLUP': '<Select>', 'PCW_MIO_3_SLEW': '<Select>', 'PCW_MIO_40_DIRECTION': '<Select>', 'PCW_MIO_40_IOTYPE': '<Select>', 'PCW_MIO_40_PULLUP': '<Select>', 'PCW_MIO_40_SLEW': '<Select>', 'PCW_MIO_41_DIRECTION': '<Select>', 'PCW_MIO_41_IOTYPE': '<Select>', 'PCW_MIO_41_PULLUP': '<Select>', 'PCW_MIO_41_SLEW': '<Select>', 'PCW_MIO_42_DIRECTION': '<Select>', 'PCW_MIO_42_IOTYPE': '<Select>', 'PCW_MIO_42_PULLUP': '<Select>', 'PCW_MIO_42_SLEW': '<Select>', 'PCW_MIO_43_DIRECTION': '<Select>', 'PCW_MIO_43_IOTYPE': '<Select>', 'PCW_MIO_43_PULLUP': '<Select>', 'PCW_MIO_43_SLEW': '<Select>', 'PCW_MIO_44_DIRECTION': '<Select>', 'PCW_MIO_44_IOTYPE': '<Select>', 'PCW_MIO_44_PULLUP': '<Select>', 'PCW_MIO_44_SLEW': '<Select>', 'PCW_MIO_45_DIRECTION': '<Select>', 'PCW_MIO_45_IOTYPE': '<Select>', 'PCW_MIO_45_PULLUP': '<Select>', 'PCW_MIO_45_SLEW': '<Select>', 'PCW_MIO_46_DIRECTION': '<Select>', 'PCW_MIO_46_IOTYPE': '<Select>', 'PCW_MIO_46_PULLUP': '<Select>', 'PCW_MIO_46_SLEW': '<Select>', 'PCW_MIO_47_DIRECTION': '<Select>', 'PCW_MIO_47_IOTYPE': '<Select>', 'PCW_MIO_47_PULLUP': '<Select>', 'PCW_MIO_47_SLEW': '<Select>', 'PCW_MIO_48_DIRECTION': '<Select>', 'PCW_MIO_48_IOTYPE': '<Select>', 'PCW_MIO_48_PULLUP': '<Select>', 'PCW_MIO_48_SLEW': '<Select>', 'PCW_MIO_49_DIRECTION': '<Select>', 'PCW_MIO_49_IOTYPE': '<Select>', 'PCW_MIO_49_PULLUP': '<Select>', 'PCW_MIO_49_SLEW': '<Select>', 'PCW_MIO_4_DIRECTION': '<Select>', 'PCW_MIO_4_IOTYPE': '<Select>', 'PCW_MIO_4_PULLUP': '<Select>', 'PCW_MIO_4_SLEW': '<Select>', 'PCW_MIO_50_DIRECTION': '<Select>', 'PCW_MIO_50_IOTYPE': '<Select>', 'PCW_MIO_50_PULLUP': '<Select>', 'PCW_MIO_50_SLEW': '<Select>', 'PCW_MIO_51_DIRECTION': '<Select>', 'PCW_MIO_51_IOTYPE': '<Select>', 'PCW_MIO_51_PULLUP': '<Select>', 'PCW_MIO_51_SLEW': '<Select>', 'PCW_MIO_52_DIRECTION': '<Select>', 'PCW_MIO_52_IOTYPE': '<Select>', 'PCW_MIO_52_PULLUP': '<Select>', 'PCW_MIO_52_SLEW': '<Select>', 'PCW_MIO_53_DIRECTION': '<Select>', 'PCW_MIO_53_IOTYPE': '<Select>', 'PCW_MIO_53_PULLUP': '<Select>', 'PCW_MIO_53_SLEW': '<Select>', 'PCW_MIO_5_DIRECTION': '<Select>', 'PCW_MIO_5_IOTYPE': '<Select>', 'PCW_MIO_5_PULLUP': '<Select>', 'PCW_MIO_5_SLEW': '<Select>', 'PCW_MIO_6_DIRECTION': '<Select>', 'PCW_MIO_6_IOTYPE': '<Select>', 'PCW_MIO_6_PULLUP': '<Select>', 'PCW_MIO_6_SLEW': '<Select>', 'PCW_MIO_7_DIRECTION': '<Select>', 'PCW_MIO_7_IOTYPE': '<Select>', 'PCW_MIO_7_PULLUP': '<Select>', 'PCW_MIO_7_SLEW': '<Select>', 'PCW_MIO_8_DIRECTION': '<Select>', 'PCW_MIO_8_IOTYPE': '<Select>', 'PCW_MIO_8_PULLUP': '<Select>', 'PCW_MIO_8_SLEW': '<Select>', 'PCW_MIO_9_DIRECTION': '<Select>', 'PCW_MIO_9_IOTYPE': '<Select>', 'PCW_MIO_9_PULLUP': '<Select>', 'PCW_MIO_9_SLEW': '<Select>', 'PCW_MIO_PRIMITIVE': '54', 'PCW_MIO_TREE_PERIPHERALS': 'unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned', 'PCW_MIO_TREE_SIGNALS': 'unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned', 'PCW_M_AXI_GP0_ENABLE_STATIC_REMAP': '0', 'PCW_M_AXI_GP0_FREQMHZ': '50', 'PCW_M_AXI_GP0_ID_WIDTH': '12', 'PCW_M_AXI_GP0_SUPPORT_NARROW_BURST': '0', 'PCW_M_AXI_GP0_THREAD_ID_WIDTH': '12', 'PCW_M_AXI_GP1_ENABLE_STATIC_REMAP': '0', 'PCW_M_AXI_GP1_FREQMHZ': '10', 'PCW_M_AXI_GP1_ID_WIDTH': '12', 'PCW_M_AXI_GP1_SUPPORT_NARROW_BURST': '0', 'PCW_M_AXI_GP1_THREAD_ID_WIDTH': '12', 'PCW_NAND_CYCLES_T_AR': '1', 'PCW_NAND_CYCLES_T_CLR': '1', 'PCW_NAND_CYCLES_T_RC': '11', 'PCW_NAND_CYCLES_T_REA': '1', 'PCW_NAND_CYCLES_T_RR': '1', 'PCW_NAND_CYCLES_T_WC': '11', 'PCW_NAND_CYCLES_T_WP': '1', 'PCW_NAND_GRP_D8_ENABLE': '0', 'PCW_NAND_GRP_D8_IO': '<Select>', 'PCW_NAND_NAND_IO': '<Select>', 'PCW_NAND_PERIPHERAL_ENABLE': '0', 'PCW_NOR_CS0_T_CEOE': '1', 'PCW_NOR_CS0_T_PC': '1', 'PCW_NOR_CS0_T_RC': '11', 'PCW_NOR_CS0_T_TR': '1', 'PCW_NOR_CS0_T_WC': '11', 'PCW_NOR_CS0_T_WP': '1', 'PCW_NOR_CS0_WE_TIME': '0', 'PCW_NOR_CS1_T_CEOE': '1', 'PCW_NOR_CS1_T_PC': '1', 'PCW_NOR_CS1_T_RC': '11', 'PCW_NOR_CS1_T_TR': '1', 'PCW_NOR_CS1_T_WC': '11', 'PCW_NOR_CS1_T_WP': '1', 'PCW_NOR_CS1_WE_TIME': '0', 'PCW_NOR_GRP_A25_ENABLE': '0', 'PCW_NOR_GRP_A25_IO': '<Select>', 'PCW_NOR_GRP_CS0_ENABLE': '0', 'PCW_NOR_GRP_CS0_IO': '<Select>', 'PCW_NOR_GRP_CS1_ENABLE': '0', 'PCW_NOR_GRP_CS1_IO': '<Select>', 'PCW_NOR_GRP_SRAM_CS0_ENABLE': '0', 'PCW_NOR_GRP_SRAM_CS0_IO': '<Select>', 'PCW_NOR_GRP_SRAM_CS1_ENABLE': '0', 'PCW_NOR_GRP_SRAM_CS1_IO': '<Select>', 'PCW_NOR_GRP_SRAM_INT_ENABLE': '0', 'PCW_NOR_GRP_SRAM_INT_IO': '<Select>', 'PCW_NOR_NOR_IO': '<Select>', 'PCW_NOR_PERIPHERAL_ENABLE': '0', 'PCW_NOR_SRAM_CS0_T_CEOE': '1', 'PCW_NOR_SRAM_CS0_T_PC': '1', 'PCW_NOR_SRAM_CS0_T_RC': '11', 'PCW_NOR_SRAM_CS0_T_TR': '1', 'PCW_NOR_SRAM_CS0_T_WC': '11', 'PCW_NOR_SRAM_CS0_T_WP': '1', 'PCW_NOR_SRAM_CS0_WE_TIME': '0', 'PCW_NOR_SRAM_CS1_T_CEOE': '1', 'PCW_NOR_SRAM_CS1_T_PC': '1', 'PCW_NOR_SRAM_CS1_T_RC': '11', 'PCW_NOR_SRAM_CS1_T_TR': '1', 'PCW_NOR_SRAM_CS1_T_WC': '11', 'PCW_NOR_SRAM_CS1_T_WP': '1', 'PCW_NOR_SRAM_CS1_WE_TIME': '0', 'PCW_NUM_F2P_INTR_INPUTS': '1', 'PCW_OVERRIDE_BASIC_CLOCK': '0', 'PCW_P2F_CAN0_INTR': '0', 'PCW_P2F_CAN1_INTR': '0', 'PCW_P2F_CTI_INTR': '0', 'PCW_P2F_DMAC0_INTR': '0', 'PCW_P2F_DMAC1_INTR': '0', 'PCW_P2F_DMAC2_INTR': '0', 'PCW_P2F_DMAC3_INTR': '0', 'PCW_P2F_DMAC4_INTR': '0', 'PCW_P2F_DMAC5_INTR': '0', 'PCW_P2F_DMAC6_INTR': '0', 'PCW_P2F_DMAC7_INTR': '0', 'PCW_P2F_DMAC_ABORT_INTR': '0', 'PCW_P2F_ENET0_INTR': '0', 'PCW_P2F_ENET1_INTR': '0', 'PCW_P2F_GPIO_INTR': '0', 'PCW_P2F_I2C0_INTR': '0', 'PCW_P2F_I2C1_INTR': '0', 'PCW_P2F_QSPI_INTR': '0', 'PCW_P2F_SDIO0_INTR': '0', 'PCW_P2F_SDIO1_INTR': '0', 'PCW_P2F_SMC_INTR': '0', 'PCW_P2F_SPI0_INTR': '0', 'PCW_P2F_SPI1_INTR': '0', 'PCW_P2F_UART0_INTR': '0', 'PCW_P2F_UART1_INTR': '0', 'PCW_P2F_USB0_INTR': '0', 'PCW_P2F_USB1_INTR': '0', 'PCW_PACKAGE_DDR_BOARD_DELAY0': '0.089', 'PCW_PACKAGE_DDR_BOARD_DELAY1': '0.075', 'PCW_PACKAGE_DDR_BOARD_DELAY2': '0.085', 'PCW_PACKAGE_DDR_BOARD_DELAY3': '0.092', 'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0': '-0.025', 'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1': '0.014', 'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2': '-0.009', 'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3': '-0.033', 'PCW_PACKAGE_NAME': 'clg400', 'PCW_PCAP_PERIPHERAL_CLKSRC': 'IO PLL', 'PCW_PCAP_PERIPHERAL_DIVISOR0': '8', 'PCW_PCAP_PERIPHERAL_FREQMHZ': '200', 'PCW_PERIPHERAL_BOARD_PRESET': 'None', 'PCW_PJTAG_PERIPHERAL_ENABLE': '0', 'PCW_PJTAG_PJTAG_IO': '<Select>', 'PCW_PLL_BYPASSMODE_ENABLE': '0', 'PCW_PRESET_BANK0_VOLTAGE': 'LVCMOS 3.3V', 'PCW_PRESET_BANK1_VOLTAGE': 'LVCMOS 3.3V', 'PCW_PS7_SI_REV': 'PRODUCTION', 'PCW_QSPI_GRP_FBCLK_ENABLE': '0', 'PCW_QSPI_GRP_FBCLK_IO': '<Select>', 'PCW_QSPI_GRP_IO1_ENABLE': '0', 'PCW_QSPI_GRP_IO1_IO': '<Select>', 'PCW_QSPI_GRP_SINGLE_SS_ENABLE': '0', 'PCW_QSPI_GRP_SINGLE_SS_IO': '<Select>', 'PCW_QSPI_GRP_SS1_ENABLE': '0', 'PCW_QSPI_GRP_SS1_IO': '<Select>', 'PCW_QSPI_INTERNAL_HIGHADDRESS': '0xFCFFFFFF', 'PCW_QSPI_PERIPHERAL_CLKSRC': 'IO PLL', 'PCW_QSPI_PERIPHERAL_DIVISOR0': '1', 'PCW_QSPI_PERIPHERAL_ENABLE': '0', 'PCW_QSPI_PERIPHERAL_FREQMHZ': '200', 'PCW_QSPI_QSPI_IO': '<Select>', 'PCW_SD0_GRP_CD_ENABLE': '0', 'PCW_SD0_GRP_CD_IO': '<Select>', 'PCW_SD0_GRP_POW_ENABLE': '0', 'PCW_SD0_GRP_POW_IO': '<Select>', 'PCW_SD0_GRP_WP_ENABLE': '0', 'PCW_SD0_GRP_WP_IO': '<Select>', 'PCW_SD0_PERIPHERAL_ENABLE': '0', 'PCW_SD0_SD0_IO': '<Select>', 'PCW_SD1_GRP_CD_ENABLE': '0', 'PCW_SD1_GRP_CD_IO': '<Select>', 'PCW_SD1_GRP_POW_ENABLE': '0', 'PCW_SD1_GRP_POW_IO': '<Select>', 'PCW_SD1_GRP_WP_ENABLE': '0', 'PCW_SD1_GRP_WP_IO': '<Select>', 'PCW_SD1_PERIPHERAL_ENABLE': '0', 'PCW_SD1_SD1_IO': '<Select>', 'PCW_SDIO0_BASEADDR': '0xE0100000', 'PCW_SDIO0_HIGHADDR': '0xE0100FFF', 'PCW_SDIO1_BASEADDR': '0xE0101000', 'PCW_SDIO1_HIGHADDR': '0xE0101FFF', 'PCW_SDIO_PERIPHERAL_CLKSRC': 'IO PLL', 'PCW_SDIO_PERIPHERAL_DIVISOR0': '1', 'PCW_SDIO_PERIPHERAL_FREQMHZ': '100', 'PCW_SDIO_PERIPHERAL_VALID': '0', 'PCW_SINGLE_QSPI_DATA_MODE': '<Select>', 'PCW_SMC_CYCLE_T0': 'NA', 'PCW_SMC_CYCLE_T1': 'NA', 'PCW_SMC_CYCLE_T2': 'NA', 'PCW_SMC_CYCLE_T3': 'NA', 'PCW_SMC_CYCLE_T4': 'NA', 'PCW_SMC_CYCLE_T5': 'NA', 'PCW_SMC_CYCLE_T6': 'NA', 'PCW_SMC_PERIPHERAL_CLKSRC': 'IO PLL', 'PCW_SMC_PERIPHERAL_DIVISOR0': '1', 'PCW_SMC_PERIPHERAL_FREQMHZ': '100', 'PCW_SMC_PERIPHERAL_VALID': '0', 'PCW_SPI0_BASEADDR': '0xE0006000', 'PCW_SPI0_GRP_SS0_ENABLE': '0', 'PCW_SPI0_GRP_SS0_IO': '<Select>', 'PCW_SPI0_GRP_SS1_ENABLE': '0', 'PCW_SPI0_GRP_SS1_IO': '<Select>', 'PCW_SPI0_GRP_SS2_ENABLE': '0', 'PCW_SPI0_GRP_SS2_IO': '<Select>', 'PCW_SPI0_HIGHADDR': '0xE0006FFF', 'PCW_SPI0_PERIPHERAL_ENABLE': '0', 'PCW_SPI0_SPI0_IO': '<Select>', 'PCW_SPI1_BASEADDR': '0xE0007000', 'PCW_SPI1_GRP_SS0_ENABLE': '0', 'PCW_SPI1_GRP_SS0_IO': '<Select>', 'PCW_SPI1_GRP_SS1_ENABLE': '0', 'PCW_SPI1_GRP_SS1_IO': '<Select>', 'PCW_SPI1_GRP_SS2_ENABLE': '0', 'PCW_SPI1_GRP_SS2_IO': '<Select>', 'PCW_SPI1_HIGHADDR': '0xE0007FFF', 'PCW_SPI1_PERIPHERAL_ENABLE': '0', 'PCW_SPI1_SPI1_IO': '<Select>', 'PCW_SPI_PERIPHERAL_CLKSRC': 'IO PLL', 'PCW_SPI_PERIPHERAL_DIVISOR0': '1', 'PCW_SPI_PERIPHERAL_FREQMHZ': '166.666666', 'PCW_SPI_PERIPHERAL_VALID': '0', 'PCW_S_AXI_ACP_ARUSER_VAL': '31', 'PCW_S_AXI_ACP_AWUSER_VAL': '31', 'PCW_S_AXI_ACP_FREQMHZ': '10', 'PCW_S_AXI_ACP_ID_WIDTH': '3', 'PCW_S_AXI_GP0_FREQMHZ': '10', 'PCW_S_AXI_GP0_ID_WIDTH': '6', 'PCW_S_AXI_GP1_FREQMHZ': '10', 'PCW_S_AXI_GP1_ID_WIDTH': '6', 'PCW_S_AXI_HP0_DATA_WIDTH': '64', 'PCW_S_AXI_HP0_FREQMHZ': '50', 'PCW_S_AXI_HP0_ID_WIDTH': '6', 'PCW_S_AXI_HP1_DATA_WIDTH': '64', 'PCW_S_AXI_HP1_FREQMHZ': '10', 'PCW_S_AXI_HP1_ID_WIDTH': '6', 'PCW_S_AXI_HP2_DATA_WIDTH': '64', 'PCW_S_AXI_HP2_FREQMHZ': '10', 'PCW_S_AXI_HP2_ID_WIDTH': '6', 'PCW_S_AXI_HP3_DATA_WIDTH': '64', 'PCW_S_AXI_HP3_FREQMHZ': '10', 'PCW_S_AXI_HP3_ID_WIDTH': '6', 'PCW_TPIU_PERIPHERAL_CLKSRC': 'External', 'PCW_TPIU_PERIPHERAL_DIVISOR0': '1', 'PCW_TPIU_PERIPHERAL_FREQMHZ': '200', 'PCW_TRACE_BUFFER_CLOCK_DELAY': '12', 'PCW_TRACE_BUFFER_FIFO_SIZE': '128', 'PCW_TRACE_GRP_16BIT_ENABLE': '0', 'PCW_TRACE_GRP_16BIT_IO': '<Select>', 'PCW_TRACE_GRP_2BIT_ENABLE': '0', 'PCW_TRACE_GRP_2BIT_IO': '<Select>', 'PCW_TRACE_GRP_32BIT_ENABLE': '0', 'PCW_TRACE_GRP_32BIT_IO': '<Select>', 'PCW_TRACE_GRP_4BIT_ENABLE': '0', 'PCW_TRACE_GRP_4BIT_IO': '<Select>', 'PCW_TRACE_GRP_8BIT_ENABLE': '0', 'PCW_TRACE_GRP_8BIT_IO': '<Select>', 'PCW_TRACE_INTERNAL_WIDTH': '2', 'PCW_TRACE_PERIPHERAL_ENABLE': '0', 'PCW_TRACE_PIPELINE_WIDTH': '8', 'PCW_TRACE_TRACE_IO': '<Select>', 'PCW_TTC0_BASEADDR': '0xE0104000', 'PCW_TTC0_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X', 'PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0': '1', 'PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ': '133.333333', 'PCW_TTC0_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X', 'PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0': '1', 'PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ': '133.333333', 'PCW_TTC0_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X', 'PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0': '1', 'PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ': '133.333333', 'PCW_TTC0_HIGHADDR': '0xE0104fff', 'PCW_TTC0_PERIPHERAL_ENABLE': '0', 'PCW_TTC0_TTC0_IO': '<Select>', 'PCW_TTC1_BASEADDR': '0xE0105000', 'PCW_TTC1_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X', 'PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0': '1', 'PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ': '133.333333', 'PCW_TTC1_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X', 'PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0': '1', 'PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ': '133.333333', 'PCW_TTC1_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X', 'PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0': '1', 'PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ': '133.333333', 'PCW_TTC1_HIGHADDR': '0xE0105fff', 'PCW_TTC1_PERIPHERAL_ENABLE': '0', 'PCW_TTC1_TTC1_IO': '<Select>', 'PCW_TTC_PERIPHERAL_FREQMHZ': '50', 'PCW_UART0_BASEADDR': '0xE0000000', 'PCW_UART0_BAUD_RATE': '115200', 'PCW_UART0_GRP_FULL_ENABLE': '0', 'PCW_UART0_GRP_FULL_IO': '<Select>', 'PCW_UART0_HIGHADDR': '0xE0000FFF', 'PCW_UART0_PERIPHERAL_ENABLE': '0', 'PCW_UART0_UART0_IO': '<Select>', 'PCW_UART1_BASEADDR': '0xE0001000', 'PCW_UART1_BAUD_RATE': '115200', 'PCW_UART1_GRP_FULL_ENABLE': '0', 'PCW_UART1_GRP_FULL_IO': '<Select>', 'PCW_UART1_HIGHADDR': '0xE0001FFF', 'PCW_UART1_PERIPHERAL_ENABLE': '0', 'PCW_UART1_UART1_IO': '<Select>', 'PCW_UART_PERIPHERAL_CLKSRC': 'IO PLL', 'PCW_UART_PERIPHERAL_DIVISOR0': '1', 'PCW_UART_PERIPHERAL_FREQMHZ': '100', 'PCW_UART_PERIPHERAL_VALID': '0', 'PCW_UIPARAM_ACT_DDR_FREQ_MHZ': '533.333374', 'PCW_UIPARAM_DDR_ADV_ENABLE': '0', 'PCW_UIPARAM_DDR_AL': '0', 'PCW_UIPARAM_DDR_BANK_ADDR_COUNT': '3', 'PCW_UIPARAM_DDR_BL': '8', 'PCW_UIPARAM_DDR_BOARD_DELAY0': '0.25', 'PCW_UIPARAM_DDR_BOARD_DELAY1': '0.25', 'PCW_UIPARAM_DDR_BOARD_DELAY2': '0.25', 'PCW_UIPARAM_DDR_BOARD_DELAY3': '0.25', 'PCW_UIPARAM_DDR_BUS_WIDTH': '32 Bit', 'PCW_UIPARAM_DDR_CL': '7', 'PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM': '0', 'PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH': '80.4535', 'PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY': '160', 'PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM': '0', 'PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH': '80.4535', 'PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY': '160', 'PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM': '0', 'PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH': '80.4535', 'PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY': '160', 'PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM': '0', 'PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH': '80.4535', 'PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY': '160', 'PCW_UIPARAM_DDR_CLOCK_STOP_EN': '0', 'PCW_UIPARAM_DDR_COL_ADDR_COUNT': '10', 'PCW_UIPARAM_DDR_CWL': '6', 'PCW_UIPARAM_DDR_DEVICE_CAPACITY': '1024 MBits', 'PCW_UIPARAM_DDR_DQS_0_LENGTH_MM': '0', 'PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH': '105.056', 'PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY': '160', 'PCW_UIPARAM_DDR_DQS_1_LENGTH_MM': '0', 'PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH': '66.904', 'PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY': '160', 'PCW_UIPARAM_DDR_DQS_2_LENGTH_MM': '0', 'PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH': '89.1715', 'PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY': '160', 'PCW_UIPARAM_DDR_DQS_3_LENGTH_MM': '0', 'PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH': '113.63', 'PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY': '160', 'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0': '0.0', 'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1': '0.0', 'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2': '0.0', 'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3': '0.0', 'PCW_UIPARAM_DDR_DQ_0_LENGTH_MM': '0', 'PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH': '98.503', 'PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY': '160', 'PCW_UIPARAM_DDR_DQ_1_LENGTH_MM': '0', 'PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH': '68.5855', 'PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY': '160', 'PCW_UIPARAM_DDR_DQ_2_LENGTH_MM': '0', 'PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH': '90.295', 'PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY': '160', 'PCW_UIPARAM_DDR_DQ_3_LENGTH_MM': '0', 'PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH': '103.977', 'PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY': '160', 'PCW_UIPARAM_DDR_DRAM_WIDTH': '8 Bits', 'PCW_UIPARAM_DDR_ECC': 'Disabled', 'PCW_UIPARAM_DDR_ENABLE': '1', 'PCW_UIPARAM_DDR_FREQ_MHZ': '533.333333', 'PCW_UIPARAM_DDR_HIGH_TEMP': 'Normal (0-85)', 'PCW_UIPARAM_DDR_MEMORY_TYPE': 'DDR 3', 'PCW_UIPARAM_DDR_PARTNO': 'MT41J128M8 JP-125', 'PCW_UIPARAM_DDR_ROW_ADDR_COUNT': '14', 'PCW_UIPARAM_DDR_SPEED_BIN': 'DDR3_1066F', 'PCW_UIPARAM_DDR_TRAIN_DATA_EYE': '1', 'PCW_UIPARAM_DDR_TRAIN_READ_GATE': '1', 'PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL': '1', 'PCW_UIPARAM_DDR_T_FAW': '30.0', 'PCW_UIPARAM_DDR_T_RAS_MIN': '35.0', 'PCW_UIPARAM_DDR_T_RC': '48.75', 'PCW_UIPARAM_DDR_T_RCD': '7', 'PCW_UIPARAM_DDR_T_RP': '7', 'PCW_UIPARAM_DDR_USE_INTERNAL_VREF': '0', 'PCW_UIPARAM_GENERATE_SUMMARY': 'NA', 'PCW_USB0_BASEADDR': '0xE0102000', 'PCW_USB0_HIGHADDR': '0xE0102fff', 'PCW_USB0_PERIPHERAL_ENABLE': '0', 'PCW_USB0_PERIPHERAL_FREQMHZ': '60', 'PCW_USB0_RESET_ENABLE': '0', 'PCW_USB0_RESET_IO': '<Select>', 'PCW_USB0_USB0_IO': '<Select>', 'PCW_USB1_BASEADDR': '0xE0103000', 'PCW_USB1_HIGHADDR': '0xE0103fff', 'PCW_USB1_PERIPHERAL_ENABLE': '0', 'PCW_USB1_PERIPHERAL_FREQMHZ': '60', 'PCW_USB1_RESET_ENABLE': '0', 'PCW_USB1_RESET_IO': '<Select>', 'PCW_USB1_USB1_IO': '<Select>', 'PCW_USB_RESET_ENABLE': '0', 'PCW_USB_RESET_POLARITY': 'Active Low', 'PCW_USB_RESET_SELECT': '<Select>', 'PCW_USE_AXI_FABRIC_IDLE': '0', 'PCW_USE_AXI_NONSECURE': '0', 'PCW_USE_CORESIGHT': '0', 'PCW_USE_CROSS_TRIGGER': '0', 'PCW_USE_CR_FABRIC': '1', 'PCW_USE_DDR_BYPASS': '0', 'PCW_USE_DEBUG': '0', 'PCW_USE_DEFAULT_ACP_USER_VAL': '0', 'PCW_USE_DMA0': '0', 'PCW_USE_DMA1': '0', 'PCW_USE_DMA2': '0', 'PCW_USE_DMA3': '0', 'PCW_USE_EXPANDED_IOP': '0', 'PCW_USE_EXPANDED_PS_SLCR_REGISTERS': '0', 'PCW_USE_FABRIC_INTERRUPT': '0', 'PCW_USE_HIGH_OCM': '0', 'PCW_USE_M_AXI_GP0': '1', 'PCW_USE_M_AXI_GP1': '0', 'PCW_USE_PROC_EVENT_BUS': '0', 'PCW_USE_PS_SLCR_REGISTERS': '0', 'PCW_USE_S_AXI_ACP': '0', 'PCW_USE_S_AXI_GP0': '0', 'PCW_USE_S_AXI_GP1': '0', 'PCW_USE_S_AXI_HP0': '1', 'PCW_USE_S_AXI_HP1': '0', 'PCW_USE_S_AXI_HP2': '0', 'PCW_USE_S_AXI_HP3': '0', 'PCW_USE_TRACE': '0', 'PCW_USE_TRACE_DATA_EDGE_DETECTOR': '0', 'PCW_VALUE_SILVERSION': '3', 'PCW_WDT_PERIPHERAL_CLKSRC': 'CPU_1X', 'PCW_WDT_PERIPHERAL_DIVISOR0': '1', 'PCW_WDT_PERIPHERAL_ENABLE': '0', 'PCW_WDT_PERIPHERAL_FREQMHZ': '133.333333', 'PCW_WDT_WDT_IO': '<Select>', 'preset': 'None', 'EDK_IPTYPE': 'PERIPHERAL', 'C_BASEADDR': '0x00000000', 'C_HIGHADDR': '0x1FFFFFFF', 'AXI_ARBITRATION_SCHEME': 'TDM', 'BURST_LENGTH': '8', 'CAN_DEBUG': 'false', 'CAS_LATENCY': '11', 'CAS_WRITE_LATENCY': '11', 'CS_ENABLED': 'true', 'CUSTOM_PARTS': None, 'DATA_MASK_ENABLED': 'true', 'DATA_WIDTH': '8', 'MEMORY_PART': None, 'MEMORY_TYPE': 'COMPONENTS', 'MEM_ADDR_MAP': 'ROW_COLUMN_BANK', 'SLOT': 'Single', 'TIMEPERIOD_PS': '1250', 'ADDR_WIDTH': '32', 'ARUSER_WIDTH': '0', 'AWUSER_WIDTH': '0', 'BUSER_WIDTH': '0', 'CLK_DOMAIN': 'design_1_processing_system7_0_0_FCLK_CLK0', 'FREQ_HZ': '50000000', 'HAS_BRESP': '1', 'HAS_BURST': '1', 'HAS_CACHE': '1', 'HAS_LOCK': '1', 'HAS_PROT': '1', 'HAS_QOS': '1', 'HAS_REGION': '0', 'HAS_RRESP': '1', 'HAS_WSTRB': '1', 'ID_WIDTH': '12', 'INSERT_VIP': '0', 'MAX_BURST_LENGTH': '16', 'NUM_READ_OUTSTANDING': '8', 'NUM_READ_THREADS': '4', 'NUM_WRITE_OUTSTANDING': '8', 'NUM_WRITE_THREADS': '4', 'PHASE': '0.0', 'PROTOCOL': 'AXI3', 'READ_WRITE_MODE': 'READ_WRITE', 'RUSER_BITS_PER_BYTE': '0', 'RUSER_WIDTH': '0', 'SUPPORTS_NARROW_BURST': '0', 'WUSER_BITS_PER_BYTE': '0', 'WUSER_WIDTH': '0'}, 'driver': <class 'pynq.overlay.DefaultIP'>, 'device': <pynq.pl_server.embedded_device.EmbeddedDevice object at 0xb3851250>}}\n"
     ]
    }
   ],
   "source": [
    "from pynq import Overlay, allocate\n",
    "import numpy as np\n",
    "import time\n",
    "\n",
    "ol = Overlay(\"bnn.bit\")\n",
    "bnn_ip = ol.bnn_0\n",
    "\n",
    "print(\"Register map:\")\n",
    "print(bnn_ip.register_map)\n",
    "\n",
    "print(\"Dict:\")\n",
    "print(ol.ip_dict)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "b31f835e",
   "metadata": {},
   "outputs": [],
   "source": [
    "def binarize(x):\n",
    "    return np.where(x > 0, 1, -1).astype(np.int16)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "7e2b8ea0",
   "metadata": {},
   "outputs": [],
   "source": [
    "def predict_one(inp_vec):\n",
    "    # inp_vec:(784,)\n",
    "    # int16 {-1, +1}\n",
    "    IN_buf[:] = inp_vec\n",
    "    YS_buf[:] = 0\n",
    "\n",
    "    IN_buf.flush()\n",
    "    YS_buf.flush()\n",
    "\n",
    "    bnn_ip.write(0x10, IN_buf.physical_address)\n",
    "    bnn_ip.write(0x1c, YS_buf.physical_address)\n",
    "    bnn_ip.write(0x00, 1)\n",
    "\n",
    "    while (bnn_ip.read(0x00) & 0x2) == 0:\n",
    "        pass\n",
    "\n",
    "    YS_buf.invalidate()\n",
    "    logits = np.array(YS_buf)\n",
    "    return int(np.argmax(logits))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "3a147461",
   "metadata": {},
   "outputs": [],
   "source": [
    "def test_batch(X, y):\n",
    "    num_samples = len(y)\n",
    "    print_every=1000\n",
    "\n",
    "    correct = 0\n",
    "    t0 = time.time()\n",
    "\n",
    "    for i in range(num_samples):\n",
    "        x_raw = X[i].astype(np.int16)\n",
    "        x_bin = binarize(x_raw)\n",
    "        pred = predict_one(x_bin)\n",
    "        \n",
    "        if pred == y[i]:\n",
    "            correct += 1\n",
    "\n",
    "        if print_every and (i+1) % print_every == 0:\n",
    "            print(f\"{i+1}/{num_samples} done...\")\n",
    "\n",
    "    t1 = time.time()\n",
    "    acc = correct / num_samples\n",
    "    print(f\"\\naccuracy on {num_samples} samples: {acc:.4f}\")\n",
    "    print(f\"correct: {correct}/{num_samples}\")\n",
    "    print(f\"total time: {t1 - t0:.3f} s  (~{(t1 - t0)/num_samples*1e3:.3f} ms/sample)\")\n",
    "    return acc"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "da7b91ff",
   "metadata": {},
   "outputs": [],
   "source": [
    "mnist = np.load(\"mnist_test_data_original.npy\", allow_pickle=True)\n",
    "X = mnist.item().get(\"data\").reshape(10000, 784)\n",
    "y = mnist.item().get(\"label\")\n",
    "\n",
    "IN_buf = allocate(shape=(784,), dtype=np.int16)\n",
    "YS_buf = allocate(shape=(10,), dtype=np.int16)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "30fa3292",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "1000/10000 done...\n",
      "2000/10000 done...\n",
      "3000/10000 done...\n",
      "4000/10000 done...\n",
      "5000/10000 done...\n",
      "6000/10000 done...\n",
      "7000/10000 done...\n",
      "8000/10000 done...\n",
      "9000/10000 done...\n",
      "10000/10000 done...\n",
      "\n",
      "HW accuracy on 10000 samples: 0.8939\n",
      "Correct: 8939/10000\n",
      "Total time: 47.821 s  (~4.782 ms/sample)\n"
     ]
    }
   ],
   "source": [
    "acc = test_batch(X, y)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "1149367c",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "791a62af",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
