// Seed: 819476621
module module_0 (
    output wor  id_0,
    output tri  id_1,
    input  tri0 id_2,
    output tri0 id_3,
    input  tri0 id_4,
    input  wand id_5,
    output tri1 id_6,
    output tri0 id_7,
    input  tri0 id_8
);
  wire id_10;
  wire id_11;
  module_2 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.type_1 = 0;
endmodule
module module_1 (
    input  wand id_0,
    input  wor  id_1,
    input  tri  id_2,
    output tri0 id_3,
    input  tri  id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_0,
      id_2,
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input wor  id_0,
    input tri0 id_1
);
endmodule
