--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml debounce_test.twx debounce_test.ncd -o debounce_test.twr
debounce_test.pcf

Design file:              debounce_test.ncd
Physical constraint file: debounce_test.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 529 paths analyzed, 201 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.456ns.
--------------------------------------------------------------------------------

Paths for end point d_reg_4 (SLICE_X18Y37.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db_unit/state_reg_FSM_FFd1 (FF)
  Destination:          d_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.330ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (0.598 - 0.689)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db_unit/state_reg_FSM_FFd1 to d_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.AQ      Tcko                  0.391   db_unit/state_reg_FSM_FFd3
                                                       db_unit/state_reg_FSM_FFd1
    SLICE_X15Y24.C5      net (fanout=8)        1.166   db_unit/state_reg_FSM_FFd1
    SLICE_X15Y24.C       Tilo                  0.259   db_reg
                                                       db_tick1
    SLICE_X18Y37.CE      net (fanout=2)        1.179   db_tick
    SLICE_X18Y37.CLK     Tceck                 0.335   d_reg<7>
                                                       d_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      3.330ns (0.985ns logic, 2.345ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db_reg (FF)
  Destination:          d_reg_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.627ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.598 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db_reg to d_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.CQ      Tcko                  0.391   db_reg
                                                       db_reg
    SLICE_X15Y24.C4      net (fanout=1)        0.463   db_reg
    SLICE_X15Y24.C       Tilo                  0.259   db_reg
                                                       db_tick1
    SLICE_X18Y37.CE      net (fanout=2)        1.179   db_tick
    SLICE_X18Y37.CLK     Tceck                 0.335   d_reg<7>
                                                       d_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      2.627ns (0.985ns logic, 1.642ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point d_reg_7 (SLICE_X18Y37.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db_unit/state_reg_FSM_FFd1 (FF)
  Destination:          d_reg_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.310ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (0.598 - 0.689)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db_unit/state_reg_FSM_FFd1 to d_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.AQ      Tcko                  0.391   db_unit/state_reg_FSM_FFd3
                                                       db_unit/state_reg_FSM_FFd1
    SLICE_X15Y24.C5      net (fanout=8)        1.166   db_unit/state_reg_FSM_FFd1
    SLICE_X15Y24.C       Tilo                  0.259   db_reg
                                                       db_tick1
    SLICE_X18Y37.CE      net (fanout=2)        1.179   db_tick
    SLICE_X18Y37.CLK     Tceck                 0.315   d_reg<7>
                                                       d_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (0.965ns logic, 2.345ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db_reg (FF)
  Destination:          d_reg_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.607ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.598 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db_reg to d_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.CQ      Tcko                  0.391   db_reg
                                                       db_reg
    SLICE_X15Y24.C4      net (fanout=1)        0.463   db_reg
    SLICE_X15Y24.C       Tilo                  0.259   db_reg
                                                       db_tick1
    SLICE_X18Y37.CE      net (fanout=2)        1.179   db_tick
    SLICE_X18Y37.CLK     Tceck                 0.315   d_reg<7>
                                                       d_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      2.607ns (0.965ns logic, 1.642ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point d_reg_6 (SLICE_X18Y37.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db_unit/state_reg_FSM_FFd1 (FF)
  Destination:          d_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.309ns (Levels of Logic = 1)
  Clock Path Skew:      -0.091ns (0.598 - 0.689)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db_unit/state_reg_FSM_FFd1 to d_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.AQ      Tcko                  0.391   db_unit/state_reg_FSM_FFd3
                                                       db_unit/state_reg_FSM_FFd1
    SLICE_X15Y24.C5      net (fanout=8)        1.166   db_unit/state_reg_FSM_FFd1
    SLICE_X15Y24.C       Tilo                  0.259   db_reg
                                                       db_tick1
    SLICE_X18Y37.CE      net (fanout=2)        1.179   db_tick
    SLICE_X18Y37.CLK     Tceck                 0.314   d_reg<7>
                                                       d_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      3.309ns (0.964ns logic, 2.345ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db_reg (FF)
  Destination:          d_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.606ns (Levels of Logic = 1)
  Clock Path Skew:      -0.019ns (0.598 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db_reg to d_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.CQ      Tcko                  0.391   db_reg
                                                       db_reg
    SLICE_X15Y24.C4      net (fanout=1)        0.463   db_reg
    SLICE_X15Y24.C       Tilo                  0.259   db_reg
                                                       db_tick1
    SLICE_X18Y37.CE      net (fanout=2)        1.179   db_tick
    SLICE_X18Y37.CLK     Tceck                 0.314   d_reg<7>
                                                       d_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      2.606ns (0.964ns logic, 1.642ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point db_unit/state_reg_FSM_FFd1 (SLICE_X15Y12.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               db_unit/state_reg_FSM_FFd1 (FF)
  Destination:          db_unit/state_reg_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: db_unit/state_reg_FSM_FFd1 to db_unit/state_reg_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.AQ      Tcko                  0.198   db_unit/state_reg_FSM_FFd3
                                                       db_unit/state_reg_FSM_FFd1
    SLICE_X15Y12.A6      net (fanout=8)        0.031   db_unit/state_reg_FSM_FFd1
    SLICE_X15Y12.CLK     Tah         (-Th)    -0.215   db_unit/state_reg_FSM_FFd3
                                                       db_unit/state_reg_FSM_FFd1-In1
                                                       db_unit/state_reg_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point b_reg_7 (SLICE_X18Y35.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               b_reg_7 (FF)
  Destination:          b_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: b_reg_7 to b_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y35.DQ      Tcko                  0.200   b_reg<7>
                                                       b_reg_7
    SLICE_X18Y35.D6      net (fanout=2)        0.022   b_reg<7>
    SLICE_X18Y35.CLK     Tah         (-Th)    -0.237   b_reg<7>
                                                       b_reg<7>_rt
                                                       Mcount_b_reg_xor<7>
                                                       b_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point d_reg_7 (SLICE_X18Y37.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d_reg_7 (FF)
  Destination:          d_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d_reg_7 to d_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.DQ      Tcko                  0.200   d_reg<7>
                                                       d_reg_7
    SLICE_X18Y37.D6      net (fanout=2)        0.023   d_reg<7>
    SLICE_X18Y37.CLK     Tah         (-Th)    -0.237   d_reg<7>
                                                       d_reg<7>_rt
                                                       Mcount_d_reg_xor<7>
                                                       d_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.437ns logic, 0.023ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: db_unit/q_reg<3>/CLK
  Logical resource: db_unit/q_reg_0/CK
  Location pin: SLICE_X14Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: db_unit/q_reg<3>/CLK
  Logical resource: db_unit/q_reg_1/CK
  Location pin: SLICE_X14Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.456|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 529 paths, 0 nets, and 138 connections

Design statistics:
   Minimum period:   3.456ns{1}   (Maximum frequency: 289.352MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 04 17:06:31 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 212 MB



