onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /rmap_testbench_top/clk
add wave -noupdate /rmap_testbench_top/rst
add wave -noupdate /rmap_testbench_top/rst_n
add wave -noupdate -radix hexadecimal -childformat {{/rmap_testbench_top/s_stimuli_spw_tx_flag.ready -radix hexadecimal} {/rmap_testbench_top/s_stimuli_spw_tx_flag.error -radix hexadecimal}} -subitemconfig {/rmap_testbench_top/s_stimuli_spw_tx_flag.ready {-height 15 -radix hexadecimal} /rmap_testbench_top/s_stimuli_spw_tx_flag.error {-height 15 -radix hexadecimal}} /rmap_testbench_top/s_stimuli_spw_tx_flag
add wave -noupdate -radix hexadecimal -childformat {{/rmap_testbench_top/s_stimuli_spw_tx_control.write -radix hexadecimal} {/rmap_testbench_top/s_stimuli_spw_tx_control.flag -radix hexadecimal} {/rmap_testbench_top/s_stimuli_spw_tx_control.data -radix hexadecimal}} -expand -subitemconfig {/rmap_testbench_top/s_stimuli_spw_tx_control.write {-height 15 -radix hexadecimal} /rmap_testbench_top/s_stimuli_spw_tx_control.flag {-height 15 -radix hexadecimal} /rmap_testbench_top/s_stimuli_spw_tx_control.data {-height 15 -radix hexadecimal}} /rmap_testbench_top/s_stimuli_spw_tx_control
add wave -noupdate -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_spw_control.receiver -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_spw_control.receiver.read -radix hexadecimal}}} {/rmap_testbench_top/s_rmap_spw_control.transmitter -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_spw_control.transmitter.write -radix hexadecimal} {/rmap_testbench_top/s_rmap_spw_control.transmitter.flag -radix hexadecimal} {/rmap_testbench_top/s_rmap_spw_control.transmitter.data -radix hexadecimal}}}} -expand -subitemconfig {/rmap_testbench_top/s_rmap_spw_control.receiver {-height 15 -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_spw_control.receiver.read -radix hexadecimal}}} /rmap_testbench_top/s_rmap_spw_control.receiver.read {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_spw_control.transmitter {-height 15 -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_spw_control.transmitter.write -radix hexadecimal} {/rmap_testbench_top/s_rmap_spw_control.transmitter.flag -radix hexadecimal} {/rmap_testbench_top/s_rmap_spw_control.transmitter.data -radix hexadecimal}} -expand} /rmap_testbench_top/s_rmap_spw_control.transmitter.write {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_spw_control.transmitter.flag {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_spw_control.transmitter.data {-height 15 -radix hexadecimal}} /rmap_testbench_top/s_rmap_spw_control
add wave -noupdate -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_spw_flag.receiver -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_spw_flag.receiver.valid -radix hexadecimal} {/rmap_testbench_top/s_rmap_spw_flag.receiver.flag -radix hexadecimal} {/rmap_testbench_top/s_rmap_spw_flag.receiver.data -radix hexadecimal} {/rmap_testbench_top/s_rmap_spw_flag.receiver.error -radix hexadecimal}}} {/rmap_testbench_top/s_rmap_spw_flag.transmitter -radix hexadecimal}} -subitemconfig {/rmap_testbench_top/s_rmap_spw_flag.receiver {-height 15 -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_spw_flag.receiver.valid -radix hexadecimal} {/rmap_testbench_top/s_rmap_spw_flag.receiver.flag -radix hexadecimal} {/rmap_testbench_top/s_rmap_spw_flag.receiver.data -radix hexadecimal} {/rmap_testbench_top/s_rmap_spw_flag.receiver.error -radix hexadecimal}} -expand} /rmap_testbench_top/s_rmap_spw_flag.receiver.valid {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_spw_flag.receiver.flag {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_spw_flag.receiver.data {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_spw_flag.receiver.error {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_spw_flag.transmitter {-height 15 -radix hexadecimal}} /rmap_testbench_top/s_rmap_spw_flag
add wave -noupdate -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_mem_control.write -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_mem_control.write.write -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_control.write.data -radix hexadecimal}}} {/rmap_testbench_top/s_rmap_mem_control.read -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_mem_control.read.read -radix hexadecimal}}}} -expand -subitemconfig {/rmap_testbench_top/s_rmap_mem_control.write {-height 15 -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_mem_control.write.write -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_control.write.data -radix hexadecimal}} -expand} /rmap_testbench_top/s_rmap_mem_control.write.write {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_control.write.data {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_control.read {-height 15 -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_mem_control.read.read -radix hexadecimal}} -expand} /rmap_testbench_top/s_rmap_mem_control.read.read {-height 15 -radix hexadecimal}} /rmap_testbench_top/s_rmap_mem_control
add wave -noupdate -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_mem_flag.write -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_flag.read -radix hexadecimal}} -expand -subitemconfig {/rmap_testbench_top/s_rmap_mem_flag.write {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_flag.read {-height 15 -radix hexadecimal}} /rmap_testbench_top/s_rmap_mem_flag
add wave -noupdate -radix hexadecimal /rmap_testbench_top/s_rmap_mem_wr_byte_address
add wave -noupdate -radix hexadecimal /rmap_testbench_top/s_rmap_mem_rd_byte_address
add wave -noupdate -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_mem_config_area.ccd_seq_1_config -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_mem_config_area.ccd_seq_1_config.tri_level_clock_control -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.ccd_seq_1_config.image_clock_direction_control -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.ccd_seq_1_config.register_clock_direction_control -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.ccd_seq_1_config.image_clock_transfer_count_control -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.ccd_seq_1_config.register_clock_transfer_count_control -radix hexadecimal}}} {/rmap_testbench_top/s_rmap_mem_config_area.ccd_seq_2_config -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.digitise_control -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.ccd_port_data_transmission_selection_control -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.ccd_port_data_transmission_selection_control(1) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.ccd_port_data_transmission_selection_control(0) -radix hexadecimal}}} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(15) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(14) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(13) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(12) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(11) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(10) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(9) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(8) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(7) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(6) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(5) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(4) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(3) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(2) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(1) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(0) -radix hexadecimal}}}}} {/rmap_testbench_top/s_rmap_mem_config_area.CCD_1_windowing_1_config -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.CCD_1_windowing_2_config -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.CCD_2_windowing_1_config -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.CCD_2_windowing_2_config -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.CCD_3_windowing_1_config -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.CCD_3_windowing_2_config -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.CCD_4_windowing_1_config -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.CCD_4_windowing_2_config -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.operation_mode_config -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.sync_config -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.frame_number -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.current_mode -radix hexadecimal}} -expand -subitemconfig {/rmap_testbench_top/s_rmap_mem_config_area.ccd_seq_1_config {-height 15 -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_mem_config_area.ccd_seq_1_config.tri_level_clock_control -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.ccd_seq_1_config.image_clock_direction_control -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.ccd_seq_1_config.register_clock_direction_control -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.ccd_seq_1_config.image_clock_transfer_count_control -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.ccd_seq_1_config.register_clock_transfer_count_control -radix hexadecimal}}} /rmap_testbench_top/s_rmap_mem_config_area.ccd_seq_1_config.tri_level_clock_control {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.ccd_seq_1_config.image_clock_direction_control {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.ccd_seq_1_config.register_clock_direction_control {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.ccd_seq_1_config.image_clock_transfer_count_control {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.ccd_seq_1_config.register_clock_transfer_count_control {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.ccd_seq_2_config {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config {-height 15 -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.digitise_control -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.ccd_port_data_transmission_selection_control -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.ccd_port_data_transmission_selection_control(1) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.ccd_port_data_transmission_selection_control(0) -radix hexadecimal}}} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(15) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(14) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(13) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(12) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(11) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(10) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(9) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(8) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(7) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(6) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(5) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(4) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(3) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(2) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(1) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(0) -radix hexadecimal}}}} -expand} /rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.digitise_control {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.ccd_port_data_transmission_selection_control {-height 15 -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.ccd_port_data_transmission_selection_control(1) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.ccd_port_data_transmission_selection_control(0) -radix hexadecimal}}} /rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.ccd_port_data_transmission_selection_control(1) {-radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.ccd_port_data_transmission_selection_control(0) {-radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control {-height 15 -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(15) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(14) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(13) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(12) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(11) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(10) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(9) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(8) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(7) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(6) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(5) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(4) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(3) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(2) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(1) -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(0) -radix hexadecimal}}} /rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(15) {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(14) {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(13) {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(12) {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(11) {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(10) {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(9) {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(8) {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(7) {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(6) {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(5) {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(4) {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(3) {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(2) {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(1) {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.spw_packet_1_config.packet_size_control(0) {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.CCD_1_windowing_1_config {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.CCD_1_windowing_2_config {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.CCD_2_windowing_1_config {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.CCD_2_windowing_2_config {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.CCD_3_windowing_1_config {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.CCD_3_windowing_2_config {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.CCD_4_windowing_1_config {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.CCD_4_windowing_2_config {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.operation_mode_config {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.sync_config {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.frame_number {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_config_area.current_mode {-height 15 -radix hexadecimal}} /rmap_testbench_top/s_rmap_mem_config_area
add wave -noupdate -radix hexadecimal -childformat {{/rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd1_vod_e -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd1_vod_f -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd1_vrd_mon -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd2_vod_e -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd2_vod_f -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd2_vrd_mon -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd3_vod_e -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd3_vod_f -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd3_vrd_mon -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd4_vod_e -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd4_vod_f -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd4_vrd_mon -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_vccd -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_vrclk -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_viclk -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_vrclk_low -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_5vb_pos -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_5vb_neg -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_3_3vb_pos -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_2_5va_pos -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_3_3vd_pos -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_2_5vd_pos -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_1_5vd_pos -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_5vref -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_vccd_pos_raw -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_vclk_pos_raw -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_van1_pos_raw -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_van3_neg_raw -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_van2_pos_raw -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_vdig_fpga_raw -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_vdig_spw_raw -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_viclk_low -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_adc_temp_a_e -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_adc_temp_a_f -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd1_temp -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd2_temp -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd3_temp -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd4_temp -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.hk_wp605_spare -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_0 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_1 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_2 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_3 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_4 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_5 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_6 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_7 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_8 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_9 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_10 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_11 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_12 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_13 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_14 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_15 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.sel_hires_prt0 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.sel_hires_prt1 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.sel_hires_prt2 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.sel_hires_prt3 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.sel_hires_prt4 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.sel_hires_prt5 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.sel_hires_prt6 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.sel_hires_prt7 -radix hexadecimal} {/rmap_testbench_top/s_rmap_mem_hk_area.zero_hires_amp -radix hexadecimal}} -subitemconfig {/rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd1_vod_e {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd1_vod_f {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd1_vrd_mon {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd2_vod_e {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd2_vod_f {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd2_vrd_mon {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd3_vod_e {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd3_vod_f {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd3_vrd_mon {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd4_vod_e {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd4_vod_f {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd4_vrd_mon {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_vccd {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_vrclk {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_viclk {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_vrclk_low {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_5vb_pos {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_5vb_neg {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_3_3vb_pos {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_2_5va_pos {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_3_3vd_pos {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_2_5vd_pos {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_1_5vd_pos {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_5vref {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_vccd_pos_raw {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_vclk_pos_raw {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_van1_pos_raw {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_van3_neg_raw {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_van2_pos_raw {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_vdig_fpga_raw {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_vdig_spw_raw {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_viclk_low {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_adc_temp_a_e {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_adc_temp_a_f {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd1_temp {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd2_temp {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd3_temp {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_ccd4_temp {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.hk_wp605_spare {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_0 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_1 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_2 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_3 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_4 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_5 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_6 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_7 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_8 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_9 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_10 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_11 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_12 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_13 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_14 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.lowres_prt_a_15 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.sel_hires_prt0 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.sel_hires_prt1 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.sel_hires_prt2 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.sel_hires_prt3 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.sel_hires_prt4 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.sel_hires_prt5 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.sel_hires_prt6 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.sel_hires_prt7 {-height 15 -radix hexadecimal} /rmap_testbench_top/s_rmap_mem_hk_area.zero_hires_amp {-height 15 -radix hexadecimal}} /rmap_testbench_top/s_rmap_mem_hk_area
add wave -noupdate -radix hexadecimal /rmap_testbench_top/s_avalon_mm_readdata
add wave -noupdate /rmap_testbench_top/s_avalon_mm_waitrequest
add wave -noupdate -radix hexadecimal /rmap_testbench_top/s_avalon_mm_address
add wave -noupdate /rmap_testbench_top/s_avalon_mm_write
add wave -noupdate -radix hexadecimal /rmap_testbench_top/s_avalon_mm_writedata
add wave -noupdate /rmap_testbench_top/s_avalon_mm_read
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {45103117 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 190
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ps
update
WaveRestoreZoom {0 ps} {105 us}
