{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 18:33:42 2022 " "Info: Processing started: Wed Mar 09 18:33:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Info: Found entity 1: Register" {  } { { "Register.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wmipavr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file wmipavr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WMIPAVR " "Info: Found entity 1: WMIPAVR" {  } { { "WMIPAVR.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/WMIPAVR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register_file.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Info: Found entity 1: Register_File" {  } { { "Register_File.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Register_File.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16_1_mux.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 16_1_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16_1_MUX " "Info: Found entity 1: 16_1_MUX" {  } { { "16_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/16_1_MUX.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32_1_mux.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 32_1_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 32_1_MUX " "Info: Found entity 1: 32_1_MUX" {  } { { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wimpavr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file wimpavr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WIMPAVR " "Info: Found entity 1: WIMPAVR" {  } { { "WIMPAVR.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/WIMPAVR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Info: Found entity 1: Full_Adder" {  } { { "Full_Adder.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8_b_ripple_adder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8_b_ripple_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8_B_Ripple_Adder " "Info: Found entity 1: 8_B_Ripple_Adder" {  } { { "8_B_Ripple_Adder.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/8_B_Ripple_Adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_en.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file add_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_EN " "Info: Found entity 1: ADD_EN" {  } { { "ADD_EN.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ADD_EN.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU.bdf " "Warning: Can't analyze file -- file ALU.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "IR_decoder.bdf " "Warning: Can't analyze file -- file IR_decoder.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_en.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file logic_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_EN " "Info: Found entity 1: LOGIC_EN" {  } { { "LOGIC_EN.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/LOGIC_EN.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swap_en.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file swap_en.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SWAP_EN " "Info: Found entity 1: SWAP_EN" {  } { { "SWAP_EN.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SWAP_EN.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_encoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ir_encoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR_encoder " "Info: Found entity 1: IR_encoder" {  } { { "IR_encoder.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/IR_encoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avr_test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file avr_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AVR_TEST " "Info: Found entity 1: AVR_TEST" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC_BLOCK " "Info: Found entity 1: PC_BLOCK" {  } { { "PC_BLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/PC_BLOCK.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_load_mux.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file data_load_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_LOAD_MUX " "Info: Found entity 1: DATA_LOAD_MUX" {  } { { "DATA_LOAD_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/DATA_LOAD_MUX.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1_bit_register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 1_bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1_BIT_REGISTER " "Info: Found entity 1: 1_BIT_REGISTER" {  } { { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_TOP " "Info: Found entity 1: ALU_TOP" {  } { { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_logic.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file branch_logic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 branch_logic " "Info: Found entity 1: branch_logic" {  } { { "branch_logic.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/branch_logic.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file state_machine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 State_Machine " "Info: Found entity 1: State_Machine" {  } { { "State_Machine.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/State_Machine.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_logic.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file z_logic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Z_LOGIC " "Info: Found entity 1: Z_LOGIC" {  } { { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_logic.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file carry_logic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CARRY_LOGIC " "Info: Found entity 1: CARRY_LOGIC" {  } { { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_1_mux.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4_1_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4_1_MUX " "Info: Found entity 1: 4_1_MUX" {  } { { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_select.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file load_select.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LOAD_SELECT " "Info: Found entity 1: LOAD_SELECT" {  } { { "LOAD_SELECT.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/LOAD_SELECT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Info: Found entity 1: Control_Unit" {  } { { "Control_Unit.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Control_Unit.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "16_b_reg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 16_b_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 16_B_REG " "Info: Found entity 1: 16_B_REG" {  } { { "16_B_REG.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/16_B_REG.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Info: Found entity 1: alu_control" {  } { { "alu_control.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/alu_control.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slow_clock.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file slow_clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SLOW_CLOCK " "Info: Found entity 1: SLOW_CLOCK" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_1_mux_enable.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4_1_mux_enable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4_1_MUX_Enable " "Info: Found entity 1: 4_1_MUX_Enable" {  } { { "4_1_MUX_Enable.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX_Enable.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_sub.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file full_adder_sub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_Sub " "Info: Found entity 1: Full_Adder_Sub" {  } { { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "AVR_TEST " "Info: Elaborating entity \"AVR_TEST\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Machine State_Machine:inst15 " "Info: Elaborating entity \"State_Machine\" for hierarchy \"State_Machine:inst15\"" {  } { { "AVR_TEST.bdf" "inst15" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -1168 112 264 -1040 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLOW_CLOCK SLOW_CLOCK:inst19 " "Info: Elaborating entity \"SLOW_CLOCK\" for hierarchy \"SLOW_CLOCK:inst19\"" {  } { { "AVR_TEST.bdf" "inst19" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -872 -1112 -872 -744 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst53 " "Warning: Primitive \"TFF\" of instance \"inst53\" not used" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 704 768 520 "inst53" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "TFF inst54 " "Warning: Primitive \"TFF\" of instance \"inst54\" not used" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 888 952 520 "inst54" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst55 " "Warning: Primitive \"NOT\" of instance \"inst55\" not used" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 472 792 840 504 "inst55" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4_1_MUX SLOW_CLOCK:inst19\|4_1_MUX:inst65 " "Info: Elaborating entity \"4_1_MUX\" for hierarchy \"SLOW_CLOCK:inst19\|4_1_MUX:inst65\"" {  } { { "SLOW_CLOCK.bdf" "inst65" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 544 1400 1496 704 "inst65" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:inst13 " "Info: Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:inst13\"" {  } { { "AVR_TEST.bdf" "inst13" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -992 -200 -16 -640 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_logic Control_Unit:inst13\|branch_logic:inst " "Info: Elaborating entity \"branch_logic\" for hierarchy \"Control_Unit:inst13\|branch_logic:inst\"" {  } { { "Control_Unit.bdf" "inst" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Control_Unit.bdf" { { -32 240 440 128 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOAD_SELECT Control_Unit:inst13\|LOAD_SELECT:inst1 " "Info: Elaborating entity \"LOAD_SELECT\" for hierarchy \"Control_Unit:inst13\|LOAD_SELECT:inst1\"" {  } { { "Control_Unit.bdf" "inst1" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Control_Unit.bdf" { { 176 240 392 496 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR0 " "Warning: Pin \"IR0\" not connected" {  } { { "LOAD_SELECT.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/LOAD_SELECT.bdf" { { 96 144 312 112 "IR0" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR2 " "Warning: Pin \"IR2\" not connected" {  } { { "LOAD_SELECT.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/LOAD_SELECT.bdf" { { 128 144 312 144 "IR2" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR3 " "Warning: Pin \"IR3\" not connected" {  } { { "LOAD_SELECT.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/LOAD_SELECT.bdf" { { 144 144 312 160 "IR3" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR4 " "Warning: Pin \"IR4\" not connected" {  } { { "LOAD_SELECT.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/LOAD_SELECT.bdf" { { 160 144 312 176 "IR4" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR5 " "Warning: Pin \"IR5\" not connected" {  } { { "LOAD_SELECT.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/LOAD_SELECT.bdf" { { 176 144 312 192 "IR5" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR6 " "Warning: Pin \"IR6\" not connected" {  } { { "LOAD_SELECT.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/LOAD_SELECT.bdf" { { 192 144 312 208 "IR6" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR7 " "Warning: Pin \"IR7\" not connected" {  } { { "LOAD_SELECT.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/LOAD_SELECT.bdf" { { 208 144 312 224 "IR7" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR8 " "Warning: Pin \"IR8\" not connected" {  } { { "LOAD_SELECT.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/LOAD_SELECT.bdf" { { 224 144 312 240 "IR8" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR9 " "Warning: Pin \"IR9\" not connected" {  } { { "LOAD_SELECT.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/LOAD_SELECT.bdf" { { 240 144 312 256 "IR9" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_TOP ALU_TOP:inst30 " "Info: Elaborating entity \"ALU_TOP\" for hierarchy \"ALU_TOP:inst30\"" {  } { { "AVR_TEST.bdf" "inst30" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -704 2296 2488 -96 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z_LOGIC ALU_TOP:inst30\|Z_LOGIC:inst12 " "Info: Elaborating entity \"Z_LOGIC\" for hierarchy \"ALU_TOP:inst30\|Z_LOGIC:inst12\"" {  } { { "ALU_TOP.bdf" "inst12" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 2432 1920 2096 2688 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_B_Ripple_Adder ALU_TOP:inst30\|8_B_Ripple_Adder:inst10 " "Info: Elaborating entity \"8_B_Ripple_Adder\" for hierarchy \"ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\"" {  } { { "ALU_TOP.bdf" "inst10" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 2296 1488 1616 2648 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder_Sub ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1 " "Info: Elaborating entity \"Full_Adder_Sub\" for hierarchy \"ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\"" {  } { { "8_B_Ripple_Adder.bdf" "inst1" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/8_B_Ripple_Adder.bdf" { { -32 296 416 96 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control ALU_TOP:inst30\|alu_control:inst " "Info: Elaborating entity \"alu_control\" for hierarchy \"ALU_TOP:inst30\|alu_control:inst\"" {  } { { "ALU_TOP.bdf" "inst" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 104 864 1032 424 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR9 " "Warning: Pin \"IR9\" not connected" {  } { { "alu_control.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/alu_control.bdf" { { 328 16 184 344 "IR9" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR8 " "Warning: Pin \"IR8\" not connected" {  } { { "alu_control.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/alu_control.bdf" { { 312 16 184 328 "IR8" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR7 " "Warning: Pin \"IR7\" not connected" {  } { { "alu_control.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/alu_control.bdf" { { 296 16 184 312 "IR7" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR6 " "Warning: Pin \"IR6\" not connected" {  } { { "alu_control.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/alu_control.bdf" { { 280 16 184 296 "IR6" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR5 " "Warning: Pin \"IR5\" not connected" {  } { { "alu_control.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/alu_control.bdf" { { 264 16 184 280 "IR5" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR4 " "Warning: Pin \"IR4\" not connected" {  } { { "alu_control.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/alu_control.bdf" { { 248 16 184 264 "IR4" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "IR2 " "Warning: Pin \"IR2\" not connected" {  } { { "alu_control.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/alu_control.bdf" { { 216 16 184 232 "IR2" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWAP_EN ALU_TOP:inst30\|alu_control:inst\|SWAP_EN:inst2 " "Info: Elaborating entity \"SWAP_EN\" for hierarchy \"ALU_TOP:inst30\|alu_control:inst\|SWAP_EN:inst2\"" {  } { { "alu_control.bdf" "inst2" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/alu_control.bdf" { { 328 568 696 424 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_EN ALU_TOP:inst30\|alu_control:inst\|ADD_EN:inst " "Info: Elaborating entity \"ADD_EN\" for hierarchy \"ALU_TOP:inst30\|alu_control:inst\|ADD_EN:inst\"" {  } { { "alu_control.bdf" "inst" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/alu_control.bdf" { { 64 568 688 192 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_EN ALU_TOP:inst30\|alu_control:inst\|LOGIC_EN:inst12 " "Info: Elaborating entity \"LOGIC_EN\" for hierarchy \"ALU_TOP:inst30\|alu_control:inst\|LOGIC_EN:inst12\"" {  } { { "alu_control.bdf" "inst12" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/alu_control.bdf" { { 200 568 696 328 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CARRY_LOGIC ALU_TOP:inst30\|CARRY_LOGIC:inst14 " "Info: Elaborating entity \"CARRY_LOGIC\" for hierarchy \"ALU_TOP:inst30\|CARRY_LOGIC:inst14\"" {  } { { "ALU_TOP.bdf" "inst14" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { -120 1232 1440 136 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ext_c.bdf 1 1 " "Warning: Using design file ext_c.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ext_c " "Info: Found entity 1: ext_c" {  } { { "ext_c.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ext_c.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ext_c ALU_TOP:inst30\|CARRY_LOGIC:inst14\|ext_c:inst3 " "Info: Elaborating entity \"ext_c\" for hierarchy \"ALU_TOP:inst30\|CARRY_LOGIC:inst14\|ext_c:inst3\"" {  } { { "CARRY_LOGIC.bdf" "inst3" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 240 416 528 400 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "8_2_1_mux.bdf 1 1 " "Warning: Using design file 8_2_1_mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8_2_1_mux " "Info: Found entity 1: 8_2_1_mux" {  } { { "8_2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/8_2_1_mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_2_1_MUX ALU_TOP:inst30\|8_2_1_MUX:inst11 " "Info: Elaborating entity \"8_2_1_MUX\" for hierarchy \"ALU_TOP:inst30\|8_2_1_MUX:inst11\"" {  } { { "ALU_TOP.bdf" "inst11" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 2808 1912 2072 3160 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "2_1_mux.bdf 1 1 " "Warning: Using design file 2_1_mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2_1_mux " "Info: Found entity 1: 2_1_mux" {  } { { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2_1_MUX ALU_TOP:inst30\|8_2_1_MUX:inst11\|2_1_MUX:inst4 " "Info: Elaborating entity \"2_1_MUX\" for hierarchy \"ALU_TOP:inst30\|8_2_1_MUX:inst11\|2_1_MUX:inst4\"" {  } { { "8_2_1_mux.bdf" "inst4" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/8_2_1_mux.bdf" { { 64 336 472 192 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "logic_swap.bdf 1 1 " "Warning: Using design file logic_swap.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 logic_swap " "Info: Found entity 1: logic_swap" {  } { { "logic_swap.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/logic_swap.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_SWAP ALU_TOP:inst30\|LOGIC_SWAP:inst1 " "Info: Elaborating entity \"LOGIC_SWAP\" for hierarchy \"ALU_TOP:inst30\|LOGIC_SWAP:inst1\"" {  } { { "ALU_TOP.bdf" "inst1" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 2648 1288 1512 2808 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16_B_REG 16_B_REG:inst9 " "Info: Elaborating entity \"16_B_REG\" for hierarchy \"16_B_REG:inst9\"" {  } { { "AVR_TEST.bdf" "inst9" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -656 -616 -480 -272 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1_BIT_REGISTER 16_B_REG:inst9\|1_BIT_REGISTER:inst1 " "Info: Elaborating entity \"1_BIT_REGISTER\" for hierarchy \"16_B_REG:inst9\|1_BIT_REGISTER:inst1\"" {  } { { "16_B_REG.bdf" "inst1" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/16_B_REG.bdf" { { 72 416 536 200 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:inst12 " "Info: Elaborating entity \"Register_File\" for hierarchy \"Register_File:inst12\"" {  } { { "AVR_TEST.bdf" "inst12" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -376 1016 1208 200 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "32_1_MUX Register_File:inst12\|32_1_MUX:inst39 " "Info: Elaborating entity \"32_1_MUX\" for hierarchy \"Register_File:inst12\|32_1_MUX:inst39\"" {  } { { "Register_File.bdf" "inst39" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Register_File.bdf" { { 10728 5872 6544 10880 "inst39" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16_1_MUX Register_File:inst12\|32_1_MUX:inst39\|16_1_MUX:inst1 " "Info: Elaborating entity \"16_1_MUX\" for hierarchy \"Register_File:inst12\|32_1_MUX:inst39\|16_1_MUX:inst1\"" {  } { { "32_1_MUX.bdf" "inst1" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 488 600 752 872 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "8_1_mux.bdf 1 1 " "Warning: Using design file 8_1_mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8_1_mux " "Info: Found entity 1: 8_1_mux" {  } { { "8_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/8_1_mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_1_MUX Register_File:inst12\|32_1_MUX:inst39\|16_1_MUX:inst1\|8_1_MUX:inst1 " "Info: Elaborating entity \"8_1_MUX\" for hierarchy \"Register_File:inst12\|32_1_MUX:inst39\|16_1_MUX:inst1\|8_1_MUX:inst1\"" {  } { { "16_1_MUX.bdf" "inst1" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/16_1_MUX.bdf" { { 360 600 752 616 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register_File:inst12\|Register:inst2 " "Info: Elaborating entity \"Register\" for hierarchy \"Register_File:inst12\|Register:inst2\"" {  } { { "Register_File.bdf" "inst2" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Register_File.bdf" { { 368 880 1040 592 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "self_loop.bdf 1 1 " "Warning: Using design file self_loop.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 self_loop " "Info: Found entity 1: self_loop" {  } { { "self_loop.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/self_loop.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELF_LOOP Register_File:inst12\|Register:inst2\|SELF_LOOP:inst8 " "Info: Elaborating entity \"SELF_LOOP\" for hierarchy \"Register_File:inst12\|Register:inst2\|SELF_LOOP:inst8\"" {  } { { "Register.bdf" "inst8" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Register.bdf" { { -168 -208 -8 -72 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "5_to_32_decoder.bdf 1 1 " "Warning: Using design file 5_to_32_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 5_to_32_decoder " "Info: Found entity 1: 5_to_32_decoder" {  } { { "5_to_32_decoder.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/5_to_32_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5_TO_32_DECODER Register_File:inst12\|5_TO_32_DECODER:inst " "Info: Elaborating entity \"5_TO_32_DECODER\" for hierarchy \"Register_File:inst12\|5_TO_32_DECODER:inst\"" {  } { { "Register_File.bdf" "inst" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Register_File.bdf" { { 208 16 592 304 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "4_to_16_decoder.bdf 1 1 " "Warning: Using design file 4_to_16_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4_to_16_decoder " "Info: Found entity 1: 4_to_16_decoder" {  } { { "4_to_16_decoder.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_to_16_decoder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4_TO_16_DECODER Register_File:inst12\|5_TO_32_DECODER:inst\|4_TO_16_DECODER:inst " "Info: Elaborating entity \"4_TO_16_DECODER\" for hierarchy \"Register_File:inst12\|5_TO_32_DECODER:inst\|4_TO_16_DECODER:inst\"" {  } { { "5_to_32_decoder.bdf" "inst" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/5_to_32_decoder.bdf" { { -40 400 496 280 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "3_8_dec.bdf 1 1 " "Warning: Using design file 3_8_dec.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 3_8_dec " "Info: Found entity 1: 3_8_dec" {  } { { "3_8_dec.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/3_8_dec.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3_8_DEC Register_File:inst12\|5_TO_32_DECODER:inst\|4_TO_16_DECODER:inst\|3_8_DEC:inst " "Info: Elaborating entity \"3_8_DEC\" for hierarchy \"Register_File:inst12\|5_TO_32_DECODER:inst\|4_TO_16_DECODER:inst\|3_8_DEC:inst\"" {  } { { "4_to_16_decoder.bdf" "inst" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_to_16_decoder.bdf" { { 48 440 552 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_LOAD_MUX DATA_LOAD_MUX:inst3 " "Info: Elaborating entity \"DATA_LOAD_MUX\" for hierarchy \"DATA_LOAD_MUX:inst3\"" {  } { { "AVR_TEST.bdf" "inst3" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -224 2712 2856 384 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "8_bit_7_seg.bdf 1 1 " "Warning: Using design file 8_bit_7_seg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8_bit_7_seg " "Info: Found entity 1: 8_bit_7_seg" {  } { { "8_bit_7_seg.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/8_bit_7_seg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8_BIT_7_SEG 8_BIT_7_SEG:inst27 " "Info: Elaborating entity \"8_BIT_7_SEG\" for hierarchy \"8_BIT_7_SEG:inst27\"" {  } { { "AVR_TEST.bdf" "inst27" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { 384 3776 3888 672 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "7_segment_display.bdf 1 1 " "Warning: Using design file 7_segment_display.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 7_segment_display " "Info: Found entity 1: 7_segment_display" {  } { { "7_segment_display.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/7_segment_display.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7_SEGMENT_DISPLAY 8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst " "Info: Elaborating entity \"7_SEGMENT_DISPLAY\" for hierarchy \"8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\"" {  } { { "8_bit_7_seg.bdf" "inst" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/8_bit_7_seg.bdf" { { -32 336 432 128 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "a.bdf 1 1 " "Warning: Using design file a.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 a " "Info: Found entity 1: a" {  } { { "a.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A 8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|A:inst " "Info: Elaborating entity \"A\" for hierarchy \"8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|A:inst\"" {  } { { "7_segment_display.bdf" "inst" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/7_segment_display.bdf" { { -24 208 304 104 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "b.bdf 1 1 " "Warning: Using design file b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b " "Info: Found entity 1: b" {  } { { "b.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/b.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B 8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|B:inst1 " "Info: Elaborating entity \"B\" for hierarchy \"8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|B:inst1\"" {  } { { "7_segment_display.bdf" "inst1" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/7_segment_display.bdf" { { 32 344 440 160 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "c.bdf 1 1 " "Warning: Using design file c.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 c " "Info: Found entity 1: c" {  } { { "c.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/c.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C 8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|C:inst2 " "Info: Elaborating entity \"C\" for hierarchy \"8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|C:inst2\"" {  } { { "7_segment_display.bdf" "inst2" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/7_segment_display.bdf" { { 168 208 304 296 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "d.bdf 1 1 " "Warning: Using design file d.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d " "Info: Found entity 1: d" {  } { { "d.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/d.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D 8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|D:inst3 " "Info: Elaborating entity \"D\" for hierarchy \"8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|D:inst3\"" {  } { { "7_segment_display.bdf" "inst3" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/7_segment_display.bdf" { { 224 344 440 352 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "e.bdf 1 1 " "Warning: Using design file e.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 e " "Info: Found entity 1: e" {  } { { "e.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/e.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "E 8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|E:inst4 " "Info: Elaborating entity \"E\" for hierarchy \"8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|E:inst4\"" {  } { { "7_segment_display.bdf" "inst4" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/7_segment_display.bdf" { { 360 208 304 488 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "f.bdf 1 1 " "Warning: Using design file f.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 f " "Info: Found entity 1: f" {  } { { "f.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/f.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F 8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|F:inst5 " "Info: Elaborating entity \"F\" for hierarchy \"8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|F:inst5\"" {  } { { "7_segment_display.bdf" "inst5" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/7_segment_display.bdf" { { 416 344 440 544 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst3 " "Warning: Primitive \"NOT\" of instance \"inst3\" not used" {  } { { "f.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/f.bdf" { { 160 192 240 192 "inst3" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "g.bdf 1 1 " "Warning: Using design file g.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 g " "Info: Found entity 1: g" {  } { { "g.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/g.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "G 8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|G:inst6 " "Info: Elaborating entity \"G\" for hierarchy \"8_BIT_7_SEG:inst27\|7_SEGMENT_DISPLAY:inst\|G:inst6\"" {  } { { "7_segment_display.bdf" "inst6" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/7_segment_display.bdf" { { 552 208 304 680 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_BLOCK PC_BLOCK:inst14 " "Info: Elaborating entity \"PC_BLOCK\" for hierarchy \"PC_BLOCK:inst14\"" {  } { { "AVR_TEST.bdf" "inst14" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { 872 2232 2400 1256 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pc_alu_top_level.bdf 1 1 " "Warning: Using design file pc_alu_top_level.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pc_alu_top_level " "Info: Found entity 1: pc_alu_top_level" {  } { { "pc_alu_top_level.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/pc_alu_top_level.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_ALU_TOP_LEVEL PC_ALU_TOP_LEVEL:inst1 " "Info: Elaborating entity \"PC_ALU_TOP_LEVEL\" for hierarchy \"PC_ALU_TOP_LEVEL:inst1\"" {  } { { "AVR_TEST.bdf" "inst1" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { 872 1912 2144 1416 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "16_b_ripple_adder.bdf 1 1 " "Warning: Using design file 16_b_ripple_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 16_b_ripple_adder " "Info: Found entity 1: 16_b_ripple_adder" {  } { { "16_b_ripple_adder.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/16_b_ripple_adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "16_B_RIPPLE_ADDER PC_ALU_TOP_LEVEL:inst1\|16_B_RIPPLE_ADDER:inst2 " "Info: Elaborating entity \"16_B_RIPPLE_ADDER\" for hierarchy \"PC_ALU_TOP_LEVEL:inst1\|16_B_RIPPLE_ADDER:inst2\"" {  } { { "pc_alu_top_level.bdf" "inst2" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/pc_alu_top_level.bdf" { { 48 424 576 624 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jump_select.bdf 1 1 " "Warning: Using design file jump_select.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 jump_select " "Info: Found entity 1: jump_select" {  } { { "jump_select.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/jump_select.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JUMP_SELECT PC_ALU_TOP_LEVEL:inst1\|JUMP_SELECT:inst " "Info: Elaborating entity \"JUMP_SELECT\" for hierarchy \"PC_ALU_TOP_LEVEL:inst1\|JUMP_SELECT:inst\"" {  } { { "pc_alu_top_level.bdf" "inst" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/pc_alu_top_level.bdf" { { 64 -552 -424 352 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~synth " "Warning: Found clock multiplexer SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~synth" {  } { { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "CE GND " "Warning (13410): Pin \"CE\" is stuck at GND" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { 1304 2768 2944 1320 "CE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LB GND " "Warning (13410): Pin \"LB\" is stuck at GND" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { 1320 2768 2944 1336 "LB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "NOE GND " "Warning (13410): Pin \"NOE\" is stuck at GND" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { 1336 2768 2944 1352 "NOE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "UB GND " "Warning (13410): Pin \"UB\" is stuck at GND" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { 1352 2768 2944 1368 "UB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "WE VCC " "Warning (13410): Pin \"WE\" is stuck at VCC" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { 1368 2768 2944 1384 "WE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM16 GND " "Warning (13410): Pin \"SRAM16\" is stuck at GND" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { 1200 2768 2944 1216 "SRAM16" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM17 GND " "Warning (13410): Pin \"SRAM17\" is stuck at GND" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { 1216 2768 2944 1232 "SRAM17" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1277 " "Info: Implemented 1277 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Info: Implemented 29 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Info: Implemented 85 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1163 " "Info: Implemented 1163 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 09 18:33:48 2022 " "Info: Processing ended: Wed Mar 09 18:33:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 18:33:48 2022 " "Info: Processing started: Wed Mar 09 18:33:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "WIMPAVR_DEMO EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"WIMPAVR_DEMO\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/" 0 { } { { 0 { 0 ""} 0 2311 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/" 0 { } { { 0 { 0 ""} 0 2312 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/" 0 { } { { 0 { 0 ""} 0 2313 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8  " "Info: Automatically promoted node SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/" 0 { } { { 0 { 0 ""} 0 833 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst11  " "Info: Automatically promoted node inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -1056 -1016 -952 -1008 "inst11" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/" 0 { } { { 0 { 0 ""} 0 871 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.122 ns register register " "Info: Estimated most critical path is register to register delay of 13.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Register_File:inst12\|Register:inst6\|inst 1 REG LAB_X34_Y17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X34_Y17; Fanout = 3; REG Node = 'Register_File:inst12\|Register:inst6\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Register_File:inst12|Register:inst6|inst } "NODE_NAME" } } { "Register.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Register.bdf" { { -160 160 224 -80 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.150 ns) 1.099 ns Register_File:inst12\|32_1_MUX:inst48\|inst3~12 2 COMB LAB_X34_Y16 1 " "Info: 2: + IC(0.949 ns) + CELL(0.150 ns) = 1.099 ns; Loc. = LAB_X34_Y16; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|inst3~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.099 ns" { Register_File:inst12|Register:inst6|inst Register_File:inst12|32_1_MUX:inst48|inst3~12 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.271 ns) 2.409 ns Register_File:inst12\|32_1_MUX:inst48\|inst3~13 3 COMB LAB_X37_Y17 1 " "Info: 3: + IC(1.039 ns) + CELL(0.271 ns) = 2.409 ns; Loc. = LAB_X37_Y17; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|inst3~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { Register_File:inst12|32_1_MUX:inst48|inst3~12 Register_File:inst12|32_1_MUX:inst48|inst3~13 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.419 ns) 3.722 ns Register_File:inst12\|32_1_MUX:inst48\|inst3~16 4 COMB LAB_X34_Y16 1 " "Info: 4: + IC(0.894 ns) + CELL(0.419 ns) = 3.722 ns; Loc. = LAB_X34_Y16; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|inst3~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Register_File:inst12|32_1_MUX:inst48|inst3~13 Register_File:inst12|32_1_MUX:inst48|inst3~16 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.271 ns) 4.474 ns Register_File:inst12\|32_1_MUX:inst48\|inst3~19 5 COMB LAB_X35_Y16 1 " "Info: 5: + IC(0.481 ns) + CELL(0.271 ns) = 4.474 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|inst3~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { Register_File:inst12|32_1_MUX:inst48|inst3~16 Register_File:inst12|32_1_MUX:inst48|inst3~19 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.420 ns) 5.499 ns Register_File:inst12\|32_1_MUX:inst48\|inst3~20 6 COMB LAB_X33_Y16 6 " "Info: 6: + IC(0.605 ns) + CELL(0.420 ns) = 5.499 ns; Loc. = LAB_X33_Y16; Fanout = 6; COMB Node = 'Register_File:inst12\|32_1_MUX:inst48\|inst3~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { Register_File:inst12|32_1_MUX:inst48|inst3~19 Register_File:inst12|32_1_MUX:inst48|inst3~20 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.150 ns) 6.545 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0 7 COMB LAB_X31_Y16 2 " "Info: 7: + IC(0.896 ns) + CELL(0.150 ns) = 6.545 ns; Loc. = LAB_X31_Y16; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.046 ns" { Register_File:inst12|32_1_MUX:inst48|inst3~20 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 7.110 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0 8 COMB LAB_X31_Y16 2 " "Info: 8: + IC(0.415 ns) + CELL(0.150 ns) = 7.110 ns; Loc. = LAB_X31_Y16; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 7.675 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0 9 COMB LAB_X31_Y16 2 " "Info: 9: + IC(0.415 ns) + CELL(0.150 ns) = 7.675 ns; Loc. = LAB_X31_Y16; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 8.240 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0 10 COMB LAB_X31_Y16 2 " "Info: 10: + IC(0.415 ns) + CELL(0.150 ns) = 8.240 ns; Loc. = LAB_X31_Y16; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 8.805 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0 11 COMB LAB_X31_Y16 3 " "Info: 11: + IC(0.415 ns) + CELL(0.150 ns) = 8.805 ns; Loc. = LAB_X31_Y16; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 9.370 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0 12 COMB LAB_X31_Y16 3 " "Info: 12: + IC(0.415 ns) + CELL(0.150 ns) = 9.370 ns; Loc. = LAB_X31_Y16; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.419 ns) 10.682 ns ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst10\|inst2~4 13 COMB LAB_X33_Y17 1 " "Info: 13: + IC(0.893 ns) + CELL(0.419 ns) = 10.682 ns; Loc. = LAB_X33_Y17; Fanout = 1; COMB Node = 'ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst10\|inst2~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.150 ns) 11.745 ns 8_2_1_mux:inst17\|2_1_mux:inst10\|inst2~0 14 COMB LAB_X34_Y18 34 " "Info: 14: + IC(0.913 ns) + CELL(0.150 ns) = 11.745 ns; Loc. = LAB_X34_Y18; Fanout = 34; COMB Node = '8_2_1_mux:inst17\|2_1_mux:inst10\|inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.063 ns" { ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.084 ns) 13.122 ns Register_File:inst12\|Register:inst33\|inst93 15 REG LAB_X32_Y21 3 " "Info: 15: + IC(1.293 ns) + CELL(0.084 ns) = 13.122 ns; Loc. = LAB_X32_Y21; Fanout = 3; REG Node = 'Register_File:inst12\|Register:inst33\|inst93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 Register_File:inst12|Register:inst33|inst93 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Register.bdf" { { 664 160 224 744 "inst93" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.084 ns ( 23.50 % ) " "Info: Total cell delay = 3.084 ns ( 23.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.038 ns ( 76.50 % ) " "Info: Total interconnect delay = 10.038 ns ( 76.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.122 ns" { Register_File:inst12|Register:inst6|inst Register_File:inst12|32_1_MUX:inst48|inst3~12 Register_File:inst12|32_1_MUX:inst48|inst3~13 Register_File:inst12|32_1_MUX:inst48|inst3~16 Register_File:inst12|32_1_MUX:inst48|inst3~19 Register_File:inst12|32_1_MUX:inst48|inst3~20 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 Register_File:inst12|Register:inst33|inst93 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "85 " "Warning: Found 85 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BranchState 0 " "Info: Pin \"BranchState\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SYSTEM_ON 0 " "Info: Pin \"SYSTEM_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EXECUTE 0 " "Info: Pin \"EXECUTE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Z_FLAG 0 " "Info: Pin \"Z_FLAG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_FLAG 0 " "Info: Pin \"C_FLAG\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSEG0 0 " "Info: Pin \"DSEG0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG1 0 " "Info: Pin \"DESG1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG2 0 " "Info: Pin \"DESG2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG3 0 " "Info: Pin \"DESG3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG4 0 " "Info: Pin \"DESG4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG5 0 " "Info: Pin \"DESG5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG6 0 " "Info: Pin \"DESG6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG7 0 " "Info: Pin \"DESG7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG8 0 " "Info: Pin \"DESG8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG9 0 " "Info: Pin \"DESG9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG10 0 " "Info: Pin \"DESG10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG11 0 " "Info: Pin \"DESG11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DESG12 0 " "Info: Pin \"DESG12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DSEG13 0 " "Info: Pin \"DSEG13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0_0 0 " "Info: Pin \"Q0_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0_1 0 " "Info: Pin \"Q0_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0_2 0 " "Info: Pin \"Q0_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0_3 0 " "Info: Pin \"Q0_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0_4 0 " "Info: Pin \"Q0_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0_5 0 " "Info: Pin \"Q0_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0_6 0 " "Info: Pin \"Q0_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1_0 0 " "Info: Pin \"Q1_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1_1 0 " "Info: Pin \"Q1_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1_2 0 " "Info: Pin \"Q1_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1_3 0 " "Info: Pin \"Q1_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1_4 0 " "Info: Pin \"Q1_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1_5 0 " "Info: Pin \"Q1_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1_6 0 " "Info: Pin \"Q1_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2_0 0 " "Info: Pin \"Q2_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2_1 0 " "Info: Pin \"Q2_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2_2 0 " "Info: Pin \"Q2_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2_3 0 " "Info: Pin \"Q2_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2_4 0 " "Info: Pin \"Q2_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2_5 0 " "Info: Pin \"Q2_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2_6 0 " "Info: Pin \"Q2_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3_0 0 " "Info: Pin \"Q3_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3_1 0 " "Info: Pin \"Q3_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3_2 0 " "Info: Pin \"Q3_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3_3 0 " "Info: Pin \"Q3_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3_4 0 " "Info: Pin \"Q3_4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3_5 0 " "Info: Pin \"Q3_5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3_6 0 " "Info: Pin \"Q3_6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM0 0 " "Info: Pin \"SRAM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM1 0 " "Info: Pin \"SRAM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM2 0 " "Info: Pin \"SRAM2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM3 0 " "Info: Pin \"SRAM3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM4 0 " "Info: Pin \"SRAM4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM5 0 " "Info: Pin \"SRAM5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM6 0 " "Info: Pin \"SRAM6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM7 0 " "Info: Pin \"SRAM7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM8 0 " "Info: Pin \"SRAM8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM9 0 " "Info: Pin \"SRAM9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM10 0 " "Info: Pin \"SRAM10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM11 0 " "Info: Pin \"SRAM11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM12 0 " "Info: Pin \"SRAM12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM13 0 " "Info: Pin \"SRAM13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM14 0 " "Info: Pin \"SRAM14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM15 0 " "Info: Pin \"SRAM15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CE 0 " "Info: Pin \"CE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LB 0 " "Info: Pin \"LB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NOE 0 " "Info: Pin \"NOE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UB 0 " "Info: Pin \"UB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "WE 0 " "Info: Pin \"WE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM16 0 " "Info: Pin \"SRAM16\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM17 0 " "Info: Pin \"SRAM17\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG0 0 " "Info: Pin \"DLSEG0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG1 0 " "Info: Pin \"DLSEG1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG2 0 " "Info: Pin \"DLSEG2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG3 0 " "Info: Pin \"DLSEG3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG4 0 " "Info: Pin \"DLSEG4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG5 0 " "Info: Pin \"DLSEG5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG6 0 " "Info: Pin \"DLSEG6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG7 0 " "Info: Pin \"DLSEG7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG8 0 " "Info: Pin \"DLSEG8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG9 0 " "Info: Pin \"DLSEG9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG10 0 " "Info: Pin \"DLSEG10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG11 0 " "Info: Pin \"DLSEG11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG12 0 " "Info: Pin \"DLSEG12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DLSEG13 0 " "Info: Pin \"DLSEG13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MASTER_LED 0 " "Info: Pin \"MASTER_LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Info: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 09 18:33:54 2022 " "Info: Processing ended: Wed Mar 09 18:33:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 18:33:55 2022 " "Info: Processing started: Wed Mar 09 18:33:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 09 18:33:56 2022 " "Info: Processing ended: Wed Mar 09 18:33:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 18:33:57 2022 " "Info: Processing started: Wed Mar 09 18:33:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -832 -1424 -1256 -816 "CLOCK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_SEL1 " "Info: Assuming node \"CLOCK_SEL1\" is an undefined clock" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -800 -1440 -1256 -784 "CLOCK_SEL1" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_SEL1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_BUTTON " "Info: Assuming node \"CLOCK_BUTTON\" is an undefined clock" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -848 -1464 -1256 -832 "CLOCK_BUTTON" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_BUTTON" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_SEL0 " "Info: Assuming node \"CLOCK_SEL0\" is an undefined clock" {  } { { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -816 -1440 -1256 -800 "CLOCK_SEL0" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_SEL0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "29 " "Warning: Found 29 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 336 400 184 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst3 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst3\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 496 560 184 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst5 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst5\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 656 720 184 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst7 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst7\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 816 880 184 "inst7" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst9 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst9\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 976 1040 184 "inst9" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst11 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst11\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1136 1200 184 "inst11" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst13 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst13\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1296 1360 184 "inst13" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst15 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst15\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1456 1520 184 "inst15" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst17 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst17\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 336 400 296 "inst17" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst19 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst19\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 496 560 296 "inst19" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst21 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst21\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 656 720 296 "inst21" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst21" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst23 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst23\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 816 880 296 "inst23" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst25 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst25\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 976 1040 296 "inst25" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst27 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst27\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1136 1200 296 "inst27" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst27" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst29 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst29\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1296 1360 296 "inst29" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst31 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst31\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1456 1520 296 "inst31" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst34 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst34\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 336 400 408 "inst34" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst35 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst35\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 496 560 408 "inst35" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst37 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst37\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 656 720 408 "inst37" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst37" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst39 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst39\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 816 880 408 "inst39" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst39" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst41 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst41\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 976 1040 408 "inst41" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst41" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst47 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst47\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1456 1520 408 "inst47" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst43 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst43\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1136 1200 408 "inst43" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst43" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst49 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst49\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 336 400 520 "inst49" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst49" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst45 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst45\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1296 1360 408 "inst45" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst45" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SLOW_CLOCK:inst19\|inst51 " "Info: Detected ripple clock \"SLOW_CLOCK:inst19\|inst51\" as buffer" {  } { { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 496 560 520 "inst51" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|inst51" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0 " "Info: Detected gated clock \"SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0\" as buffer" {  } { { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~1 " "Info: Detected gated clock \"SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~1\" as buffer" {  } { { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 " "Info: Detected gated clock \"SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8\" as buffer" {  } { { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register 16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst register Register_File:inst12\|Register:inst7\|inst93 22.94 MHz 43.601 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 22.94 MHz between source register \"16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst\" and destination register \"Register_File:inst12\|Register:inst7\|inst93\" (period= 43.601 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.613 ns + Longest register register " "Info: + Longest register to register delay is 11.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst 1 REG LCFF_X34_Y17_N7 83 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y17_N7; Fanout = 83; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.676 ns) + CELL(0.410 ns) 2.086 ns Register_File:inst12\|32_1_MUX:inst39\|inst3~7 2 COMB LCCOMB_X33_Y18_N4 1 " "Info: 2: + IC(1.676 ns) + CELL(0.410 ns) = 2.086 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst39\|inst3~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst Register_File:inst12|32_1_MUX:inst39|inst3~7 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.150 ns) 3.244 ns Register_File:inst12\|32_1_MUX:inst39\|inst3~10 3 COMB LCCOMB_X34_Y17_N10 1 " "Info: 3: + IC(1.008 ns) + CELL(0.150 ns) = 3.244 ns; Loc. = LCCOMB_X34_Y17_N10; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst39\|inst3~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { Register_File:inst12|32_1_MUX:inst39|inst3~7 Register_File:inst12|32_1_MUX:inst39|inst3~10 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.949 ns Register_File:inst12\|32_1_MUX:inst39\|inst3~11 4 COMB LCCOMB_X34_Y17_N12 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 3.949 ns; Loc. = LCCOMB_X34_Y17_N12; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst39\|inst3~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Register_File:inst12|32_1_MUX:inst39|inst3~10 Register_File:inst12|32_1_MUX:inst39|inst3~11 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.346 ns Register_File:inst12\|32_1_MUX:inst39\|inst3~24 5 COMB LCCOMB_X34_Y17_N0 4 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 4.346 ns; Loc. = LCCOMB_X34_Y17_N0; Fanout = 4; COMB Node = 'Register_File:inst12\|32_1_MUX:inst39\|inst3~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Register_File:inst12|32_1_MUX:inst39|inst3~11 Register_File:inst12|32_1_MUX:inst39|inst3~24 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 4.754 ns ALU_TOP:inst30\|4_1_MUX:MUX0\|inst8~0 6 COMB LCCOMB_X34_Y17_N4 2 " "Info: 6: + IC(0.258 ns) + CELL(0.150 ns) = 4.754 ns; Loc. = LCCOMB_X34_Y17_N4; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|4_1_MUX:MUX0\|inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Register_File:inst12|32_1_MUX:inst39|inst3~24 ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.271 ns) 5.997 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0 7 COMB LCCOMB_X31_Y16_N20 2 " "Info: 7: + IC(0.972 ns) + CELL(0.271 ns) = 5.997 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.271 ns) 6.539 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0 8 COMB LCCOMB_X31_Y16_N30 2 " "Info: 8: + IC(0.271 ns) + CELL(0.271 ns) = 6.539 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.936 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0 9 COMB LCCOMB_X31_Y16_N16 2 " "Info: 9: + IC(0.247 ns) + CELL(0.150 ns) = 6.936 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.271 ns) 7.477 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0 10 COMB LCCOMB_X31_Y16_N4 2 " "Info: 10: + IC(0.270 ns) + CELL(0.271 ns) = 7.477 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 8.001 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0 11 COMB LCCOMB_X31_Y16_N6 3 " "Info: 11: + IC(0.253 ns) + CELL(0.271 ns) = 8.001 ns; Loc. = LCCOMB_X31_Y16_N6; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 8.411 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0 12 COMB LCCOMB_X31_Y16_N0 3 " "Info: 12: + IC(0.260 ns) + CELL(0.150 ns) = 8.411 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.150 ns) 9.278 ns ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst10\|inst2~4 13 COMB LCCOMB_X33_Y17_N22 1 " "Info: 13: + IC(0.717 ns) + CELL(0.150 ns) = 9.278 ns; Loc. = LCCOMB_X33_Y17_N22; Fanout = 1; COMB Node = 'ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst10\|inst2~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.150 ns) 10.181 ns 8_2_1_mux:inst17\|2_1_mux:inst10\|inst2~0 14 COMB LCCOMB_X34_Y18_N16 34 " "Info: 14: + IC(0.753 ns) + CELL(0.150 ns) = 10.181 ns; Loc. = LCCOMB_X34_Y18_N16; Fanout = 34; COMB Node = '8_2_1_mux:inst17\|2_1_mux:inst10\|inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.366 ns) 11.613 ns Register_File:inst12\|Register:inst7\|inst93 15 REG LCFF_X35_Y21_N3 3 " "Info: 15: + IC(1.066 ns) + CELL(0.366 ns) = 11.613 ns; Loc. = LCFF_X35_Y21_N3; Fanout = 3; REG Node = 'Register_File:inst12\|Register:inst7\|inst93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Register.bdf" { { 664 160 224 744 "inst93" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.348 ns ( 28.83 % ) " "Info: Total cell delay = 3.348 ns ( 28.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.265 ns ( 71.17 % ) " "Info: Total interconnect delay = 8.265 ns ( 71.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.613 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst Register_File:inst12|32_1_MUX:inst39|inst3~7 Register_File:inst12|32_1_MUX:inst39|inst3~10 Register_File:inst12|32_1_MUX:inst39|inst3~11 Register_File:inst12|32_1_MUX:inst39|inst3~24 ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.613 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} Register_File:inst12|32_1_MUX:inst39|inst3~7 {} Register_File:inst12|32_1_MUX:inst39|inst3~10 {} Register_File:inst12|32_1_MUX:inst39|inst3~11 {} Register_File:inst12|32_1_MUX:inst39|inst3~24 {} ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 {} ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 {} 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 {} Register_File:inst12|Register:inst7|inst93 {} } { 0.000ns 1.676ns 1.008ns 0.267ns 0.247ns 0.258ns 0.972ns 0.271ns 0.247ns 0.270ns 0.253ns 0.260ns 0.717ns 0.753ns 1.066ns } { 0.000ns 0.410ns 0.150ns 0.438ns 0.150ns 0.150ns 0.271ns 0.271ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-31.774 ns - Smallest " "Info: - Smallest clock skew is -31.774 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 6.320 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 6.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -832 -1424 -1256 -816 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(0.388 ns) 2.800 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~1 2 COMB LCCOMB_X28_Y20_N14 1 " "Info: 2: + IC(1.433 ns) + CELL(0.388 ns) = 2.800 ns; Loc. = LCCOMB_X28_Y20_N14; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { CLOCK SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 3.323 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 3 COMB LCCOMB_X28_Y20_N20 1 " "Info: 3: + IC(0.248 ns) + CELL(0.275 ns) = 3.323 ns; Loc. = LCCOMB_X28_Y20_N20; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.000 ns) 4.780 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 4 COMB CLKCTRL_G10 293 " "Info: 4: + IC(1.457 ns) + CELL(0.000 ns) = 4.780 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 6.320 ns Register_File:inst12\|Register:inst7\|inst93 5 REG LCFF_X35_Y21_N3 3 " "Info: 5: + IC(1.003 ns) + CELL(0.537 ns) = 6.320 ns; Loc. = LCFF_X35_Y21_N3; Fanout = 3; REG Node = 'Register_File:inst12\|Register:inst7\|inst93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Register.bdf" { { 664 160 224 744 "inst93" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.179 ns ( 34.48 % ) " "Info: Total cell delay = 2.179 ns ( 34.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.141 ns ( 65.52 % ) " "Info: Total interconnect delay = 4.141 ns ( 65.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.320 ns" { CLOCK SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.320 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst7|inst93 {} } { 0.000ns 0.000ns 1.433ns 0.248ns 1.457ns 1.003ns } { 0.000ns 0.979ns 0.388ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 38.094 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 38.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -832 -1424 -1256 -816 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.787 ns) 2.799 ns SLOW_CLOCK:inst19\|inst 2 REG LCFF_X35_Y28_N13 2 " "Info: 2: + IC(1.033 ns) + CELL(0.787 ns) = 2.799 ns; Loc. = LCFF_X35_Y28_N13; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { CLOCK SLOW_CLOCK:inst19|inst } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 336 400 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.787 ns) 4.269 ns SLOW_CLOCK:inst19\|inst3 3 REG LCFF_X38_Y28_N5 2 " "Info: 3: + IC(0.683 ns) + CELL(0.787 ns) = 4.269 ns; Loc. = LCFF_X38_Y28_N5; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 496 560 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.787 ns) 5.340 ns SLOW_CLOCK:inst19\|inst5 4 REG LCFF_X38_Y28_N1 2 " "Info: 4: + IC(0.284 ns) + CELL(0.787 ns) = 5.340 ns; Loc. = LCFF_X38_Y28_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 656 720 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.787 ns) 6.822 ns SLOW_CLOCK:inst19\|inst7 5 REG LCFF_X42_Y28_N1 2 " "Info: 5: + IC(0.695 ns) + CELL(0.787 ns) = 6.822 ns; Loc. = LCFF_X42_Y28_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 816 880 184 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 7.894 ns SLOW_CLOCK:inst19\|inst9 6 REG LCFF_X42_Y28_N15 2 " "Info: 6: + IC(0.285 ns) + CELL(0.787 ns) = 7.894 ns; Loc. = LCFF_X42_Y28_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 976 1040 184 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.787 ns) 9.103 ns SLOW_CLOCK:inst19\|inst11 7 REG LCFF_X43_Y28_N1 2 " "Info: 7: + IC(0.422 ns) + CELL(0.787 ns) = 9.103 ns; Loc. = LCFF_X43_Y28_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1136 1200 184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 10.175 ns SLOW_CLOCK:inst19\|inst13 8 REG LCFF_X43_Y28_N29 2 " "Info: 8: + IC(0.285 ns) + CELL(0.787 ns) = 10.175 ns; Loc. = LCFF_X43_Y28_N29; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1296 1360 184 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.787 ns) 11.716 ns SLOW_CLOCK:inst19\|inst15 9 REG LCFF_X43_Y26_N1 2 " "Info: 9: + IC(0.754 ns) + CELL(0.787 ns) = 11.716 ns; Loc. = LCFF_X43_Y26_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1456 1520 184 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 12.788 ns SLOW_CLOCK:inst19\|inst17 10 REG LCFF_X43_Y26_N23 2 " "Info: 10: + IC(0.285 ns) + CELL(0.787 ns) = 12.788 ns; Loc. = LCFF_X43_Y26_N23; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 336 400 296 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.787 ns) 14.344 ns SLOW_CLOCK:inst19\|inst19 11 REG LCFF_X44_Y22_N1 2 " "Info: 11: + IC(0.769 ns) + CELL(0.787 ns) = 14.344 ns; Loc. = LCFF_X44_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 496 560 296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 15.416 ns SLOW_CLOCK:inst19\|inst21 12 REG LCFF_X44_Y22_N31 2 " "Info: 12: + IC(0.285 ns) + CELL(0.787 ns) = 15.416 ns; Loc. = LCFF_X44_Y22_N31; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 656 720 296 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 16.632 ns SLOW_CLOCK:inst19\|inst23 13 REG LCFF_X43_Y22_N1 2 " "Info: 13: + IC(0.429 ns) + CELL(0.787 ns) = 16.632 ns; Loc. = LCFF_X43_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 816 880 296 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 17.704 ns SLOW_CLOCK:inst19\|inst25 14 REG LCFF_X43_Y22_N31 2 " "Info: 14: + IC(0.285 ns) + CELL(0.787 ns) = 17.704 ns; Loc. = LCFF_X43_Y22_N31; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 976 1040 296 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 18.920 ns SLOW_CLOCK:inst19\|inst27 15 REG LCFF_X42_Y22_N1 2 " "Info: 15: + IC(0.429 ns) + CELL(0.787 ns) = 18.920 ns; Loc. = LCFF_X42_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1136 1200 296 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 19.992 ns SLOW_CLOCK:inst19\|inst29 16 REG LCFF_X42_Y22_N27 2 " "Info: 16: + IC(0.285 ns) + CELL(0.787 ns) = 19.992 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1296 1360 296 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.787 ns) 21.472 ns SLOW_CLOCK:inst19\|inst31 17 REG LCFF_X38_Y22_N1 2 " "Info: 17: + IC(0.693 ns) + CELL(0.787 ns) = 21.472 ns; Loc. = LCFF_X38_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1456 1520 296 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 22.544 ns SLOW_CLOCK:inst19\|inst34 18 REG LCFF_X38_Y22_N31 2 " "Info: 18: + IC(0.285 ns) + CELL(0.787 ns) = 22.544 ns; Loc. = LCFF_X38_Y22_N31; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 336 400 408 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 23.760 ns SLOW_CLOCK:inst19\|inst35 19 REG LCFF_X37_Y22_N1 2 " "Info: 19: + IC(0.429 ns) + CELL(0.787 ns) = 23.760 ns; Loc. = LCFF_X37_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 496 560 408 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 24.832 ns SLOW_CLOCK:inst19\|inst37 20 REG LCFF_X37_Y22_N31 2 " "Info: 20: + IC(0.285 ns) + CELL(0.787 ns) = 24.832 ns; Loc. = LCFF_X37_Y22_N31; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 656 720 408 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 26.048 ns SLOW_CLOCK:inst19\|inst39 21 REG LCFF_X36_Y22_N5 2 " "Info: 21: + IC(0.429 ns) + CELL(0.787 ns) = 26.048 ns; Loc. = LCFF_X36_Y22_N5; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 816 880 408 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.787 ns) 27.119 ns SLOW_CLOCK:inst19\|inst41 22 REG LCFF_X36_Y22_N1 2 " "Info: 22: + IC(0.284 ns) + CELL(0.787 ns) = 27.119 ns; Loc. = LCFF_X36_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 976 1040 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.787 ns) 29.132 ns SLOW_CLOCK:inst19\|inst43 23 REG LCFF_X28_Y20_N1 2 " "Info: 23: + IC(1.226 ns) + CELL(0.787 ns) = 29.132 ns; Loc. = LCFF_X28_Y20_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1136 1200 408 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 30.204 ns SLOW_CLOCK:inst19\|inst45 24 REG LCFF_X28_Y20_N31 3 " "Info: 24: + IC(0.285 ns) + CELL(0.787 ns) = 30.204 ns; Loc. = LCFF_X28_Y20_N31; Fanout = 3; REG Node = 'SLOW_CLOCK:inst19\|inst45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1296 1360 408 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.787 ns) 31.419 ns SLOW_CLOCK:inst19\|inst47 25 REG LCFF_X29_Y20_N9 2 " "Info: 25: + IC(0.428 ns) + CELL(0.787 ns) = 31.419 ns; Loc. = LCFF_X29_Y20_N9; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1456 1520 408 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.787 ns) 32.914 ns SLOW_CLOCK:inst19\|inst49 26 REG LCFF_X27_Y20_N1 2 " "Info: 26: + IC(0.708 ns) + CELL(0.787 ns) = 32.914 ns; Loc. = LCFF_X27_Y20_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 336 400 520 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 33.986 ns SLOW_CLOCK:inst19\|inst51 27 REG LCFF_X27_Y20_N15 2 " "Info: 27: + IC(0.285 ns) + CELL(0.787 ns) = 33.986 ns; Loc. = LCFF_X27_Y20_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 496 560 520 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.150 ns) 34.573 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~1 28 COMB LCCOMB_X28_Y20_N14 1 " "Info: 28: + IC(0.437 ns) + CELL(0.150 ns) = 34.573 ns; Loc. = LCCOMB_X28_Y20_N14; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 35.096 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 29 COMB LCCOMB_X28_Y20_N20 1 " "Info: 29: + IC(0.248 ns) + CELL(0.275 ns) = 35.096 ns; Loc. = LCCOMB_X28_Y20_N20; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.000 ns) 36.553 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 30 COMB CLKCTRL_G10 293 " "Info: 30: + IC(1.457 ns) + CELL(0.000 ns) = 36.553 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 38.094 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst 31 REG LCFF_X34_Y17_N7 83 " "Info: 31: + IC(1.004 ns) + CELL(0.537 ns) = 38.094 ns; Loc. = LCFF_X34_Y17_N7; Fanout = 83; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.403 ns ( 58.81 % ) " "Info: Total cell delay = 22.403 ns ( 58.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.691 ns ( 41.19 % ) " "Info: Total interconnect delay = 15.691 ns ( 41.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "38.094 ns" { CLOCK SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "38.094 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|inst {} SLOW_CLOCK:inst19|inst3 {} SLOW_CLOCK:inst19|inst5 {} SLOW_CLOCK:inst19|inst7 {} SLOW_CLOCK:inst19|inst9 {} SLOW_CLOCK:inst19|inst11 {} SLOW_CLOCK:inst19|inst13 {} SLOW_CLOCK:inst19|inst15 {} SLOW_CLOCK:inst19|inst17 {} SLOW_CLOCK:inst19|inst19 {} SLOW_CLOCK:inst19|inst21 {} SLOW_CLOCK:inst19|inst23 {} SLOW_CLOCK:inst19|inst25 {} SLOW_CLOCK:inst19|inst27 {} SLOW_CLOCK:inst19|inst29 {} SLOW_CLOCK:inst19|inst31 {} SLOW_CLOCK:inst19|inst34 {} SLOW_CLOCK:inst19|inst35 {} SLOW_CLOCK:inst19|inst37 {} SLOW_CLOCK:inst19|inst39 {} SLOW_CLOCK:inst19|inst41 {} SLOW_CLOCK:inst19|inst43 {} SLOW_CLOCK:inst19|inst45 {} SLOW_CLOCK:inst19|inst47 {} SLOW_CLOCK:inst19|inst49 {} SLOW_CLOCK:inst19|inst51 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} } { 0.000ns 0.000ns 1.033ns 0.683ns 0.284ns 0.695ns 0.285ns 0.422ns 0.285ns 0.754ns 0.285ns 0.769ns 0.285ns 0.429ns 0.285ns 0.429ns 0.285ns 0.693ns 0.285ns 0.429ns 0.285ns 0.429ns 0.284ns 1.226ns 0.285ns 0.428ns 0.708ns 0.285ns 0.437ns 0.248ns 1.457ns 1.004ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.320 ns" { CLOCK SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.320 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst7|inst93 {} } { 0.000ns 0.000ns 1.433ns 0.248ns 1.457ns 1.003ns } { 0.000ns 0.979ns 0.388ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "38.094 ns" { CLOCK SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "38.094 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|inst {} SLOW_CLOCK:inst19|inst3 {} SLOW_CLOCK:inst19|inst5 {} SLOW_CLOCK:inst19|inst7 {} SLOW_CLOCK:inst19|inst9 {} SLOW_CLOCK:inst19|inst11 {} SLOW_CLOCK:inst19|inst13 {} SLOW_CLOCK:inst19|inst15 {} SLOW_CLOCK:inst19|inst17 {} SLOW_CLOCK:inst19|inst19 {} SLOW_CLOCK:inst19|inst21 {} SLOW_CLOCK:inst19|inst23 {} SLOW_CLOCK:inst19|inst25 {} SLOW_CLOCK:inst19|inst27 {} SLOW_CLOCK:inst19|inst29 {} SLOW_CLOCK:inst19|inst31 {} SLOW_CLOCK:inst19|inst34 {} SLOW_CLOCK:inst19|inst35 {} SLOW_CLOCK:inst19|inst37 {} SLOW_CLOCK:inst19|inst39 {} SLOW_CLOCK:inst19|inst41 {} SLOW_CLOCK:inst19|inst43 {} SLOW_CLOCK:inst19|inst45 {} SLOW_CLOCK:inst19|inst47 {} SLOW_CLOCK:inst19|inst49 {} SLOW_CLOCK:inst19|inst51 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} } { 0.000ns 0.000ns 1.033ns 0.683ns 0.284ns 0.695ns 0.285ns 0.422ns 0.285ns 0.754ns 0.285ns 0.769ns 0.285ns 0.429ns 0.285ns 0.429ns 0.285ns 0.693ns 0.285ns 0.429ns 0.285ns 0.429ns 0.284ns 1.226ns 0.285ns 0.428ns 0.708ns 0.285ns 0.437ns 0.248ns 1.457ns 1.004ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Register.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Register.bdf" { { 664 160 224 744 "inst93" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.613 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst Register_File:inst12|32_1_MUX:inst39|inst3~7 Register_File:inst12|32_1_MUX:inst39|inst3~10 Register_File:inst12|32_1_MUX:inst39|inst3~11 Register_File:inst12|32_1_MUX:inst39|inst3~24 ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.613 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} Register_File:inst12|32_1_MUX:inst39|inst3~7 {} Register_File:inst12|32_1_MUX:inst39|inst3~10 {} Register_File:inst12|32_1_MUX:inst39|inst3~11 {} Register_File:inst12|32_1_MUX:inst39|inst3~24 {} ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 {} ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 {} 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 {} Register_File:inst12|Register:inst7|inst93 {} } { 0.000ns 1.676ns 1.008ns 0.267ns 0.247ns 0.258ns 0.972ns 0.271ns 0.247ns 0.270ns 0.253ns 0.260ns 0.717ns 0.753ns 1.066ns } { 0.000ns 0.410ns 0.150ns 0.438ns 0.150ns 0.150ns 0.271ns 0.271ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.320 ns" { CLOCK SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.320 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst7|inst93 {} } { 0.000ns 0.000ns 1.433ns 0.248ns 1.457ns 1.003ns } { 0.000ns 0.979ns 0.388ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "38.094 ns" { CLOCK SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "38.094 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|inst {} SLOW_CLOCK:inst19|inst3 {} SLOW_CLOCK:inst19|inst5 {} SLOW_CLOCK:inst19|inst7 {} SLOW_CLOCK:inst19|inst9 {} SLOW_CLOCK:inst19|inst11 {} SLOW_CLOCK:inst19|inst13 {} SLOW_CLOCK:inst19|inst15 {} SLOW_CLOCK:inst19|inst17 {} SLOW_CLOCK:inst19|inst19 {} SLOW_CLOCK:inst19|inst21 {} SLOW_CLOCK:inst19|inst23 {} SLOW_CLOCK:inst19|inst25 {} SLOW_CLOCK:inst19|inst27 {} SLOW_CLOCK:inst19|inst29 {} SLOW_CLOCK:inst19|inst31 {} SLOW_CLOCK:inst19|inst34 {} SLOW_CLOCK:inst19|inst35 {} SLOW_CLOCK:inst19|inst37 {} SLOW_CLOCK:inst19|inst39 {} SLOW_CLOCK:inst19|inst41 {} SLOW_CLOCK:inst19|inst43 {} SLOW_CLOCK:inst19|inst45 {} SLOW_CLOCK:inst19|inst47 {} SLOW_CLOCK:inst19|inst49 {} SLOW_CLOCK:inst19|inst51 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} } { 0.000ns 0.000ns 1.033ns 0.683ns 0.284ns 0.695ns 0.285ns 0.422ns 0.285ns 0.754ns 0.285ns 0.769ns 0.285ns 0.429ns 0.285ns 0.429ns 0.285ns 0.693ns 0.285ns 0.429ns 0.285ns 0.429ns 0.284ns 1.226ns 0.285ns 0.428ns 0.708ns 0.285ns 0.437ns 0.248ns 1.457ns 1.004ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_SEL1 register 16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst register Register_File:inst12\|Register:inst7\|inst93 83.61 MHz 11.96 ns Internal " "Info: Clock \"CLOCK_SEL1\" has Internal fmax of 83.61 MHz between source register \"16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst\" and destination register \"Register_File:inst12\|Register:inst7\|inst93\" (period= 11.96 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.613 ns + Longest register register " "Info: + Longest register to register delay is 11.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst 1 REG LCFF_X34_Y17_N7 83 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y17_N7; Fanout = 83; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.676 ns) + CELL(0.410 ns) 2.086 ns Register_File:inst12\|32_1_MUX:inst39\|inst3~7 2 COMB LCCOMB_X33_Y18_N4 1 " "Info: 2: + IC(1.676 ns) + CELL(0.410 ns) = 2.086 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst39\|inst3~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst Register_File:inst12|32_1_MUX:inst39|inst3~7 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.150 ns) 3.244 ns Register_File:inst12\|32_1_MUX:inst39\|inst3~10 3 COMB LCCOMB_X34_Y17_N10 1 " "Info: 3: + IC(1.008 ns) + CELL(0.150 ns) = 3.244 ns; Loc. = LCCOMB_X34_Y17_N10; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst39\|inst3~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { Register_File:inst12|32_1_MUX:inst39|inst3~7 Register_File:inst12|32_1_MUX:inst39|inst3~10 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.949 ns Register_File:inst12\|32_1_MUX:inst39\|inst3~11 4 COMB LCCOMB_X34_Y17_N12 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 3.949 ns; Loc. = LCCOMB_X34_Y17_N12; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst39\|inst3~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Register_File:inst12|32_1_MUX:inst39|inst3~10 Register_File:inst12|32_1_MUX:inst39|inst3~11 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.346 ns Register_File:inst12\|32_1_MUX:inst39\|inst3~24 5 COMB LCCOMB_X34_Y17_N0 4 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 4.346 ns; Loc. = LCCOMB_X34_Y17_N0; Fanout = 4; COMB Node = 'Register_File:inst12\|32_1_MUX:inst39\|inst3~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Register_File:inst12|32_1_MUX:inst39|inst3~11 Register_File:inst12|32_1_MUX:inst39|inst3~24 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 4.754 ns ALU_TOP:inst30\|4_1_MUX:MUX0\|inst8~0 6 COMB LCCOMB_X34_Y17_N4 2 " "Info: 6: + IC(0.258 ns) + CELL(0.150 ns) = 4.754 ns; Loc. = LCCOMB_X34_Y17_N4; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|4_1_MUX:MUX0\|inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Register_File:inst12|32_1_MUX:inst39|inst3~24 ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.271 ns) 5.997 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0 7 COMB LCCOMB_X31_Y16_N20 2 " "Info: 7: + IC(0.972 ns) + CELL(0.271 ns) = 5.997 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.271 ns) 6.539 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0 8 COMB LCCOMB_X31_Y16_N30 2 " "Info: 8: + IC(0.271 ns) + CELL(0.271 ns) = 6.539 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.936 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0 9 COMB LCCOMB_X31_Y16_N16 2 " "Info: 9: + IC(0.247 ns) + CELL(0.150 ns) = 6.936 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.271 ns) 7.477 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0 10 COMB LCCOMB_X31_Y16_N4 2 " "Info: 10: + IC(0.270 ns) + CELL(0.271 ns) = 7.477 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 8.001 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0 11 COMB LCCOMB_X31_Y16_N6 3 " "Info: 11: + IC(0.253 ns) + CELL(0.271 ns) = 8.001 ns; Loc. = LCCOMB_X31_Y16_N6; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 8.411 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0 12 COMB LCCOMB_X31_Y16_N0 3 " "Info: 12: + IC(0.260 ns) + CELL(0.150 ns) = 8.411 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.150 ns) 9.278 ns ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst10\|inst2~4 13 COMB LCCOMB_X33_Y17_N22 1 " "Info: 13: + IC(0.717 ns) + CELL(0.150 ns) = 9.278 ns; Loc. = LCCOMB_X33_Y17_N22; Fanout = 1; COMB Node = 'ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst10\|inst2~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.150 ns) 10.181 ns 8_2_1_mux:inst17\|2_1_mux:inst10\|inst2~0 14 COMB LCCOMB_X34_Y18_N16 34 " "Info: 14: + IC(0.753 ns) + CELL(0.150 ns) = 10.181 ns; Loc. = LCCOMB_X34_Y18_N16; Fanout = 34; COMB Node = '8_2_1_mux:inst17\|2_1_mux:inst10\|inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.366 ns) 11.613 ns Register_File:inst12\|Register:inst7\|inst93 15 REG LCFF_X35_Y21_N3 3 " "Info: 15: + IC(1.066 ns) + CELL(0.366 ns) = 11.613 ns; Loc. = LCFF_X35_Y21_N3; Fanout = 3; REG Node = 'Register_File:inst12\|Register:inst7\|inst93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Register.bdf" { { 664 160 224 744 "inst93" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.348 ns ( 28.83 % ) " "Info: Total cell delay = 3.348 ns ( 28.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.265 ns ( 71.17 % ) " "Info: Total interconnect delay = 8.265 ns ( 71.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.613 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst Register_File:inst12|32_1_MUX:inst39|inst3~7 Register_File:inst12|32_1_MUX:inst39|inst3~10 Register_File:inst12|32_1_MUX:inst39|inst3~11 Register_File:inst12|32_1_MUX:inst39|inst3~24 ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.613 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} Register_File:inst12|32_1_MUX:inst39|inst3~7 {} Register_File:inst12|32_1_MUX:inst39|inst3~10 {} Register_File:inst12|32_1_MUX:inst39|inst3~11 {} Register_File:inst12|32_1_MUX:inst39|inst3~24 {} ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 {} ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 {} 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 {} Register_File:inst12|Register:inst7|inst93 {} } { 0.000ns 1.676ns 1.008ns 0.267ns 0.247ns 0.258ns 0.972ns 0.271ns 0.247ns 0.270ns 0.253ns 0.260ns 0.717ns 0.753ns 1.066ns } { 0.000ns 0.410ns 0.150ns 0.438ns 0.150ns 0.150ns 0.271ns 0.271ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.133 ns - Smallest " "Info: - Smallest clock skew is -0.133 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_SEL1 destination 6.713 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_SEL1\" to destination register is 6.713 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLOCK_SEL1 1 CLK PIN_V1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 2; CLK Node = 'CLOCK_SEL1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_SEL1 } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -800 -1440 -1256 -784 "CLOCK_SEL1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.199 ns) + CELL(0.275 ns) 3.326 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0 2 COMB LCCOMB_X28_Y20_N10 1 " "Info: 2: + IC(2.199 ns) + CELL(0.275 ns) = 3.326 ns; Loc. = LCCOMB_X28_Y20_N10; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { CLOCK_SEL1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 3.716 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 3 COMB LCCOMB_X28_Y20_N20 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 3.716 ns; Loc. = LCCOMB_X28_Y20_N20; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.000 ns) 5.173 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 4 COMB CLKCTRL_G10 293 " "Info: 4: + IC(1.457 ns) + CELL(0.000 ns) = 5.173 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 6.713 ns Register_File:inst12\|Register:inst7\|inst93 5 REG LCFF_X35_Y21_N3 3 " "Info: 5: + IC(1.003 ns) + CELL(0.537 ns) = 6.713 ns; Loc. = LCFF_X35_Y21_N3; Fanout = 3; REG Node = 'Register_File:inst12\|Register:inst7\|inst93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Register.bdf" { { 664 160 224 744 "inst93" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.814 ns ( 27.02 % ) " "Info: Total cell delay = 1.814 ns ( 27.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.899 ns ( 72.98 % ) " "Info: Total interconnect delay = 4.899 ns ( 72.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.713 ns" { CLOCK_SEL1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.713 ns" { CLOCK_SEL1 {} CLOCK_SEL1~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst7|inst93 {} } { 0.000ns 0.000ns 2.199ns 0.240ns 1.457ns 1.003ns } { 0.000ns 0.852ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_SEL1 source 6.846 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_SEL1\" to source register is 6.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLOCK_SEL1 1 CLK PIN_V1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 2; CLK Node = 'CLOCK_SEL1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_SEL1 } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -800 -1440 -1256 -784 "CLOCK_SEL1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.198 ns) + CELL(0.275 ns) 3.325 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~1 2 COMB LCCOMB_X28_Y20_N14 1 " "Info: 2: + IC(2.198 ns) + CELL(0.275 ns) = 3.325 ns; Loc. = LCCOMB_X28_Y20_N14; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.473 ns" { CLOCK_SEL1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 3.848 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 3 COMB LCCOMB_X28_Y20_N20 1 " "Info: 3: + IC(0.248 ns) + CELL(0.275 ns) = 3.848 ns; Loc. = LCCOMB_X28_Y20_N20; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.000 ns) 5.305 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 4 COMB CLKCTRL_G10 293 " "Info: 4: + IC(1.457 ns) + CELL(0.000 ns) = 5.305 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 6.846 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst 5 REG LCFF_X34_Y17_N7 83 " "Info: 5: + IC(1.004 ns) + CELL(0.537 ns) = 6.846 ns; Loc. = LCFF_X34_Y17_N7; Fanout = 83; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.939 ns ( 28.32 % ) " "Info: Total cell delay = 1.939 ns ( 28.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.907 ns ( 71.68 % ) " "Info: Total interconnect delay = 4.907 ns ( 71.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.846 ns" { CLOCK_SEL1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.846 ns" { CLOCK_SEL1 {} CLOCK_SEL1~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} } { 0.000ns 0.000ns 2.198ns 0.248ns 1.457ns 1.004ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.713 ns" { CLOCK_SEL1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.713 ns" { CLOCK_SEL1 {} CLOCK_SEL1~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst7|inst93 {} } { 0.000ns 0.000ns 2.199ns 0.240ns 1.457ns 1.003ns } { 0.000ns 0.852ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.846 ns" { CLOCK_SEL1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.846 ns" { CLOCK_SEL1 {} CLOCK_SEL1~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} } { 0.000ns 0.000ns 2.198ns 0.248ns 1.457ns 1.004ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Register.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Register.bdf" { { 664 160 224 744 "inst93" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.613 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst Register_File:inst12|32_1_MUX:inst39|inst3~7 Register_File:inst12|32_1_MUX:inst39|inst3~10 Register_File:inst12|32_1_MUX:inst39|inst3~11 Register_File:inst12|32_1_MUX:inst39|inst3~24 ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.613 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} Register_File:inst12|32_1_MUX:inst39|inst3~7 {} Register_File:inst12|32_1_MUX:inst39|inst3~10 {} Register_File:inst12|32_1_MUX:inst39|inst3~11 {} Register_File:inst12|32_1_MUX:inst39|inst3~24 {} ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 {} ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 {} 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 {} Register_File:inst12|Register:inst7|inst93 {} } { 0.000ns 1.676ns 1.008ns 0.267ns 0.247ns 0.258ns 0.972ns 0.271ns 0.247ns 0.270ns 0.253ns 0.260ns 0.717ns 0.753ns 1.066ns } { 0.000ns 0.410ns 0.150ns 0.438ns 0.150ns 0.150ns 0.271ns 0.271ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.713 ns" { CLOCK_SEL1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.713 ns" { CLOCK_SEL1 {} CLOCK_SEL1~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst7|inst93 {} } { 0.000ns 0.000ns 2.199ns 0.240ns 1.457ns 1.003ns } { 0.000ns 0.852ns 0.275ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.846 ns" { CLOCK_SEL1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.846 ns" { CLOCK_SEL1 {} CLOCK_SEL1~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} } { 0.000ns 0.000ns 2.198ns 0.248ns 1.457ns 1.004ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_BUTTON register 16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst register Register_File:inst12\|Register:inst7\|inst93 84.55 MHz 11.828 ns Internal " "Info: Clock \"CLOCK_BUTTON\" has Internal fmax of 84.55 MHz between source register \"16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst\" and destination register \"Register_File:inst12\|Register:inst7\|inst93\" (period= 11.828 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.613 ns + Longest register register " "Info: + Longest register to register delay is 11.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst 1 REG LCFF_X34_Y17_N7 83 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y17_N7; Fanout = 83; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.676 ns) + CELL(0.410 ns) 2.086 ns Register_File:inst12\|32_1_MUX:inst39\|inst3~7 2 COMB LCCOMB_X33_Y18_N4 1 " "Info: 2: + IC(1.676 ns) + CELL(0.410 ns) = 2.086 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst39\|inst3~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst Register_File:inst12|32_1_MUX:inst39|inst3~7 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.150 ns) 3.244 ns Register_File:inst12\|32_1_MUX:inst39\|inst3~10 3 COMB LCCOMB_X34_Y17_N10 1 " "Info: 3: + IC(1.008 ns) + CELL(0.150 ns) = 3.244 ns; Loc. = LCCOMB_X34_Y17_N10; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst39\|inst3~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { Register_File:inst12|32_1_MUX:inst39|inst3~7 Register_File:inst12|32_1_MUX:inst39|inst3~10 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.949 ns Register_File:inst12\|32_1_MUX:inst39\|inst3~11 4 COMB LCCOMB_X34_Y17_N12 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 3.949 ns; Loc. = LCCOMB_X34_Y17_N12; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst39\|inst3~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Register_File:inst12|32_1_MUX:inst39|inst3~10 Register_File:inst12|32_1_MUX:inst39|inst3~11 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.346 ns Register_File:inst12\|32_1_MUX:inst39\|inst3~24 5 COMB LCCOMB_X34_Y17_N0 4 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 4.346 ns; Loc. = LCCOMB_X34_Y17_N0; Fanout = 4; COMB Node = 'Register_File:inst12\|32_1_MUX:inst39\|inst3~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Register_File:inst12|32_1_MUX:inst39|inst3~11 Register_File:inst12|32_1_MUX:inst39|inst3~24 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 4.754 ns ALU_TOP:inst30\|4_1_MUX:MUX0\|inst8~0 6 COMB LCCOMB_X34_Y17_N4 2 " "Info: 6: + IC(0.258 ns) + CELL(0.150 ns) = 4.754 ns; Loc. = LCCOMB_X34_Y17_N4; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|4_1_MUX:MUX0\|inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Register_File:inst12|32_1_MUX:inst39|inst3~24 ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.271 ns) 5.997 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0 7 COMB LCCOMB_X31_Y16_N20 2 " "Info: 7: + IC(0.972 ns) + CELL(0.271 ns) = 5.997 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.271 ns) 6.539 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0 8 COMB LCCOMB_X31_Y16_N30 2 " "Info: 8: + IC(0.271 ns) + CELL(0.271 ns) = 6.539 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.936 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0 9 COMB LCCOMB_X31_Y16_N16 2 " "Info: 9: + IC(0.247 ns) + CELL(0.150 ns) = 6.936 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.271 ns) 7.477 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0 10 COMB LCCOMB_X31_Y16_N4 2 " "Info: 10: + IC(0.270 ns) + CELL(0.271 ns) = 7.477 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 8.001 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0 11 COMB LCCOMB_X31_Y16_N6 3 " "Info: 11: + IC(0.253 ns) + CELL(0.271 ns) = 8.001 ns; Loc. = LCCOMB_X31_Y16_N6; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 8.411 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0 12 COMB LCCOMB_X31_Y16_N0 3 " "Info: 12: + IC(0.260 ns) + CELL(0.150 ns) = 8.411 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.150 ns) 9.278 ns ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst10\|inst2~4 13 COMB LCCOMB_X33_Y17_N22 1 " "Info: 13: + IC(0.717 ns) + CELL(0.150 ns) = 9.278 ns; Loc. = LCCOMB_X33_Y17_N22; Fanout = 1; COMB Node = 'ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst10\|inst2~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.150 ns) 10.181 ns 8_2_1_mux:inst17\|2_1_mux:inst10\|inst2~0 14 COMB LCCOMB_X34_Y18_N16 34 " "Info: 14: + IC(0.753 ns) + CELL(0.150 ns) = 10.181 ns; Loc. = LCCOMB_X34_Y18_N16; Fanout = 34; COMB Node = '8_2_1_mux:inst17\|2_1_mux:inst10\|inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.366 ns) 11.613 ns Register_File:inst12\|Register:inst7\|inst93 15 REG LCFF_X35_Y21_N3 3 " "Info: 15: + IC(1.066 ns) + CELL(0.366 ns) = 11.613 ns; Loc. = LCFF_X35_Y21_N3; Fanout = 3; REG Node = 'Register_File:inst12\|Register:inst7\|inst93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Register.bdf" { { 664 160 224 744 "inst93" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.348 ns ( 28.83 % ) " "Info: Total cell delay = 3.348 ns ( 28.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.265 ns ( 71.17 % ) " "Info: Total interconnect delay = 8.265 ns ( 71.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.613 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst Register_File:inst12|32_1_MUX:inst39|inst3~7 Register_File:inst12|32_1_MUX:inst39|inst3~10 Register_File:inst12|32_1_MUX:inst39|inst3~11 Register_File:inst12|32_1_MUX:inst39|inst3~24 ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.613 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} Register_File:inst12|32_1_MUX:inst39|inst3~7 {} Register_File:inst12|32_1_MUX:inst39|inst3~10 {} Register_File:inst12|32_1_MUX:inst39|inst3~11 {} Register_File:inst12|32_1_MUX:inst39|inst3~24 {} ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 {} ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 {} 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 {} Register_File:inst12|Register:inst7|inst93 {} } { 0.000ns 1.676ns 1.008ns 0.267ns 0.247ns 0.258ns 0.972ns 0.271ns 0.247ns 0.270ns 0.253ns 0.260ns 0.717ns 0.753ns 1.066ns } { 0.000ns 0.410ns 0.150ns 0.438ns 0.150ns 0.150ns 0.271ns 0.271ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_BUTTON destination 6.866 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_BUTTON\" to destination register is 6.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLOCK_BUTTON 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'CLOCK_BUTTON'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_BUTTON } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -848 -1464 -1256 -832 "CLOCK_BUTTON" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.198 ns) + CELL(0.419 ns) 3.479 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0 2 COMB LCCOMB_X28_Y20_N10 1 " "Info: 2: + IC(2.198 ns) + CELL(0.419 ns) = 3.479 ns; Loc. = LCCOMB_X28_Y20_N10; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { CLOCK_BUTTON SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 3.869 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 3 COMB LCCOMB_X28_Y20_N20 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 3.869 ns; Loc. = LCCOMB_X28_Y20_N20; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.000 ns) 5.326 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 4 COMB CLKCTRL_G10 293 " "Info: 4: + IC(1.457 ns) + CELL(0.000 ns) = 5.326 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 6.866 ns Register_File:inst12\|Register:inst7\|inst93 5 REG LCFF_X35_Y21_N3 3 " "Info: 5: + IC(1.003 ns) + CELL(0.537 ns) = 6.866 ns; Loc. = LCFF_X35_Y21_N3; Fanout = 3; REG Node = 'Register_File:inst12\|Register:inst7\|inst93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Register.bdf" { { 664 160 224 744 "inst93" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.968 ns ( 28.66 % ) " "Info: Total cell delay = 1.968 ns ( 28.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.898 ns ( 71.34 % ) " "Info: Total interconnect delay = 4.898 ns ( 71.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.866 ns" { CLOCK_BUTTON SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.866 ns" { CLOCK_BUTTON {} CLOCK_BUTTON~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst7|inst93 {} } { 0.000ns 0.000ns 2.198ns 0.240ns 1.457ns 1.003ns } { 0.000ns 0.862ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_BUTTON source 6.867 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_BUTTON\" to source register is 6.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLOCK_BUTTON 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'CLOCK_BUTTON'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_BUTTON } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -848 -1464 -1256 -832 "CLOCK_BUTTON" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.198 ns) + CELL(0.419 ns) 3.479 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0 2 COMB LCCOMB_X28_Y20_N10 1 " "Info: 2: + IC(2.198 ns) + CELL(0.419 ns) = 3.479 ns; Loc. = LCCOMB_X28_Y20_N10; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.617 ns" { CLOCK_BUTTON SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 3.869 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 3 COMB LCCOMB_X28_Y20_N20 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 3.869 ns; Loc. = LCCOMB_X28_Y20_N20; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.000 ns) 5.326 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 4 COMB CLKCTRL_G10 293 " "Info: 4: + IC(1.457 ns) + CELL(0.000 ns) = 5.326 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 6.867 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst 5 REG LCFF_X34_Y17_N7 83 " "Info: 5: + IC(1.004 ns) + CELL(0.537 ns) = 6.867 ns; Loc. = LCFF_X34_Y17_N7; Fanout = 83; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.968 ns ( 28.66 % ) " "Info: Total cell delay = 1.968 ns ( 28.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.899 ns ( 71.34 % ) " "Info: Total interconnect delay = 4.899 ns ( 71.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.867 ns" { CLOCK_BUTTON SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.867 ns" { CLOCK_BUTTON {} CLOCK_BUTTON~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} } { 0.000ns 0.000ns 2.198ns 0.240ns 1.457ns 1.004ns } { 0.000ns 0.862ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.866 ns" { CLOCK_BUTTON SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.866 ns" { CLOCK_BUTTON {} CLOCK_BUTTON~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst7|inst93 {} } { 0.000ns 0.000ns 2.198ns 0.240ns 1.457ns 1.003ns } { 0.000ns 0.862ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.867 ns" { CLOCK_BUTTON SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.867 ns" { CLOCK_BUTTON {} CLOCK_BUTTON~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} } { 0.000ns 0.000ns 2.198ns 0.240ns 1.457ns 1.004ns } { 0.000ns 0.862ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Register.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Register.bdf" { { 664 160 224 744 "inst93" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.613 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst Register_File:inst12|32_1_MUX:inst39|inst3~7 Register_File:inst12|32_1_MUX:inst39|inst3~10 Register_File:inst12|32_1_MUX:inst39|inst3~11 Register_File:inst12|32_1_MUX:inst39|inst3~24 ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.613 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} Register_File:inst12|32_1_MUX:inst39|inst3~7 {} Register_File:inst12|32_1_MUX:inst39|inst3~10 {} Register_File:inst12|32_1_MUX:inst39|inst3~11 {} Register_File:inst12|32_1_MUX:inst39|inst3~24 {} ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 {} ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 {} 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 {} Register_File:inst12|Register:inst7|inst93 {} } { 0.000ns 1.676ns 1.008ns 0.267ns 0.247ns 0.258ns 0.972ns 0.271ns 0.247ns 0.270ns 0.253ns 0.260ns 0.717ns 0.753ns 1.066ns } { 0.000ns 0.410ns 0.150ns 0.438ns 0.150ns 0.150ns 0.271ns 0.271ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.866 ns" { CLOCK_BUTTON SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.866 ns" { CLOCK_BUTTON {} CLOCK_BUTTON~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst7|inst93 {} } { 0.000ns 0.000ns 2.198ns 0.240ns 1.457ns 1.003ns } { 0.000ns 0.862ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.867 ns" { CLOCK_BUTTON SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.867 ns" { CLOCK_BUTTON {} CLOCK_BUTTON~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~0 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} } { 0.000ns 0.000ns 2.198ns 0.240ns 1.457ns 1.004ns } { 0.000ns 0.862ns 0.419ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_SEL0 register 16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst register Register_File:inst12\|Register:inst7\|inst93 84.55 MHz 11.828 ns Internal " "Info: Clock \"CLOCK_SEL0\" has Internal fmax of 84.55 MHz between source register \"16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst\" and destination register \"Register_File:inst12\|Register:inst7\|inst93\" (period= 11.828 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.613 ns + Longest register register " "Info: + Longest register to register delay is 11.613 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst 1 REG LCFF_X34_Y17_N7 83 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y17_N7; Fanout = 83; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.676 ns) + CELL(0.410 ns) 2.086 ns Register_File:inst12\|32_1_MUX:inst39\|inst3~7 2 COMB LCCOMB_X33_Y18_N4 1 " "Info: 2: + IC(1.676 ns) + CELL(0.410 ns) = 2.086 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst39\|inst3~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst Register_File:inst12|32_1_MUX:inst39|inst3~7 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.150 ns) 3.244 ns Register_File:inst12\|32_1_MUX:inst39\|inst3~10 3 COMB LCCOMB_X34_Y17_N10 1 " "Info: 3: + IC(1.008 ns) + CELL(0.150 ns) = 3.244 ns; Loc. = LCCOMB_X34_Y17_N10; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst39\|inst3~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { Register_File:inst12|32_1_MUX:inst39|inst3~7 Register_File:inst12|32_1_MUX:inst39|inst3~10 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.949 ns Register_File:inst12\|32_1_MUX:inst39\|inst3~11 4 COMB LCCOMB_X34_Y17_N12 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 3.949 ns; Loc. = LCCOMB_X34_Y17_N12; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst39\|inst3~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Register_File:inst12|32_1_MUX:inst39|inst3~10 Register_File:inst12|32_1_MUX:inst39|inst3~11 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.346 ns Register_File:inst12\|32_1_MUX:inst39\|inst3~24 5 COMB LCCOMB_X34_Y17_N0 4 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 4.346 ns; Loc. = LCCOMB_X34_Y17_N0; Fanout = 4; COMB Node = 'Register_File:inst12\|32_1_MUX:inst39\|inst3~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Register_File:inst12|32_1_MUX:inst39|inst3~11 Register_File:inst12|32_1_MUX:inst39|inst3~24 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 4.754 ns ALU_TOP:inst30\|4_1_MUX:MUX0\|inst8~0 6 COMB LCCOMB_X34_Y17_N4 2 " "Info: 6: + IC(0.258 ns) + CELL(0.150 ns) = 4.754 ns; Loc. = LCCOMB_X34_Y17_N4; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|4_1_MUX:MUX0\|inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Register_File:inst12|32_1_MUX:inst39|inst3~24 ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.271 ns) 5.997 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0 7 COMB LCCOMB_X31_Y16_N20 2 " "Info: 7: + IC(0.972 ns) + CELL(0.271 ns) = 5.997 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.271 ns) 6.539 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0 8 COMB LCCOMB_X31_Y16_N30 2 " "Info: 8: + IC(0.271 ns) + CELL(0.271 ns) = 6.539 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.936 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0 9 COMB LCCOMB_X31_Y16_N16 2 " "Info: 9: + IC(0.247 ns) + CELL(0.150 ns) = 6.936 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.271 ns) 7.477 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0 10 COMB LCCOMB_X31_Y16_N4 2 " "Info: 10: + IC(0.270 ns) + CELL(0.271 ns) = 7.477 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 8.001 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0 11 COMB LCCOMB_X31_Y16_N6 3 " "Info: 11: + IC(0.253 ns) + CELL(0.271 ns) = 8.001 ns; Loc. = LCCOMB_X31_Y16_N6; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.150 ns) 8.411 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0 12 COMB LCCOMB_X31_Y16_N0 3 " "Info: 12: + IC(0.260 ns) + CELL(0.150 ns) = 8.411 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 3; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.150 ns) 9.278 ns ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst10\|inst2~4 13 COMB LCCOMB_X33_Y17_N22 1 " "Info: 13: + IC(0.717 ns) + CELL(0.150 ns) = 9.278 ns; Loc. = LCCOMB_X33_Y17_N22; Fanout = 1; COMB Node = 'ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst10\|inst2~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.150 ns) 10.181 ns 8_2_1_mux:inst17\|2_1_mux:inst10\|inst2~0 14 COMB LCCOMB_X34_Y18_N16 34 " "Info: 14: + IC(0.753 ns) + CELL(0.150 ns) = 10.181 ns; Loc. = LCCOMB_X34_Y18_N16; Fanout = 34; COMB Node = '8_2_1_mux:inst17\|2_1_mux:inst10\|inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.366 ns) 11.613 ns Register_File:inst12\|Register:inst7\|inst93 15 REG LCFF_X35_Y21_N3 3 " "Info: 15: + IC(1.066 ns) + CELL(0.366 ns) = 11.613 ns; Loc. = LCFF_X35_Y21_N3; Fanout = 3; REG Node = 'Register_File:inst12\|Register:inst7\|inst93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Register.bdf" { { 664 160 224 744 "inst93" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.348 ns ( 28.83 % ) " "Info: Total cell delay = 3.348 ns ( 28.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.265 ns ( 71.17 % ) " "Info: Total interconnect delay = 8.265 ns ( 71.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.613 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst Register_File:inst12|32_1_MUX:inst39|inst3~7 Register_File:inst12|32_1_MUX:inst39|inst3~10 Register_File:inst12|32_1_MUX:inst39|inst3~11 Register_File:inst12|32_1_MUX:inst39|inst3~24 ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.613 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} Register_File:inst12|32_1_MUX:inst39|inst3~7 {} Register_File:inst12|32_1_MUX:inst39|inst3~10 {} Register_File:inst12|32_1_MUX:inst39|inst3~11 {} Register_File:inst12|32_1_MUX:inst39|inst3~24 {} ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 {} ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 {} 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 {} Register_File:inst12|Register:inst7|inst93 {} } { 0.000ns 1.676ns 1.008ns 0.267ns 0.247ns 0.258ns 0.972ns 0.271ns 0.247ns 0.270ns 0.253ns 0.260ns 0.717ns 0.753ns 1.066ns } { 0.000ns 0.410ns 0.150ns 0.438ns 0.150ns 0.150ns 0.271ns 0.271ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_SEL0 destination 6.413 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_SEL0\" to destination register is 6.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns CLOCK_SEL0 1 CLK PIN_U4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 1; CLK Node = 'CLOCK_SEL0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_SEL0 } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -816 -1440 -1256 -800 "CLOCK_SEL0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.164 ns) + CELL(0.420 ns) 3.416 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 2 COMB LCCOMB_X28_Y20_N20 1 " "Info: 2: + IC(2.164 ns) + CELL(0.420 ns) = 3.416 ns; Loc. = LCCOMB_X28_Y20_N20; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.000 ns) 4.873 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 3 COMB CLKCTRL_G10 293 " "Info: 3: + IC(1.457 ns) + CELL(0.000 ns) = 4.873 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 6.413 ns Register_File:inst12\|Register:inst7\|inst93 4 REG LCFF_X35_Y21_N3 3 " "Info: 4: + IC(1.003 ns) + CELL(0.537 ns) = 6.413 ns; Loc. = LCFF_X35_Y21_N3; Fanout = 3; REG Node = 'Register_File:inst12\|Register:inst7\|inst93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "Register.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Register.bdf" { { 664 160 224 744 "inst93" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.789 ns ( 27.90 % ) " "Info: Total cell delay = 1.789 ns ( 27.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.624 ns ( 72.10 % ) " "Info: Total interconnect delay = 4.624 ns ( 72.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.413 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.413 ns" { CLOCK_SEL0 {} CLOCK_SEL0~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst7|inst93 {} } { 0.000ns 0.000ns 2.164ns 1.457ns 1.003ns } { 0.000ns 0.832ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_SEL0 source 6.414 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_SEL0\" to source register is 6.414 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns CLOCK_SEL0 1 CLK PIN_U4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 1; CLK Node = 'CLOCK_SEL0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_SEL0 } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -816 -1440 -1256 -800 "CLOCK_SEL0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.164 ns) + CELL(0.420 ns) 3.416 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 2 COMB LCCOMB_X28_Y20_N20 1 " "Info: 2: + IC(2.164 ns) + CELL(0.420 ns) = 3.416 ns; Loc. = LCCOMB_X28_Y20_N20; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.584 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.000 ns) 4.873 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 3 COMB CLKCTRL_G10 293 " "Info: 3: + IC(1.457 ns) + CELL(0.000 ns) = 4.873 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 6.414 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst 4 REG LCFF_X34_Y17_N7 83 " "Info: 4: + IC(1.004 ns) + CELL(0.537 ns) = 6.414 ns; Loc. = LCFF_X34_Y17_N7; Fanout = 83; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.789 ns ( 27.89 % ) " "Info: Total cell delay = 1.789 ns ( 27.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.625 ns ( 72.11 % ) " "Info: Total interconnect delay = 4.625 ns ( 72.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.414 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.414 ns" { CLOCK_SEL0 {} CLOCK_SEL0~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} } { 0.000ns 0.000ns 2.164ns 1.457ns 1.004ns } { 0.000ns 0.832ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.413 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.413 ns" { CLOCK_SEL0 {} CLOCK_SEL0~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst7|inst93 {} } { 0.000ns 0.000ns 2.164ns 1.457ns 1.003ns } { 0.000ns 0.832ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.414 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.414 ns" { CLOCK_SEL0 {} CLOCK_SEL0~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} } { 0.000ns 0.000ns 2.164ns 1.457ns 1.004ns } { 0.000ns 0.832ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Register.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Register.bdf" { { 664 160 224 744 "inst93" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.613 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst Register_File:inst12|32_1_MUX:inst39|inst3~7 Register_File:inst12|32_1_MUX:inst39|inst3~10 Register_File:inst12|32_1_MUX:inst39|inst3~11 Register_File:inst12|32_1_MUX:inst39|inst3~24 ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.613 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} Register_File:inst12|32_1_MUX:inst39|inst3~7 {} Register_File:inst12|32_1_MUX:inst39|inst3~10 {} Register_File:inst12|32_1_MUX:inst39|inst3~11 {} Register_File:inst12|32_1_MUX:inst39|inst3~24 {} ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 {} ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst10|inst2~4 {} 8_2_1_mux:inst17|2_1_mux:inst10|inst2~0 {} Register_File:inst12|Register:inst7|inst93 {} } { 0.000ns 1.676ns 1.008ns 0.267ns 0.247ns 0.258ns 0.972ns 0.271ns 0.247ns 0.270ns 0.253ns 0.260ns 0.717ns 0.753ns 1.066ns } { 0.000ns 0.410ns 0.150ns 0.438ns 0.150ns 0.150ns 0.271ns 0.271ns 0.150ns 0.271ns 0.271ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.413 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl Register_File:inst12|Register:inst7|inst93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.413 ns" { CLOCK_SEL0 {} CLOCK_SEL0~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} Register_File:inst12|Register:inst7|inst93 {} } { 0.000ns 0.000ns 2.164ns 1.457ns 1.003ns } { 0.000ns 0.832ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.414 ns" { CLOCK_SEL0 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.414 ns" { CLOCK_SEL0 {} CLOCK_SEL0~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} } { 0.000ns 0.000ns 2.164ns 1.457ns 1.004ns } { 0.000ns 0.832ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLOCK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10 ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10 CLOCK 31.382 ns " "Info: Found hold time violation between source  pin or register \"ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10\" and destination pin or register \"ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10\" for clock \"CLOCK\" (Hold time is 31.382 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "31.773 ns + Largest " "Info: + Largest clock skew is 31.773 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 38.092 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 38.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -832 -1424 -1256 -816 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.787 ns) 2.799 ns SLOW_CLOCK:inst19\|inst 2 REG LCFF_X35_Y28_N13 2 " "Info: 2: + IC(1.033 ns) + CELL(0.787 ns) = 2.799 ns; Loc. = LCFF_X35_Y28_N13; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { CLOCK SLOW_CLOCK:inst19|inst } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 336 400 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.787 ns) 4.269 ns SLOW_CLOCK:inst19\|inst3 3 REG LCFF_X38_Y28_N5 2 " "Info: 3: + IC(0.683 ns) + CELL(0.787 ns) = 4.269 ns; Loc. = LCFF_X38_Y28_N5; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 496 560 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.787 ns) 5.340 ns SLOW_CLOCK:inst19\|inst5 4 REG LCFF_X38_Y28_N1 2 " "Info: 4: + IC(0.284 ns) + CELL(0.787 ns) = 5.340 ns; Loc. = LCFF_X38_Y28_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 656 720 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.787 ns) 6.822 ns SLOW_CLOCK:inst19\|inst7 5 REG LCFF_X42_Y28_N1 2 " "Info: 5: + IC(0.695 ns) + CELL(0.787 ns) = 6.822 ns; Loc. = LCFF_X42_Y28_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 816 880 184 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 7.894 ns SLOW_CLOCK:inst19\|inst9 6 REG LCFF_X42_Y28_N15 2 " "Info: 6: + IC(0.285 ns) + CELL(0.787 ns) = 7.894 ns; Loc. = LCFF_X42_Y28_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 976 1040 184 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.787 ns) 9.103 ns SLOW_CLOCK:inst19\|inst11 7 REG LCFF_X43_Y28_N1 2 " "Info: 7: + IC(0.422 ns) + CELL(0.787 ns) = 9.103 ns; Loc. = LCFF_X43_Y28_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1136 1200 184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 10.175 ns SLOW_CLOCK:inst19\|inst13 8 REG LCFF_X43_Y28_N29 2 " "Info: 8: + IC(0.285 ns) + CELL(0.787 ns) = 10.175 ns; Loc. = LCFF_X43_Y28_N29; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1296 1360 184 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.787 ns) 11.716 ns SLOW_CLOCK:inst19\|inst15 9 REG LCFF_X43_Y26_N1 2 " "Info: 9: + IC(0.754 ns) + CELL(0.787 ns) = 11.716 ns; Loc. = LCFF_X43_Y26_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1456 1520 184 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 12.788 ns SLOW_CLOCK:inst19\|inst17 10 REG LCFF_X43_Y26_N23 2 " "Info: 10: + IC(0.285 ns) + CELL(0.787 ns) = 12.788 ns; Loc. = LCFF_X43_Y26_N23; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 336 400 296 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.787 ns) 14.344 ns SLOW_CLOCK:inst19\|inst19 11 REG LCFF_X44_Y22_N1 2 " "Info: 11: + IC(0.769 ns) + CELL(0.787 ns) = 14.344 ns; Loc. = LCFF_X44_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 496 560 296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 15.416 ns SLOW_CLOCK:inst19\|inst21 12 REG LCFF_X44_Y22_N31 2 " "Info: 12: + IC(0.285 ns) + CELL(0.787 ns) = 15.416 ns; Loc. = LCFF_X44_Y22_N31; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 656 720 296 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 16.632 ns SLOW_CLOCK:inst19\|inst23 13 REG LCFF_X43_Y22_N1 2 " "Info: 13: + IC(0.429 ns) + CELL(0.787 ns) = 16.632 ns; Loc. = LCFF_X43_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 816 880 296 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 17.704 ns SLOW_CLOCK:inst19\|inst25 14 REG LCFF_X43_Y22_N31 2 " "Info: 14: + IC(0.285 ns) + CELL(0.787 ns) = 17.704 ns; Loc. = LCFF_X43_Y22_N31; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 976 1040 296 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 18.920 ns SLOW_CLOCK:inst19\|inst27 15 REG LCFF_X42_Y22_N1 2 " "Info: 15: + IC(0.429 ns) + CELL(0.787 ns) = 18.920 ns; Loc. = LCFF_X42_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1136 1200 296 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 19.992 ns SLOW_CLOCK:inst19\|inst29 16 REG LCFF_X42_Y22_N27 2 " "Info: 16: + IC(0.285 ns) + CELL(0.787 ns) = 19.992 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1296 1360 296 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.787 ns) 21.472 ns SLOW_CLOCK:inst19\|inst31 17 REG LCFF_X38_Y22_N1 2 " "Info: 17: + IC(0.693 ns) + CELL(0.787 ns) = 21.472 ns; Loc. = LCFF_X38_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1456 1520 296 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 22.544 ns SLOW_CLOCK:inst19\|inst34 18 REG LCFF_X38_Y22_N31 2 " "Info: 18: + IC(0.285 ns) + CELL(0.787 ns) = 22.544 ns; Loc. = LCFF_X38_Y22_N31; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 336 400 408 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 23.760 ns SLOW_CLOCK:inst19\|inst35 19 REG LCFF_X37_Y22_N1 2 " "Info: 19: + IC(0.429 ns) + CELL(0.787 ns) = 23.760 ns; Loc. = LCFF_X37_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 496 560 408 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 24.832 ns SLOW_CLOCK:inst19\|inst37 20 REG LCFF_X37_Y22_N31 2 " "Info: 20: + IC(0.285 ns) + CELL(0.787 ns) = 24.832 ns; Loc. = LCFF_X37_Y22_N31; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 656 720 408 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 26.048 ns SLOW_CLOCK:inst19\|inst39 21 REG LCFF_X36_Y22_N5 2 " "Info: 21: + IC(0.429 ns) + CELL(0.787 ns) = 26.048 ns; Loc. = LCFF_X36_Y22_N5; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 816 880 408 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.787 ns) 27.119 ns SLOW_CLOCK:inst19\|inst41 22 REG LCFF_X36_Y22_N1 2 " "Info: 22: + IC(0.284 ns) + CELL(0.787 ns) = 27.119 ns; Loc. = LCFF_X36_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 976 1040 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.787 ns) 29.132 ns SLOW_CLOCK:inst19\|inst43 23 REG LCFF_X28_Y20_N1 2 " "Info: 23: + IC(1.226 ns) + CELL(0.787 ns) = 29.132 ns; Loc. = LCFF_X28_Y20_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1136 1200 408 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 30.204 ns SLOW_CLOCK:inst19\|inst45 24 REG LCFF_X28_Y20_N31 3 " "Info: 24: + IC(0.285 ns) + CELL(0.787 ns) = 30.204 ns; Loc. = LCFF_X28_Y20_N31; Fanout = 3; REG Node = 'SLOW_CLOCK:inst19\|inst45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1296 1360 408 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.787 ns) 31.419 ns SLOW_CLOCK:inst19\|inst47 25 REG LCFF_X29_Y20_N9 2 " "Info: 25: + IC(0.428 ns) + CELL(0.787 ns) = 31.419 ns; Loc. = LCFF_X29_Y20_N9; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1456 1520 408 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.787 ns) 32.914 ns SLOW_CLOCK:inst19\|inst49 26 REG LCFF_X27_Y20_N1 2 " "Info: 26: + IC(0.708 ns) + CELL(0.787 ns) = 32.914 ns; Loc. = LCFF_X27_Y20_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 336 400 520 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 33.986 ns SLOW_CLOCK:inst19\|inst51 27 REG LCFF_X27_Y20_N15 2 " "Info: 27: + IC(0.285 ns) + CELL(0.787 ns) = 33.986 ns; Loc. = LCFF_X27_Y20_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 496 560 520 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.150 ns) 34.573 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~1 28 COMB LCCOMB_X28_Y20_N14 1 " "Info: 28: + IC(0.437 ns) + CELL(0.150 ns) = 34.573 ns; Loc. = LCCOMB_X28_Y20_N14; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 35.096 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 29 COMB LCCOMB_X28_Y20_N20 1 " "Info: 29: + IC(0.248 ns) + CELL(0.275 ns) = 35.096 ns; Loc. = LCCOMB_X28_Y20_N20; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.000 ns) 36.553 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 30 COMB CLKCTRL_G10 293 " "Info: 30: + IC(1.457 ns) + CELL(0.000 ns) = 36.553 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 38.092 ns ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10 31 REG LCFF_X33_Y16_N25 3 " "Info: 31: + IC(1.002 ns) + CELL(0.537 ns) = 38.092 ns; Loc. = LCFF_X33_Y16_N25; Fanout = 3; REG Node = 'ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.403 ns ( 58.81 % ) " "Info: Total cell delay = 22.403 ns ( 58.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.689 ns ( 41.19 % ) " "Info: Total interconnect delay = 15.689 ns ( 41.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "38.092 ns" { CLOCK SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "38.092 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|inst {} SLOW_CLOCK:inst19|inst3 {} SLOW_CLOCK:inst19|inst5 {} SLOW_CLOCK:inst19|inst7 {} SLOW_CLOCK:inst19|inst9 {} SLOW_CLOCK:inst19|inst11 {} SLOW_CLOCK:inst19|inst13 {} SLOW_CLOCK:inst19|inst15 {} SLOW_CLOCK:inst19|inst17 {} SLOW_CLOCK:inst19|inst19 {} SLOW_CLOCK:inst19|inst21 {} SLOW_CLOCK:inst19|inst23 {} SLOW_CLOCK:inst19|inst25 {} SLOW_CLOCK:inst19|inst27 {} SLOW_CLOCK:inst19|inst29 {} SLOW_CLOCK:inst19|inst31 {} SLOW_CLOCK:inst19|inst34 {} SLOW_CLOCK:inst19|inst35 {} SLOW_CLOCK:inst19|inst37 {} SLOW_CLOCK:inst19|inst39 {} SLOW_CLOCK:inst19|inst41 {} SLOW_CLOCK:inst19|inst43 {} SLOW_CLOCK:inst19|inst45 {} SLOW_CLOCK:inst19|inst47 {} SLOW_CLOCK:inst19|inst49 {} SLOW_CLOCK:inst19|inst51 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 1.033ns 0.683ns 0.284ns 0.695ns 0.285ns 0.422ns 0.285ns 0.754ns 0.285ns 0.769ns 0.285ns 0.429ns 0.285ns 0.429ns 0.285ns 0.693ns 0.285ns 0.429ns 0.285ns 0.429ns 0.284ns 1.226ns 0.285ns 0.428ns 0.708ns 0.285ns 0.437ns 0.248ns 1.457ns 1.002ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 6.319 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to source register is 6.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -832 -1424 -1256 -816 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(0.388 ns) 2.800 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~1 2 COMB LCCOMB_X28_Y20_N14 1 " "Info: 2: + IC(1.433 ns) + CELL(0.388 ns) = 2.800 ns; Loc. = LCCOMB_X28_Y20_N14; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { CLOCK SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 3.323 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 3 COMB LCCOMB_X28_Y20_N20 1 " "Info: 3: + IC(0.248 ns) + CELL(0.275 ns) = 3.323 ns; Loc. = LCCOMB_X28_Y20_N20; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.000 ns) 4.780 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 4 COMB CLKCTRL_G10 293 " "Info: 4: + IC(1.457 ns) + CELL(0.000 ns) = 4.780 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 6.319 ns ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10 5 REG LCFF_X33_Y16_N25 3 " "Info: 5: + IC(1.002 ns) + CELL(0.537 ns) = 6.319 ns; Loc. = LCFF_X33_Y16_N25; Fanout = 3; REG Node = 'ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.179 ns ( 34.48 % ) " "Info: Total cell delay = 2.179 ns ( 34.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.140 ns ( 65.52 % ) " "Info: Total interconnect delay = 4.140 ns ( 65.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.319 ns" { CLOCK SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.319 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 1.433ns 0.248ns 1.457ns 1.002ns } { 0.000ns 0.979ns 0.388ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "38.092 ns" { CLOCK SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "38.092 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|inst {} SLOW_CLOCK:inst19|inst3 {} SLOW_CLOCK:inst19|inst5 {} SLOW_CLOCK:inst19|inst7 {} SLOW_CLOCK:inst19|inst9 {} SLOW_CLOCK:inst19|inst11 {} SLOW_CLOCK:inst19|inst13 {} SLOW_CLOCK:inst19|inst15 {} SLOW_CLOCK:inst19|inst17 {} SLOW_CLOCK:inst19|inst19 {} SLOW_CLOCK:inst19|inst21 {} SLOW_CLOCK:inst19|inst23 {} SLOW_CLOCK:inst19|inst25 {} SLOW_CLOCK:inst19|inst27 {} SLOW_CLOCK:inst19|inst29 {} SLOW_CLOCK:inst19|inst31 {} SLOW_CLOCK:inst19|inst34 {} SLOW_CLOCK:inst19|inst35 {} SLOW_CLOCK:inst19|inst37 {} SLOW_CLOCK:inst19|inst39 {} SLOW_CLOCK:inst19|inst41 {} SLOW_CLOCK:inst19|inst43 {} SLOW_CLOCK:inst19|inst45 {} SLOW_CLOCK:inst19|inst47 {} SLOW_CLOCK:inst19|inst49 {} SLOW_CLOCK:inst19|inst51 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 1.033ns 0.683ns 0.284ns 0.695ns 0.285ns 0.422ns 0.285ns 0.754ns 0.285ns 0.769ns 0.285ns 0.429ns 0.285ns 0.429ns 0.285ns 0.693ns 0.285ns 0.429ns 0.285ns 0.429ns 0.284ns 1.226ns 0.285ns 0.428ns 0.708ns 0.285ns 0.437ns 0.248ns 1.457ns 1.002ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.319 ns" { CLOCK SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.319 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 1.433ns 0.248ns 1.457ns 1.002ns } { 0.000ns 0.979ns 0.388ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10 1 REG LCFF_X33_Y16_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y16_N25; Fanout = 3; REG Node = 'ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10~4 2 COMB LCCOMB_X33_Y16_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 1; COMB Node = 'ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { ALU_TOP:inst30|Z_LOGIC:inst12|inst10 ALU_TOP:inst30|Z_LOGIC:inst12|inst10~4 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10 3 REG LCFF_X33_Y16_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X33_Y16_N25; Fanout = 3; REG Node = 'ALU_TOP:inst30\|Z_LOGIC:inst12\|inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ALU_TOP:inst30|Z_LOGIC:inst12|inst10~4 ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ALU_TOP:inst30|Z_LOGIC:inst12|inst10 ALU_TOP:inst30|Z_LOGIC:inst12|inst10~4 ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10~4 {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Z_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Z_LOGIC.bdf" { { 128 816 880 208 "inst10" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "38.092 ns" { CLOCK SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "38.092 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|inst {} SLOW_CLOCK:inst19|inst3 {} SLOW_CLOCK:inst19|inst5 {} SLOW_CLOCK:inst19|inst7 {} SLOW_CLOCK:inst19|inst9 {} SLOW_CLOCK:inst19|inst11 {} SLOW_CLOCK:inst19|inst13 {} SLOW_CLOCK:inst19|inst15 {} SLOW_CLOCK:inst19|inst17 {} SLOW_CLOCK:inst19|inst19 {} SLOW_CLOCK:inst19|inst21 {} SLOW_CLOCK:inst19|inst23 {} SLOW_CLOCK:inst19|inst25 {} SLOW_CLOCK:inst19|inst27 {} SLOW_CLOCK:inst19|inst29 {} SLOW_CLOCK:inst19|inst31 {} SLOW_CLOCK:inst19|inst34 {} SLOW_CLOCK:inst19|inst35 {} SLOW_CLOCK:inst19|inst37 {} SLOW_CLOCK:inst19|inst39 {} SLOW_CLOCK:inst19|inst41 {} SLOW_CLOCK:inst19|inst43 {} SLOW_CLOCK:inst19|inst45 {} SLOW_CLOCK:inst19|inst47 {} SLOW_CLOCK:inst19|inst49 {} SLOW_CLOCK:inst19|inst51 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 1.033ns 0.683ns 0.284ns 0.695ns 0.285ns 0.422ns 0.285ns 0.754ns 0.285ns 0.769ns 0.285ns 0.429ns 0.285ns 0.429ns 0.285ns 0.693ns 0.285ns 0.429ns 0.285ns 0.429ns 0.284ns 1.226ns 0.285ns 0.428ns 0.708ns 0.285ns 0.437ns 0.248ns 1.457ns 1.002ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.319 ns" { CLOCK SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.319 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 1.433ns 0.248ns 1.457ns 1.002ns } { 0.000ns 0.979ns 0.388ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ALU_TOP:inst30|Z_LOGIC:inst12|inst10 ALU_TOP:inst30|Z_LOGIC:inst12|inst10~4 ALU_TOP:inst30|Z_LOGIC:inst12|inst10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10~4 {} ALU_TOP:inst30|Z_LOGIC:inst12|inst10 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "16_B_REG:inst9\|1_BIT_REGISTER:inst16\|inst IR14 CLOCK 1.698 ns register " "Info: tsu for register \"16_B_REG:inst9\|1_BIT_REGISTER:inst16\|inst\" (data pin = \"IR14\", clock pin = \"CLOCK\") is 1.698 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.084 ns + Longest pin register " "Info: + Longest pin to register delay is 8.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns IR14 1 PIN PIN_AC9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_AC9; Fanout = 2; PIN Node = 'IR14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR14 } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -408 -1608 -1440 -392 "IR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.878 ns) + CELL(0.366 ns) 8.084 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst16\|inst 2 REG LCFF_X29_Y17_N27 15 " "Info: 2: + IC(6.878 ns) + CELL(0.366 ns) = 8.084 ns; Loc. = LCFF_X29_Y17_N27; Fanout = 15; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst16\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.244 ns" { IR14 16_B_REG:inst9|1_BIT_REGISTER:inst16|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.206 ns ( 14.92 % ) " "Info: Total cell delay = 1.206 ns ( 14.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.878 ns ( 85.08 % ) " "Info: Total interconnect delay = 6.878 ns ( 85.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.084 ns" { IR14 16_B_REG:inst9|1_BIT_REGISTER:inst16|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.084 ns" { IR14 {} IR14~combout {} 16_B_REG:inst9|1_BIT_REGISTER:inst16|inst {} } { 0.000ns 0.000ns 6.878ns } { 0.000ns 0.840ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 6.350 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 6.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -832 -1424 -1256 -816 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(0.388 ns) 2.800 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~1 2 COMB LCCOMB_X28_Y20_N14 1 " "Info: 2: + IC(1.433 ns) + CELL(0.388 ns) = 2.800 ns; Loc. = LCCOMB_X28_Y20_N14; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { CLOCK SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 3.323 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 3 COMB LCCOMB_X28_Y20_N20 1 " "Info: 3: + IC(0.248 ns) + CELL(0.275 ns) = 3.323 ns; Loc. = LCCOMB_X28_Y20_N20; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.000 ns) 4.780 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 4 COMB CLKCTRL_G10 293 " "Info: 4: + IC(1.457 ns) + CELL(0.000 ns) = 4.780 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 6.350 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst16\|inst 5 REG LCFF_X29_Y17_N27 15 " "Info: 5: + IC(1.033 ns) + CELL(0.537 ns) = 6.350 ns; Loc. = LCFF_X29_Y17_N27; Fanout = 15; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst16\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst16|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.179 ns ( 34.31 % ) " "Info: Total cell delay = 2.179 ns ( 34.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.171 ns ( 65.69 % ) " "Info: Total interconnect delay = 4.171 ns ( 65.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.350 ns" { CLOCK SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst16|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.350 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst16|inst {} } { 0.000ns 0.000ns 1.433ns 0.248ns 1.457ns 1.033ns } { 0.000ns 0.979ns 0.388ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.084 ns" { IR14 16_B_REG:inst9|1_BIT_REGISTER:inst16|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.084 ns" { IR14 {} IR14~combout {} 16_B_REG:inst9|1_BIT_REGISTER:inst16|inst {} } { 0.000ns 0.000ns 6.878ns } { 0.000ns 0.840ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.350 ns" { CLOCK SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst16|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.350 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst16|inst {} } { 0.000ns 0.000ns 1.433ns 0.248ns 1.457ns 1.033ns } { 0.000ns 0.979ns 0.388ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK DLSEG13 16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst 57.020 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"DLSEG13\" through register \"16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst\" is 57.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 38.094 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 38.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -832 -1424 -1256 -816 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.787 ns) 2.799 ns SLOW_CLOCK:inst19\|inst 2 REG LCFF_X35_Y28_N13 2 " "Info: 2: + IC(1.033 ns) + CELL(0.787 ns) = 2.799 ns; Loc. = LCFF_X35_Y28_N13; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { CLOCK SLOW_CLOCK:inst19|inst } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 336 400 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.787 ns) 4.269 ns SLOW_CLOCK:inst19\|inst3 3 REG LCFF_X38_Y28_N5 2 " "Info: 3: + IC(0.683 ns) + CELL(0.787 ns) = 4.269 ns; Loc. = LCFF_X38_Y28_N5; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 496 560 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.787 ns) 5.340 ns SLOW_CLOCK:inst19\|inst5 4 REG LCFF_X38_Y28_N1 2 " "Info: 4: + IC(0.284 ns) + CELL(0.787 ns) = 5.340 ns; Loc. = LCFF_X38_Y28_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 656 720 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.787 ns) 6.822 ns SLOW_CLOCK:inst19\|inst7 5 REG LCFF_X42_Y28_N1 2 " "Info: 5: + IC(0.695 ns) + CELL(0.787 ns) = 6.822 ns; Loc. = LCFF_X42_Y28_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 816 880 184 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 7.894 ns SLOW_CLOCK:inst19\|inst9 6 REG LCFF_X42_Y28_N15 2 " "Info: 6: + IC(0.285 ns) + CELL(0.787 ns) = 7.894 ns; Loc. = LCFF_X42_Y28_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 976 1040 184 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.787 ns) 9.103 ns SLOW_CLOCK:inst19\|inst11 7 REG LCFF_X43_Y28_N1 2 " "Info: 7: + IC(0.422 ns) + CELL(0.787 ns) = 9.103 ns; Loc. = LCFF_X43_Y28_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1136 1200 184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 10.175 ns SLOW_CLOCK:inst19\|inst13 8 REG LCFF_X43_Y28_N29 2 " "Info: 8: + IC(0.285 ns) + CELL(0.787 ns) = 10.175 ns; Loc. = LCFF_X43_Y28_N29; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1296 1360 184 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.787 ns) 11.716 ns SLOW_CLOCK:inst19\|inst15 9 REG LCFF_X43_Y26_N1 2 " "Info: 9: + IC(0.754 ns) + CELL(0.787 ns) = 11.716 ns; Loc. = LCFF_X43_Y26_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1456 1520 184 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 12.788 ns SLOW_CLOCK:inst19\|inst17 10 REG LCFF_X43_Y26_N23 2 " "Info: 10: + IC(0.285 ns) + CELL(0.787 ns) = 12.788 ns; Loc. = LCFF_X43_Y26_N23; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 336 400 296 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.787 ns) 14.344 ns SLOW_CLOCK:inst19\|inst19 11 REG LCFF_X44_Y22_N1 2 " "Info: 11: + IC(0.769 ns) + CELL(0.787 ns) = 14.344 ns; Loc. = LCFF_X44_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 496 560 296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 15.416 ns SLOW_CLOCK:inst19\|inst21 12 REG LCFF_X44_Y22_N31 2 " "Info: 12: + IC(0.285 ns) + CELL(0.787 ns) = 15.416 ns; Loc. = LCFF_X44_Y22_N31; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 656 720 296 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 16.632 ns SLOW_CLOCK:inst19\|inst23 13 REG LCFF_X43_Y22_N1 2 " "Info: 13: + IC(0.429 ns) + CELL(0.787 ns) = 16.632 ns; Loc. = LCFF_X43_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 816 880 296 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 17.704 ns SLOW_CLOCK:inst19\|inst25 14 REG LCFF_X43_Y22_N31 2 " "Info: 14: + IC(0.285 ns) + CELL(0.787 ns) = 17.704 ns; Loc. = LCFF_X43_Y22_N31; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 976 1040 296 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 18.920 ns SLOW_CLOCK:inst19\|inst27 15 REG LCFF_X42_Y22_N1 2 " "Info: 15: + IC(0.429 ns) + CELL(0.787 ns) = 18.920 ns; Loc. = LCFF_X42_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1136 1200 296 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 19.992 ns SLOW_CLOCK:inst19\|inst29 16 REG LCFF_X42_Y22_N27 2 " "Info: 16: + IC(0.285 ns) + CELL(0.787 ns) = 19.992 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1296 1360 296 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.787 ns) 21.472 ns SLOW_CLOCK:inst19\|inst31 17 REG LCFF_X38_Y22_N1 2 " "Info: 17: + IC(0.693 ns) + CELL(0.787 ns) = 21.472 ns; Loc. = LCFF_X38_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1456 1520 296 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 22.544 ns SLOW_CLOCK:inst19\|inst34 18 REG LCFF_X38_Y22_N31 2 " "Info: 18: + IC(0.285 ns) + CELL(0.787 ns) = 22.544 ns; Loc. = LCFF_X38_Y22_N31; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 336 400 408 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 23.760 ns SLOW_CLOCK:inst19\|inst35 19 REG LCFF_X37_Y22_N1 2 " "Info: 19: + IC(0.429 ns) + CELL(0.787 ns) = 23.760 ns; Loc. = LCFF_X37_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 496 560 408 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 24.832 ns SLOW_CLOCK:inst19\|inst37 20 REG LCFF_X37_Y22_N31 2 " "Info: 20: + IC(0.285 ns) + CELL(0.787 ns) = 24.832 ns; Loc. = LCFF_X37_Y22_N31; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 656 720 408 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 26.048 ns SLOW_CLOCK:inst19\|inst39 21 REG LCFF_X36_Y22_N5 2 " "Info: 21: + IC(0.429 ns) + CELL(0.787 ns) = 26.048 ns; Loc. = LCFF_X36_Y22_N5; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 816 880 408 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.787 ns) 27.119 ns SLOW_CLOCK:inst19\|inst41 22 REG LCFF_X36_Y22_N1 2 " "Info: 22: + IC(0.284 ns) + CELL(0.787 ns) = 27.119 ns; Loc. = LCFF_X36_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 976 1040 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.787 ns) 29.132 ns SLOW_CLOCK:inst19\|inst43 23 REG LCFF_X28_Y20_N1 2 " "Info: 23: + IC(1.226 ns) + CELL(0.787 ns) = 29.132 ns; Loc. = LCFF_X28_Y20_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1136 1200 408 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 30.204 ns SLOW_CLOCK:inst19\|inst45 24 REG LCFF_X28_Y20_N31 3 " "Info: 24: + IC(0.285 ns) + CELL(0.787 ns) = 30.204 ns; Loc. = LCFF_X28_Y20_N31; Fanout = 3; REG Node = 'SLOW_CLOCK:inst19\|inst45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1296 1360 408 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.787 ns) 31.419 ns SLOW_CLOCK:inst19\|inst47 25 REG LCFF_X29_Y20_N9 2 " "Info: 25: + IC(0.428 ns) + CELL(0.787 ns) = 31.419 ns; Loc. = LCFF_X29_Y20_N9; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1456 1520 408 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.787 ns) 32.914 ns SLOW_CLOCK:inst19\|inst49 26 REG LCFF_X27_Y20_N1 2 " "Info: 26: + IC(0.708 ns) + CELL(0.787 ns) = 32.914 ns; Loc. = LCFF_X27_Y20_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 336 400 520 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 33.986 ns SLOW_CLOCK:inst19\|inst51 27 REG LCFF_X27_Y20_N15 2 " "Info: 27: + IC(0.285 ns) + CELL(0.787 ns) = 33.986 ns; Loc. = LCFF_X27_Y20_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 496 560 520 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.150 ns) 34.573 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~1 28 COMB LCCOMB_X28_Y20_N14 1 " "Info: 28: + IC(0.437 ns) + CELL(0.150 ns) = 34.573 ns; Loc. = LCCOMB_X28_Y20_N14; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 35.096 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 29 COMB LCCOMB_X28_Y20_N20 1 " "Info: 29: + IC(0.248 ns) + CELL(0.275 ns) = 35.096 ns; Loc. = LCCOMB_X28_Y20_N20; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.000 ns) 36.553 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 30 COMB CLKCTRL_G10 293 " "Info: 30: + IC(1.457 ns) + CELL(0.000 ns) = 36.553 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 38.094 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst 31 REG LCFF_X34_Y17_N7 83 " "Info: 31: + IC(1.004 ns) + CELL(0.537 ns) = 38.094 ns; Loc. = LCFF_X34_Y17_N7; Fanout = 83; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.403 ns ( 58.81 % ) " "Info: Total cell delay = 22.403 ns ( 58.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.691 ns ( 41.19 % ) " "Info: Total interconnect delay = 15.691 ns ( 41.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "38.094 ns" { CLOCK SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "38.094 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|inst {} SLOW_CLOCK:inst19|inst3 {} SLOW_CLOCK:inst19|inst5 {} SLOW_CLOCK:inst19|inst7 {} SLOW_CLOCK:inst19|inst9 {} SLOW_CLOCK:inst19|inst11 {} SLOW_CLOCK:inst19|inst13 {} SLOW_CLOCK:inst19|inst15 {} SLOW_CLOCK:inst19|inst17 {} SLOW_CLOCK:inst19|inst19 {} SLOW_CLOCK:inst19|inst21 {} SLOW_CLOCK:inst19|inst23 {} SLOW_CLOCK:inst19|inst25 {} SLOW_CLOCK:inst19|inst27 {} SLOW_CLOCK:inst19|inst29 {} SLOW_CLOCK:inst19|inst31 {} SLOW_CLOCK:inst19|inst34 {} SLOW_CLOCK:inst19|inst35 {} SLOW_CLOCK:inst19|inst37 {} SLOW_CLOCK:inst19|inst39 {} SLOW_CLOCK:inst19|inst41 {} SLOW_CLOCK:inst19|inst43 {} SLOW_CLOCK:inst19|inst45 {} SLOW_CLOCK:inst19|inst47 {} SLOW_CLOCK:inst19|inst49 {} SLOW_CLOCK:inst19|inst51 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} } { 0.000ns 0.000ns 1.033ns 0.683ns 0.284ns 0.695ns 0.285ns 0.422ns 0.285ns 0.754ns 0.285ns 0.769ns 0.285ns 0.429ns 0.285ns 0.429ns 0.285ns 0.693ns 0.285ns 0.429ns 0.285ns 0.429ns 0.284ns 1.226ns 0.285ns 0.428ns 0.708ns 0.285ns 0.437ns 0.248ns 1.457ns 1.004ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.676 ns + Longest register pin " "Info: + Longest register to pin delay is 18.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst 1 REG LCFF_X34_Y17_N7 83 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y17_N7; Fanout = 83; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst3\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.676 ns) + CELL(0.410 ns) 2.086 ns Register_File:inst12\|32_1_MUX:inst39\|inst3~7 2 COMB LCCOMB_X33_Y18_N4 1 " "Info: 2: + IC(1.676 ns) + CELL(0.410 ns) = 2.086 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst39\|inst3~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.086 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst Register_File:inst12|32_1_MUX:inst39|inst3~7 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.150 ns) 3.244 ns Register_File:inst12\|32_1_MUX:inst39\|inst3~10 3 COMB LCCOMB_X34_Y17_N10 1 " "Info: 3: + IC(1.008 ns) + CELL(0.150 ns) = 3.244 ns; Loc. = LCCOMB_X34_Y17_N10; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst39\|inst3~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { Register_File:inst12|32_1_MUX:inst39|inst3~7 Register_File:inst12|32_1_MUX:inst39|inst3~10 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 3.949 ns Register_File:inst12\|32_1_MUX:inst39\|inst3~11 4 COMB LCCOMB_X34_Y17_N12 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 3.949 ns; Loc. = LCCOMB_X34_Y17_N12; Fanout = 1; COMB Node = 'Register_File:inst12\|32_1_MUX:inst39\|inst3~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { Register_File:inst12|32_1_MUX:inst39|inst3~10 Register_File:inst12|32_1_MUX:inst39|inst3~11 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 4.346 ns Register_File:inst12\|32_1_MUX:inst39\|inst3~24 5 COMB LCCOMB_X34_Y17_N0 4 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 4.346 ns; Loc. = LCCOMB_X34_Y17_N0; Fanout = 4; COMB Node = 'Register_File:inst12\|32_1_MUX:inst39\|inst3~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { Register_File:inst12|32_1_MUX:inst39|inst3~11 Register_File:inst12|32_1_MUX:inst39|inst3~24 } "NODE_NAME" } } { "32_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/32_1_MUX.bdf" { { 120 984 1048 168 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 4.754 ns ALU_TOP:inst30\|4_1_MUX:MUX0\|inst8~0 6 COMB LCCOMB_X34_Y17_N4 2 " "Info: 6: + IC(0.258 ns) + CELL(0.150 ns) = 4.754 ns; Loc. = LCCOMB_X34_Y17_N4; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|4_1_MUX:MUX0\|inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Register_File:inst12|32_1_MUX:inst39|inst3~24 ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.271 ns) 5.997 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0 7 COMB LCCOMB_X31_Y16_N20 2 " "Info: 7: + IC(0.972 ns) + CELL(0.271 ns) = 5.997 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.271 ns) 6.539 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0 8 COMB LCCOMB_X31_Y16_N30 2 " "Info: 8: + IC(0.271 ns) + CELL(0.271 ns) = 6.539 ns; Loc. = LCCOMB_X31_Y16_N30; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.542 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 6.936 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0 9 COMB LCCOMB_X31_Y16_N16 2 " "Info: 9: + IC(0.247 ns) + CELL(0.150 ns) = 6.936 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.271 ns) 7.477 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0 10 COMB LCCOMB_X31_Y16_N4 2 " "Info: 10: + IC(0.270 ns) + CELL(0.271 ns) = 7.477 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.275 ns) 8.007 ns ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst6 11 COMB LCCOMB_X31_Y16_N12 2 " "Info: 11: + IC(0.255 ns) + CELL(0.275 ns) = 8.007 ns; Loc. = LCCOMB_X31_Y16_N12; Fanout = 2; COMB Node = 'ALU_TOP:inst30\|8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst6 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { -16 416 480 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.150 ns) 9.149 ns ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst8\|inst2~3 12 COMB LCCOMB_X34_Y18_N6 1 " "Info: 12: + IC(0.992 ns) + CELL(0.150 ns) = 9.149 ns; Loc. = LCCOMB_X34_Y18_N6; Fanout = 1; COMB Node = 'ALU_TOP:inst30\|8_2_1_mux:inst11\|2_1_mux:inst8\|inst2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst6 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst8|inst2~3 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.150 ns) 10.078 ns DATA_LOAD_MUX:inst3\|4_1_MUX:inst7\|inst8~1 13 COMB LCCOMB_X34_Y15_N6 33 " "Info: 13: + IC(0.779 ns) + CELL(0.150 ns) = 10.078 ns; Loc. = LCCOMB_X34_Y15_N6; Fanout = 33; COMB Node = 'DATA_LOAD_MUX:inst3\|4_1_MUX:inst7\|inst8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst8|inst2~3 DATA_LOAD_MUX:inst3|4_1_MUX:inst7|inst8~1 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.420 ns) 11.750 ns 8_2_1_mux:inst17\|2_1_mux:inst8\|inst2~0 14 COMB LCCOMB_X28_Y17_N26 8 " "Info: 14: + IC(1.252 ns) + CELL(0.420 ns) = 11.750 ns; Loc. = LCCOMB_X28_Y17_N26; Fanout = 8; COMB Node = '8_2_1_mux:inst17\|2_1_mux:inst8\|inst2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { DATA_LOAD_MUX:inst3|4_1_MUX:inst7|inst8~1 8_2_1_mux:inst17|2_1_mux:inst8|inst2~0 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.150 ns) 12.876 ns 8_bit_7_seg:inst29\|7_segment_display:inst1\|g:inst6\|inst3~1 15 COMB LCCOMB_X27_Y16_N2 1 " "Info: 15: + IC(0.976 ns) + CELL(0.150 ns) = 12.876 ns; Loc. = LCCOMB_X27_Y16_N2; Fanout = 1; COMB Node = '8_bit_7_seg:inst29\|7_segment_display:inst1\|g:inst6\|inst3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { 8_2_1_mux:inst17|2_1_mux:inst8|inst2~0 8_bit_7_seg:inst29|7_segment_display:inst1|g:inst6|inst3~1 } "NODE_NAME" } } { "g.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/g.bdf" { { 104 440 504 152 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.420 ns) 13.541 ns 8_bit_7_seg:inst29\|7_segment_display:inst1\|g:inst6\|inst3~2 16 COMB LCCOMB_X27_Y16_N12 1 " "Info: 16: + IC(0.245 ns) + CELL(0.420 ns) = 13.541 ns; Loc. = LCCOMB_X27_Y16_N12; Fanout = 1; COMB Node = '8_bit_7_seg:inst29\|7_segment_display:inst1\|g:inst6\|inst3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.665 ns" { 8_bit_7_seg:inst29|7_segment_display:inst1|g:inst6|inst3~1 8_bit_7_seg:inst29|7_segment_display:inst1|g:inst6|inst3~2 } "NODE_NAME" } } { "g.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/g.bdf" { { 104 440 504 152 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(2.632 ns) 18.676 ns DLSEG13 17 PIN PIN_R3 0 " "Info: 17: + IC(2.503 ns) + CELL(2.632 ns) = 18.676 ns; Loc. = PIN_R3; Fanout = 0; PIN Node = 'DLSEG13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.135 ns" { 8_bit_7_seg:inst29|7_segment_display:inst1|g:inst6|inst3~2 DLSEG13 } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { 120 3912 4088 136 "DLSEG13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.458 ns ( 34.58 % ) " "Info: Total cell delay = 6.458 ns ( 34.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.218 ns ( 65.42 % ) " "Info: Total interconnect delay = 12.218 ns ( 65.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.676 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst Register_File:inst12|32_1_MUX:inst39|inst3~7 Register_File:inst12|32_1_MUX:inst39|inst3~10 Register_File:inst12|32_1_MUX:inst39|inst3~11 Register_File:inst12|32_1_MUX:inst39|inst3~24 ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst6 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst8|inst2~3 DATA_LOAD_MUX:inst3|4_1_MUX:inst7|inst8~1 8_2_1_mux:inst17|2_1_mux:inst8|inst2~0 8_bit_7_seg:inst29|7_segment_display:inst1|g:inst6|inst3~1 8_bit_7_seg:inst29|7_segment_display:inst1|g:inst6|inst3~2 DLSEG13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.676 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} Register_File:inst12|32_1_MUX:inst39|inst3~7 {} Register_File:inst12|32_1_MUX:inst39|inst3~10 {} Register_File:inst12|32_1_MUX:inst39|inst3~11 {} Register_File:inst12|32_1_MUX:inst39|inst3~24 {} ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst6 {} ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst8|inst2~3 {} DATA_LOAD_MUX:inst3|4_1_MUX:inst7|inst8~1 {} 8_2_1_mux:inst17|2_1_mux:inst8|inst2~0 {} 8_bit_7_seg:inst29|7_segment_display:inst1|g:inst6|inst3~1 {} 8_bit_7_seg:inst29|7_segment_display:inst1|g:inst6|inst3~2 {} DLSEG13 {} } { 0.000ns 1.676ns 1.008ns 0.267ns 0.247ns 0.258ns 0.972ns 0.271ns 0.247ns 0.270ns 0.255ns 0.992ns 0.779ns 1.252ns 0.976ns 0.245ns 2.503ns } { 0.000ns 0.410ns 0.150ns 0.438ns 0.150ns 0.150ns 0.271ns 0.271ns 0.150ns 0.271ns 0.275ns 0.150ns 0.150ns 0.420ns 0.150ns 0.420ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "38.094 ns" { CLOCK SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "38.094 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|inst {} SLOW_CLOCK:inst19|inst3 {} SLOW_CLOCK:inst19|inst5 {} SLOW_CLOCK:inst19|inst7 {} SLOW_CLOCK:inst19|inst9 {} SLOW_CLOCK:inst19|inst11 {} SLOW_CLOCK:inst19|inst13 {} SLOW_CLOCK:inst19|inst15 {} SLOW_CLOCK:inst19|inst17 {} SLOW_CLOCK:inst19|inst19 {} SLOW_CLOCK:inst19|inst21 {} SLOW_CLOCK:inst19|inst23 {} SLOW_CLOCK:inst19|inst25 {} SLOW_CLOCK:inst19|inst27 {} SLOW_CLOCK:inst19|inst29 {} SLOW_CLOCK:inst19|inst31 {} SLOW_CLOCK:inst19|inst34 {} SLOW_CLOCK:inst19|inst35 {} SLOW_CLOCK:inst19|inst37 {} SLOW_CLOCK:inst19|inst39 {} SLOW_CLOCK:inst19|inst41 {} SLOW_CLOCK:inst19|inst43 {} SLOW_CLOCK:inst19|inst45 {} SLOW_CLOCK:inst19|inst47 {} SLOW_CLOCK:inst19|inst49 {} SLOW_CLOCK:inst19|inst51 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} } { 0.000ns 0.000ns 1.033ns 0.683ns 0.284ns 0.695ns 0.285ns 0.422ns 0.285ns 0.754ns 0.285ns 0.769ns 0.285ns 0.429ns 0.285ns 0.429ns 0.285ns 0.693ns 0.285ns 0.429ns 0.285ns 0.429ns 0.284ns 1.226ns 0.285ns 0.428ns 0.708ns 0.285ns 0.437ns 0.248ns 1.457ns 1.004ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.676 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst Register_File:inst12|32_1_MUX:inst39|inst3~7 Register_File:inst12|32_1_MUX:inst39|inst3~10 Register_File:inst12|32_1_MUX:inst39|inst3~11 Register_File:inst12|32_1_MUX:inst39|inst3~24 ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst6 ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst8|inst2~3 DATA_LOAD_MUX:inst3|4_1_MUX:inst7|inst8~1 8_2_1_mux:inst17|2_1_mux:inst8|inst2~0 8_bit_7_seg:inst29|7_segment_display:inst1|g:inst6|inst3~1 8_bit_7_seg:inst29|7_segment_display:inst1|g:inst6|inst3~2 DLSEG13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.676 ns" { 16_B_REG:inst9|1_BIT_REGISTER:inst3|inst {} Register_File:inst12|32_1_MUX:inst39|inst3~7 {} Register_File:inst12|32_1_MUX:inst39|inst3~10 {} Register_File:inst12|32_1_MUX:inst39|inst3~11 {} Register_File:inst12|32_1_MUX:inst39|inst3~24 {} ALU_TOP:inst30|4_1_MUX:MUX0|inst8~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} ALU_TOP:inst30|8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst6 {} ALU_TOP:inst30|8_2_1_mux:inst11|2_1_mux:inst8|inst2~3 {} DATA_LOAD_MUX:inst3|4_1_MUX:inst7|inst8~1 {} 8_2_1_mux:inst17|2_1_mux:inst8|inst2~0 {} 8_bit_7_seg:inst29|7_segment_display:inst1|g:inst6|inst3~1 {} 8_bit_7_seg:inst29|7_segment_display:inst1|g:inst6|inst3~2 {} DLSEG13 {} } { 0.000ns 1.676ns 1.008ns 0.267ns 0.247ns 0.258ns 0.972ns 0.271ns 0.247ns 0.270ns 0.255ns 0.992ns 0.779ns 1.252ns 0.976ns 0.245ns 2.503ns } { 0.000ns 0.410ns 0.150ns 0.438ns 0.150ns 0.150ns 0.271ns 0.271ns 0.150ns 0.271ns 0.275ns 0.150ns 0.150ns 0.420ns 0.150ns 0.420ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW0 DESG1 18.972 ns Longest " "Info: Longest tpd from source pin \"SW0\" to destination pin \"DESG1\" is 18.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW0 1 PIN PIN_N25 64 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 64; PIN Node = 'SW0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW0 } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -16 632 800 0 "SW0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.373 ns) + CELL(0.419 ns) 3.791 ns 8_2_1_mux:inst16\|2_1_mux:inst6\|inst2~2 2 COMB LCCOMB_X32_Y19_N8 1 " "Info: 2: + IC(2.373 ns) + CELL(0.419 ns) = 3.791 ns; Loc. = LCCOMB_X32_Y19_N8; Fanout = 1; COMB Node = '8_2_1_mux:inst16\|2_1_mux:inst6\|inst2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.792 ns" { SW0 8_2_1_mux:inst16|2_1_mux:inst6|inst2~2 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.686 ns) + CELL(0.438 ns) 7.915 ns 8_2_1_mux:inst16\|2_1_mux:inst6\|inst2~3 3 COMB LCCOMB_X32_Y19_N26 1 " "Info: 3: + IC(3.686 ns) + CELL(0.438 ns) = 7.915 ns; Loc. = LCCOMB_X32_Y19_N26; Fanout = 1; COMB Node = '8_2_1_mux:inst16\|2_1_mux:inst6\|inst2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.124 ns" { 8_2_1_mux:inst16|2_1_mux:inst6|inst2~2 8_2_1_mux:inst16|2_1_mux:inst6|inst2~3 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.450 ns) + CELL(0.420 ns) 9.785 ns 8_2_1_mux:inst16\|2_1_mux:inst6\|inst2~6 4 COMB LCCOMB_X37_Y17_N28 1 " "Info: 4: + IC(1.450 ns) + CELL(0.420 ns) = 9.785 ns; Loc. = LCCOMB_X37_Y17_N28; Fanout = 1; COMB Node = '8_2_1_mux:inst16\|2_1_mux:inst6\|inst2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { 8_2_1_mux:inst16|2_1_mux:inst6|inst2~3 8_2_1_mux:inst16|2_1_mux:inst6|inst2~6 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 10.454 ns 8_2_1_mux:inst16\|2_1_mux:inst6\|inst2~9 5 COMB LCCOMB_X37_Y17_N14 1 " "Info: 5: + IC(0.249 ns) + CELL(0.420 ns) = 10.454 ns; Loc. = LCCOMB_X37_Y17_N14; Fanout = 1; COMB Node = '8_2_1_mux:inst16\|2_1_mux:inst6\|inst2~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { 8_2_1_mux:inst16|2_1_mux:inst6|inst2~6 8_2_1_mux:inst16|2_1_mux:inst6|inst2~9 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 10.980 ns 8_2_1_mux:inst16\|2_1_mux:inst6\|inst2~20 6 COMB LCCOMB_X37_Y17_N8 1 " "Info: 6: + IC(0.251 ns) + CELL(0.275 ns) = 10.980 ns; Loc. = LCCOMB_X37_Y17_N8; Fanout = 1; COMB Node = '8_2_1_mux:inst16\|2_1_mux:inst6\|inst2~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { 8_2_1_mux:inst16|2_1_mux:inst6|inst2~9 8_2_1_mux:inst16|2_1_mux:inst6|inst2~20 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.420 ns) 11.650 ns 8_2_1_mux:inst16\|2_1_mux:inst6\|inst2~21 7 COMB LCCOMB_X37_Y17_N24 7 " "Info: 7: + IC(0.250 ns) + CELL(0.420 ns) = 11.650 ns; Loc. = LCCOMB_X37_Y17_N24; Fanout = 7; COMB Node = '8_2_1_mux:inst16\|2_1_mux:inst6\|inst2~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.670 ns" { 8_2_1_mux:inst16|2_1_mux:inst6|inst2~20 8_2_1_mux:inst16|2_1_mux:inst6|inst2~21 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.308 ns) + CELL(0.150 ns) 15.108 ns 8_bit_7_seg:inst27\|7_segment_display:inst\|b:inst1\|inst11~0 8 COMB LCCOMB_X7_Y21_N10 1 " "Info: 8: + IC(3.308 ns) + CELL(0.150 ns) = 15.108 ns; Loc. = LCCOMB_X7_Y21_N10; Fanout = 1; COMB Node = '8_bit_7_seg:inst27\|7_segment_display:inst\|b:inst1\|inst11~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { 8_2_1_mux:inst16|2_1_mux:inst6|inst2~21 8_bit_7_seg:inst27|7_segment_display:inst|b:inst1|inst11~0 } "NODE_NAME" } } { "b.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/b.bdf" { { 136 520 584 216 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(2.632 ns) 18.972 ns DESG1 9 PIN PIN_P4 0 " "Info: 9: + IC(1.232 ns) + CELL(2.632 ns) = 18.972 ns; Loc. = PIN_P4; Fanout = 0; PIN Node = 'DESG1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.864 ns" { 8_bit_7_seg:inst27|7_segment_display:inst|b:inst1|inst11~0 DESG1 } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { 424 3920 4096 440 "DESG1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.173 ns ( 32.54 % ) " "Info: Total cell delay = 6.173 ns ( 32.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.799 ns ( 67.46 % ) " "Info: Total interconnect delay = 12.799 ns ( 67.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.972 ns" { SW0 8_2_1_mux:inst16|2_1_mux:inst6|inst2~2 8_2_1_mux:inst16|2_1_mux:inst6|inst2~3 8_2_1_mux:inst16|2_1_mux:inst6|inst2~6 8_2_1_mux:inst16|2_1_mux:inst6|inst2~9 8_2_1_mux:inst16|2_1_mux:inst6|inst2~20 8_2_1_mux:inst16|2_1_mux:inst6|inst2~21 8_bit_7_seg:inst27|7_segment_display:inst|b:inst1|inst11~0 DESG1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.972 ns" { SW0 {} SW0~combout {} 8_2_1_mux:inst16|2_1_mux:inst6|inst2~2 {} 8_2_1_mux:inst16|2_1_mux:inst6|inst2~3 {} 8_2_1_mux:inst16|2_1_mux:inst6|inst2~6 {} 8_2_1_mux:inst16|2_1_mux:inst6|inst2~9 {} 8_2_1_mux:inst16|2_1_mux:inst6|inst2~20 {} 8_2_1_mux:inst16|2_1_mux:inst6|inst2~21 {} 8_bit_7_seg:inst27|7_segment_display:inst|b:inst1|inst11~0 {} DESG1 {} } { 0.000ns 0.000ns 2.373ns 3.686ns 1.450ns 0.249ns 0.251ns 0.250ns 3.308ns 1.232ns } { 0.000ns 0.999ns 0.419ns 0.438ns 0.420ns 0.420ns 0.275ns 0.420ns 0.150ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst IR7 CLOCK 31.389 ns register " "Info: th for register \"16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst\" (data pin = \"IR7\", clock pin = \"CLOCK\") is 31.389 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 38.092 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 38.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -832 -1424 -1256 -816 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.787 ns) 2.799 ns SLOW_CLOCK:inst19\|inst 2 REG LCFF_X35_Y28_N13 2 " "Info: 2: + IC(1.033 ns) + CELL(0.787 ns) = 2.799 ns; Loc. = LCFF_X35_Y28_N13; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { CLOCK SLOW_CLOCK:inst19|inst } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 336 400 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.787 ns) 4.269 ns SLOW_CLOCK:inst19\|inst3 3 REG LCFF_X38_Y28_N5 2 " "Info: 3: + IC(0.683 ns) + CELL(0.787 ns) = 4.269 ns; Loc. = LCFF_X38_Y28_N5; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 496 560 184 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.787 ns) 5.340 ns SLOW_CLOCK:inst19\|inst5 4 REG LCFF_X38_Y28_N1 2 " "Info: 4: + IC(0.284 ns) + CELL(0.787 ns) = 5.340 ns; Loc. = LCFF_X38_Y28_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 656 720 184 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.787 ns) 6.822 ns SLOW_CLOCK:inst19\|inst7 5 REG LCFF_X42_Y28_N1 2 " "Info: 5: + IC(0.695 ns) + CELL(0.787 ns) = 6.822 ns; Loc. = LCFF_X42_Y28_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 816 880 184 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 7.894 ns SLOW_CLOCK:inst19\|inst9 6 REG LCFF_X42_Y28_N15 2 " "Info: 6: + IC(0.285 ns) + CELL(0.787 ns) = 7.894 ns; Loc. = LCFF_X42_Y28_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 976 1040 184 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.787 ns) 9.103 ns SLOW_CLOCK:inst19\|inst11 7 REG LCFF_X43_Y28_N1 2 " "Info: 7: + IC(0.422 ns) + CELL(0.787 ns) = 9.103 ns; Loc. = LCFF_X43_Y28_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1136 1200 184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 10.175 ns SLOW_CLOCK:inst19\|inst13 8 REG LCFF_X43_Y28_N29 2 " "Info: 8: + IC(0.285 ns) + CELL(0.787 ns) = 10.175 ns; Loc. = LCFF_X43_Y28_N29; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1296 1360 184 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.787 ns) 11.716 ns SLOW_CLOCK:inst19\|inst15 9 REG LCFF_X43_Y26_N1 2 " "Info: 9: + IC(0.754 ns) + CELL(0.787 ns) = 11.716 ns; Loc. = LCFF_X43_Y26_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 104 1456 1520 184 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 12.788 ns SLOW_CLOCK:inst19\|inst17 10 REG LCFF_X43_Y26_N23 2 " "Info: 10: + IC(0.285 ns) + CELL(0.787 ns) = 12.788 ns; Loc. = LCFF_X43_Y26_N23; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 336 400 296 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.787 ns) 14.344 ns SLOW_CLOCK:inst19\|inst19 11 REG LCFF_X44_Y22_N1 2 " "Info: 11: + IC(0.769 ns) + CELL(0.787 ns) = 14.344 ns; Loc. = LCFF_X44_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 496 560 296 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 15.416 ns SLOW_CLOCK:inst19\|inst21 12 REG LCFF_X44_Y22_N31 2 " "Info: 12: + IC(0.285 ns) + CELL(0.787 ns) = 15.416 ns; Loc. = LCFF_X44_Y22_N31; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 656 720 296 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 16.632 ns SLOW_CLOCK:inst19\|inst23 13 REG LCFF_X43_Y22_N1 2 " "Info: 13: + IC(0.429 ns) + CELL(0.787 ns) = 16.632 ns; Loc. = LCFF_X43_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 816 880 296 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 17.704 ns SLOW_CLOCK:inst19\|inst25 14 REG LCFF_X43_Y22_N31 2 " "Info: 14: + IC(0.285 ns) + CELL(0.787 ns) = 17.704 ns; Loc. = LCFF_X43_Y22_N31; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 976 1040 296 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 18.920 ns SLOW_CLOCK:inst19\|inst27 15 REG LCFF_X42_Y22_N1 2 " "Info: 15: + IC(0.429 ns) + CELL(0.787 ns) = 18.920 ns; Loc. = LCFF_X42_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1136 1200 296 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 19.992 ns SLOW_CLOCK:inst19\|inst29 16 REG LCFF_X42_Y22_N27 2 " "Info: 16: + IC(0.285 ns) + CELL(0.787 ns) = 19.992 ns; Loc. = LCFF_X42_Y22_N27; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1296 1360 296 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.787 ns) 21.472 ns SLOW_CLOCK:inst19\|inst31 17 REG LCFF_X38_Y22_N1 2 " "Info: 17: + IC(0.693 ns) + CELL(0.787 ns) = 21.472 ns; Loc. = LCFF_X38_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.480 ns" { SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 216 1456 1520 296 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 22.544 ns SLOW_CLOCK:inst19\|inst34 18 REG LCFF_X38_Y22_N31 2 " "Info: 18: + IC(0.285 ns) + CELL(0.787 ns) = 22.544 ns; Loc. = LCFF_X38_Y22_N31; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 336 400 408 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 23.760 ns SLOW_CLOCK:inst19\|inst35 19 REG LCFF_X37_Y22_N1 2 " "Info: 19: + IC(0.429 ns) + CELL(0.787 ns) = 23.760 ns; Loc. = LCFF_X37_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 496 560 408 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 24.832 ns SLOW_CLOCK:inst19\|inst37 20 REG LCFF_X37_Y22_N31 2 " "Info: 20: + IC(0.285 ns) + CELL(0.787 ns) = 24.832 ns; Loc. = LCFF_X37_Y22_N31; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 656 720 408 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 26.048 ns SLOW_CLOCK:inst19\|inst39 21 REG LCFF_X36_Y22_N5 2 " "Info: 21: + IC(0.429 ns) + CELL(0.787 ns) = 26.048 ns; Loc. = LCFF_X36_Y22_N5; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 816 880 408 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.787 ns) 27.119 ns SLOW_CLOCK:inst19\|inst41 22 REG LCFF_X36_Y22_N1 2 " "Info: 22: + IC(0.284 ns) + CELL(0.787 ns) = 27.119 ns; Loc. = LCFF_X36_Y22_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 976 1040 408 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.787 ns) 29.132 ns SLOW_CLOCK:inst19\|inst43 23 REG LCFF_X28_Y20_N1 2 " "Info: 23: + IC(1.226 ns) + CELL(0.787 ns) = 29.132 ns; Loc. = LCFF_X28_Y20_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.013 ns" { SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1136 1200 408 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 30.204 ns SLOW_CLOCK:inst19\|inst45 24 REG LCFF_X28_Y20_N31 3 " "Info: 24: + IC(0.285 ns) + CELL(0.787 ns) = 30.204 ns; Loc. = LCFF_X28_Y20_N31; Fanout = 3; REG Node = 'SLOW_CLOCK:inst19\|inst45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1296 1360 408 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.787 ns) 31.419 ns SLOW_CLOCK:inst19\|inst47 25 REG LCFF_X29_Y20_N9 2 " "Info: 25: + IC(0.428 ns) + CELL(0.787 ns) = 31.419 ns; Loc. = LCFF_X29_Y20_N9; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.215 ns" { SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 328 1456 1520 408 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.787 ns) 32.914 ns SLOW_CLOCK:inst19\|inst49 26 REG LCFF_X27_Y20_N1 2 " "Info: 26: + IC(0.708 ns) + CELL(0.787 ns) = 32.914 ns; Loc. = LCFF_X27_Y20_N1; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 336 400 520 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 33.986 ns SLOW_CLOCK:inst19\|inst51 27 REG LCFF_X27_Y20_N15 2 " "Info: 27: + IC(0.285 ns) + CELL(0.787 ns) = 33.986 ns; Loc. = LCFF_X27_Y20_N15; Fanout = 2; REG Node = 'SLOW_CLOCK:inst19\|inst51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 } "NODE_NAME" } } { "SLOW_CLOCK.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/SLOW_CLOCK.bdf" { { 440 496 560 520 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.150 ns) 34.573 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~1 28 COMB LCCOMB_X28_Y20_N14 1 " "Info: 28: + IC(0.437 ns) + CELL(0.150 ns) = 34.573 ns; Loc. = LCCOMB_X28_Y20_N14; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 35.096 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8 29 COMB LCCOMB_X28_Y20_N20 1 " "Info: 29: + IC(0.248 ns) + CELL(0.275 ns) = 35.096 ns; Loc. = LCCOMB_X28_Y20_N20; Fanout = 1; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.000 ns) 36.553 ns SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl 30 COMB CLKCTRL_G10 293 " "Info: 30: + IC(1.457 ns) + CELL(0.000 ns) = 36.553 ns; Loc. = CLKCTRL_G10; Fanout = 293; COMB Node = 'SLOW_CLOCK:inst19\|4_1_MUX:inst65\|inst8~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.457 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 38.092 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst 31 REG LCFF_X34_Y16_N3 133 " "Info: 31: + IC(1.002 ns) + CELL(0.537 ns) = 38.092 ns; Loc. = LCFF_X34_Y16_N3; Fanout = 133; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.403 ns ( 58.81 % ) " "Info: Total cell delay = 22.403 ns ( 58.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.689 ns ( 41.19 % ) " "Info: Total interconnect delay = 15.689 ns ( 41.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "38.092 ns" { CLOCK SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "38.092 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|inst {} SLOW_CLOCK:inst19|inst3 {} SLOW_CLOCK:inst19|inst5 {} SLOW_CLOCK:inst19|inst7 {} SLOW_CLOCK:inst19|inst9 {} SLOW_CLOCK:inst19|inst11 {} SLOW_CLOCK:inst19|inst13 {} SLOW_CLOCK:inst19|inst15 {} SLOW_CLOCK:inst19|inst17 {} SLOW_CLOCK:inst19|inst19 {} SLOW_CLOCK:inst19|inst21 {} SLOW_CLOCK:inst19|inst23 {} SLOW_CLOCK:inst19|inst25 {} SLOW_CLOCK:inst19|inst27 {} SLOW_CLOCK:inst19|inst29 {} SLOW_CLOCK:inst19|inst31 {} SLOW_CLOCK:inst19|inst34 {} SLOW_CLOCK:inst19|inst35 {} SLOW_CLOCK:inst19|inst37 {} SLOW_CLOCK:inst19|inst39 {} SLOW_CLOCK:inst19|inst41 {} SLOW_CLOCK:inst19|inst43 {} SLOW_CLOCK:inst19|inst45 {} SLOW_CLOCK:inst19|inst47 {} SLOW_CLOCK:inst19|inst49 {} SLOW_CLOCK:inst19|inst51 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} } { 0.000ns 0.000ns 1.033ns 0.683ns 0.284ns 0.695ns 0.285ns 0.422ns 0.285ns 0.754ns 0.285ns 0.769ns 0.285ns 0.429ns 0.285ns 0.429ns 0.285ns 0.693ns 0.285ns 0.429ns 0.285ns 0.429ns 0.284ns 1.226ns 0.285ns 0.428ns 0.708ns 0.285ns 0.437ns 0.248ns 1.457ns 1.002ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.969 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns IR7 1 PIN PIN_Y11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y11; Fanout = 2; PIN Node = 'IR7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR7 } "NODE_NAME" } } { "AVR_TEST.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/AVR_TEST.bdf" { { -520 -1608 -1440 -504 "IR7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.793 ns) + CELL(0.366 ns) 6.969 ns 16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst 2 REG LCFF_X34_Y16_N3 133 " "Info: 2: + IC(5.793 ns) + CELL(0.366 ns) = 6.969 ns; Loc. = LCFF_X34_Y16_N3; Fanout = 133; REG Node = '16_B_REG:inst9\|1_BIT_REGISTER:inst6\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.159 ns" { IR7 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "1_BIT_REGISTER.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/1_BIT_REGISTER.bdf" { { 152 696 760 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.176 ns ( 16.87 % ) " "Info: Total cell delay = 1.176 ns ( 16.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.793 ns ( 83.13 % ) " "Info: Total interconnect delay = 5.793 ns ( 83.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.969 ns" { IR7 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.969 ns" { IR7 {} IR7~combout {} 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} } { 0.000ns 0.000ns 5.793ns } { 0.000ns 0.810ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "38.092 ns" { CLOCK SLOW_CLOCK:inst19|inst SLOW_CLOCK:inst19|inst3 SLOW_CLOCK:inst19|inst5 SLOW_CLOCK:inst19|inst7 SLOW_CLOCK:inst19|inst9 SLOW_CLOCK:inst19|inst11 SLOW_CLOCK:inst19|inst13 SLOW_CLOCK:inst19|inst15 SLOW_CLOCK:inst19|inst17 SLOW_CLOCK:inst19|inst19 SLOW_CLOCK:inst19|inst21 SLOW_CLOCK:inst19|inst23 SLOW_CLOCK:inst19|inst25 SLOW_CLOCK:inst19|inst27 SLOW_CLOCK:inst19|inst29 SLOW_CLOCK:inst19|inst31 SLOW_CLOCK:inst19|inst34 SLOW_CLOCK:inst19|inst35 SLOW_CLOCK:inst19|inst37 SLOW_CLOCK:inst19|inst39 SLOW_CLOCK:inst19|inst41 SLOW_CLOCK:inst19|inst43 SLOW_CLOCK:inst19|inst45 SLOW_CLOCK:inst19|inst47 SLOW_CLOCK:inst19|inst49 SLOW_CLOCK:inst19|inst51 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "38.092 ns" { CLOCK {} CLOCK~combout {} SLOW_CLOCK:inst19|inst {} SLOW_CLOCK:inst19|inst3 {} SLOW_CLOCK:inst19|inst5 {} SLOW_CLOCK:inst19|inst7 {} SLOW_CLOCK:inst19|inst9 {} SLOW_CLOCK:inst19|inst11 {} SLOW_CLOCK:inst19|inst13 {} SLOW_CLOCK:inst19|inst15 {} SLOW_CLOCK:inst19|inst17 {} SLOW_CLOCK:inst19|inst19 {} SLOW_CLOCK:inst19|inst21 {} SLOW_CLOCK:inst19|inst23 {} SLOW_CLOCK:inst19|inst25 {} SLOW_CLOCK:inst19|inst27 {} SLOW_CLOCK:inst19|inst29 {} SLOW_CLOCK:inst19|inst31 {} SLOW_CLOCK:inst19|inst34 {} SLOW_CLOCK:inst19|inst35 {} SLOW_CLOCK:inst19|inst37 {} SLOW_CLOCK:inst19|inst39 {} SLOW_CLOCK:inst19|inst41 {} SLOW_CLOCK:inst19|inst43 {} SLOW_CLOCK:inst19|inst45 {} SLOW_CLOCK:inst19|inst47 {} SLOW_CLOCK:inst19|inst49 {} SLOW_CLOCK:inst19|inst51 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~1 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8 {} SLOW_CLOCK:inst19|4_1_MUX:inst65|inst8~clkctrl {} 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} } { 0.000ns 0.000ns 1.033ns 0.683ns 0.284ns 0.695ns 0.285ns 0.422ns 0.285ns 0.754ns 0.285ns 0.769ns 0.285ns 0.429ns 0.285ns 0.429ns 0.285ns 0.693ns 0.285ns 0.429ns 0.285ns 0.429ns 0.284ns 1.226ns 0.285ns 0.428ns 0.708ns 0.285ns 0.437ns 0.248ns 1.457ns 1.002ns } { 0.000ns 0.979ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.969 ns" { IR7 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.969 ns" { IR7 {} IR7~combout {} 16_B_REG:inst9|1_BIT_REGISTER:inst6|inst {} } { 0.000ns 0.000ns 5.793ns } { 0.000ns 0.810ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 09 18:33:57 2022 " "Info: Processing ended: Wed Mar 09 18:33:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 18:33:58 2022 " "Info: Processing started: Wed Mar 09 18:33:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "WIMPAVR_DEMO.vho\", \"WIMPAVR_DEMO_fast.vho WIMPAVR_DEMO_vhd.sdo WIMPAVR_DEMO_vhd_fast.sdo C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/simulation/modelsim/ simulation " "Info: Generated files \"WIMPAVR_DEMO.vho\", \"WIMPAVR_DEMO_fast.vho\", \"WIMPAVR_DEMO_vhd.sdo\" and \"WIMPAVR_DEMO_vhd_fast.sdo\" in directory \"C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 09 18:33:58 2022 " "Info: Processing ended: Wed Mar 09 18:33:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 59 s " "Info: Quartus II Full Compilation was successful. 0 errors, 59 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
