library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity comparateur_8 is
    Port ( A, B : in  STD_LOGIC_VECTOR(7 downto 0);
           S : out STD_LOGIC_VECTOR(2 downto 0));
end comparateur_8;



    architecture Behavioral of comparateur_8 is
begin
    S(0) <= '1' when A(0) < B(0) else '0' when A(0) = B(0) else '1';
    S(1) <= '1' when A(1) < B(1) else '0' when A(1) = B(1) else '1';
    S(2) <= '1' when A(2) < B(2) else '0' when A(2) = B(2) else '1';
    S(3) <= '1' when A(3) < B(3) else '0' when A(3) = B(3) else '1';
    S(4) <= '1' when A(4) < B(4) else '0' when A(4) = B(4) else '1';
    S(5) <= '1' when A(5) < B(5) else '0' when A(5) = B(5) else '1';
    S(6) <= '1' when A(6) < B(6) else '0' when A(6) = B(6) else '1';
    S(7) <= '1' when A(7) < B(7) else '0' when A(7) = B(7) else '1';
end Behavioral;


