FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (C) 2002 ARM Limited, All Rights Reserved.
 */

#ifndef _IRQ_GIC_COMMON_H
#define _IRQ_GIC_COMMON_H

#include <linux/of.h>
#include <linux/irqdomain.h>
#include <linux/irqchip/arm-gic-common.h>

struct gic_quirk {
	const char *desc;
	const char *compatible;
/* bench 986.1.0 e74430366bf3 */
/* bench 986.1.1 307b49237b94 */
/* bench 986.1.2 493ca620858a */
/* bench 986.1.3 f7f1ffec19fe */
/* bench 986.1.4 df2e8978fc63 */
/* bench 986.1.5 de6f1a68cb93 */
/* bench 986.1.6 75dc8550850c */
	u32 mask;
};

int gic_configure_irq(unsigned int irq, unsigned int type,
                       void __iomem *base, void (*sync_access)(void));
void gic_dist_config(void __iomem *base, int gic_irqs,
		     void (*sync_access)(void));
void gic_cpu_config(void __iomem *base, int nr, void (*sync_access)(void));
void gic_enable_quirks(u32 iidr, const struct gic_quirk *quirks,
		void *data);
void gic_enable_of_quirks(const struct device_node *np,
			  const struct gic_quirk *quirks, void *data);
/* bench 3682.2.0 3d98764d470b */
/* bench 3682.2.1 42d30b7e57f0 */
/* bench 3682.2.2 d44d928ed55b */
/* bench 3682.2.3 46b9944dec7a */
/* bench 3682.2.4 92c13ade4e7c */
/* bench 3682.2.5 1e52afd7a1f0 */
/* bench 3682.2.6 6e20b59fee14 */
/* bench 3682.2.7 037e3632f435 */
/* bench 3682.2.8 f0afd10b11c0 */
/* bench 3682.2.9 01b1de2dc748 */
#endif /* _IRQ_GIC_COMMON_H */
