Known Answer Tests PASSED. 


INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx2018/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_ntt_top glbl -prj ntt.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s ntt 
Multi-threading is on. Using 126 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/vivado_hls/SHARING/CRYSTALS-Dilithium/Dilithium/Reference_Implementation/crypto_sign/project19/dilithium1.prj/ntt_opt4__inloop_pipe/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/vivado_hls/SHARING/CRYSTALS-Dilithium/Dilithium/Reference_Implementation/crypto_sign/project19/dilithium1.prj/ntt_opt4__inloop_pipe/sim/verilog/ntt.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_ntt_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/vivado_hls/SHARING/CRYSTALS-Dilithium/Dilithium/Reference_Implementation/crypto_sign/project19/dilithium1.prj/ntt_opt4__inloop_pipe/sim/verilog/AESL_automem_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_p
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/vivado_hls/SHARING/CRYSTALS-Dilithium/Dilithium/Reference_Implementation/crypto_sign/project19/dilithium1.prj/ntt_opt4__inloop_pipe/sim/verilog/ntt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dss545/vivado_hls/SHARING/CRYSTALS-Dilithium/Dilithium/Reference_Implementation/crypto_sign/project19/dilithium1.prj/ntt_opt4__inloop_pipe/sim/verilog/ntt_zetas.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_zetas_rom
INFO: [VRFC 10-311] analyzing module ntt_zetas
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ntt_zetas_rom
Compiling module xil_defaultlib.ntt_zetas(DataWidth=23,AddressRa...
Compiling module xil_defaultlib.ntt
Compiling module xil_defaultlib.AESL_automem_p
Compiling module xil_defaultlib.apatb_ntt_top
Compiling module work.glbl
Built simulation snapshot ntt

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/dss545/vivado_hls/SHARING/CRYSTALS-Dilithium/Dilithium/Reference_Implementation/crypto_sign/project19/dilithium1.prj/ntt_opt4__inloop_pipe/sim/verilog/xsim.dir/ntt/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 12 08:53:53 2020...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/ntt/xsim_script.tcl
# xsim {ntt} -autoloadwcfg -tclbatch {ntt.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source ntt.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 28 [n/a] @ "125000"
// RTL Simulation : 1 / 28 [n/a] @ "102675000"
// RTL Simulation : 2 / 28 [n/a] @ "205215000"
// RTL Simulation : 3 / 28 [n/a] @ "307755000"
// RTL Simulation : 4 / 28 [n/a] @ "410295000"
// RTL Simulation : 5 / 28 [n/a] @ "512835000"
// RTL Simulation : 6 / 28 [n/a] @ "615375000"
// RTL Simulation : 7 / 28 [n/a] @ "717915000"
// RTL Simulation : 8 / 28 [n/a] @ "820455000"
// RTL Simulation : 9 / 28 [n/a] @ "922995000"
// RTL Simulation : 10 / 28 [n/a] @ "1025535000"
// RTL Simulation : 11 / 28 [n/a] @ "1128075000"
// RTL Simulation : 12 / 28 [n/a] @ "1230615000"
// RTL Simulation : 13 / 28 [n/a] @ "1333155000"
// RTL Simulation : 14 / 28 [n/a] @ "1435695000"
// RTL Simulation : 15 / 28 [n/a] @ "1538235000"
// RTL Simulation : 16 / 28 [n/a] @ "1640775000"
// RTL Simulation : 17 / 28 [n/a] @ "1743315000"
// RTL Simulation : 18 / 28 [n/a] @ "1845855000"
// RTL Simulation : 19 / 28 [n/a] @ "1948395000"
// RTL Simulation : 20 / 28 [n/a] @ "2050935000"
// RTL Simulation : 21 / 28 [n/a] @ "2153475000"
// RTL Simulation : 22 / 28 [n/a] @ "2256015000"
// RTL Simulation : 23 / 28 [n/a] @ "2358555000"
// RTL Simulation : 24 / 28 [n/a] @ "2461095000"
// RTL Simulation : 25 / 28 [n/a] @ "2563635000"
// RTL Simulation : 26 / 28 [n/a] @ "2666175000"
// RTL Simulation : 27 / 28 [n/a] @ "2768715000"
// RTL Simulation : 28 / 28 [n/a] @ "2871255000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2871295 ns : File "/home/dss545/vivado_hls/SHARING/CRYSTALS-Dilithium/Dilithium/Reference_Implementation/crypto_sign/project19/dilithium1.prj/ntt_opt4__inloop_pipe/sim/verilog/ntt.autotb.v" Line 229
## quit
INFO: [Common 17-206] Exiting xsim at Sat Dec 12 08:54:08 2020...
Known Answer Tests PASSED. 


