<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>EFUSE_REGS Peripheral Access Layer</title>
<title>EFUSE_REGS Peripheral Access Layer</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="pulp.css" rel="stylesheet" type="text/css" />
<link href="gap.css" rel="stylesheet" type="text/css" />
<link href="images.css" rel="stylesheet" type="text/css" />
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="printComponentTabs.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="titlerow">
  <td id="projectlogo"><img alt="Logo" src="gap-logo-55.png" /></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">FreeRTOS port on GAP8/RISC-V</div>
    </td>
  <td id="extralogo"><img alt="GreenWaves" src="greenwaves-logo-55.png" /></td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<div id="CMSISnav" class="tabs1">
    <ul class="tablist">
      <script type="text/javascript">
		<!--
		writeComponentTabs.call(this);
		//-->
      </script>
	  </ul>
</div>
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__EFUSE__REGS__Peripheral__Access__Layer.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Content</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enumval-members">Enumerator</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">EFUSE_REGS Peripheral Access Layer<div class="ingroups"><a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__FLL__CTRL__Peripheral__Access__Layer.html">FLL_CTRL Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__Peripheral__Access__Layer.html">UDMA Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__GC__Peripheral__Access__Layer.html">UDMA_GC Peripheral Access Layer</a><a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__FLL__CTRL__Peripheral__Access__Layer.html">FLL_CTRL Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__Peripheral__Access__Layer.html">UDMA Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__GC__Peripheral__Access__Layer.html">UDMA_GC Peripheral Access Layer</a> &raquo;  &#124; <a class="el" href="group__SPIM__Peripheral__Access__Layer.html">SPIM Peripheral Access Layer</a> &raquo; <a class="el" href="group__UART__Peripheral__Access__Layer.html">UART Peripheral Access Layer</a> &raquo; <a class="el" href="group__DMACPY__Peripheral__Access__Layer.html">DMACPY Peripheral Access Layer</a> &raquo; <a class="el" href="group__PMU__CTRL__Peripheral__Access__Layer.html">PMU_CTRL Peripheral Access Layer</a><a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__FLL__CTRL__Peripheral__Access__Layer.html">FLL_CTRL Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__Peripheral__Access__Layer.html">UDMA Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__GC__Peripheral__Access__Layer.html">UDMA_GC Peripheral Access Layer</a> &raquo; <a class="el" href="group__SPIM__Peripheral__Access__Layer.html">SPIM Peripheral Access Layer</a> &raquo; <a class="el" href="group__I2S__Peripheral__Access__Layer.html">I2S Peripheral Access Layer</a> &raquo; <a class="el" href="group__CSI2__Peripheral__Access__Layer.html">CSI2 Peripheral Access Layer</a> &raquo; <a class="el" href="group__MRAM__Peripheral__Access__Layer.html">MRAM Peripheral Access Layer</a> &raquo;  &#124; <a class="el" href="group__FILTER__Peripheral__Access__Layer.html">FILTER Peripheral Access Layer</a> &raquo; <a class="el" href="group__PORT__Peripheral__Access__Layer.html">PORT Peripheral Access Layer</a><a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__FLL__CTRL__Peripheral__Access__Layer.html">FLL_CTRL Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__Peripheral__Access__Layer.html">UDMA Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__GC__Peripheral__Access__Layer.html">UDMA_GC Peripheral Access Layer</a><a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__FLL__CTRL__Peripheral__Access__Layer.html">FLL_CTRL Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__Peripheral__Access__Layer.html">UDMA Peripheral Access Layer</a> &raquo; <a class="el" href="group__UDMA__GC__Peripheral__Access__Layer.html">UDMA_GC Peripheral Access Layer</a> &raquo;  &#124; <a class="el" href="group__SPIM__Peripheral__Access__Layer.html">SPIM Peripheral Access Layer</a> &raquo; <a class="el" href="group__UART__Peripheral__Access__Layer.html">UART Peripheral Access Layer</a> &raquo; <a class="el" href="group__DMACPY__Peripheral__Access__Layer.html">DMACPY Peripheral Access Layer</a> &raquo; <a class="el" href="group__PMU__CTRL__Peripheral__Access__Layer.html">PMU_CTRL Peripheral Access Layer</a> &raquo;  &#124; <a class="el" href="group__PAD__SLEEP__Peripheral__Access__Layer.html">PAD_SLEEP Peripheral Access Layer</a> &raquo; <a class="el" href="group__PMU__DLC__Peripheral__Access__Layer.html">PMU_DLC Peripheral Access_Layer</a> &raquo; <a class="el" href="group__EFUSE__CTRL__Peripheral__Access__Layer.html">EFUSE_CTRL Peripheral Access Layer</a> &raquo; <a class="el" href="group__EFUSE__CTRL__Register__Masks.html">EFUSE_CTRL Register Masks</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Content</h2></td></tr>
<tr class="memitem:group__EFUSE__REGS__Register__Masks"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Register__Masks.html">EFUSE_REGS Register Masks</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__FC__STDOUT__Peripheral__Access__Layer"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__FC__STDOUT__Peripheral__Access__Layer.html">FC_STDOUT Peripheral Access Layer</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__SDK__Compatibility__Symbols"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SDK__Compatibility__Symbols.html">SDK Compatibility</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structefuse__regs__t.html">efuse_regs_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structEFUSE__REGS__Type.html">EFUSE_REGS_Type</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2abf6ff05671a30060f1c67bffbd5fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga2abf6ff05671a30060f1c67bffbd5fa2">EFUSE_REGS_BASE</a></td></tr>
<tr class="separator:ga2abf6ff05671a30060f1c67bffbd5fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d197a695c449ed968f7601a41afbfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga28d197a695c449ed968f7601a41afbfa">EFUSE_REGS</a></td></tr>
<tr class="separator:ga28d197a695c449ed968f7601a41afbfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23affdcfa6819999bd80ededbc949fa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga23affdcfa6819999bd80ededbc949fa0">EFUSE_REGS_BASE_ADDRS</a></td></tr>
<tr class="separator:ga23affdcfa6819999bd80ededbc949fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e41eda6cfd291cc20ff02c1dc27b0f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga4e41eda6cfd291cc20ff02c1dc27b0f5">EFUSE_REGS_BASE_PTRS</a></td></tr>
<tr class="separator:ga4e41eda6cfd291cc20ff02c1dc27b0f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga9c2bede34eabcd362c7edd68be530b97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga9c2bede34eabcd362c7edd68be530b97">FLL_CTRL_Type::SOC_FLL_STATUS</a></td></tr>
<tr class="separator:ga9c2bede34eabcd362c7edd68be530b97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1af802b6089057b1ab2560a94e5e6a51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga1af802b6089057b1ab2560a94e5e6a51">FLL_CTRL_Type::SOC_CONF1</a></td></tr>
<tr class="separator:ga1af802b6089057b1ab2560a94e5e6a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a15c0f189e0c134769b63a42bcb6862"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga3a15c0f189e0c134769b63a42bcb6862">FLL_CTRL_Type::SOC_CONF2</a></td></tr>
<tr class="separator:ga3a15c0f189e0c134769b63a42bcb6862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad48cc29e45d9c49741d105255006f883"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#gad48cc29e45d9c49741d105255006f883">FLL_CTRL_Type::SOC_INTEGRATOR</a></td></tr>
<tr class="separator:gad48cc29e45d9c49741d105255006f883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1efa060e9f4b2d5b1b05ab2c5982404f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga1efa060e9f4b2d5b1b05ab2c5982404f">FLL_CTRL_Type::CLUSTER_FLL_STATUS</a></td></tr>
<tr class="separator:ga1efa060e9f4b2d5b1b05ab2c5982404f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb24718a7ec45e70970d51956c5e4bd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#gafb24718a7ec45e70970d51956c5e4bd3">FLL_CTRL_Type::CLUSTER_CONF1</a></td></tr>
<tr class="separator:gafb24718a7ec45e70970d51956c5e4bd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c8a9ffd93c29dedb8c2f95e9773fd28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga3c8a9ffd93c29dedb8c2f95e9773fd28">FLL_CTRL_Type::CLUSTER_CONF2</a></td></tr>
<tr class="separator:ga3c8a9ffd93c29dedb8c2f95e9773fd28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36837d318a0df267505ad9e4549fac7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga36837d318a0df267505ad9e4549fac7e">FLL_CTRL_Type::CLUSTER_INTEGRATOR</a></td></tr>
<tr class="separator:ga36837d318a0df267505ad9e4549fac7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002cdfc747954a610dd1d4e23ac164ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga002cdfc747954a610dd1d4e23ac164ee">FLL_CTRL_Type::FLL_CONVERGE</a></td></tr>
<tr class="separator:ga002cdfc747954a610dd1d4e23ac164ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b79866e8dd545f74e5838fc51ed61b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga0b79866e8dd545f74e5838fc51ed61b3">UDMA_Type::RX_SADDR</a></td></tr>
<tr class="separator:ga0b79866e8dd545f74e5838fc51ed61b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69580075a5e2897e823ef7fd35e8dfd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga69580075a5e2897e823ef7fd35e8dfd4">UDMA_Type::RX_SIZE</a></td></tr>
<tr class="separator:ga69580075a5e2897e823ef7fd35e8dfd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d8a7fa408932dc1d5c63a64e0d0ea9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga54d8a7fa408932dc1d5c63a64e0d0ea9">UDMA_Type::RX_CFG</a></td></tr>
<tr class="separator:ga54d8a7fa408932dc1d5c63a64e0d0ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ec647141335da415443c0e84b0f9178"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga4ec647141335da415443c0e84b0f9178">UDMA_Type::RX_INITCFG</a></td></tr>
<tr class="separator:ga4ec647141335da415443c0e84b0f9178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6736e13b3a07ab1a31fe8193f85a026"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#gac6736e13b3a07ab1a31fe8193f85a026">UDMA_Type::TX_SADDR</a></td></tr>
<tr class="separator:gac6736e13b3a07ab1a31fe8193f85a026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c2907ad8dc1de04a9bebb0ea6f9e4a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga8c2907ad8dc1de04a9bebb0ea6f9e4a1">UDMA_Type::TX_SIZE</a></td></tr>
<tr class="separator:ga8c2907ad8dc1de04a9bebb0ea6f9e4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga905d3396d085a1443c60ef25e7eab997"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga905d3396d085a1443c60ef25e7eab997">UDMA_Type::TX_CFG</a></td></tr>
<tr class="separator:ga905d3396d085a1443c60ef25e7eab997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cdbfb4c091305c0794eea5a7daf5c14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga7cdbfb4c091305c0794eea5a7daf5c14">UDMA_Type::TX_INITCFG</a></td></tr>
<tr class="separator:ga7cdbfb4c091305c0794eea5a7daf5c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea6872b43bab18757fc4406a995ad44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga5ea6872b43bab18757fc4406a995ad44">UDMA_GC_Type::CG</a></td></tr>
<tr class="separator:ga5ea6872b43bab18757fc4406a995ad44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884b4aa854129031d0ca96e36e12f6d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga884b4aa854129031d0ca96e36e12f6d7">UDMA_GC_Type::EVTIN</a></td></tr>
<tr class="separator:ga884b4aa854129031d0ca96e36e12f6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f1a2f49b73cad6497e6730df4aafd07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structUDMA__Type.html">UDMA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga0f1a2f49b73cad6497e6730df4aafd07">UART_Type::UDMA_UART</a></td></tr>
<tr class="separator:ga0f1a2f49b73cad6497e6730df4aafd07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53c9d10cf4ccbf1919fd2dee7f36bb05"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga53c9d10cf4ccbf1919fd2dee7f36bb05">UART_Type::STATUS</a></td></tr>
<tr class="separator:ga53c9d10cf4ccbf1919fd2dee7f36bb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170576fbc03503803aba39775bf7b369"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga170576fbc03503803aba39775bf7b369">UART_Type::SETUP</a></td></tr>
<tr class="separator:ga170576fbc03503803aba39775bf7b369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a6fc8416949b3c6d3e08848b9e1525"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structudma__core__t.html">udma_core_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#gae1a6fc8416949b3c6d3e08848b9e1525">uart_t::udma_uart</a></td></tr>
<tr class="separator:gae1a6fc8416949b3c6d3e08848b9e1525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad54ee451ae5dd35da2e8808e2f86933"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#gaad54ee451ae5dd35da2e8808e2f86933">uart_t::STATUS</a></td></tr>
<tr class="separator:gaad54ee451ae5dd35da2e8808e2f86933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67984b76f15fc6c26ddced7ade01e9a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga67984b76f15fc6c26ddced7ade01e9a2">uart_t::SETUP</a></td></tr>
<tr class="separator:ga67984b76f15fc6c26ddced7ade01e9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafef053cecec54a7ca714cb4ed46d0b55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structUDMA__Type.html">UDMA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#gafef053cecec54a7ca714cb4ed46d0b55">DMACPY_Type::UDMA_DMACPY</a></td></tr>
<tr class="separator:gafef053cecec54a7ca714cb4ed46d0b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf413aa60e0ba4e7faf10ba8afb781b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#gabbf413aa60e0ba4e7faf10ba8afb781b">DMACPY_Type::DST_ADDR</a></td></tr>
<tr class="separator:gabbf413aa60e0ba4e7faf10ba8afb781b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad8e5424bd94f2644a9bd3aff498ff7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#gacad8e5424bd94f2644a9bd3aff498ff7">DMACPY_Type::SRC_ADDR</a></td></tr>
<tr class="separator:gacad8e5424bd94f2644a9bd3aff498ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga232e201a3d55f69d8f2a494e36efdd74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga232e201a3d55f69d8f2a494e36efdd74">DMACPY_Type::MEM_SEL</a></td></tr>
<tr class="separator:ga232e201a3d55f69d8f2a494e36efdd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbfaac610c7a2cd9a708f1e392fad6c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#gacbfaac610c7a2cd9a708f1e392fad6c0">PMU_CTRL_Type::RAR_DCDC</a></td></tr>
<tr class="separator:gacbfaac610c7a2cd9a708f1e392fad6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga436721141f5780babf1a438f283f9c8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga436721141f5780babf1a438f283f9c8b">PMU_CTRL_Type::SLEEP_CTRL</a></td></tr>
<tr class="separator:ga436721141f5780babf1a438f283f9c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb73dde76fcd1ea71c74c8b9952d7c82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#gaeb73dde76fcd1ea71c74c8b9952d7c82">PMU_CTRL_Type::FORCE</a></td></tr>
<tr class="separator:gaeb73dde76fcd1ea71c74c8b9952d7c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614da614762a8eb4a7afe902d8c26350"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga614da614762a8eb4a7afe902d8c26350">PORT_Type::PADFUN</a> [4]</td></tr>
<tr class="separator:ga614da614762a8eb4a7afe902d8c26350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ee7fd490815702fb41c96a9534ae5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#gac3ee7fd490815702fb41c96a9534ae5c">PORT_Type::SLEEP_PADCFG</a> [4]</td></tr>
<tr class="separator:gac3ee7fd490815702fb41c96a9534ae5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02e7abf00d070aefe6df1c0029a443f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga02e7abf00d070aefe6df1c0029a443f0">PORT_Type::PAD_SLEEP</a></td></tr>
<tr class="separator:ga02e7abf00d070aefe6df1c0029a443f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6494360e5455ce1c5f59b084ed34d060"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga6494360e5455ce1c5f59b084ed34d060">PORT_Type::_reserved0</a> [7]</td></tr>
<tr class="separator:ga6494360e5455ce1c5f59b084ed34d060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga038dcb91b5f2609c33bf675deecc9a75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga038dcb91b5f2609c33bf675deecc9a75">PORT_Type::PADCFG</a> [16]</td></tr>
<tr class="separator:ga038dcb91b5f2609c33bf675deecc9a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21baf6de17d7cc4f55bde34b02f2b3b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga21baf6de17d7cc4f55bde34b02f2b3b3">IO_ISO_Type::GPIO_ISO</a></td></tr>
<tr class="separator:ga21baf6de17d7cc4f55bde34b02f2b3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad34c7d40487d628edf5425924abf9dc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#gad34c7d40487d628edf5425924abf9dc9">IO_ISO_Type::CAM_ISO</a></td></tr>
<tr class="separator:gad34c7d40487d628edf5425924abf9dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a163c95a2806c5080b5719ffc363348"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga8a163c95a2806c5080b5719ffc363348">IO_ISO_Type::LVDS_ISO</a></td></tr>
<tr class="separator:ga8a163c95a2806c5080b5719ffc363348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ba188f5432e7fb766f15e57e467011"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga68ba188f5432e7fb766f15e57e467011">SOCEU_Type::EVENT</a></td></tr>
<tr class="separator:ga68ba188f5432e7fb766f15e57e467011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c629f3a5801fadf74c7de577047dcb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga65c629f3a5801fadf74c7de577047dcb">SOCEU_Type::FC_MASK_MSB</a></td></tr>
<tr class="separator:ga65c629f3a5801fadf74c7de577047dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82dda9ea5c8254e7c483c1a486e9cbb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga82dda9ea5c8254e7c483c1a486e9cbb5">SOCEU_Type::FC_MASK_LSB</a></td></tr>
<tr class="separator:ga82dda9ea5c8254e7c483c1a486e9cbb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd4bd72b7e37120ea4d524f547afaf4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga9fd4bd72b7e37120ea4d524f547afaf4">SOCEU_Type::CL_MASK_MSB</a></td></tr>
<tr class="separator:ga9fd4bd72b7e37120ea4d524f547afaf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b2861c26ff3441a9820d65435f5c23"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#gad2b2861c26ff3441a9820d65435f5c23">SOCEU_Type::CL_MASK_LSB</a></td></tr>
<tr class="separator:gad2b2861c26ff3441a9820d65435f5c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a81487ea25547abb89ef455144c48d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga0a81487ea25547abb89ef455144c48d4">SOCEU_Type::PR_MASK_MSB</a></td></tr>
<tr class="separator:ga0a81487ea25547abb89ef455144c48d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga651aeb75c2c18dd4acfb4c1abc43b339"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga651aeb75c2c18dd4acfb4c1abc43b339">SOCEU_Type::PR_MASK_LSB</a></td></tr>
<tr class="separator:ga651aeb75c2c18dd4acfb4c1abc43b339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f49befba3fea1512572809836f9e404"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga4f49befba3fea1512572809836f9e404">SOCEU_Type::ERR_MASK_MSB</a></td></tr>
<tr class="separator:ga4f49befba3fea1512572809836f9e404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47efd2a07d5180370a6975aeb0116753"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga47efd2a07d5180370a6975aeb0116753">SOCEU_Type::ERR_MASK_LSB</a></td></tr>
<tr class="separator:ga47efd2a07d5180370a6975aeb0116753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d57d02fb9361b1d871d9a5fdf793d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#gaf2d57d02fb9361b1d871d9a5fdf793d8">SOCEU_Type::TIMER_SEL_HI</a></td></tr>
<tr class="separator:gaf2d57d02fb9361b1d871d9a5fdf793d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e85317ea5d581f32e3e7b2b2767beaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga4e85317ea5d581f32e3e7b2b2767beaa">SOCEU_Type::TIMER_SEL_LO</a></td></tr>
<tr class="separator:ga4e85317ea5d581f32e3e7b2b2767beaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d6613a33c6bfe3d2263e1dc3daa834c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga5d6613a33c6bfe3d2263e1dc3daa834c">PMU_DLC_Type::PCTRL</a></td></tr>
<tr class="separator:ga5d6613a33c6bfe3d2263e1dc3daa834c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga474ce0c2a3455233ee4155c0a1238da5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga474ce0c2a3455233ee4155c0a1238da5">PMU_DLC_Type::PRDATA</a></td></tr>
<tr class="separator:ga474ce0c2a3455233ee4155c0a1238da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1ee0f0e45ff20d07b28d9fc609a304d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#gaa1ee0f0e45ff20d07b28d9fc609a304d">PMU_DLC_Type::DLC_SR</a></td></tr>
<tr class="separator:gaa1ee0f0e45ff20d07b28d9fc609a304d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad59a32e81153d2f630e7c5c132d32b90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#gad59a32e81153d2f630e7c5c132d32b90">PMU_DLC_Type::DLC_IMR</a></td></tr>
<tr class="separator:gad59a32e81153d2f630e7c5c132d32b90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9882927b25ec56e208137ae2fe7c4923"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga9882927b25ec56e208137ae2fe7c4923">PMU_DLC_Type::DLC_IFR</a></td></tr>
<tr class="separator:ga9882927b25ec56e208137ae2fe7c4923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d6b6f94dab9f984d750cbe102c6189"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga29d6b6f94dab9f984d750cbe102c6189">PMU_DLC_Type::DLC_IOIFR</a></td></tr>
<tr class="separator:ga29d6b6f94dab9f984d750cbe102c6189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93853d5236ab9f802f60980ef73647d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga93853d5236ab9f802f60980ef73647d4">PMU_DLC_Type::DLC_IDIFR</a></td></tr>
<tr class="separator:ga93853d5236ab9f802f60980ef73647d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf977ae3e9a19b0b385405575ddfb4c75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#gaf977ae3e9a19b0b385405575ddfb4c75">PMU_DLC_Type::DLC_IMCIFR</a></td></tr>
<tr class="separator:gaf977ae3e9a19b0b385405575ddfb4c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67fca1e642fa72801009ea06002b8102"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga67fca1e642fa72801009ea06002b8102">EFUSE_REGS_Type::INFO</a></td></tr>
<tr class="separator:ga67fca1e642fa72801009ea06002b8102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70890312d7fa7fbdf50447774831c8ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga70890312d7fa7fbdf50447774831c8ad">EFUSE_REGS_Type::INFO2</a></td></tr>
<tr class="separator:ga70890312d7fa7fbdf50447774831c8ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe20efc907c5c7b32967933f5f3455a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#gabe20efc907c5c7b32967933f5f3455a7">EFUSE_REGS_Type::AES_KEY</a> [16]</td></tr>
<tr class="separator:gabe20efc907c5c7b32967933f5f3455a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac226f1577b0e1fd39747745d6340ffd2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#gac226f1577b0e1fd39747745d6340ffd2">EFUSE_REGS_Type::AES_IV</a> [8]</td></tr>
<tr class="separator:gac226f1577b0e1fd39747745d6340ffd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37cfd3eca4617235fd61bf01da834d01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga37cfd3eca4617235fd61bf01da834d01">EFUSE_REGS_Type::WAIT_XTAL_DELTA_LSB</a></td></tr>
<tr class="separator:ga37cfd3eca4617235fd61bf01da834d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga413bc8ec99adb69003b648d85308d6cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga413bc8ec99adb69003b648d85308d6cf">EFUSE_REGS_Type::WAIT_XTAL_DELTA_MSB</a></td></tr>
<tr class="separator:ga413bc8ec99adb69003b648d85308d6cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94fbcbcf0aef79584c503b66ee7e97b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga94fbcbcf0aef79584c503b66ee7e97b3">EFUSE_REGS_Type::WAIT_XTAL_MIN</a></td></tr>
<tr class="separator:ga94fbcbcf0aef79584c503b66ee7e97b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00babea8d9d15c0e1bc3eb7a4e3fd023"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga00babea8d9d15c0e1bc3eb7a4e3fd023">EFUSE_REGS_Type::WAIT_XTAL_MAX</a></td></tr>
<tr class="separator:ga00babea8d9d15c0e1bc3eb7a4e3fd023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5de47cdfe87ac85bf08c8914ab9818f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga5de47cdfe87ac85bf08c8914ab9818f1">EFUSE_REGS_Type::HYPER_RDS_DELAY</a></td></tr>
<tr class="separator:ga5de47cdfe87ac85bf08c8914ab9818f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0326011b7d4def3b55cbbf65869adf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga9d0326011b7d4def3b55cbbf65869adf">EFUSE_REGS_Type::FLL_FREQ</a></td></tr>
<tr class="separator:ga9d0326011b7d4def3b55cbbf65869adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c9533643b4861734237b212c2d087f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga56c9533643b4861734237b212c2d087f">EFUSE_REGS_Type::FLL_TOLERANCE</a></td></tr>
<tr class="separator:ga56c9533643b4861734237b212c2d087f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5d63f1754044cf0855fffaed2ff6ddd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#gac5d63f1754044cf0855fffaed2ff6ddd">EFUSE_REGS_Type::FLL_ASSERT_CYCLE</a></td></tr>
<tr class="separator:gac5d63f1754044cf0855fffaed2ff6ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga859bf112756be2882842c68728a99701"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga859bf112756be2882842c68728a99701">EFUSE_REGS_Type::_reserved</a> [6]</td></tr>
<tr class="separator:ga859bf112756be2882842c68728a99701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9382216da421ebe96a1bff861c0b6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#gabe9382216da421ebe96a1bff861c0b6e">EFUSE_REGS_Type::USER_REG</a> [88]</td></tr>
<tr class="separator:gabe9382216da421ebe96a1bff861c0b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a54b1faa7dc06c60ef44607543ca97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EFUSE__REGS__Peripheral__Access__Layer.html#ga31a54b1faa7dc06c60ef44607543ca97">FC_STDOUT_Type::PUTC</a> [16]</td></tr>
<tr class="separator:ga31a54b1faa7dc06c60ef44607543ca97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga28d197a695c449ed968f7601a41afbfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28d197a695c449ed968f7601a41afbfa">&#9670;&nbsp;</a></span>EFUSE_REGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EFUSE_REGS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral EFUSE_REGS base pointer </p>

</div>
</div>
<a id="ga2abf6ff05671a30060f1c67bffbd5fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2abf6ff05671a30060f1c67bffbd5fa2">&#9670;&nbsp;</a></span>EFUSE_REGS_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EFUSE_REGS_BASE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral EFUSE_REGS base address </p>

</div>
</div>
<a id="ga23affdcfa6819999bd80ededbc949fa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23affdcfa6819999bd80ededbc949fa0">&#9670;&nbsp;</a></span>EFUSE_REGS_BASE_ADDRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EFUSE_REGS_BASE_ADDRS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of EFUSE_REGS base addresses </p>

</div>
</div>
<a id="ga4e41eda6cfd291cc20ff02c1dc27b0f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e41eda6cfd291cc20ff02c1dc27b0f5">&#9670;&nbsp;</a></span>EFUSE_REGS_BASE_PTRS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EFUSE_REGS_BASE_PTRS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array initializer of EFUSE_REGS base pointers </p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga859bf112756be2882842c68728a99701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga859bf112756be2882842c68728a99701">&#9670;&nbsp;</a></span>_reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EFUSE_REGS_Type::_reserved[6]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFUSE_reserved registers, offset: 0x088 </p>

</div>
</div>
<a id="ga6494360e5455ce1c5f59b084ed34d060"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6494360e5455ce1c5f59b084ed34d060">&#9670;&nbsp;</a></span>_reserved0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT_Type::_reserved0[7]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>reserved, offset: 0x010 </p>

</div>
</div>
<a id="gac226f1577b0e1fd39747745d6340ffd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac226f1577b0e1fd39747745d6340ffd2">&#9670;&nbsp;</a></span>AES_IV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EFUSE_REGS_Type::AES_IV[8]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFUSE_AES_IV registers, offset: 0x048 </p>

</div>
</div>
<a id="gabe20efc907c5c7b32967933f5f3455a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe20efc907c5c7b32967933f5f3455a7">&#9670;&nbsp;</a></span>AES_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EFUSE_REGS_Type::AES_KEY[16]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFUSE_AES_KEY registers, offset: 0x008 </p>

</div>
</div>
<a id="gad34c7d40487d628edf5425924abf9dc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad34c7d40487d628edf5425924abf9dc9">&#9670;&nbsp;</a></span>CAM_ISO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IO_ISO_Type::CAM_ISO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IO_ISO Cemera power domains isolation, offset: 0x004 </p>

</div>
</div>
<a id="ga5ea6872b43bab18757fc4406a995ad44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ea6872b43bab18757fc4406a995ad44">&#9670;&nbsp;</a></span>CG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UDMA_GC_Type::CG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UDMA_GC clock gating register, offset: 0x0 </p>

</div>
</div>
<a id="gad2b2861c26ff3441a9820d65435f5c23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2b2861c26ff3441a9820d65435f5c23">&#9670;&nbsp;</a></span>CL_MASK_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOCEU_Type::CL_MASK_LSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOCEU cluster mask LSB register, offset: 0x10 </p>

</div>
</div>
<a id="ga9fd4bd72b7e37120ea4d524f547afaf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fd4bd72b7e37120ea4d524f547afaf4">&#9670;&nbsp;</a></span>CL_MASK_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOCEU_Type::CL_MASK_MSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOCEU cluster mask MSB register, offset: 0x0C </p>

</div>
</div>
<a id="gafb24718a7ec45e70970d51956c5e4bd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb24718a7ec45e70970d51956c5e4bd3">&#9670;&nbsp;</a></span>CLUSTER_CONF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLL_CTRL_Type::CLUSTER_CONF1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLL_CTRL Configuration1 register, offset: 0x14 </p>

</div>
</div>
<a id="ga3c8a9ffd93c29dedb8c2f95e9773fd28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c8a9ffd93c29dedb8c2f95e9773fd28">&#9670;&nbsp;</a></span>CLUSTER_CONF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLL_CTRL_Type::CLUSTER_CONF2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLL_CTRL Configuration2 register, offset: 0x18 </p>

</div>
</div>
<a id="ga1efa060e9f4b2d5b1b05ab2c5982404f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1efa060e9f4b2d5b1b05ab2c5982404f">&#9670;&nbsp;</a></span>CLUSTER_FLL_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLL_CTRL_Type::CLUSTER_FLL_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLL_CTRL Status register, offset: 0x10 </p>

</div>
</div>
<a id="ga36837d318a0df267505ad9e4549fac7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36837d318a0df267505ad9e4549fac7e">&#9670;&nbsp;</a></span>CLUSTER_INTEGRATOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLL_CTRL_Type::CLUSTER_INTEGRATOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLL_CTRL INTEGRATOR register, offset: 0x1C </p>

</div>
</div>
<a id="ga93853d5236ab9f802f60980ef73647d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93853d5236ab9f802f60980ef73647d4">&#9670;&nbsp;</a></span>DLC_IDIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMU_DLC_Type::DLC_IDIFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMU DLC register, offset: 0x18 </p>

</div>
</div>
<a id="ga9882927b25ec56e208137ae2fe7c4923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9882927b25ec56e208137ae2fe7c4923">&#9670;&nbsp;</a></span>DLC_IFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMU_DLC_Type::DLC_IFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMU DLC register, offset: 0x10 </p>

</div>
</div>
<a id="gaf977ae3e9a19b0b385405575ddfb4c75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf977ae3e9a19b0b385405575ddfb4c75">&#9670;&nbsp;</a></span>DLC_IMCIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMU_DLC_Type::DLC_IMCIFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMU DLC register, offset: 0x1C </p>

</div>
</div>
<a id="gad59a32e81153d2f630e7c5c132d32b90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad59a32e81153d2f630e7c5c132d32b90">&#9670;&nbsp;</a></span>DLC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMU_DLC_Type::DLC_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMU DLC register, offset: 0x0C </p>

</div>
</div>
<a id="ga29d6b6f94dab9f984d750cbe102c6189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29d6b6f94dab9f984d750cbe102c6189">&#9670;&nbsp;</a></span>DLC_IOIFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMU_DLC_Type::DLC_IOIFR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMU DLC register, offset: 0x14 </p>

</div>
</div>
<a id="gaa1ee0f0e45ff20d07b28d9fc609a304d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1ee0f0e45ff20d07b28d9fc609a304d">&#9670;&nbsp;</a></span>DLC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMU_DLC_Type::DLC_SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMU DLC register, offset: 0x08 </p>

</div>
</div>
<a id="gabbf413aa60e0ba4e7faf10ba8afb781b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbf413aa60e0ba4e7faf10ba8afb781b">&#9670;&nbsp;</a></span>DST_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACPY_Type::DST_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMACPY destination address register, offset: 0x20 </p>

</div>
</div>
<a id="ga47efd2a07d5180370a6975aeb0116753"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga47efd2a07d5180370a6975aeb0116753">&#9670;&nbsp;</a></span>ERR_MASK_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOCEU_Type::ERR_MASK_LSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOCEU error mask LSB register, offset: 0x20 </p>

</div>
</div>
<a id="ga4f49befba3fea1512572809836f9e404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f49befba3fea1512572809836f9e404">&#9670;&nbsp;</a></span>ERR_MASK_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOCEU_Type::ERR_MASK_MSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOCEU error mask MSB register, offset: 0x1C </p>

</div>
</div>
<a id="ga68ba188f5432e7fb766f15e57e467011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68ba188f5432e7fb766f15e57e467011">&#9670;&nbsp;</a></span>EVENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOCEU_Type::EVENT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOCEU event register, offset: 0x00 </p>

</div>
</div>
<a id="ga884b4aa854129031d0ca96e36e12f6d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga884b4aa854129031d0ca96e36e12f6d7">&#9670;&nbsp;</a></span>EVTIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UDMA_GC_Type::EVTIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UDMA_GC input event register, offset: 0x04 </p>

</div>
</div>
<a id="ga82dda9ea5c8254e7c483c1a486e9cbb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga82dda9ea5c8254e7c483c1a486e9cbb5">&#9670;&nbsp;</a></span>FC_MASK_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOCEU_Type::FC_MASK_LSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOCEU fc mask LSB register, offset: 0x08 </p>

</div>
</div>
<a id="ga65c629f3a5801fadf74c7de577047dcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65c629f3a5801fadf74c7de577047dcb">&#9670;&nbsp;</a></span>FC_MASK_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOCEU_Type::FC_MASK_MSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOCEU fc mask MSB register, offset: 0x04 </p>

</div>
</div>
<a id="gac5d63f1754044cf0855fffaed2ff6ddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5d63f1754044cf0855fffaed2ff6ddd">&#9670;&nbsp;</a></span>FLL_ASSERT_CYCLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EFUSE_REGS_Type::FLL_ASSERT_CYCLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFUSE_FLL_ASSERT_CYCLE registers, offset: 0x084 </p>

</div>
</div>
<a id="ga002cdfc747954a610dd1d4e23ac164ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga002cdfc747954a610dd1d4e23ac164ee">&#9670;&nbsp;</a></span>FLL_CONVERGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLL_CTRL_Type::FLL_CONVERGE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLL_CTRL Fll Converge register, offset: 0x20 </p>

</div>
</div>
<a id="ga9d0326011b7d4def3b55cbbf65869adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d0326011b7d4def3b55cbbf65869adf">&#9670;&nbsp;</a></span>FLL_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EFUSE_REGS_Type::FLL_FREQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFUSE_FLL_FREQ registers, offset: 0x07C </p>

</div>
</div>
<a id="ga56c9533643b4861734237b212c2d087f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56c9533643b4861734237b212c2d087f">&#9670;&nbsp;</a></span>FLL_TOLERANCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EFUSE_REGS_Type::FLL_TOLERANCE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFUSE_FLL_TOLERANCE registers, offset: 0x080 </p>

</div>
</div>
<a id="gaeb73dde76fcd1ea71c74c8b9952d7c82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb73dde76fcd1ea71c74c8b9952d7c82">&#9670;&nbsp;</a></span>FORCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMU_CTRL_Type::FORCE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMU CTRL register, offset: 0x008 </p>

</div>
</div>
<a id="ga21baf6de17d7cc4f55bde34b02f2b3b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21baf6de17d7cc4f55bde34b02f2b3b3">&#9670;&nbsp;</a></span>GPIO_ISO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IO_ISO_Type::GPIO_ISO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IO_ISO GPIO power domains isolation, offset: 0x000 </p>

</div>
</div>
<a id="ga5de47cdfe87ac85bf08c8914ab9818f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5de47cdfe87ac85bf08c8914ab9818f1">&#9670;&nbsp;</a></span>HYPER_RDS_DELAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EFUSE_REGS_Type::HYPER_RDS_DELAY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFUSE_WAIT_XTAL_MAX registers, offset: 0x078 </p>

</div>
</div>
<a id="ga67fca1e642fa72801009ea06002b8102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67fca1e642fa72801009ea06002b8102">&#9670;&nbsp;</a></span>INFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EFUSE_REGS_Type::INFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFUSE INFO register, offset: 0x000 </p>

</div>
</div>
<a id="ga70890312d7fa7fbdf50447774831c8ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70890312d7fa7fbdf50447774831c8ad">&#9670;&nbsp;</a></span>INFO2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EFUSE_REGS_Type::INFO2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFUSE_INFO2 register, offset: 0x004 </p>

</div>
</div>
<a id="ga8a163c95a2806c5080b5719ffc363348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a163c95a2806c5080b5719ffc363348">&#9670;&nbsp;</a></span>LVDS_ISO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IO_ISO_Type::LVDS_ISO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>IO_ISO LVDS power domains isolation, offset: 0x008 </p>

</div>
</div>
<a id="ga232e201a3d55f69d8f2a494e36efdd74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga232e201a3d55f69d8f2a494e36efdd74">&#9670;&nbsp;</a></span>MEM_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACPY_Type::MEM_SEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMACPY transfer direction register, offset: 0x28 </p>

</div>
</div>
<a id="ga02e7abf00d070aefe6df1c0029a443f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02e7abf00d070aefe6df1c0029a443f0">&#9670;&nbsp;</a></span>PAD_SLEEP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT_Type::PAD_SLEEP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PORT pad sleep register, offset: 0x020 </p>

</div>
</div>
<a id="ga038dcb91b5f2609c33bf675deecc9a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga038dcb91b5f2609c33bf675deecc9a75">&#9670;&nbsp;</a></span>PADCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT_Type::PADCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PORT pad configuration register 0, offset: 0x040</p>
<p>PORT pad configuration register 0, offset: 0x08 </p>

</div>
</div>
<a id="ga614da614762a8eb4a7afe902d8c26350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga614da614762a8eb4a7afe902d8c26350">&#9670;&nbsp;</a></span>PADFUN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT_Type::PADFUN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PORT pad function register 0, offset: 0x000</p>
<p>PORT pad function register 0, offset: 0x00 </p>

</div>
</div>
<a id="ga5d6613a33c6bfe3d2263e1dc3daa834c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d6613a33c6bfe3d2263e1dc3daa834c">&#9670;&nbsp;</a></span>PCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMU_DLC_Type::PCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMU DLC control register, offset: 0x00 </p>

</div>
</div>
<a id="ga651aeb75c2c18dd4acfb4c1abc43b339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga651aeb75c2c18dd4acfb4c1abc43b339">&#9670;&nbsp;</a></span>PR_MASK_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOCEU_Type::PR_MASK_LSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOCEU propagate mask LSB register, offset: 0x18 </p>

</div>
</div>
<a id="ga0a81487ea25547abb89ef455144c48d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a81487ea25547abb89ef455144c48d4">&#9670;&nbsp;</a></span>PR_MASK_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOCEU_Type::PR_MASK_MSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOCEU propagate mask MSB register, offset: 0x14 </p>

</div>
</div>
<a id="ga474ce0c2a3455233ee4155c0a1238da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga474ce0c2a3455233ee4155c0a1238da5">&#9670;&nbsp;</a></span>PRDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMU_DLC_Type::PRDATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMU DLC data register, offset: 0x04 </p>

</div>
</div>
<a id="ga31a54b1faa7dc06c60ef44607543ca97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31a54b1faa7dc06c60ef44607543ca97">&#9670;&nbsp;</a></span>PUTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FC_STDOUT_Type::PUTC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FC_STDOUT INFO register, offset: 0x000 </p>

</div>
</div>
<a id="gacbfaac610c7a2cd9a708f1e392fad6c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbfaac610c7a2cd9a708f1e392fad6c0">&#9670;&nbsp;</a></span>RAR_DCDC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMU_CTRL_Type::RAR_DCDC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMU CTRL control register, offset: 0x000 </p>

</div>
</div>
<a id="ga54d8a7fa408932dc1d5c63a64e0d0ea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54d8a7fa408932dc1d5c63a64e0d0ea9">&#9670;&nbsp;</a></span>RX_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UDMA_Type::RX_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX UDMA transfer configuration register, offset: 0x8 </p>

</div>
</div>
<a id="ga4ec647141335da415443c0e84b0f9178"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ec647141335da415443c0e84b0f9178">&#9670;&nbsp;</a></span>RX_INITCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UDMA_Type::RX_INITCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, offset: 0xC </p>

</div>
</div>
<a id="ga0b79866e8dd545f74e5838fc51ed61b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b79866e8dd545f74e5838fc51ed61b3">&#9670;&nbsp;</a></span>RX_SADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UDMA_Type::RX_SADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX UDMA buffer transfer address register, offset: 0x0 </p>

</div>
</div>
<a id="ga69580075a5e2897e823ef7fd35e8dfd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga69580075a5e2897e823ef7fd35e8dfd4">&#9670;&nbsp;</a></span>RX_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UDMA_Type::RX_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>RX UDMA buffer transfer size register, offset: 0x4 </p>

</div>
</div>
<a id="ga170576fbc03503803aba39775bf7b369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga170576fbc03503803aba39775bf7b369">&#9670;&nbsp;</a></span>SETUP <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UART_Type::SETUP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Configuration register, offset: 0x24 </p>

</div>
</div>
<a id="ga67984b76f15fc6c26ddced7ade01e9a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67984b76f15fc6c26ddced7ade01e9a2">&#9670;&nbsp;</a></span>SETUP <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t uart_t::SETUP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Configuration register, offset: 0x24 </p>

<p class="reference">Referenced by <a class="el" href="GAP8_2udma_2udma__uart_8h.html#ada223ae76979dd6a23bcc4f2ec81712f">uart_enable_rx()</a>, <a class="el" href="GAP8_2udma_2udma__uart_8h.html#a0714c7bbbf70c8424aa155e8237337ad">uart_enable_tx()</a>, and <a class="el" href="group__uart__driver.html#gac75f8c5558b0a69e9162b0f51acf081a">uart_set_baud_rate()</a>.</p>

</div>
</div>
<a id="ga436721141f5780babf1a438f283f9c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga436721141f5780babf1a438f283f9c8b">&#9670;&nbsp;</a></span>SLEEP_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMU_CTRL_Type::SLEEP_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PMU CTRL sleep control register, offset: 0x004 </p>

</div>
</div>
<a id="gac3ee7fd490815702fb41c96a9534ae5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3ee7fd490815702fb41c96a9534ae5c">&#9670;&nbsp;</a></span>SLEEP_PADCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT_Type::SLEEP_PADCFG[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PORT sleep pad configuration register 0, offset: 0x010 </p>

</div>
</div>
<a id="ga1af802b6089057b1ab2560a94e5e6a51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1af802b6089057b1ab2560a94e5e6a51">&#9670;&nbsp;</a></span>SOC_CONF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLL_CTRL_Type::SOC_CONF1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLL_CTRL Configuration1 register, offset: 0x04 </p>

</div>
</div>
<a id="ga3a15c0f189e0c134769b63a42bcb6862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a15c0f189e0c134769b63a42bcb6862">&#9670;&nbsp;</a></span>SOC_CONF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLL_CTRL_Type::SOC_CONF2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLL_CTRL Configuration2 register, offset: 0x08 </p>

</div>
</div>
<a id="ga9c2bede34eabcd362c7edd68be530b97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c2bede34eabcd362c7edd68be530b97">&#9670;&nbsp;</a></span>SOC_FLL_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLL_CTRL_Type::SOC_FLL_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLL_CTRL Status register, offset: 0x00 </p>

</div>
</div>
<a id="gad48cc29e45d9c49741d105255006f883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad48cc29e45d9c49741d105255006f883">&#9670;&nbsp;</a></span>SOC_INTEGRATOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLL_CTRL_Type::SOC_INTEGRATOR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>FLL_CTRL INTEGRATOR register, offset: 0x0C </p>

</div>
</div>
<a id="gacad8e5424bd94f2644a9bd3aff498ff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacad8e5424bd94f2644a9bd3aff498ff7">&#9670;&nbsp;</a></span>SRC_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMACPY_Type::SRC_ADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMACPY source address register, offset: 0x24 </p>

</div>
</div>
<a id="ga53c9d10cf4ccbf1919fd2dee7f36bb05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53c9d10cf4ccbf1919fd2dee7f36bb05">&#9670;&nbsp;</a></span>STATUS <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UART_Type::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Status register, offset: 0x20 </p>

</div>
</div>
<a id="gaad54ee451ae5dd35da2e8808e2f86933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad54ee451ae5dd35da2e8808e2f86933">&#9670;&nbsp;</a></span>STATUS <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t uart_t::STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART Status register, offset: 0x20 </p>

<p class="reference">Referenced by <a class="el" href="GAP8_2udma_2udma__uart_8h.html#aca4b85239b28d19600833c5ca87517a8">uart_get_status_flags()</a>, and <a class="el" href="GAP8_2udma_2udma__uart_8h.html#a10f3e23d97c79e81b9e99446cf64380d">uart_rx_parity_error()</a>.</p>

</div>
</div>
<a id="gaf2d57d02fb9361b1d871d9a5fdf793d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2d57d02fb9361b1d871d9a5fdf793d8">&#9670;&nbsp;</a></span>TIMER_SEL_HI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOCEU_Type::TIMER_SEL_HI</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOCEU timer high register, offset: 0x24 </p>

</div>
</div>
<a id="ga4e85317ea5d581f32e3e7b2b2767beaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e85317ea5d581f32e3e7b2b2767beaa">&#9670;&nbsp;</a></span>TIMER_SEL_LO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SOCEU_Type::TIMER_SEL_LO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SOCEU timer low register, offset: 0x28 </p>

</div>
</div>
<a id="ga905d3396d085a1443c60ef25e7eab997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga905d3396d085a1443c60ef25e7eab997">&#9670;&nbsp;</a></span>TX_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UDMA_Type::TX_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX UDMA transfer configuration register, offset: 0x18 </p>

</div>
</div>
<a id="ga7cdbfb4c091305c0794eea5a7daf5c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cdbfb4c091305c0794eea5a7daf5c14">&#9670;&nbsp;</a></span>TX_INITCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UDMA_Type::TX_INITCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, offset: 0x1C </p>

</div>
</div>
<a id="gac6736e13b3a07ab1a31fe8193f85a026"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6736e13b3a07ab1a31fe8193f85a026">&#9670;&nbsp;</a></span>TX_SADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UDMA_Type::TX_SADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX UDMA buffer transfer address register, offset: 0x10 </p>

</div>
</div>
<a id="ga8c2907ad8dc1de04a9bebb0ea6f9e4a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8c2907ad8dc1de04a9bebb0ea6f9e4a1">&#9670;&nbsp;</a></span>TX_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UDMA_Type::TX_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>TX UDMA buffer transfer size register, offset: 0x14 </p>

</div>
</div>
<a id="gafef053cecec54a7ca714cb4ed46d0b55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafef053cecec54a7ca714cb4ed46d0b55">&#9670;&nbsp;</a></span>UDMA_DMACPY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structUDMA__Type.html">UDMA_Type</a> DMACPY_Type::UDMA_DMACPY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMACPY UDMA general register, offset: 0x00 </p>

</div>
</div>
<a id="ga0f1a2f49b73cad6497e6730df4aafd07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f1a2f49b73cad6497e6730df4aafd07">&#9670;&nbsp;</a></span>UDMA_UART</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structUDMA__Type.html">UDMA_Type</a> UART_Type::UDMA_UART</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART UDMA general register, offset: 0x0 </p>

</div>
</div>
<a id="gae1a6fc8416949b3c6d3e08848b9e1525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae1a6fc8416949b3c6d3e08848b9e1525">&#9670;&nbsp;</a></span>udma_uart</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structudma__core__t.html">udma_core_t</a> uart_t::udma_uart</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>UART UDMA general register, offset: 0x0 </p>

</div>
</div>
<a id="gabe9382216da421ebe96a1bff861c0b6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe9382216da421ebe96a1bff861c0b6e">&#9670;&nbsp;</a></span>USER_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EFUSE_REGS_Type::USER_REG[88]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFUSE_USER_REG, offset: 0x0A0 </p>

</div>
</div>
<a id="ga37cfd3eca4617235fd61bf01da834d01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37cfd3eca4617235fd61bf01da834d01">&#9670;&nbsp;</a></span>WAIT_XTAL_DELTA_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EFUSE_REGS_Type::WAIT_XTAL_DELTA_LSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFUSE_WAIT_XTAL_DELTA_LSB register, offset: 0x068 </p>

</div>
</div>
<a id="ga413bc8ec99adb69003b648d85308d6cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga413bc8ec99adb69003b648d85308d6cf">&#9670;&nbsp;</a></span>WAIT_XTAL_DELTA_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EFUSE_REGS_Type::WAIT_XTAL_DELTA_MSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFUSE_WAIT_XTAL_DELTA_MSB register, offset: 0x06C </p>

</div>
</div>
<a id="ga00babea8d9d15c0e1bc3eb7a4e3fd023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00babea8d9d15c0e1bc3eb7a4e3fd023">&#9670;&nbsp;</a></span>WAIT_XTAL_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EFUSE_REGS_Type::WAIT_XTAL_MAX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFUSE_WAIT_XTAL_MAX registers, offset: 0x074 </p>

</div>
</div>
<a id="ga94fbcbcf0aef79584c503b66ee7e97b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94fbcbcf0aef79584c503b66ee7e97b3">&#9670;&nbsp;</a></span>WAIT_XTAL_MIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__gap_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EFUSE_REGS_Type::WAIT_XTAL_MIN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EFUSE_WAIT_XTAL_MIN registers, offset: 0x070 </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed Feb 12 2020 11:11:33 for  by GreenWaves Technologies
	<!--
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 
	-->
	</li>
  </ul>
</div>
</body>
</html>
