###############################################################
#  Generated by:      Cadence Innovus 21.13-s100_1
#  OS:                Linux x86_64(Host ID acf3030)
#  Generated on:      Thu Oct 27 19:10:42 2022
#  Design:            b14
#  Command:           report_ccopt_clock_trees -file ./pnr_reports/clock_trees.rpt
###############################################################

Clock DAG stats:
================

--------------------------------------------------------
Cell type                 Count    Area      Capacitance
--------------------------------------------------------
Buffers                    21      22.876      29.555
Inverters                   0       0.000       0.000
Integrated Clock Gates      0       0.000       0.000
Discrete Clock Gates        0       0.000       0.000
Clock Logic                 0       0.000       0.000
All                        21      22.876      29.555
--------------------------------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular              215
Enable Latch           0
Load Capacitance       0
Antenna Diode          0
Node Sink              0
Total                215
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      344.800
Leaf       879.660
Total     1224.460
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top           0.000
Trunk       216.500
Leaf        613.975
Total       830.475
-----------------------


Clock DAG capacitances:
=======================

--------------------------------------
Type     Gate       Wire       Total
--------------------------------------
Top        0.000      0.000      0.000
Trunk     29.555     34.651     64.205
Leaf     209.970     91.683    301.653
Total    239.525    126.333    365.858
--------------------------------------


Clock DAG sink capacitances:
============================

-------------------------------------------------
Total      Average    Std. Dev.    Min      Max
-------------------------------------------------
209.970     0.977       0.000      0.977    0.977
-------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

---------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.043       4       0.015       0.009      0.002    0.021    {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}          -
Leaf        0.043      18       0.023       0.004      0.015    0.027    {13 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}         -
---------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

------------------------------------------
Name         Type      Inst     Inst Area 
                       Count    (um^2)
------------------------------------------
CLKBUF_X3    buffer      2         2.660
CLKBUF_X2    buffer     19        20.216
------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

-------------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire     Gate     Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap      cap      
                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (fF)     (fF)     
                                                                (Ohms)                                    
-------------------------------------------------------------------------------------------------------------------------
clock         0     21    0      0       9        15    85.94     2624.51     22.876    126.333  239.525  clock
-------------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clock            0             0             0            0           0          0        215       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

---------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max     Max          Standard   Wire     Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length  Source-sink  cell area  cap      cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)    Resistance   (um^2)     (fF)     (fF)
                                                                       (Ohms)                           
---------------------------------------------------------------------------------------------------------------
  0     21    0      0       9        5.25      15    11.9444  85.940    262.451     22.876    126.333  239.525
---------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0        215       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)   11.410    35.105   85.940  22.190
Source-sink manhattan distance (um)  10.860    33.561   81.170  21.583
Source-sink resistance (Ohm)         59.730   123.516  262.451  54.737
-----------------------------------------------------------------------

Transition distribution for half-corner default:both.late:
==========================================================

---------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.043       4       0.015       0.009      0.002    0.021    {4 <= 0.026ns, 0 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}          -
Leaf        0.043      18       0.023       0.004      0.015    0.027    {13 <= 0.026ns, 5 <= 0.034ns, 0 <= 0.039ns, 0 <= 0.041ns, 0 <= 0.043ns}         -
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clock               0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: clock:
=============================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             : 21
# Inverters           :  0
  Total               : 21
Minimum depth         :  2
Maximum depth         :  2
Buffering area (um^2) : 22.876

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0      215       0       0       0         0         0
-----------------------------------------------------------------
Total    0      215       0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------------------
Timing Corner       Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew      Leaf Slew  Trunk Slew     Trunk Slew
                    Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type    Target     Target Type    Target
---------------------------------------------------------------------------------------------------------------------------------
default:both.early     0.027          0.024         0.021          0.019      ignored            -      ignored            -
default:both.late      0.027          0.024         0.021          0.019      auto computed   0.043     auto computed   0.043
---------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

