#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Jun 13 23:07:04 2025
# Process ID         : 34288
# Current directory  : C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/kf_bd_KF_0_0_synth_1
# Command line       : vivado.exe -log kf_bd_KF_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source kf_bd_KF_0_0.tcl
# Log file           : C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/kf_bd_KF_0_0_synth_1/kf_bd_KF_0_0.vds
# Journal file       : C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/kf_bd_KF_0_0_synth_1\vivado.jou
# Running On         : Laptop45877481
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-1355U
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 16876 MB
# Swap memory        : 16876 MB
# Total Virtual      : 33753 MB
# Available Virtual  : 8016 MB
#-----------------------------------------------------------
source kf_bd_KF_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 655.262 ; gain = 227.082
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mulla/Documents/thesis/hardware/ip_repo/KF_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: kf_bd_KF_0_0
Command: synth_design -top kf_bd_KF_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11572
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1339.180 ; gain = 467.246
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/hdl/KF_slave_stream_v1_0_S01_AXIS.v:58]
WARNING: [Synth 8-11065] parameter 'WRITE_FIFO' becomes localparam in 'KF_slave_stream_v1_0_S01_AXIS' with formal parameter declaration list [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/hdl/KF_slave_stream_v1_0_S01_AXIS.v:60]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/hdl/KF_master_stream_v1_0_M00_AXIS.v:60]
WARNING: [Synth 8-11065] parameter 'INIT_COUNTER' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/hdl/KF_master_stream_v1_0_M00_AXIS.v:62]
WARNING: [Synth 8-11065] parameter 'SEND_STREAM' becomes localparam in 'KF_master_stream_v1_0_M00_AXIS' with formal parameter declaration list [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/hdl/KF_master_stream_v1_0_M00_AXIS.v:65]
INFO: [Synth 8-6157] synthesizing module 'kf_bd_KF_0_0' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_KF_0_0/synth/kf_bd_KF_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'KF' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/hdl/KF.v:4]
INFO: [Synth 8-6157] synthesizing module 'kalman' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/kalman.v:15]
INFO: [Synth 8-6157] synthesizing module 'kalman_predict' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/kalman_predict.v:38]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication' (0#1) [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized0' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized0' (0#1) [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_add' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_add.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_add.v:37]
INFO: [Synth 8-6155] done synthesizing module 'matrix_add' (0#1) [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_add.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/kalman_predict.v:158]
INFO: [Synth 8-6155] done synthesizing module 'kalman_predict' (0#1) [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/kalman_predict.v:38]
INFO: [Synth 8-6157] synthesizing module 'kalman_gain' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/gain.v:27]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized1' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized1' (0#1) [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized2' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized2' (0#1) [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized3' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized3' (0#1) [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_add__parameterized0' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_add.v:8]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_add.v:37]
INFO: [Synth 8-6155] done synthesizing module 'matrix_add__parameterized0' (0#1) [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_add.v:8]
INFO: [Synth 8-6157] synthesizing module 'matrix_inverse' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:16]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:137]
WARNING: [Synth 8-6090] variable 'k' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:137]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:67]
INFO: [Synth 8-6155] done synthesizing module 'matrix_inverse' (0#1) [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:16]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized4' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized4' (0#1) [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:17]
INFO: [Synth 8-6155] done synthesizing module 'kalman_gain' (0#1) [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/gain.v:27]
INFO: [Synth 8-6157] synthesizing module 'kalman_update' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/kalman_update.v:10]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized5' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized5' (0#1) [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:17]
WARNING: [Synth 8-689] width (384) of port connection 'Ain' does not match port width (768) of module 'matrix_multiplication__parameterized5' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/kalman_update.v:69]
INFO: [Synth 8-6157] synthesizing module 'vector_add_sub' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/vector_add_sub.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/vector_add_sub.v:27]
INFO: [Synth 8-6155] done synthesizing module 'vector_add_sub' (0#1) [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/vector_add_sub.v:1]
WARNING: [Synth 8-689] width (128) of port connection 'Ain' does not match port width (192) of module 'vector_add_sub' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/kalman_update.v:78]
WARNING: [Synth 8-689] width (128) of port connection 'Bin' does not match port width (192) of module 'vector_add_sub' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/kalman_update.v:78]
WARNING: [Synth 8-689] width (128) of port connection 'Cout' does not match port width (192) of module 'vector_add_sub' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/kalman_update.v:79]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized6' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized6' (0#1) [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:17]
INFO: [Synth 8-6157] synthesizing module 'matrix_multiplication__parameterized7' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:53]
INFO: [Synth 8-6155] done synthesizing module 'matrix_multiplication__parameterized7' (0#1) [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:17]
WARNING: [Synth 8-689] width (384) of port connection 'Bin' does not match port width (768) of module 'matrix_multiplication__parameterized7' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/kalman_update.v:103]
WARNING: [Synth 8-689] width (576) of port connection 'Cout' does not match port width (1152) of module 'matrix_multiplication__parameterized7' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/kalman_update.v:104]
WARNING: [Synth 8-689] width (576) of port connection 'Ain' does not match port width (1152) of module 'matrix_multiplication__parameterized0' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/kalman_update.v:111]
INFO: [Synth 8-6157] synthesizing module 'matrix_subtract' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_subtract.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_subtract.v:39]
INFO: [Synth 8-6155] done synthesizing module 'matrix_subtract' (0#1) [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_subtract.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/kalman_update.v:136]
INFO: [Synth 8-6155] done synthesizing module 'kalman_update' (0#1) [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/kalman_update.v:10]
INFO: [Synth 8-6155] done synthesizing module 'kalman' (0#1) [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/kalman.v:15]
INFO: [Synth 8-6157] synthesizing module 'KF_master_stream_v1_0_M00_AXIS' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/hdl/KF_master_stream_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/hdl/KF_master_stream_v1_0_M00_AXIS.v:112]
INFO: [Synth 8-6155] done synthesizing module 'KF_master_stream_v1_0_M00_AXIS' (0#1) [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/hdl/KF_master_stream_v1_0_M00_AXIS.v:4]
INFO: [Synth 8-6157] synthesizing module 'KF_slave_stream_v1_0_S01_AXIS' [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/hdl/KF_slave_stream_v1_0_S01_AXIS.v:7]
INFO: [Synth 8-6155] done synthesizing module 'KF_slave_stream_v1_0_S01_AXIS' (0#1) [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/hdl/KF_slave_stream_v1_0_S01_AXIS.v:7]
INFO: [Synth 8-6155] done synthesizing module 'KF' (0#1) [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/hdl/KF.v:4]
INFO: [Synth 8-6155] done synthesizing module 'kf_bd_KF_0_0' (0#1) [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ip/kf_bd_KF_0_0/synth/kf_bd_KF_0_0.v:53]
WARNING: [Synth 8-7137] Register done_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:55]
WARNING: [Synth 8-7137] Register sum_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:59]
WARNING: [Synth 8-7137] Register A_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[6] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[7] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[8] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[9] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[10] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[11] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[12] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[13] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[14] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[15] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[16] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[17] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[18] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[19] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[20] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[21] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[22] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[23] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[24] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[25] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[26] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[27] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[28] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[29] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[30] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[31] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[32] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[33] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[34] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[35] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register B_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register C_reg[0] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[1] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[2] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[3] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[4] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register C_reg[5] in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:77]
WARNING: [Synth 8-7137] Register Cout_reg in module matrix_multiplication has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:100]
WARNING: [Synth 8-7137] Register done_reg in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:55]
WARNING: [Synth 8-7137] Register sum_reg in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:59]
WARNING: [Synth 8-7137] Register A_reg[0] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[1] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[2] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[3] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[4] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[5] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[6] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[7] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[8] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[9] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[10] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[11] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[12] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[13] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[14] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[15] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[16] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[17] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[18] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[19] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[20] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[21] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[22] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[23] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[24] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[25] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[26] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[27] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[28] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[29] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[30] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[31] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[32] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[33] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[34] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register A_reg[35] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:61]
WARNING: [Synth 8-7137] Register B_reg[0] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[1] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[2] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[3] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[4] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[5] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[6] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[7] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[8] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[9] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:63]
WARNING: [Synth 8-7137] Register B_reg[10] in module matrix_multiplication__parameterized0 has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:63]
INFO: [Common 17-14] Message 'Synth 8-7137' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element temp1_flat_reg was removed.  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/kalman_predict.v:186]
WARNING: [Synth 8-6014] Unused sequential element pivot_reg was removed.  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:81]
WARNING: [Synth 8-6014] Unused sequential element a_temp_reg was removed.  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:114]
WARNING: [Synth 8-6014] Unused sequential element i_temp_reg was removed.  [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:115]
WARNING: [Synth 8-4767] Trying to implement RAM 'A_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "A_mem_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'B_mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "B_mem_reg" dissolved into registers
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[3] in module KF_slave_stream_v1_0_S01_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[2] in module KF_slave_stream_v1_0_S01_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[1] in module KF_slave_stream_v1_0_S01_AXIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TSTRB[0] in module KF_slave_stream_v1_0_S01_AXIS is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1567.578 ; gain = 695.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1567.578 ; gain = 695.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1567.578 ; gain = 695.645
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.347 . Memory (MB): peak = 1567.578 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1716.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.527 . Memory (MB): peak = 1748.906 ; gain = 32.277
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1748.906 ; gain = 876.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1748.906 ; gain = 876.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1748.906 ; gain = 876.973
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_multiplication'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_multiplication__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_add'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kalman_predict'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_multiplication__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_multiplication__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_multiplication__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_add__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_inverse'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_multiplication__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kalman_gain'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_multiplication__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'vector_add_sub'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_multiplication__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_multiplication__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'matrix_subtract'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kalman_update'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'kalman'
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'KF_master_stream_v1_0_M00_AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 COMPUTE |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'matrix_multiplication'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 COMPUTE |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'matrix_multiplication__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                     ADD |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'matrix_add'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                             0000
                STATE_MM |                           000010 |                             0001
                 COV_MM1 |                           000100 |                             0011
                 COV_MM2 |                           001000 |                             0100
                 COV_ADD |                           010000 |                             0101
                    DONE |                           100000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'kalman_predict'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 COMPUTE |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'matrix_multiplication__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 COMPUTE |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'matrix_multiplication__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 COMPUTE |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'matrix_multiplication__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                     ADD |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'matrix_add__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                   PIVOT |                              001 |                              010
                    NORM |                              010 |                              011
                    ELIM |                              011 |                              100
               ELIM_LOOP |                              100 |                              111
                    NEXT |                              101 |                              101
                    DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matrix_inverse'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 COMPUTE |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'matrix_multiplication__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                     MM1 |                              001 |                             0010
                     MM2 |                              010 |                             0011
                     MM3 |                              011 |                             0100
                     ADD |                              100 |                             0101
                     INV |                              101 |                             0110
                     MM4 |                              110 |                             0111
                    DONE |                              111 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kalman_gain'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 COMPUTE |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'matrix_multiplication__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 COMPUTE |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'vector_add_sub'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 COMPUTE |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'matrix_multiplication__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                 COMPUTE |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'matrix_multiplication__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                  UNPACK |                              001 |                             0001
                     SUB |                              010 |                             0010
                    PACK |                              011 |                             0011
                    DONE |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'matrix_subtract'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                        000000001 |                            00000
              COMPUTE_HX |                        000000010 |                            00001
                 SUB_VEC |                        000000100 |                            00010
                  MULT_K |                        000001000 |                            00011
                 ADD_VEC |                        000010000 |                            00100
                 MULT_KH |                        000100000 |                            00101
               MULT_KH_P |                        001000000 |                            00110
                 SUB_MAT |                        010000000 |                            00111
                    DONE |                        100000000 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'kalman_update'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                 PREDICT |                               01 |                               01
                    GAIN |                               10 |                               10
                  UPDATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'kalman'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
            INIT_COUNTER |                               01 |                               01
             SEND_STREAM |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'KF_master_stream_v1_0_M00_AXIS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1748.906 ; gain = 876.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 10    
	   2 Input   32 Bit       Adders := 49    
	   3 Input   32 Bit       Adders := 5     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	             1152 Bit    Registers := 11    
	              768 Bit    Registers := 4     
	              512 Bit    Registers := 3     
	              192 Bit    Registers := 7     
	              128 Bit    Registers := 2     
	               64 Bit    Registers := 10    
	               32 Bit    Registers := 939   
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 43    
+---Multipliers : 
	              32x32  Multipliers := 14    
	               3x32  Multipliers := 4     
+---Muxes : 
	   3 Input 1152 Bit        Muxes := 1     
	   2 Input 1152 Bit        Muxes := 2     
	   6 Input 1152 Bit        Muxes := 2     
	   5 Input 1152 Bit        Muxes := 1     
	   3 Input  512 Bit        Muxes := 1     
	   2 Input  512 Bit        Muxes := 1     
	   2 Input  192 Bit        Muxes := 2     
	   3 Input  192 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 10    
	   3 Input   64 Bit        Muxes := 10    
	   2 Input   32 Bit        Muxes := 31    
	   3 Input   32 Bit        Muxes := 29    
	   7 Input   32 Bit        Muxes := 20    
	   4 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 2     
	   5 Input    6 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   8 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 288   
	   6 Input    1 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 101   
	   7 Input    1 Bit        Muxes := 27    
	   8 Input    1 Bit        Muxes := 16    
	   5 Input    1 Bit        Muxes := 6     
	   9 Input    1 Bit        Muxes := 19    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:72]
DSP Report: Generating DSP sum2, operation Mode is: A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:72]
DSP Report: Generating DSP sum2, operation Mode is: A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[31]' (FDCE) to 'mm1/j_reg[0]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[0]' (FDCE) to 'mm1/j_reg[1]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[1]' (FDCE) to 'mm1/j_reg[2]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[2]' (FDCE) to 'mm1/j_reg[3]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[3]' (FDCE) to 'mm1/j_reg[4]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[4]' (FDCE) to 'mm1/j_reg[5]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[5]' (FDCE) to 'mm1/j_reg[6]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[6]' (FDCE) to 'mm1/j_reg[7]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[7]' (FDCE) to 'mm1/j_reg[8]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[8]' (FDCE) to 'mm1/j_reg[9]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[9]' (FDCE) to 'mm1/j_reg[10]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[10]' (FDCE) to 'mm1/j_reg[11]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[11]' (FDCE) to 'mm1/j_reg[12]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[12]' (FDCE) to 'mm1/j_reg[13]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[13]' (FDCE) to 'mm1/j_reg[14]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[14]' (FDCE) to 'mm1/j_reg[15]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[15]' (FDCE) to 'mm1/j_reg[16]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[16]' (FDCE) to 'mm1/j_reg[17]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[17]' (FDCE) to 'mm1/j_reg[18]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[18]' (FDCE) to 'mm1/j_reg[19]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[19]' (FDCE) to 'mm1/j_reg[20]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[20]' (FDCE) to 'mm1/j_reg[21]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[21]' (FDCE) to 'mm1/j_reg[22]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[22]' (FDCE) to 'mm1/j_reg[23]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[23]' (FDCE) to 'mm1/j_reg[24]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[24]' (FDCE) to 'mm1/j_reg[25]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[25]' (FDCE) to 'mm1/j_reg[26]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[26]' (FDCE) to 'mm1/j_reg[27]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[27]' (FDCE) to 'mm1/j_reg[28]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[28]' (FDCE) to 'mm1/j_reg[29]'
INFO: [Synth 8-3886] merging instance 'mm1/j_reg[29]' (FDCE) to 'mm1/j_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mm1/\j_reg[30] )
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:89]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:114]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:90]
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_inverse.v:115]
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
INFO: [Synth 8-3886] merging instance 'add_inst/total_elems_reg[0]' (FDE) to 'add_inst/total_elems_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_inst/total_elems_reg[1]' (FDE) to 'add_inst/total_elems_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_inst/total_elems_reg[2]' (FDE) to 'add_inst/total_elems_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_inst/total_elems_reg[3]' (FDE) to 'add_inst/total_elems_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (add_inst/\total_elems_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (add_inst/\total_elems_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inv_inst/\col_reg[3] )
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:72]
DSP Report: Generating DSP sum2, operation Mode is: A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:72]
DSP Report: Generating DSP sum2, operation Mode is: A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mm3/\B_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mm3/\B_reg[0][31] )
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:72]
DSP Report: Generating DSP sum2, operation Mode is: A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:72]
DSP Report: Generating DSP sum2, operation Mode is: A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[23][0]' (FDE) to 'mm1/B_reg[22][0]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[22][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[21][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[20][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[19][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[18][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[17][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[16][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[15][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[14][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[13][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[12][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[11][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[10][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[9][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[8][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[7][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[6][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[5][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[4][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[3][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[2][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[1][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[0][0]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[23][1]' (FDE) to 'mm1/B_reg[22][1]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[22][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[21][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[20][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[19][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[18][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[17][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[16][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[15][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[14][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[13][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[12][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[11][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[10][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[9][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[8][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[7][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[6][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[5][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[4][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[3][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[2][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[1][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[0][1]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[23][2]' (FDE) to 'mm1/B_reg[22][2]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[22][2]' (FDE) to 'mm1/B_reg[22][3]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[21][2]' (FDE) to 'mm1/B_reg[22][3]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[20][2]' (FDE) to 'mm1/B_reg[22][3]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[19][2]' (FDE) to 'mm1/B_reg[22][3]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[18][2]' (FDE) to 'mm1/B_reg[22][3]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[17][2]' (FDE) to 'mm1/B_reg[22][3]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[16][2]' (FDE) to 'mm1/B_reg[22][3]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[15][2]' (FDE) to 'mm1/B_reg[22][3]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[14][2]' (FDE) to 'mm1/B_reg[22][3]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[13][2]' (FDE) to 'mm1/B_reg[22][3]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[12][2]' (FDE) to 'mm1/B_reg[22][3]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[11][2]' (FDE) to 'mm1/B_reg[22][3]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[10][2]' (FDE) to 'mm1/B_reg[22][3]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[9][2]' (FDE) to 'mm1/B_reg[22][3]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[8][2]' (FDE) to 'mm1/B_reg[22][3]'
INFO: [Synth 8-3886] merging instance 'mm1/B_reg[7][2]' (FDE) to 'mm1/B_reg[22][3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mm1/\B_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mm1/\B_reg[0][31] )
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:72]
DSP Report: Generating DSP sum2, operation Mode is: A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:72]
DSP Report: Generating DSP sum2, operation Mode is: A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [c:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.gen/sources_1/bd/kf_bd/ipshared/03eb/d9e7/matrix_multiplication.v:72]
DSP Report: Generating DSP sum2, operation Mode is: A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: Generating DSP sum2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator sum2 is absorbed into DSP sum2.
DSP Report: operator sum2 is absorbed into DSP sum2.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mm1/\j_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mm2/\j_reg[30] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:02:26 . Memory (MB): peak = 1748.906 ; gain = 876.973
---------------------------------------------------------------------------------
 Sort Area is kalman_gain__GB0 p_0_out_0 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is kalman_gain__GB0 p_0_out_0 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is kalman_gain__GB0 p_0_out_6 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is kalman_gain__GB0 p_0_out_6 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is kalman_gain__GB0 p_0_out_8 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is kalman_gain__GB0 p_0_out_8 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is kalman_gain__GB0 p_0_out_a : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is kalman_gain__GB0 p_0_out_a : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is kalman_gain__GB0 p_0_out_3 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is kalman_gain__GB0 p_0_out_3 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is kalman_gain__GB0 p_0_out_7 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is kalman_gain__GB0 p_0_out_7 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is kalman_gain__GB0 p_0_out_9 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is kalman_gain__GB0 p_0_out_9 : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is kalman_gain__GB0 p_0_out_b : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is kalman_gain__GB0 p_0_out_b : 0 1 : 2485 5119 : Used 1 time 0
 Sort Area is kalman_predict__GC0 sum2_0 : 0 0 : 2701 4864 : Used 1 time 0
 Sort Area is kalman_update__GCB0 sum2_0 : 0 0 : 2701 4864 : Used 1 time 0
 Sort Area is kalman_gain__GB2 sum2_0 : 0 0 : 2701 4864 : Used 1 time 0
 Sort Area is kalman_gain__GB1 sum2_0 : 0 0 : 2701 4864 : Used 1 time 0
 Sort Area is matrix_multiplication__parameterized0 sum2_0 : 0 0 : 2701 4864 : Used 2 time 0
 Sort Area is kalman_predict__GC0 sum2_0 : 0 1 : 2163 4864 : Used 1 time 0
 Sort Area is kalman_update__GCB0 sum2_0 : 0 1 : 2163 4864 : Used 1 time 0
 Sort Area is kalman_gain__GB2 sum2_0 : 0 1 : 2163 4864 : Used 1 time 0
 Sort Area is kalman_gain__GB1 sum2_0 : 0 1 : 2163 4864 : Used 1 time 0
 Sort Area is matrix_multiplication__parameterized0 sum2_0 : 0 1 : 2163 4864 : Used 2 time 0
 Sort Area is kalman_update__GCB0 sum2_6 : 0 0 : 2701 4864 : Used 1 time 0
 Sort Area is kalman_gain__GB2 sum2_6 : 0 0 : 2701 4864 : Used 1 time 0
 Sort Area is kalman_gain__GB1 sum2_6 : 0 0 : 2701 4864 : Used 1 time 0
 Sort Area is kalman_update__GCB0 sum2_6 : 0 1 : 2163 4864 : Used 1 time 0
 Sort Area is kalman_gain__GB2 sum2_6 : 0 1 : 2163 4864 : Used 1 time 0
 Sort Area is kalman_gain__GB1 sum2_6 : 0 1 : 2163 4864 : Used 1 time 0
 Sort Area is kalman_update__GCB0 sum2_8 : 0 0 : 2701 4864 : Used 1 time 0
 Sort Area is kalman_update__GCB0 sum2_8 : 0 1 : 2163 4864 : Used 1 time 0
 Sort Area is kalman_predict__GC0 sum2_3 : 0 0 : 2158 4014 : Used 1 time 0
 Sort Area is kalman_update__GCB0 sum2_3 : 0 0 : 2158 4014 : Used 1 time 0
 Sort Area is kalman_gain__GB2 sum2_3 : 0 0 : 2158 4014 : Used 1 time 0
 Sort Area is kalman_gain__GB1 sum2_3 : 0 0 : 2158 4014 : Used 1 time 0
 Sort Area is matrix_multiplication__parameterized0 sum2_3 : 0 0 : 2158 4014 : Used 2 time 0
 Sort Area is kalman_predict__GC0 sum2_3 : 0 1 : 1856 4014 : Used 1 time 0
 Sort Area is kalman_update__GCB0 sum2_3 : 0 1 : 1856 4014 : Used 1 time 0
 Sort Area is kalman_gain__GB2 sum2_3 : 0 1 : 1856 4014 : Used 1 time 0
 Sort Area is kalman_gain__GB1 sum2_3 : 0 1 : 1856 4014 : Used 1 time 0
 Sort Area is matrix_multiplication__parameterized0 sum2_3 : 0 1 : 1856 4014 : Used 2 time 0
 Sort Area is kalman_update__GCB0 sum2_7 : 0 0 : 2158 4014 : Used 1 time 0
 Sort Area is kalman_gain__GB2 sum2_7 : 0 0 : 2158 4014 : Used 1 time 0
 Sort Area is kalman_gain__GB1 sum2_7 : 0 0 : 2158 4014 : Used 1 time 0
 Sort Area is kalman_update__GCB0 sum2_7 : 0 1 : 1856 4014 : Used 1 time 0
 Sort Area is kalman_gain__GB2 sum2_7 : 0 1 : 1856 4014 : Used 1 time 0
 Sort Area is kalman_gain__GB1 sum2_7 : 0 1 : 1856 4014 : Used 1 time 0
 Sort Area is kalman_update__GCB0 sum2_9 : 0 0 : 2158 4014 : Used 1 time 0
 Sort Area is kalman_update__GCB0 sum2_9 : 0 1 : 1856 4014 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrix_multiplication | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:51 ; elapsed = 00:02:45 . Memory (MB): peak = 1832.172 ; gain = 960.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:54 ; elapsed = 00:02:48 . Memory (MB): peak = 1844.848 ; gain = 972.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:05 ; elapsed = 00:03:14 . Memory (MB): peak = 1865.742 ; gain = 993.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:20 ; elapsed = 00:03:30 . Memory (MB): peak = 2084.301 ; gain = 1212.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:20 ; elapsed = 00:03:30 . Memory (MB): peak = 2084.301 ; gain = 1212.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:25 ; elapsed = 00:03:35 . Memory (MB): peak = 2087.355 ; gain = 1215.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:26 ; elapsed = 00:03:36 . Memory (MB): peak = 2087.355 ; gain = 1215.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:28 ; elapsed = 00:03:38 . Memory (MB): peak = 2087.355 ; gain = 1215.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:28 ; elapsed = 00:03:38 . Memory (MB): peak = 2087.355 ; gain = 1215.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrix_inverse        | A'*B          | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | A*B'          | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | PCIN>>17+A*B' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | A'*B          | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | A*B'          | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | PCIN>>17+A*B' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | A'*B          | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | A*B'          | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | PCIN>>17+A*B' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | A'*B          | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | A*B'          | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|matrix_inverse        | PCIN>>17+A*B' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B           | 13     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | PCIN>>17+A*B  | 30     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B           | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | PCIN>>17+A*B  | 0      | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B           | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | PCIN>>17+A*B  | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B           | 13     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | PCIN>>17+A*B  | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B           | 13     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | PCIN>>17+A*B  | 30     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B           | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | PCIN>>17+A*B  | 0      | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B           | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | PCIN>>17+A*B  | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | PCIN>>17+A*B  | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B           | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | PCIN>>17+A*B  | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | PCIN>>17+A*B  | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B           | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | PCIN>>17+A*B  | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | PCIN>>17+A*B  | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B           | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | PCIN>>17+A*B  | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B           | 13     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | PCIN>>17+A*B  | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B           | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | PCIN>>17+A*B  | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | PCIN>>17+A*B  | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B           | 13     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | PCIN>>17+A*B  | 30     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B           | 17     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | PCIN>>17+A*B  | 0      | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B           | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | PCIN>>17+A*B  | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|matrix_multiplication | PCIN>>17+A*B  | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  1081|
|2     |DSP48E1 |    52|
|7     |LUT1    |   101|
|8     |LUT2    |  1895|
|9     |LUT3    |  3963|
|10    |LUT4    |   506|
|11    |LUT5    |  2803|
|12    |LUT6    |  7541|
|13    |MUXF7   |  2955|
|14    |MUXF8   |   873|
|15    |FDCE    |  1363|
|16    |FDPE    |    16|
|17    |FDRE    | 42112|
|18    |FDSE    |   269|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:28 ; elapsed = 00:03:39 . Memory (MB): peak = 2087.355 ; gain = 1215.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:16 ; elapsed = 00:03:34 . Memory (MB): peak = 2087.355 ; gain = 1034.094
Synthesis Optimization Complete : Time (s): cpu = 00:02:29 ; elapsed = 00:03:40 . Memory (MB): peak = 2087.355 ; gain = 1215.422
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2114.297 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4961 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2124.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6eecd5e1
INFO: [Common 17-83] Releasing license: Synthesis
245 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:48 ; elapsed = 00:04:00 . Memory (MB): peak = 2124.066 ; gain = 1450.152
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.179 . Memory (MB): peak = 2124.066 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/kf_bd_KF_0_0_synth_1/kf_bd_KF_0_0.dcp' has been generated.
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2124.066 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP kf_bd_KF_0_0, cache-ID = 0fc111402ac8febf
INFO: [Coretcl 2-1174] Renamed 23 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 2124.066 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/mulla/Documents/thesis/hardware/kalman_vivado/kalman_vivado.runs/kf_bd_KF_0_0_synth_1/kf_bd_KF_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file kf_bd_KF_0_0_utilization_synth.rpt -pb kf_bd_KF_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2124.066 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun 13 23:11:44 2025...
