{"vcs1":{"timestamp_begin":1751066491.242225110, "rt":0.30, "ut":0.18, "st":0.06}}
{"vcselab":{"timestamp_begin":1751066491.612113538, "rt":0.22, "ut":0.12, "st":0.06}}
{"link":{"timestamp_begin":1751066491.885475056, "rt":0.09, "ut":0.04, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1751066490.920632022}
{"VCS_COMP_START_TIME": 1751066490.920632022}
{"VCS_COMP_END_TIME": 1751066492.219703133}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps"}
{"vcs1": {"peak_mem": 2871208}}
{"stitch_vcselab": {"peak_mem": 2871248}}
