#! /nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/py1s2nzp5wki8r2w7mcqgs8a0h3cv4b7-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x1400225c0 .scope module, "Nor" "Nor" 2 20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
o0x1300182b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x140066e40_0 .net "a", 0 0, o0x1300182b0;  0 drivers
o0x130018460 .functor BUFZ 1, C4<z>; HiZ drive
v0x140066ed0_0 .net "b", 0 0, o0x130018460;  0 drivers
RS_0x1300180a0 .resolv tri, L_0x11fc7e4c0, L_0x11fc7e570, L_0x11fc7e660;
v0x140066f60_0 .net8 "or_out", 0 0, RS_0x1300180a0;  3 drivers, strength-aware
RS_0x130018100 .resolv tri, L_0x11fc7e8e0, L_0x11fc7e990, L_0x11fc7eae0;
v0x140066ff0_0 .net8 "out", 0 0, RS_0x130018100;  3 drivers, strength-aware
S_0x140055dd0 .scope module, "not1" "Not" 2 23, 2 16 0, S_0x1400225c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x140065050_0 .net8 "a", 0 0, RS_0x1300180a0;  alias, 3 drivers, strength-aware
v0x140065130_0 .net8 "out", 0 0, RS_0x130018100;  alias, 3 drivers, strength-aware
S_0x140055f40 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x140055dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130088298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc7e870 .functor NMOS 1, L_0x130088298, RS_0x1300180a0, C4<0>, C4<0>;
L_0x11fc7e8e0 .functor NMOS 1, L_0x11fc7e870, RS_0x1300180a0, C4<0>, C4<0>;
L_0x1300882e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc7e990 .functor PMOS 1, L_0x1300882e0, RS_0x1300180a0, C4<0>, C4<0>;
L_0x130088328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc7eae0 .functor PMOS 1, L_0x130088328, RS_0x1300180a0, C4<0>, C4<0>;
v0x14004dab0_0 .net/2s *"_ivl_0", 0 0, L_0x130088298;  1 drivers
v0x140064bf0_0 .net/2s *"_ivl_2", 0 0, L_0x1300882e0;  1 drivers
v0x140064ca0_0 .net/2s *"_ivl_4", 0 0, L_0x130088328;  1 drivers
v0x140064d60_0 .net8 "a", 0 0, RS_0x1300180a0;  alias, 3 drivers, strength-aware
v0x140064e00_0 .net8 "b", 0 0, RS_0x1300180a0;  alias, 3 drivers, strength-aware
v0x140064ed0_0 .net8 "o1", 0 0, L_0x11fc7e870;  1 drivers, strength-aware
v0x140064f60_0 .net8 "out", 0 0, RS_0x130018100;  alias, 3 drivers, strength-aware
S_0x1400651c0 .scope module, "or1" "Or" 2 22, 2 9 0, S_0x1400225c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400669a0_0 .net "a", 0 0, o0x1300182b0;  alias, 0 drivers
v0x140066a80_0 .net "b", 0 0, o0x130018460;  alias, 0 drivers
RS_0x130018310 .resolv tri, L_0x11fc7dd00, L_0x11fc7ddb0, L_0x11fc7df00;
v0x140066b50_0 .net8 "nand_out1", 0 0, RS_0x130018310;  3 drivers, strength-aware
RS_0x1300184c0 .resolv tri, L_0x11fc7e100, L_0x11fc7e1b0, L_0x11fc7e340;
v0x140066c20_0 .net8 "nand_out2", 0 0, RS_0x1300184c0;  3 drivers, strength-aware
v0x140066cf0_0 .net8 "out", 0 0, RS_0x1300180a0;  alias, 3 drivers, strength-aware
S_0x1400653f0 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x1400651c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130088010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc7dbb0 .functor NMOS 1, L_0x130088010, o0x1300182b0, C4<0>, C4<0>;
L_0x11fc7dd00 .functor NMOS 1, L_0x11fc7dbb0, o0x1300182b0, C4<0>, C4<0>;
L_0x130088058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc7ddb0 .functor PMOS 1, L_0x130088058, o0x1300182b0, C4<0>, C4<0>;
L_0x1300880a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc7df00 .functor PMOS 1, L_0x1300880a0, o0x1300182b0, C4<0>, C4<0>;
v0x140065620_0 .net/2s *"_ivl_0", 0 0, L_0x130088010;  1 drivers
v0x1400656e0_0 .net/2s *"_ivl_2", 0 0, L_0x130088058;  1 drivers
v0x140065790_0 .net/2s *"_ivl_4", 0 0, L_0x1300880a0;  1 drivers
v0x140065850_0 .net "a", 0 0, o0x1300182b0;  alias, 0 drivers
v0x1400658f0_0 .net "b", 0 0, o0x1300182b0;  alias, 0 drivers
v0x1400659c0_0 .net8 "o1", 0 0, L_0x11fc7dbb0;  1 drivers, strength-aware
v0x140065a50_0 .net8 "out", 0 0, RS_0x130018310;  alias, 3 drivers, strength-aware
S_0x140065b40 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x1400651c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300880e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc7dfb0 .functor NMOS 1, L_0x1300880e8, o0x130018460, C4<0>, C4<0>;
L_0x11fc7e100 .functor NMOS 1, L_0x11fc7dfb0, o0x130018460, C4<0>, C4<0>;
L_0x130088130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc7e1b0 .functor PMOS 1, L_0x130088130, o0x130018460, C4<0>, C4<0>;
L_0x130088178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc7e340 .functor PMOS 1, L_0x130088178, o0x130018460, C4<0>, C4<0>;
v0x140065d60_0 .net/2s *"_ivl_0", 0 0, L_0x1300880e8;  1 drivers
v0x140065e10_0 .net/2s *"_ivl_2", 0 0, L_0x130088130;  1 drivers
v0x140065ec0_0 .net/2s *"_ivl_4", 0 0, L_0x130088178;  1 drivers
v0x140065f80_0 .net "a", 0 0, o0x130018460;  alias, 0 drivers
v0x140066020_0 .net "b", 0 0, o0x130018460;  alias, 0 drivers
v0x1400660f0_0 .net8 "o1", 0 0, L_0x11fc7dfb0;  1 drivers, strength-aware
v0x140066180_0 .net8 "out", 0 0, RS_0x1300184c0;  alias, 3 drivers, strength-aware
S_0x140066270 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x1400651c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300881c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc7e3f0 .functor NMOS 1, L_0x1300881c0, RS_0x1300184c0, C4<0>, C4<0>;
L_0x11fc7e4c0 .functor NMOS 1, L_0x11fc7e3f0, RS_0x130018310, C4<0>, C4<0>;
L_0x130088208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc7e570 .functor PMOS 1, L_0x130088208, RS_0x130018310, C4<0>, C4<0>;
L_0x130088250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc7e660 .functor PMOS 1, L_0x130088250, RS_0x1300184c0, C4<0>, C4<0>;
v0x1400664a0_0 .net/2s *"_ivl_0", 0 0, L_0x1300881c0;  1 drivers
v0x140066550_0 .net/2s *"_ivl_2", 0 0, L_0x130088208;  1 drivers
v0x140066600_0 .net/2s *"_ivl_4", 0 0, L_0x130088250;  1 drivers
v0x1400666c0_0 .net8 "a", 0 0, RS_0x130018310;  alias, 3 drivers, strength-aware
v0x140066770_0 .net8 "b", 0 0, RS_0x1300184c0;  alias, 3 drivers, strength-aware
v0x140066840_0 .net8 "o1", 0 0, L_0x11fc7e3f0;  1 drivers, strength-aware
v0x1400668d0_0 .net8 "out", 0 0, RS_0x1300180a0;  alias, 3 drivers, strength-aware
S_0x14004d940 .scope module, "ripple_carry_adder_16bit_test" "ripple_carry_adder_16bit_test" 4 4;
 .timescale 0 0;
v0x11fc7d5f0_0 .var "a", 15 0;
v0x11fc7d6c0_0 .var "b", 15 0;
v0x11fc7d770_0 .var "cin", 0 0;
RS_0x130030730 .resolv tri, L_0x11fce5390, L_0x11fce5440, L_0x11fce5530;
v0x11fc7d820_0 .net8 "cout", 0 0, RS_0x130030730;  3 drivers, strength-aware
v0x11fc7d930_0 .var "expected", 16 0;
v0x11fc7d9c0_0 .var/i "pass_count", 31 0;
v0x11fc7da70_0 .net "sum", 15 0, L_0x11fcde850;  1 drivers
v0x11fc7db10_0 .var/i "test_count", 31 0;
S_0x140067080 .scope module, "rca16" "RippleCarryAdder16Bit" 4 13, 5 4 0, S_0x14004d940;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x11fc7cd70_0 .net "a", 15 0, v0x11fc7d5f0_0;  1 drivers
v0x11fc7ce00_0 .net "b", 15 0, v0x11fc7d6c0_0;  1 drivers
v0x11fc7ce90_0 .net "carry", 14 0, L_0x11fcd7ac0;  1 drivers
v0x11fc7cf20_0 .net "cin", 0 0, v0x11fc7d770_0;  1 drivers
v0x11fc7cfb0_0 .net8 "cout", 0 0, RS_0x130030730;  alias, 3 drivers, strength-aware
v0x11fc7d080_0 .net "sum", 15 0, L_0x11fcde850;  alias, 1 drivers
L_0x11fc84ea0 .part v0x11fc7d5f0_0, 0, 1;
L_0x11fc84f80 .part v0x11fc7d6c0_0, 0, 1;
L_0x11fc8b3a0 .part v0x11fc7d5f0_0, 1, 1;
L_0x11fc8b440 .part v0x11fc7d6c0_0, 1, 1;
L_0x11fc8b4e0 .part L_0x11fcd7ac0, 0, 1;
L_0x11fc91950 .part v0x11fc7d5f0_0, 2, 1;
L_0x11fc91a70 .part v0x11fc7d6c0_0, 2, 1;
L_0x11fc91b90 .part L_0x11fcd7ac0, 1, 1;
L_0x11fc97f70 .part v0x11fc7d5f0_0, 3, 1;
L_0x11fc98060 .part v0x11fc7d6c0_0, 3, 1;
L_0x11fc98100 .part L_0x11fcd7ac0, 2, 1;
L_0x11fc9e500 .part v0x11fc7d5f0_0, 4, 1;
L_0x11fc9e5a0 .part v0x11fc7d6c0_0, 4, 1;
L_0x11fc9e6b0 .part L_0x11fcd7ac0, 3, 1;
L_0x11fca4ab0 .part v0x11fc7d5f0_0, 5, 1;
L_0x11fca4bd0 .part v0x11fc7d6c0_0, 5, 1;
L_0x11fca4c70 .part L_0x11fcd7ac0, 4, 1;
L_0x11fcab030 .part v0x11fc7d5f0_0, 6, 1;
L_0x11fcab1d0 .part v0x11fc7d6c0_0, 6, 1;
L_0x11fcab410 .part L_0x11fcd7ac0, 5, 1;
L_0x11fcb16b0 .part v0x11fc7d5f0_0, 7, 1;
L_0x11fcab370 .part v0x11fc7d6c0_0, 7, 1;
L_0x11fcb1800 .part L_0x11fcd7ac0, 6, 1;
L_0x11fcb7c40 .part v0x11fc7d5f0_0, 8, 1;
L_0x11fcb7ce0 .part v0x11fc7d6c0_0, 8, 1;
L_0x11fcb7e50 .part L_0x11fcd7ac0, 7, 1;
L_0x11fcbe240 .part v0x11fc7d5f0_0, 9, 1;
L_0x11fcbe3c0 .part v0x11fc7d6c0_0, 9, 1;
L_0x11fcbe460 .part L_0x11fcd7ac0, 8, 1;
L_0x11fcc47d0 .part v0x11fc7d5f0_0, 10, 1;
L_0x11fcc4870 .part v0x11fc7d6c0_0, 10, 1;
L_0x11fcc4a10 .part L_0x11fcd7ac0, 9, 1;
L_0x11fccad40 .part v0x11fc7d5f0_0, 11, 1;
L_0x11fcc4910 .part v0x11fc7d6c0_0, 11, 1;
L_0x11fccaef0 .part L_0x11fcd7ac0, 10, 1;
L_0x11fcd12c0 .part v0x11fc7d5f0_0, 12, 1;
L_0x11fcd1360 .part v0x11fc7d6c0_0, 12, 1;
L_0x11fccaf90 .part L_0x11fcd7ac0, 11, 1;
L_0x11fcd7840 .part v0x11fc7d5f0_0, 13, 1;
L_0x11fcd1400 .part v0x11fc7d6c0_0, 13, 1;
L_0x11fcd7a20 .part L_0x11fcd7ac0, 12, 1;
L_0x11fcde310 .part v0x11fc7d5f0_0, 14, 1;
L_0x11fcab0d0 .part v0x11fc7d6c0_0, 14, 1;
L_0x11fcab270 .part L_0x11fcd7ac0, 13, 1;
RS_0x13001b5e0 .resolv tri, L_0x11fc84c10, L_0x11fc84cc0, L_0x11fc84df0;
RS_0x13001e610 .resolv tri, L_0x11fc8b110, L_0x11fc8b1c0, L_0x11fc8b2f0;
RS_0x130033760 .resolv tri, L_0x11fc916c0, L_0x11fc91770, L_0x11fc918a0;
RS_0x130036790 .resolv tri, L_0x11fc97ce0, L_0x11fc97d90, L_0x11fc97ec0;
LS_0x11fcd7ac0_0_0 .concat8 [ 1 1 1 1], RS_0x13001b5e0, RS_0x13001e610, RS_0x130033760, RS_0x130036790;
RS_0x1300397c0 .resolv tri, L_0x11fc9e270, L_0x11fc9e320, L_0x11fc9e450;
RS_0x13003c7f0 .resolv tri, L_0x11fca4820, L_0x11fca48d0, L_0x11fca4a00;
RS_0x13003f820 .resolv tri, L_0x11fcaada0, L_0x11fcaae50, L_0x11fcaaf80;
RS_0x130042850 .resolv tri, L_0x11fcb1420, L_0x11fcb14d0, L_0x11fcb1600;
LS_0x11fcd7ac0_0_4 .concat8 [ 1 1 1 1], RS_0x1300397c0, RS_0x13003c7f0, RS_0x13003f820, RS_0x130042850;
RS_0x130045880 .resolv tri, L_0x11fcb79b0, L_0x11fcb7a60, L_0x11fcb7b90;
RS_0x1300508b0 .resolv tri, L_0x11fcbdfb0, L_0x11fcbe060, L_0x11fcbe190;
RS_0x130021640 .resolv tri, L_0x11fcc4540, L_0x11fcc45f0, L_0x11fcc4720;
RS_0x130024670 .resolv tri, L_0x11fccaab0, L_0x11fccab60, L_0x11fccac90;
LS_0x11fcd7ac0_0_8 .concat8 [ 1 1 1 1], RS_0x130045880, RS_0x1300508b0, RS_0x130021640, RS_0x130024670;
RS_0x1300276a0 .resolv tri, L_0x11fcd1030, L_0x11fcd10e0, L_0x11fcd1210;
RS_0x13002a6d0 .resolv tri, L_0x11fcd75b0, L_0x11fcd7660, L_0x11fcd7790;
RS_0x13002d700 .resolv tri, L_0x11fcde020, L_0x11fcde0d0, L_0x11fcde240;
LS_0x11fcd7ac0_0_12 .concat8 [ 1 1 1 0], RS_0x1300276a0, RS_0x13002a6d0, RS_0x13002d700;
L_0x11fcd7ac0 .concat8 [ 4 4 4 3], LS_0x11fcd7ac0_0_0, LS_0x11fcd7ac0_0_4, LS_0x11fcd7ac0_0_8, LS_0x11fcd7ac0_0_12;
L_0x11fce5600 .part v0x11fc7d5f0_0, 15, 1;
L_0x11fce56a0 .part v0x11fc7d6c0_0, 15, 1;
L_0x11fcde7b0 .part L_0x11fcd7ac0, 14, 1;
RS_0x13001af80 .resolv tri, L_0x11fc83980, L_0x11fc83a30, L_0x11fc83b00;
RS_0x13001dfb0 .resolv tri, L_0x11fc89d70, L_0x11fc89e20, L_0x11fc89ef0;
RS_0x130033100 .resolv tri, L_0x11fc90320, L_0x11fc903d0, L_0x11fc904a0;
RS_0x130036130 .resolv tri, L_0x11fc96940, L_0x11fc969f0, L_0x11fc96ac0;
LS_0x11fcde850_0_0 .concat8 [ 1 1 1 1], RS_0x13001af80, RS_0x13001dfb0, RS_0x130033100, RS_0x130036130;
RS_0x130039160 .resolv tri, L_0x11fc9ced0, L_0x11fc9cf80, L_0x11fc9d050;
RS_0x13003c190 .resolv tri, L_0x11fca3480, L_0x11fca3530, L_0x11fca3600;
RS_0x13003f1c0 .resolv tri, L_0x11fca9a00, L_0x11fca9ab0, L_0x11fca9b80;
RS_0x1300421f0 .resolv tri, L_0x11fcb0080, L_0x11fcb0130, L_0x11fcb0200;
LS_0x11fcde850_0_4 .concat8 [ 1 1 1 1], RS_0x130039160, RS_0x13003c190, RS_0x13003f1c0, RS_0x1300421f0;
RS_0x130045220 .resolv tri, L_0x11fcb6610, L_0x11fcb66c0, L_0x11fcb6790;
RS_0x130050250 .resolv tri, L_0x11fcbcc10, L_0x11fcbccc0, L_0x11fcbcd90;
RS_0x130020fe0 .resolv tri, L_0x11fcc31a0, L_0x11fcc3250, L_0x11fcc3320;
RS_0x130024010 .resolv tri, L_0x11fcc9710, L_0x11fcc97c0, L_0x11fcc9890;
LS_0x11fcde850_0_8 .concat8 [ 1 1 1 1], RS_0x130045220, RS_0x130050250, RS_0x130020fe0, RS_0x130024010;
RS_0x130027040 .resolv tri, L_0x11fccfc90, L_0x11fccfd40, L_0x11fccfe10;
RS_0x13002a070 .resolv tri, L_0x11fcd6210, L_0x11fcd62c0, L_0x11fcd6390;
RS_0x13002d0a0 .resolv tri, L_0x11fcdca80, L_0x11fcdcb30, L_0x11fcdcc20;
RS_0x1300300d0 .resolv tri, L_0x11fce3ee0, L_0x11fce3f90, L_0x11fce4080;
LS_0x11fcde850_0_12 .concat8 [ 1 1 1 1], RS_0x130027040, RS_0x13002a070, RS_0x13002d0a0, RS_0x1300300d0;
L_0x11fcde850 .concat8 [ 4 4 4 4], LS_0x11fcde850_0_0, LS_0x11fcde850_0_4, LS_0x11fcde850_0_8, LS_0x11fcde850_0_12;
S_0x1400672f0 .scope module, "fa0" "FullAdder" 5 13, 6 3 0, S_0x140067080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x140078380_0 .net "a", 0 0, L_0x11fc84ea0;  1 drivers
v0x140078410_0 .net "b", 0 0, L_0x11fc84f80;  1 drivers
RS_0x130018a90 .resolv tri, L_0x11fc81710, L_0x11fc818c0, L_0x140076f90;
v0x1400784a0_0 .net8 "carry1", 0 0, RS_0x130018a90;  3 drivers, strength-aware
RS_0x130019f90 .resolv tri, L_0x11fc84060, L_0x11fc84210, L_0x1400776e0;
v0x140078530_0 .net8 "carry2", 0 0, RS_0x130019f90;  3 drivers, strength-aware
v0x1400785c0_0 .net "cin", 0 0, v0x11fc7d770_0;  alias, 1 drivers
v0x140078690_0 .net8 "cout", 0 0, RS_0x13001b5e0;  3 drivers, strength-aware
v0x140078760_0 .net8 "sum", 0 0, RS_0x13001af80;  3 drivers, strength-aware
RS_0x130019a80 .resolv tri, L_0x11fc80d00, L_0x11fc80db0, L_0x11fc80e80;
v0x140078870_0 .net8 "sum1", 0 0, RS_0x130019a80;  3 drivers, strength-aware
S_0x140067560 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x1400672f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x14006eb60_0 .net "a", 0 0, L_0x11fc84ea0;  alias, 1 drivers
v0x14006ecf0_0 .net "b", 0 0, L_0x11fc84f80;  alias, 1 drivers
v0x14006ee80_0 .net8 "carry", 0 0, RS_0x130018a90;  alias, 3 drivers, strength-aware
v0x14006ef10_0 .net8 "sum", 0 0, RS_0x130019a80;  alias, 3 drivers, strength-aware
S_0x140067780 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x140067560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x140068860_0 .net "a", 0 0, L_0x11fc84ea0;  alias, 1 drivers
v0x140068900_0 .net "b", 0 0, L_0x11fc84f80;  alias, 1 drivers
RS_0x130018910 .resolv tri, L_0x14006edc0, L_0x14006ebf0, L_0x11fc81590;
v0x1400689b0_0 .net8 "nand_out", 0 0, RS_0x130018910;  3 drivers, strength-aware
v0x140068a60_0 .net8 "out", 0 0, RS_0x130018a90;  alias, 3 drivers, strength-aware
S_0x1400679c0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x140067780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130088b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1400734d0 .functor NMOS 1, L_0x130088b08, L_0x11fc84f80, C4<0>, C4<0>;
L_0x14006edc0 .functor NMOS 1, L_0x1400734d0, L_0x11fc84ea0, C4<0>, C4<0>;
L_0x130088b50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14006ebf0 .functor PMOS 1, L_0x130088b50, L_0x11fc84ea0, C4<0>, C4<0>;
L_0x130088b98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc81590 .functor PMOS 1, L_0x130088b98, L_0x11fc84f80, C4<0>, C4<0>;
v0x140067c00_0 .net/2s *"_ivl_0", 0 0, L_0x130088b08;  1 drivers
v0x140067cc0_0 .net/2s *"_ivl_2", 0 0, L_0x130088b50;  1 drivers
v0x140067d70_0 .net/2s *"_ivl_4", 0 0, L_0x130088b98;  1 drivers
v0x140067e30_0 .net "a", 0 0, L_0x11fc84ea0;  alias, 1 drivers
v0x140067ed0_0 .net "b", 0 0, L_0x11fc84f80;  alias, 1 drivers
v0x140067fb0_0 .net8 "o1", 0 0, L_0x1400734d0;  1 drivers, strength-aware
v0x140068050_0 .net8 "out", 0 0, RS_0x130018910;  alias, 3 drivers, strength-aware
S_0x140068120 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x140067780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc81640 .functor NMOS 1, L_0x130088be0, RS_0x130018910, C4<0>, C4<0>;
L_0x11fc81710 .functor NMOS 1, L_0x11fc81640, RS_0x130018910, C4<0>, C4<0>;
L_0x130088c28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc818c0 .functor PMOS 1, L_0x130088c28, RS_0x130018910, C4<0>, C4<0>;
L_0x130088c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x140076f90 .functor PMOS 1, L_0x130088c70, RS_0x130018910, C4<0>, C4<0>;
v0x140068340_0 .net/2s *"_ivl_0", 0 0, L_0x130088be0;  1 drivers
v0x1400683f0_0 .net/2s *"_ivl_2", 0 0, L_0x130088c28;  1 drivers
v0x1400684a0_0 .net/2s *"_ivl_4", 0 0, L_0x130088c70;  1 drivers
v0x140068560_0 .net8 "a", 0 0, RS_0x130018910;  alias, 3 drivers, strength-aware
v0x140068610_0 .net8 "b", 0 0, RS_0x130018910;  alias, 3 drivers, strength-aware
v0x140068720_0 .net8 "o1", 0 0, L_0x11fc81640;  1 drivers, strength-aware
v0x1400687b0_0 .net8 "out", 0 0, RS_0x130018a90;  alias, 3 drivers, strength-aware
S_0x140068b30 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x140067560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x14006e630_0 .net "a", 0 0, L_0x11fc84ea0;  alias, 1 drivers
RS_0x130018e50 .resolv tri, L_0x11fc7f7f0, L_0x11fc7f9a0, L_0x11fc7fa30;
v0x14006e6c0_0 .net8 "and1_out", 0 0, RS_0x130018e50;  3 drivers, strength-aware
RS_0x130019210 .resolv tri, L_0x11fc80070, L_0x11fc80220, L_0x11fc80290;
v0x14006e750_0 .net8 "and2_out", 0 0, RS_0x130019210;  3 drivers, strength-aware
v0x14006e7e0_0 .net "b", 0 0, L_0x11fc84f80;  alias, 1 drivers
RS_0x130019030 .resolv tri, L_0x11fc7ec80, L_0x11fc7ed30, L_0x11fc7ee20;
v0x14006e870_0 .net8 "not_a", 0 0, RS_0x130019030;  3 drivers, strength-aware
RS_0x130018c70 .resolv tri, L_0x11fc7efe0, L_0x11fc7f090, L_0x11fc7f280;
v0x14006e9c0_0 .net8 "not_b", 0 0, RS_0x130018c70;  3 drivers, strength-aware
v0x14006ead0_0 .net8 "out", 0 0, RS_0x130019a80;  alias, 3 drivers, strength-aware
S_0x140068d40 .scope module, "and1" "And" 2 30, 2 3 0, S_0x140068b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x140069e20_0 .net "a", 0 0, L_0x11fc84ea0;  alias, 1 drivers
v0x140069ec0_0 .net8 "b", 0 0, RS_0x130018c70;  alias, 3 drivers, strength-aware
RS_0x130018cd0 .resolv tri, L_0x14006ea50, L_0x11fc7f540, L_0x11fc7f630;
v0x140069f60_0 .net8 "nand_out", 0 0, RS_0x130018cd0;  3 drivers, strength-aware
v0x14006a010_0 .net8 "out", 0 0, RS_0x130018e50;  alias, 3 drivers, strength-aware
S_0x140068f70 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x140068d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130088520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc7f310 .functor NMOS 1, L_0x130088520, RS_0x130018c70, C4<0>, C4<0>;
L_0x14006ea50 .functor NMOS 1, L_0x11fc7f310, L_0x11fc84ea0, C4<0>, C4<0>;
L_0x130088568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc7f540 .functor PMOS 1, L_0x130088568, L_0x11fc84ea0, C4<0>, C4<0>;
L_0x1300885b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc7f630 .functor PMOS 1, L_0x1300885b0, RS_0x130018c70, C4<0>, C4<0>;
v0x1400691b0_0 .net/2s *"_ivl_0", 0 0, L_0x130088520;  1 drivers
v0x140069270_0 .net/2s *"_ivl_2", 0 0, L_0x130088568;  1 drivers
v0x140069320_0 .net/2s *"_ivl_4", 0 0, L_0x1300885b0;  1 drivers
v0x1400693e0_0 .net "a", 0 0, L_0x11fc84ea0;  alias, 1 drivers
v0x1400694b0_0 .net8 "b", 0 0, RS_0x130018c70;  alias, 3 drivers, strength-aware
v0x140069580_0 .net8 "o1", 0 0, L_0x11fc7f310;  1 drivers, strength-aware
v0x140069610_0 .net8 "out", 0 0, RS_0x130018cd0;  alias, 3 drivers, strength-aware
S_0x1400696e0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x140068d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300885f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc7f700 .functor NMOS 1, L_0x1300885f8, RS_0x130018cd0, C4<0>, C4<0>;
L_0x11fc7f7f0 .functor NMOS 1, L_0x11fc7f700, RS_0x130018cd0, C4<0>, C4<0>;
L_0x130088640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc7f9a0 .functor PMOS 1, L_0x130088640, RS_0x130018cd0, C4<0>, C4<0>;
L_0x130088688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc7fa30 .functor PMOS 1, L_0x130088688, RS_0x130018cd0, C4<0>, C4<0>;
v0x140069900_0 .net/2s *"_ivl_0", 0 0, L_0x1300885f8;  1 drivers
v0x1400699b0_0 .net/2s *"_ivl_2", 0 0, L_0x130088640;  1 drivers
v0x140069a60_0 .net/2s *"_ivl_4", 0 0, L_0x130088688;  1 drivers
v0x140069b20_0 .net8 "a", 0 0, RS_0x130018cd0;  alias, 3 drivers, strength-aware
v0x140069bd0_0 .net8 "b", 0 0, RS_0x130018cd0;  alias, 3 drivers, strength-aware
v0x140069ce0_0 .net8 "o1", 0 0, L_0x11fc7f700;  1 drivers, strength-aware
v0x140069d70_0 .net8 "out", 0 0, RS_0x130018e50;  alias, 3 drivers, strength-aware
S_0x14006a0e0 .scope module, "and2" "And" 2 31, 2 3 0, S_0x140068b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x14006b190_0 .net8 "a", 0 0, RS_0x130019030;  alias, 3 drivers, strength-aware
v0x14006b230_0 .net "b", 0 0, L_0x11fc84f80;  alias, 1 drivers
RS_0x130019090 .resolv tri, L_0x11fc7fc50, L_0x11fc7fe40, L_0x11fc7fed0;
v0x14006b2c0_0 .net8 "nand_out", 0 0, RS_0x130019090;  3 drivers, strength-aware
v0x14006b370_0 .net8 "out", 0 0, RS_0x130019210;  alias, 3 drivers, strength-aware
S_0x14006a2f0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x14006a0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300886d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc7fba0 .functor NMOS 1, L_0x1300886d0, L_0x11fc84f80, C4<0>, C4<0>;
L_0x11fc7fc50 .functor NMOS 1, L_0x11fc7fba0, RS_0x130019030, C4<0>, C4<0>;
L_0x130088718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc7fe40 .functor PMOS 1, L_0x130088718, RS_0x130019030, C4<0>, C4<0>;
L_0x130088760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc7fed0 .functor PMOS 1, L_0x130088760, L_0x11fc84f80, C4<0>, C4<0>;
v0x14006a520_0 .net/2s *"_ivl_0", 0 0, L_0x1300886d0;  1 drivers
v0x14006a5e0_0 .net/2s *"_ivl_2", 0 0, L_0x130088718;  1 drivers
v0x14006a690_0 .net/2s *"_ivl_4", 0 0, L_0x130088760;  1 drivers
v0x14006a750_0 .net8 "a", 0 0, RS_0x130019030;  alias, 3 drivers, strength-aware
v0x14006a7f0_0 .net "b", 0 0, L_0x11fc84f80;  alias, 1 drivers
v0x14006a900_0 .net8 "o1", 0 0, L_0x11fc7fba0;  1 drivers, strength-aware
v0x14006a990_0 .net8 "out", 0 0, RS_0x130019090;  alias, 3 drivers, strength-aware
S_0x14006aa50 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x14006a0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300887a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc7ff80 .functor NMOS 1, L_0x1300887a8, RS_0x130019090, C4<0>, C4<0>;
L_0x11fc80070 .functor NMOS 1, L_0x11fc7ff80, RS_0x130019090, C4<0>, C4<0>;
L_0x1300887f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc80220 .functor PMOS 1, L_0x1300887f0, RS_0x130019090, C4<0>, C4<0>;
L_0x130088838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc80290 .functor PMOS 1, L_0x130088838, RS_0x130019090, C4<0>, C4<0>;
v0x14006ac70_0 .net/2s *"_ivl_0", 0 0, L_0x1300887a8;  1 drivers
v0x14006ad20_0 .net/2s *"_ivl_2", 0 0, L_0x1300887f0;  1 drivers
v0x14006add0_0 .net/2s *"_ivl_4", 0 0, L_0x130088838;  1 drivers
v0x14006ae90_0 .net8 "a", 0 0, RS_0x130019090;  alias, 3 drivers, strength-aware
v0x14006af40_0 .net8 "b", 0 0, RS_0x130019090;  alias, 3 drivers, strength-aware
v0x14006b050_0 .net8 "o1", 0 0, L_0x11fc7ff80;  1 drivers, strength-aware
v0x14006b0e0_0 .net8 "out", 0 0, RS_0x130019210;  alias, 3 drivers, strength-aware
S_0x14006b440 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x140068b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x14006bdc0_0 .net "a", 0 0, L_0x11fc84ea0;  alias, 1 drivers
v0x14006be60_0 .net8 "out", 0 0, RS_0x130019030;  alias, 3 drivers, strength-aware
S_0x14006b630 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x14006b440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130088370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc7eb90 .functor NMOS 1, L_0x130088370, L_0x11fc84ea0, C4<0>, C4<0>;
L_0x11fc7ec80 .functor NMOS 1, L_0x11fc7eb90, L_0x11fc84ea0, C4<0>, C4<0>;
L_0x1300883b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc7ed30 .functor PMOS 1, L_0x1300883b8, L_0x11fc84ea0, C4<0>, C4<0>;
L_0x130088400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc7ee20 .functor PMOS 1, L_0x130088400, L_0x11fc84ea0, C4<0>, C4<0>;
v0x14006b870_0 .net/2s *"_ivl_0", 0 0, L_0x130088370;  1 drivers
v0x14006b930_0 .net/2s *"_ivl_2", 0 0, L_0x1300883b8;  1 drivers
v0x14006b9e0_0 .net/2s *"_ivl_4", 0 0, L_0x130088400;  1 drivers
v0x14006baa0_0 .net "a", 0 0, L_0x11fc84ea0;  alias, 1 drivers
v0x14006bbb0_0 .net "b", 0 0, L_0x11fc84ea0;  alias, 1 drivers
v0x14006bc40_0 .net8 "o1", 0 0, L_0x11fc7eb90;  1 drivers, strength-aware
v0x14006bce0_0 .net8 "out", 0 0, RS_0x130019030;  alias, 3 drivers, strength-aware
S_0x14006bf00 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x140068b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x14006c880_0 .net "a", 0 0, L_0x11fc84f80;  alias, 1 drivers
v0x14006c920_0 .net8 "out", 0 0, RS_0x130018c70;  alias, 3 drivers, strength-aware
S_0x14006c0f0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x14006bf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130088448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc7eef0 .functor NMOS 1, L_0x130088448, L_0x11fc84f80, C4<0>, C4<0>;
L_0x11fc7efe0 .functor NMOS 1, L_0x11fc7eef0, L_0x11fc84f80, C4<0>, C4<0>;
L_0x130088490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc7f090 .functor PMOS 1, L_0x130088490, L_0x11fc84f80, C4<0>, C4<0>;
L_0x1300884d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc7f280 .functor PMOS 1, L_0x1300884d8, L_0x11fc84f80, C4<0>, C4<0>;
v0x14006c330_0 .net/2s *"_ivl_0", 0 0, L_0x130088448;  1 drivers
v0x14006c3f0_0 .net/2s *"_ivl_2", 0 0, L_0x130088490;  1 drivers
v0x14006c4a0_0 .net/2s *"_ivl_4", 0 0, L_0x1300884d8;  1 drivers
v0x14006c560_0 .net "a", 0 0, L_0x11fc84f80;  alias, 1 drivers
v0x14006c670_0 .net "b", 0 0, L_0x11fc84f80;  alias, 1 drivers
v0x14006c700_0 .net8 "o1", 0 0, L_0x11fc7eef0;  1 drivers, strength-aware
v0x14006c7a0_0 .net8 "out", 0 0, RS_0x130018c70;  alias, 3 drivers, strength-aware
S_0x14006c9c0 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x140068b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x14006e1d0_0 .net8 "a", 0 0, RS_0x130018e50;  alias, 3 drivers, strength-aware
v0x14006e2f0_0 .net8 "b", 0 0, RS_0x130019210;  alias, 3 drivers, strength-aware
RS_0x130019780 .resolv tri, L_0x11fc804b0, L_0x11fc80560, L_0x11fc806b0;
v0x14006e400_0 .net8 "nand_out1", 0 0, RS_0x130019780;  3 drivers, strength-aware
RS_0x130019900 .resolv tri, L_0x11fc80960, L_0x11fc80a10, L_0x11fc80b60;
v0x14006e490_0 .net8 "nand_out2", 0 0, RS_0x130019900;  3 drivers, strength-aware
v0x14006e560_0 .net8 "out", 0 0, RS_0x130019a80;  alias, 3 drivers, strength-aware
S_0x14006cc10 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x14006c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130088880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc80400 .functor NMOS 1, L_0x130088880, RS_0x130018e50, C4<0>, C4<0>;
L_0x11fc804b0 .functor NMOS 1, L_0x11fc80400, RS_0x130018e50, C4<0>, C4<0>;
L_0x1300888c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc80560 .functor PMOS 1, L_0x1300888c8, RS_0x130018e50, C4<0>, C4<0>;
L_0x130088910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc806b0 .functor PMOS 1, L_0x130088910, RS_0x130018e50, C4<0>, C4<0>;
v0x14006ce40_0 .net/2s *"_ivl_0", 0 0, L_0x130088880;  1 drivers
v0x14006cf00_0 .net/2s *"_ivl_2", 0 0, L_0x1300888c8;  1 drivers
v0x14006cfb0_0 .net/2s *"_ivl_4", 0 0, L_0x130088910;  1 drivers
v0x14006d070_0 .net8 "a", 0 0, RS_0x130018e50;  alias, 3 drivers, strength-aware
v0x14006d140_0 .net8 "b", 0 0, RS_0x130018e50;  alias, 3 drivers, strength-aware
v0x14006d210_0 .net8 "o1", 0 0, L_0x11fc80400;  1 drivers, strength-aware
v0x14006d2a0_0 .net8 "out", 0 0, RS_0x130019780;  alias, 3 drivers, strength-aware
S_0x14006d360 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x14006c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130088958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc7f180 .functor NMOS 1, L_0x130088958, RS_0x130019210, C4<0>, C4<0>;
L_0x11fc80960 .functor NMOS 1, L_0x11fc7f180, RS_0x130019210, C4<0>, C4<0>;
L_0x1300889a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc80a10 .functor PMOS 1, L_0x1300889a0, RS_0x130019210, C4<0>, C4<0>;
L_0x1300889e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc80b60 .functor PMOS 1, L_0x1300889e8, RS_0x130019210, C4<0>, C4<0>;
v0x14006d580_0 .net/2s *"_ivl_0", 0 0, L_0x130088958;  1 drivers
v0x14006d630_0 .net/2s *"_ivl_2", 0 0, L_0x1300889a0;  1 drivers
v0x14006d6e0_0 .net/2s *"_ivl_4", 0 0, L_0x1300889e8;  1 drivers
v0x14006d7a0_0 .net8 "a", 0 0, RS_0x130019210;  alias, 3 drivers, strength-aware
v0x14006d870_0 .net8 "b", 0 0, RS_0x130019210;  alias, 3 drivers, strength-aware
v0x14006d940_0 .net8 "o1", 0 0, L_0x11fc7f180;  1 drivers, strength-aware
v0x14006d9d0_0 .net8 "out", 0 0, RS_0x130019900;  alias, 3 drivers, strength-aware
S_0x14006da90 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x14006c9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130088a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc80c10 .functor NMOS 1, L_0x130088a30, RS_0x130019900, C4<0>, C4<0>;
L_0x11fc80d00 .functor NMOS 1, L_0x11fc80c10, RS_0x130019780, C4<0>, C4<0>;
L_0x130088a78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc80db0 .functor PMOS 1, L_0x130088a78, RS_0x130019780, C4<0>, C4<0>;
L_0x130088ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc80e80 .functor PMOS 1, L_0x130088ac0, RS_0x130019900, C4<0>, C4<0>;
v0x14006dcc0_0 .net/2s *"_ivl_0", 0 0, L_0x130088a30;  1 drivers
v0x14006dd70_0 .net/2s *"_ivl_2", 0 0, L_0x130088a78;  1 drivers
v0x14006de20_0 .net/2s *"_ivl_4", 0 0, L_0x130088ac0;  1 drivers
v0x14006dee0_0 .net8 "a", 0 0, RS_0x130019780;  alias, 3 drivers, strength-aware
v0x14006df90_0 .net8 "b", 0 0, RS_0x130019900;  alias, 3 drivers, strength-aware
v0x14006e060_0 .net8 "o1", 0 0, L_0x11fc80c10;  1 drivers, strength-aware
v0x14006e0f0_0 .net8 "out", 0 0, RS_0x130019a80;  alias, 3 drivers, strength-aware
S_0x14006efa0 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x1400672f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1400764e0_0 .net8 "a", 0 0, RS_0x130019a80;  alias, 3 drivers, strength-aware
v0x140076570_0 .net "b", 0 0, v0x11fc7d770_0;  alias, 1 drivers
v0x140076700_0 .net8 "carry", 0 0, RS_0x130019f90;  alias, 3 drivers, strength-aware
v0x140076790_0 .net8 "sum", 0 0, RS_0x13001af80;  alias, 3 drivers, strength-aware
S_0x14006f110 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x14006efa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400701d0_0 .net8 "a", 0 0, RS_0x130019a80;  alias, 3 drivers, strength-aware
v0x140070270_0 .net "b", 0 0, v0x11fc7d770_0;  alias, 1 drivers
RS_0x130019e10 .resolv tri, L_0x11fc83cc0, L_0x11fc83db0, L_0x11fc83ea0;
v0x140070310_0 .net8 "nand_out", 0 0, RS_0x130019e10;  3 drivers, strength-aware
v0x1400703c0_0 .net8 "out", 0 0, RS_0x130019f90;  alias, 3 drivers, strength-aware
S_0x14006f320 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x14006f110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130089450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc83bd0 .functor NMOS 1, L_0x130089450, v0x11fc7d770_0, C4<0>, C4<0>;
L_0x11fc83cc0 .functor NMOS 1, L_0x11fc83bd0, RS_0x130019a80, C4<0>, C4<0>;
L_0x130089498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc83db0 .functor PMOS 1, L_0x130089498, RS_0x130019a80, C4<0>, C4<0>;
L_0x1300894e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc83ea0 .functor PMOS 1, L_0x1300894e0, v0x11fc7d770_0, C4<0>, C4<0>;
v0x14006f550_0 .net/2s *"_ivl_0", 0 0, L_0x130089450;  1 drivers
v0x14006f600_0 .net/2s *"_ivl_2", 0 0, L_0x130089498;  1 drivers
v0x14006f6b0_0 .net/2s *"_ivl_4", 0 0, L_0x1300894e0;  1 drivers
v0x14006f770_0 .net8 "a", 0 0, RS_0x130019a80;  alias, 3 drivers, strength-aware
v0x14006f880_0 .net "b", 0 0, v0x11fc7d770_0;  alias, 1 drivers
v0x14006f920_0 .net8 "o1", 0 0, L_0x11fc83bd0;  1 drivers, strength-aware
v0x14006f9c0_0 .net8 "out", 0 0, RS_0x130019e10;  alias, 3 drivers, strength-aware
S_0x14006fa90 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x14006f110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130089528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc83f70 .functor NMOS 1, L_0x130089528, RS_0x130019e10, C4<0>, C4<0>;
L_0x11fc84060 .functor NMOS 1, L_0x11fc83f70, RS_0x130019e10, C4<0>, C4<0>;
L_0x130089570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc84210 .functor PMOS 1, L_0x130089570, RS_0x130019e10, C4<0>, C4<0>;
L_0x1300895b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400776e0 .functor PMOS 1, L_0x1300895b8, RS_0x130019e10, C4<0>, C4<0>;
v0x14006fcb0_0 .net/2s *"_ivl_0", 0 0, L_0x130089528;  1 drivers
v0x14006fd60_0 .net/2s *"_ivl_2", 0 0, L_0x130089570;  1 drivers
v0x14006fe10_0 .net/2s *"_ivl_4", 0 0, L_0x1300895b8;  1 drivers
v0x14006fed0_0 .net8 "a", 0 0, RS_0x130019e10;  alias, 3 drivers, strength-aware
v0x14006ff80_0 .net8 "b", 0 0, RS_0x130019e10;  alias, 3 drivers, strength-aware
v0x140070090_0 .net8 "o1", 0 0, L_0x11fc83f70;  1 drivers, strength-aware
v0x140070120_0 .net8 "out", 0 0, RS_0x130019f90;  alias, 3 drivers, strength-aware
S_0x140070490 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x14006efa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x140075fb0_0 .net8 "a", 0 0, RS_0x130019a80;  alias, 3 drivers, strength-aware
RS_0x13001a350 .resolv tri, L_0x11fc82670, L_0x11fc82820, L_0x11fc828b0;
v0x140076040_0 .net8 "and1_out", 0 0, RS_0x13001a350;  3 drivers, strength-aware
RS_0x13001a710 .resolv tri, L_0x11fc83000, L_0x11fc831b0, L_0x11fc83220;
v0x1400760d0_0 .net8 "and2_out", 0 0, RS_0x13001a710;  3 drivers, strength-aware
v0x140076160_0 .net "b", 0 0, v0x11fc7d770_0;  alias, 1 drivers
RS_0x13001a530 .resolv tri, L_0x11fc81b80, L_0x11fc81c30, L_0x11fc81d20;
v0x1400761f0_0 .net8 "not_a", 0 0, RS_0x13001a530;  3 drivers, strength-aware
RS_0x13001a170 .resolv tri, L_0x11fc81ee0, L_0x11fc81f90, L_0x11fc82080;
v0x140076340_0 .net8 "not_b", 0 0, RS_0x13001a170;  3 drivers, strength-aware
v0x140076450_0 .net8 "out", 0 0, RS_0x13001af80;  alias, 3 drivers, strength-aware
S_0x1400706a0 .scope module, "and1" "And" 2 30, 2 3 0, S_0x140070490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x140071760_0 .net8 "a", 0 0, RS_0x130019a80;  alias, 3 drivers, strength-aware
v0x140071800_0 .net8 "b", 0 0, RS_0x13001a170;  alias, 3 drivers, strength-aware
RS_0x13001a1d0 .resolv tri, L_0x1400763d0, L_0x11fc823c0, L_0x11fc824b0;
v0x1400718a0_0 .net8 "nand_out", 0 0, RS_0x13001a1d0;  3 drivers, strength-aware
v0x140071950_0 .net8 "out", 0 0, RS_0x13001a350;  alias, 3 drivers, strength-aware
S_0x1400708d0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400706a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130088e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc82150 .functor NMOS 1, L_0x130088e68, RS_0x13001a170, C4<0>, C4<0>;
L_0x1400763d0 .functor NMOS 1, L_0x11fc82150, RS_0x130019a80, C4<0>, C4<0>;
L_0x130088eb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc823c0 .functor PMOS 1, L_0x130088eb0, RS_0x130019a80, C4<0>, C4<0>;
L_0x130088ef8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc824b0 .functor PMOS 1, L_0x130088ef8, RS_0x13001a170, C4<0>, C4<0>;
v0x140070b10_0 .net/2s *"_ivl_0", 0 0, L_0x130088e68;  1 drivers
v0x140070bd0_0 .net/2s *"_ivl_2", 0 0, L_0x130088eb0;  1 drivers
v0x140070c80_0 .net/2s *"_ivl_4", 0 0, L_0x130088ef8;  1 drivers
v0x140070d40_0 .net8 "a", 0 0, RS_0x130019a80;  alias, 3 drivers, strength-aware
v0x140070dd0_0 .net8 "b", 0 0, RS_0x13001a170;  alias, 3 drivers, strength-aware
v0x140070eb0_0 .net8 "o1", 0 0, L_0x11fc82150;  1 drivers, strength-aware
v0x140070f50_0 .net8 "out", 0 0, RS_0x13001a1d0;  alias, 3 drivers, strength-aware
S_0x140071020 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400706a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130088f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc82580 .functor NMOS 1, L_0x130088f40, RS_0x13001a1d0, C4<0>, C4<0>;
L_0x11fc82670 .functor NMOS 1, L_0x11fc82580, RS_0x13001a1d0, C4<0>, C4<0>;
L_0x130088f88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc82820 .functor PMOS 1, L_0x130088f88, RS_0x13001a1d0, C4<0>, C4<0>;
L_0x130088fd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc828b0 .functor PMOS 1, L_0x130088fd0, RS_0x13001a1d0, C4<0>, C4<0>;
v0x140071240_0 .net/2s *"_ivl_0", 0 0, L_0x130088f40;  1 drivers
v0x1400712f0_0 .net/2s *"_ivl_2", 0 0, L_0x130088f88;  1 drivers
v0x1400713a0_0 .net/2s *"_ivl_4", 0 0, L_0x130088fd0;  1 drivers
v0x140071460_0 .net8 "a", 0 0, RS_0x13001a1d0;  alias, 3 drivers, strength-aware
v0x140071510_0 .net8 "b", 0 0, RS_0x13001a1d0;  alias, 3 drivers, strength-aware
v0x140071620_0 .net8 "o1", 0 0, L_0x11fc82580;  1 drivers, strength-aware
v0x1400716b0_0 .net8 "out", 0 0, RS_0x13001a350;  alias, 3 drivers, strength-aware
S_0x140071a20 .scope module, "and2" "And" 2 31, 2 3 0, S_0x140070490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x140072ad0_0 .net8 "a", 0 0, RS_0x13001a530;  alias, 3 drivers, strength-aware
v0x140072b70_0 .net "b", 0 0, v0x11fc7d770_0;  alias, 1 drivers
RS_0x13001a590 .resolv tri, L_0x140076640, L_0x11fc82e10, L_0x11fc82e80;
v0x140072c00_0 .net8 "nand_out", 0 0, RS_0x13001a590;  3 drivers, strength-aware
v0x140072cb0_0 .net8 "out", 0 0, RS_0x13001a710;  alias, 3 drivers, strength-aware
S_0x140071c30 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x140071a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130089018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc82a20 .functor NMOS 1, L_0x130089018, v0x11fc7d770_0, C4<0>, C4<0>;
L_0x140076640 .functor NMOS 1, L_0x11fc82a20, RS_0x13001a530, C4<0>, C4<0>;
L_0x130089060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc82e10 .functor PMOS 1, L_0x130089060, RS_0x13001a530, C4<0>, C4<0>;
L_0x1300890a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc82e80 .functor PMOS 1, L_0x1300890a8, v0x11fc7d770_0, C4<0>, C4<0>;
v0x140071e60_0 .net/2s *"_ivl_0", 0 0, L_0x130089018;  1 drivers
v0x140071f20_0 .net/2s *"_ivl_2", 0 0, L_0x130089060;  1 drivers
v0x140071fd0_0 .net/2s *"_ivl_4", 0 0, L_0x1300890a8;  1 drivers
v0x140072090_0 .net8 "a", 0 0, RS_0x13001a530;  alias, 3 drivers, strength-aware
v0x140072130_0 .net "b", 0 0, v0x11fc7d770_0;  alias, 1 drivers
v0x140072240_0 .net8 "o1", 0 0, L_0x11fc82a20;  1 drivers, strength-aware
v0x1400722d0_0 .net8 "out", 0 0, RS_0x13001a590;  alias, 3 drivers, strength-aware
S_0x140072390 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x140071a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300890f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc82f30 .functor NMOS 1, L_0x1300890f0, RS_0x13001a590, C4<0>, C4<0>;
L_0x11fc83000 .functor NMOS 1, L_0x11fc82f30, RS_0x13001a590, C4<0>, C4<0>;
L_0x130089138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc831b0 .functor PMOS 1, L_0x130089138, RS_0x13001a590, C4<0>, C4<0>;
L_0x130089180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc83220 .functor PMOS 1, L_0x130089180, RS_0x13001a590, C4<0>, C4<0>;
v0x1400725b0_0 .net/2s *"_ivl_0", 0 0, L_0x1300890f0;  1 drivers
v0x140072660_0 .net/2s *"_ivl_2", 0 0, L_0x130089138;  1 drivers
v0x140072710_0 .net/2s *"_ivl_4", 0 0, L_0x130089180;  1 drivers
v0x1400727d0_0 .net8 "a", 0 0, RS_0x13001a590;  alias, 3 drivers, strength-aware
v0x140072880_0 .net8 "b", 0 0, RS_0x13001a590;  alias, 3 drivers, strength-aware
v0x140072990_0 .net8 "o1", 0 0, L_0x11fc82f30;  1 drivers, strength-aware
v0x140072a20_0 .net8 "out", 0 0, RS_0x13001a710;  alias, 3 drivers, strength-aware
S_0x140072d80 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x140070490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x140073760_0 .net8 "a", 0 0, RS_0x130019a80;  alias, 3 drivers, strength-aware
v0x1400737f0_0 .net8 "out", 0 0, RS_0x13001a530;  alias, 3 drivers, strength-aware
S_0x140072f70 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x140072d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130088cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc81a90 .functor NMOS 1, L_0x130088cb8, RS_0x130019a80, C4<0>, C4<0>;
L_0x11fc81b80 .functor NMOS 1, L_0x11fc81a90, RS_0x130019a80, C4<0>, C4<0>;
L_0x130088d00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc81c30 .functor PMOS 1, L_0x130088d00, RS_0x130019a80, C4<0>, C4<0>;
L_0x130088d48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc81d20 .functor PMOS 1, L_0x130088d48, RS_0x130019a80, C4<0>, C4<0>;
v0x1400731b0_0 .net/2s *"_ivl_0", 0 0, L_0x130088cb8;  1 drivers
v0x140073270_0 .net/2s *"_ivl_2", 0 0, L_0x130088d00;  1 drivers
v0x140073320_0 .net/2s *"_ivl_4", 0 0, L_0x130088d48;  1 drivers
v0x1400733e0_0 .net8 "a", 0 0, RS_0x130019a80;  alias, 3 drivers, strength-aware
v0x140073570_0 .net8 "b", 0 0, RS_0x130019a80;  alias, 3 drivers, strength-aware
v0x140073640_0 .net8 "o1", 0 0, L_0x11fc81a90;  1 drivers, strength-aware
v0x1400736d0_0 .net8 "out", 0 0, RS_0x13001a530;  alias, 3 drivers, strength-aware
S_0x140073880 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x140070490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x140074200_0 .net "a", 0 0, v0x11fc7d770_0;  alias, 1 drivers
v0x1400742a0_0 .net8 "out", 0 0, RS_0x13001a170;  alias, 3 drivers, strength-aware
S_0x140073a70 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x140073880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130088d90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc81df0 .functor NMOS 1, L_0x130088d90, v0x11fc7d770_0, C4<0>, C4<0>;
L_0x11fc81ee0 .functor NMOS 1, L_0x11fc81df0, v0x11fc7d770_0, C4<0>, C4<0>;
L_0x130088dd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc81f90 .functor PMOS 1, L_0x130088dd8, v0x11fc7d770_0, C4<0>, C4<0>;
L_0x130088e20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc82080 .functor PMOS 1, L_0x130088e20, v0x11fc7d770_0, C4<0>, C4<0>;
v0x140073cb0_0 .net/2s *"_ivl_0", 0 0, L_0x130088d90;  1 drivers
v0x140073d70_0 .net/2s *"_ivl_2", 0 0, L_0x130088dd8;  1 drivers
v0x140073e20_0 .net/2s *"_ivl_4", 0 0, L_0x130088e20;  1 drivers
v0x140073ee0_0 .net "a", 0 0, v0x11fc7d770_0;  alias, 1 drivers
v0x140073ff0_0 .net "b", 0 0, v0x11fc7d770_0;  alias, 1 drivers
v0x140074080_0 .net8 "o1", 0 0, L_0x11fc81df0;  1 drivers, strength-aware
v0x140074120_0 .net8 "out", 0 0, RS_0x13001a170;  alias, 3 drivers, strength-aware
S_0x140074340 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x140070490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x140075b50_0 .net8 "a", 0 0, RS_0x13001a350;  alias, 3 drivers, strength-aware
v0x140075c70_0 .net8 "b", 0 0, RS_0x13001a710;  alias, 3 drivers, strength-aware
RS_0x13001ac80 .resolv tri, L_0x11fc83440, L_0x11fc834f0, L_0x11fc80760;
v0x140075d80_0 .net8 "nand_out1", 0 0, RS_0x13001ac80;  3 drivers, strength-aware
RS_0x13001ae00 .resolv tri, L_0x11fc83640, L_0x11fc836b0, L_0x11fc837e0;
v0x140075e10_0 .net8 "nand_out2", 0 0, RS_0x13001ae00;  3 drivers, strength-aware
v0x140075ee0_0 .net8 "out", 0 0, RS_0x13001af80;  alias, 3 drivers, strength-aware
S_0x140074590 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x140074340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300891c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc83390 .functor NMOS 1, L_0x1300891c8, RS_0x13001a350, C4<0>, C4<0>;
L_0x11fc83440 .functor NMOS 1, L_0x11fc83390, RS_0x13001a350, C4<0>, C4<0>;
L_0x130089210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc834f0 .functor PMOS 1, L_0x130089210, RS_0x13001a350, C4<0>, C4<0>;
L_0x130089258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc80760 .functor PMOS 1, L_0x130089258, RS_0x13001a350, C4<0>, C4<0>;
v0x1400747c0_0 .net/2s *"_ivl_0", 0 0, L_0x1300891c8;  1 drivers
v0x140074880_0 .net/2s *"_ivl_2", 0 0, L_0x130089210;  1 drivers
v0x140074930_0 .net/2s *"_ivl_4", 0 0, L_0x130089258;  1 drivers
v0x1400749f0_0 .net8 "a", 0 0, RS_0x13001a350;  alias, 3 drivers, strength-aware
v0x140074ac0_0 .net8 "b", 0 0, RS_0x13001a350;  alias, 3 drivers, strength-aware
v0x140074b90_0 .net8 "o1", 0 0, L_0x11fc83390;  1 drivers, strength-aware
v0x140074c20_0 .net8 "out", 0 0, RS_0x13001ac80;  alias, 3 drivers, strength-aware
S_0x140074ce0 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x140074340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300892a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc80810 .functor NMOS 1, L_0x1300892a0, RS_0x13001a710, C4<0>, C4<0>;
L_0x11fc83640 .functor NMOS 1, L_0x11fc80810, RS_0x13001a710, C4<0>, C4<0>;
L_0x1300892e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc836b0 .functor PMOS 1, L_0x1300892e8, RS_0x13001a710, C4<0>, C4<0>;
L_0x130089330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc837e0 .functor PMOS 1, L_0x130089330, RS_0x13001a710, C4<0>, C4<0>;
v0x140074f00_0 .net/2s *"_ivl_0", 0 0, L_0x1300892a0;  1 drivers
v0x140074fb0_0 .net/2s *"_ivl_2", 0 0, L_0x1300892e8;  1 drivers
v0x140075060_0 .net/2s *"_ivl_4", 0 0, L_0x130089330;  1 drivers
v0x140075120_0 .net8 "a", 0 0, RS_0x13001a710;  alias, 3 drivers, strength-aware
v0x1400751f0_0 .net8 "b", 0 0, RS_0x13001a710;  alias, 3 drivers, strength-aware
v0x1400752c0_0 .net8 "o1", 0 0, L_0x11fc80810;  1 drivers, strength-aware
v0x140075350_0 .net8 "out", 0 0, RS_0x13001ae00;  alias, 3 drivers, strength-aware
S_0x140075410 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x140074340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130089378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc83890 .functor NMOS 1, L_0x130089378, RS_0x13001ae00, C4<0>, C4<0>;
L_0x11fc83980 .functor NMOS 1, L_0x11fc83890, RS_0x13001ac80, C4<0>, C4<0>;
L_0x1300893c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc83a30 .functor PMOS 1, L_0x1300893c0, RS_0x13001ac80, C4<0>, C4<0>;
L_0x130089408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc83b00 .functor PMOS 1, L_0x130089408, RS_0x13001ae00, C4<0>, C4<0>;
v0x140075640_0 .net/2s *"_ivl_0", 0 0, L_0x130089378;  1 drivers
v0x1400756f0_0 .net/2s *"_ivl_2", 0 0, L_0x1300893c0;  1 drivers
v0x1400757a0_0 .net/2s *"_ivl_4", 0 0, L_0x130089408;  1 drivers
v0x140075860_0 .net8 "a", 0 0, RS_0x13001ac80;  alias, 3 drivers, strength-aware
v0x140075910_0 .net8 "b", 0 0, RS_0x13001ae00;  alias, 3 drivers, strength-aware
v0x1400759e0_0 .net8 "o1", 0 0, L_0x11fc83890;  1 drivers, strength-aware
v0x140075a70_0 .net8 "out", 0 0, RS_0x13001af80;  alias, 3 drivers, strength-aware
S_0x140076820 .scope module, "or_gate" "Or" 6 7, 2 9 0, S_0x1400672f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x140077fd0_0 .net8 "a", 0 0, RS_0x130018a90;  alias, 3 drivers, strength-aware
v0x140078070_0 .net8 "b", 0 0, RS_0x130019f90;  alias, 3 drivers, strength-aware
RS_0x13001b2e0 .resolv tri, L_0x11fc844d0, L_0x11fc84580, L_0x11fc846d0;
v0x140078110_0 .net8 "nand_out1", 0 0, RS_0x13001b2e0;  3 drivers, strength-aware
RS_0x13001b460 .resolv tri, L_0x11fc84870, L_0x11fc84920, L_0x11fc84a70;
v0x1400781e0_0 .net8 "nand_out2", 0 0, RS_0x13001b460;  3 drivers, strength-aware
v0x1400782b0_0 .net8 "out", 0 0, RS_0x13001b5e0;  alias, 3 drivers, strength-aware
S_0x1400769e0 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x140076820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130089600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc843e0 .functor NMOS 1, L_0x130089600, RS_0x130018a90, C4<0>, C4<0>;
L_0x11fc844d0 .functor NMOS 1, L_0x11fc843e0, RS_0x130018a90, C4<0>, C4<0>;
L_0x130089648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc84580 .functor PMOS 1, L_0x130089648, RS_0x130018a90, C4<0>, C4<0>;
L_0x130089690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc846d0 .functor PMOS 1, L_0x130089690, RS_0x130018a90, C4<0>, C4<0>;
v0x140076c10_0 .net/2s *"_ivl_0", 0 0, L_0x130089600;  1 drivers
v0x140076cc0_0 .net/2s *"_ivl_2", 0 0, L_0x130089648;  1 drivers
v0x140076d70_0 .net/2s *"_ivl_4", 0 0, L_0x130089690;  1 drivers
v0x140076e30_0 .net8 "a", 0 0, RS_0x130018a90;  alias, 3 drivers, strength-aware
v0x140076ec0_0 .net8 "b", 0 0, RS_0x130018a90;  alias, 3 drivers, strength-aware
v0x140077010_0 .net8 "o1", 0 0, L_0x11fc843e0;  1 drivers, strength-aware
v0x1400770a0_0 .net8 "out", 0 0, RS_0x13001b2e0;  alias, 3 drivers, strength-aware
S_0x140077180 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x140076820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300896d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc84780 .functor NMOS 1, L_0x1300896d8, RS_0x130019f90, C4<0>, C4<0>;
L_0x11fc84870 .functor NMOS 1, L_0x11fc84780, RS_0x130019f90, C4<0>, C4<0>;
L_0x130089720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc84920 .functor PMOS 1, L_0x130089720, RS_0x130019f90, C4<0>, C4<0>;
L_0x130089768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc84a70 .functor PMOS 1, L_0x130089768, RS_0x130019f90, C4<0>, C4<0>;
v0x140077390_0 .net/2s *"_ivl_0", 0 0, L_0x1300896d8;  1 drivers
v0x140077420_0 .net/2s *"_ivl_2", 0 0, L_0x130089720;  1 drivers
v0x1400774c0_0 .net/2s *"_ivl_4", 0 0, L_0x130089768;  1 drivers
v0x140077580_0 .net8 "a", 0 0, RS_0x130019f90;  alias, 3 drivers, strength-aware
v0x140077610_0 .net8 "b", 0 0, RS_0x130019f90;  alias, 3 drivers, strength-aware
v0x140077760_0 .net8 "o1", 0 0, L_0x11fc84780;  1 drivers, strength-aware
v0x1400777f0_0 .net8 "out", 0 0, RS_0x13001b460;  alias, 3 drivers, strength-aware
S_0x1400778d0 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x140076820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300897b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc84b20 .functor NMOS 1, L_0x1300897b0, RS_0x13001b460, C4<0>, C4<0>;
L_0x11fc84c10 .functor NMOS 1, L_0x11fc84b20, RS_0x13001b2e0, C4<0>, C4<0>;
L_0x1300897f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc84cc0 .functor PMOS 1, L_0x1300897f8, RS_0x13001b2e0, C4<0>, C4<0>;
L_0x130089840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc84df0 .functor PMOS 1, L_0x130089840, RS_0x13001b460, C4<0>, C4<0>;
v0x140077ae0_0 .net/2s *"_ivl_0", 0 0, L_0x1300897b0;  1 drivers
v0x140077b70_0 .net/2s *"_ivl_2", 0 0, L_0x1300897f8;  1 drivers
v0x140077c20_0 .net/2s *"_ivl_4", 0 0, L_0x130089840;  1 drivers
v0x140077ce0_0 .net8 "a", 0 0, RS_0x13001b2e0;  alias, 3 drivers, strength-aware
v0x140077d90_0 .net8 "b", 0 0, RS_0x13001b460;  alias, 3 drivers, strength-aware
v0x140077e60_0 .net8 "o1", 0 0, L_0x11fc84b20;  1 drivers, strength-aware
v0x140077ef0_0 .net8 "out", 0 0, RS_0x13001b5e0;  alias, 3 drivers, strength-aware
S_0x140078930 .scope module, "fa1" "FullAdder" 5 16, 6 3 0, S_0x140067080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x140089970_0 .net "a", 0 0, L_0x11fc8b3a0;  1 drivers
v0x140089a00_0 .net "b", 0 0, L_0x11fc8b440;  1 drivers
RS_0x13001bac0 .resolv tri, L_0x11fc87a10, L_0x11fc87bc0, L_0x140088580;
v0x140089a90_0 .net8 "carry1", 0 0, RS_0x13001bac0;  3 drivers, strength-aware
RS_0x13001cfc0 .resolv tri, L_0x11fc8a560, L_0x11fc8a710, L_0x140088cd0;
v0x140089b20_0 .net8 "carry2", 0 0, RS_0x13001cfc0;  3 drivers, strength-aware
v0x140089bb0_0 .net "cin", 0 0, L_0x11fc8b4e0;  1 drivers
v0x140089c80_0 .net8 "cout", 0 0, RS_0x13001e610;  3 drivers, strength-aware
v0x140089d50_0 .net8 "sum", 0 0, RS_0x13001dfb0;  3 drivers, strength-aware
RS_0x13001cab0 .resolv tri, L_0x11fc87000, L_0x11fc870b0, L_0x11fc87180;
v0x140089e60_0 .net8 "sum1", 0 0, RS_0x13001cab0;  3 drivers, strength-aware
S_0x140078b70 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x140078930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x140080150_0 .net "a", 0 0, L_0x11fc8b3a0;  alias, 1 drivers
v0x1400802e0_0 .net "b", 0 0, L_0x11fc8b440;  alias, 1 drivers
v0x140080470_0 .net8 "carry", 0 0, RS_0x13001bac0;  alias, 3 drivers, strength-aware
v0x140080500_0 .net8 "sum", 0 0, RS_0x13001cab0;  alias, 3 drivers, strength-aware
S_0x140078d90 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x140078b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x140079e50_0 .net "a", 0 0, L_0x11fc8b3a0;  alias, 1 drivers
v0x140079ef0_0 .net "b", 0 0, L_0x11fc8b440;  alias, 1 drivers
RS_0x13001b940 .resolv tri, L_0x1400803b0, L_0x1400801e0, L_0x11fc87890;
v0x140079fa0_0 .net8 "nand_out", 0 0, RS_0x13001b940;  3 drivers, strength-aware
v0x14007a050_0 .net8 "out", 0 0, RS_0x13001bac0;  alias, 3 drivers, strength-aware
S_0x140078fc0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x140078d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008a020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x140084ac0 .functor NMOS 1, L_0x13008a020, L_0x11fc8b440, C4<0>, C4<0>;
L_0x1400803b0 .functor NMOS 1, L_0x140084ac0, L_0x11fc8b3a0, C4<0>, C4<0>;
L_0x13008a068 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400801e0 .functor PMOS 1, L_0x13008a068, L_0x11fc8b3a0, C4<0>, C4<0>;
L_0x13008a0b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc87890 .functor PMOS 1, L_0x13008a0b0, L_0x11fc8b440, C4<0>, C4<0>;
v0x1400791f0_0 .net/2s *"_ivl_0", 0 0, L_0x13008a020;  1 drivers
v0x1400792b0_0 .net/2s *"_ivl_2", 0 0, L_0x13008a068;  1 drivers
v0x140079360_0 .net/2s *"_ivl_4", 0 0, L_0x13008a0b0;  1 drivers
v0x140079420_0 .net "a", 0 0, L_0x11fc8b3a0;  alias, 1 drivers
v0x1400794c0_0 .net "b", 0 0, L_0x11fc8b440;  alias, 1 drivers
v0x1400795a0_0 .net8 "o1", 0 0, L_0x140084ac0;  1 drivers, strength-aware
v0x140079640_0 .net8 "out", 0 0, RS_0x13001b940;  alias, 3 drivers, strength-aware
S_0x140079710 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x140078d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008a0f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc87940 .functor NMOS 1, L_0x13008a0f8, RS_0x13001b940, C4<0>, C4<0>;
L_0x11fc87a10 .functor NMOS 1, L_0x11fc87940, RS_0x13001b940, C4<0>, C4<0>;
L_0x13008a140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc87bc0 .functor PMOS 1, L_0x13008a140, RS_0x13001b940, C4<0>, C4<0>;
L_0x13008a188 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x140088580 .functor PMOS 1, L_0x13008a188, RS_0x13001b940, C4<0>, C4<0>;
v0x140079930_0 .net/2s *"_ivl_0", 0 0, L_0x13008a0f8;  1 drivers
v0x1400799e0_0 .net/2s *"_ivl_2", 0 0, L_0x13008a140;  1 drivers
v0x140079a90_0 .net/2s *"_ivl_4", 0 0, L_0x13008a188;  1 drivers
v0x140079b50_0 .net8 "a", 0 0, RS_0x13001b940;  alias, 3 drivers, strength-aware
v0x140079c00_0 .net8 "b", 0 0, RS_0x13001b940;  alias, 3 drivers, strength-aware
v0x140079d10_0 .net8 "o1", 0 0, L_0x11fc87940;  1 drivers, strength-aware
v0x140079da0_0 .net8 "out", 0 0, RS_0x13001bac0;  alias, 3 drivers, strength-aware
S_0x14007a120 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x140078b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x14007fc20_0 .net "a", 0 0, L_0x11fc8b3a0;  alias, 1 drivers
RS_0x13001be80 .resolv tri, L_0x11fc85c00, L_0x11fc85db0, L_0x11fc85e40;
v0x14007fcb0_0 .net8 "and1_out", 0 0, RS_0x13001be80;  3 drivers, strength-aware
RS_0x13001c240 .resolv tri, L_0x11fc86480, L_0x11fc86630, L_0x11fc866a0;
v0x14007fd40_0 .net8 "and2_out", 0 0, RS_0x13001c240;  3 drivers, strength-aware
v0x14007fdd0_0 .net "b", 0 0, L_0x11fc8b440;  alias, 1 drivers
RS_0x13001c060 .resolv tri, L_0x11fc85110, L_0x11fc851c0, L_0x11fc852b0;
v0x14007fe60_0 .net8 "not_a", 0 0, RS_0x13001c060;  3 drivers, strength-aware
RS_0x13001bca0 .resolv tri, L_0x11fc85470, L_0x11fc85520, L_0x11fc85610;
v0x14007ffb0_0 .net8 "not_b", 0 0, RS_0x13001bca0;  3 drivers, strength-aware
v0x1400800c0_0 .net8 "out", 0 0, RS_0x13001cab0;  alias, 3 drivers, strength-aware
S_0x14007a330 .scope module, "and1" "And" 2 30, 2 3 0, S_0x14007a120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x14007b410_0 .net "a", 0 0, L_0x11fc8b3a0;  alias, 1 drivers
v0x14007b4b0_0 .net8 "b", 0 0, RS_0x13001bca0;  alias, 3 drivers, strength-aware
RS_0x13001bd00 .resolv tri, L_0x140080040, L_0x11fc85950, L_0x11fc85a40;
v0x14007b550_0 .net8 "nand_out", 0 0, RS_0x13001bd00;  3 drivers, strength-aware
v0x14007b600_0 .net8 "out", 0 0, RS_0x13001be80;  alias, 3 drivers, strength-aware
S_0x14007a560 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x14007a330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130089a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc856e0 .functor NMOS 1, L_0x130089a38, RS_0x13001bca0, C4<0>, C4<0>;
L_0x140080040 .functor NMOS 1, L_0x11fc856e0, L_0x11fc8b3a0, C4<0>, C4<0>;
L_0x130089a80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc85950 .functor PMOS 1, L_0x130089a80, L_0x11fc8b3a0, C4<0>, C4<0>;
L_0x130089ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc85a40 .functor PMOS 1, L_0x130089ac8, RS_0x13001bca0, C4<0>, C4<0>;
v0x14007a7a0_0 .net/2s *"_ivl_0", 0 0, L_0x130089a38;  1 drivers
v0x14007a860_0 .net/2s *"_ivl_2", 0 0, L_0x130089a80;  1 drivers
v0x14007a910_0 .net/2s *"_ivl_4", 0 0, L_0x130089ac8;  1 drivers
v0x14007a9d0_0 .net "a", 0 0, L_0x11fc8b3a0;  alias, 1 drivers
v0x14007aaa0_0 .net8 "b", 0 0, RS_0x13001bca0;  alias, 3 drivers, strength-aware
v0x14007ab70_0 .net8 "o1", 0 0, L_0x11fc856e0;  1 drivers, strength-aware
v0x14007ac00_0 .net8 "out", 0 0, RS_0x13001bd00;  alias, 3 drivers, strength-aware
S_0x14007acd0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x14007a330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130089b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc85b10 .functor NMOS 1, L_0x130089b10, RS_0x13001bd00, C4<0>, C4<0>;
L_0x11fc85c00 .functor NMOS 1, L_0x11fc85b10, RS_0x13001bd00, C4<0>, C4<0>;
L_0x130089b58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc85db0 .functor PMOS 1, L_0x130089b58, RS_0x13001bd00, C4<0>, C4<0>;
L_0x130089ba0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc85e40 .functor PMOS 1, L_0x130089ba0, RS_0x13001bd00, C4<0>, C4<0>;
v0x14007aef0_0 .net/2s *"_ivl_0", 0 0, L_0x130089b10;  1 drivers
v0x14007afa0_0 .net/2s *"_ivl_2", 0 0, L_0x130089b58;  1 drivers
v0x14007b050_0 .net/2s *"_ivl_4", 0 0, L_0x130089ba0;  1 drivers
v0x14007b110_0 .net8 "a", 0 0, RS_0x13001bd00;  alias, 3 drivers, strength-aware
v0x14007b1c0_0 .net8 "b", 0 0, RS_0x13001bd00;  alias, 3 drivers, strength-aware
v0x14007b2d0_0 .net8 "o1", 0 0, L_0x11fc85b10;  1 drivers, strength-aware
v0x14007b360_0 .net8 "out", 0 0, RS_0x13001be80;  alias, 3 drivers, strength-aware
S_0x14007b6d0 .scope module, "and2" "And" 2 31, 2 3 0, S_0x14007a120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x14007c780_0 .net8 "a", 0 0, RS_0x13001c060;  alias, 3 drivers, strength-aware
v0x14007c820_0 .net "b", 0 0, L_0x11fc8b440;  alias, 1 drivers
RS_0x13001c0c0 .resolv tri, L_0x11fc86060, L_0x11fc86250, L_0x11fc862e0;
v0x14007c8b0_0 .net8 "nand_out", 0 0, RS_0x13001c0c0;  3 drivers, strength-aware
v0x14007c960_0 .net8 "out", 0 0, RS_0x13001c240;  alias, 3 drivers, strength-aware
S_0x14007b8e0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x14007b6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130089be8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc85fb0 .functor NMOS 1, L_0x130089be8, L_0x11fc8b440, C4<0>, C4<0>;
L_0x11fc86060 .functor NMOS 1, L_0x11fc85fb0, RS_0x13001c060, C4<0>, C4<0>;
L_0x130089c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc86250 .functor PMOS 1, L_0x130089c30, RS_0x13001c060, C4<0>, C4<0>;
L_0x130089c78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc862e0 .functor PMOS 1, L_0x130089c78, L_0x11fc8b440, C4<0>, C4<0>;
v0x14007bb10_0 .net/2s *"_ivl_0", 0 0, L_0x130089be8;  1 drivers
v0x14007bbd0_0 .net/2s *"_ivl_2", 0 0, L_0x130089c30;  1 drivers
v0x14007bc80_0 .net/2s *"_ivl_4", 0 0, L_0x130089c78;  1 drivers
v0x14007bd40_0 .net8 "a", 0 0, RS_0x13001c060;  alias, 3 drivers, strength-aware
v0x14007bde0_0 .net "b", 0 0, L_0x11fc8b440;  alias, 1 drivers
v0x14007bef0_0 .net8 "o1", 0 0, L_0x11fc85fb0;  1 drivers, strength-aware
v0x14007bf80_0 .net8 "out", 0 0, RS_0x13001c0c0;  alias, 3 drivers, strength-aware
S_0x14007c040 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x14007b6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130089cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc86390 .functor NMOS 1, L_0x130089cc0, RS_0x13001c0c0, C4<0>, C4<0>;
L_0x11fc86480 .functor NMOS 1, L_0x11fc86390, RS_0x13001c0c0, C4<0>, C4<0>;
L_0x130089d08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc86630 .functor PMOS 1, L_0x130089d08, RS_0x13001c0c0, C4<0>, C4<0>;
L_0x130089d50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc866a0 .functor PMOS 1, L_0x130089d50, RS_0x13001c0c0, C4<0>, C4<0>;
v0x14007c260_0 .net/2s *"_ivl_0", 0 0, L_0x130089cc0;  1 drivers
v0x14007c310_0 .net/2s *"_ivl_2", 0 0, L_0x130089d08;  1 drivers
v0x14007c3c0_0 .net/2s *"_ivl_4", 0 0, L_0x130089d50;  1 drivers
v0x14007c480_0 .net8 "a", 0 0, RS_0x13001c0c0;  alias, 3 drivers, strength-aware
v0x14007c530_0 .net8 "b", 0 0, RS_0x13001c0c0;  alias, 3 drivers, strength-aware
v0x14007c640_0 .net8 "o1", 0 0, L_0x11fc86390;  1 drivers, strength-aware
v0x14007c6d0_0 .net8 "out", 0 0, RS_0x13001c240;  alias, 3 drivers, strength-aware
S_0x14007ca30 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x14007a120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x14007d3b0_0 .net "a", 0 0, L_0x11fc8b3a0;  alias, 1 drivers
v0x14007d450_0 .net8 "out", 0 0, RS_0x13001c060;  alias, 3 drivers, strength-aware
S_0x14007cc20 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x14007ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130089888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc85060 .functor NMOS 1, L_0x130089888, L_0x11fc8b3a0, C4<0>, C4<0>;
L_0x11fc85110 .functor NMOS 1, L_0x11fc85060, L_0x11fc8b3a0, C4<0>, C4<0>;
L_0x1300898d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc851c0 .functor PMOS 1, L_0x1300898d0, L_0x11fc8b3a0, C4<0>, C4<0>;
L_0x130089918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc852b0 .functor PMOS 1, L_0x130089918, L_0x11fc8b3a0, C4<0>, C4<0>;
v0x14007ce60_0 .net/2s *"_ivl_0", 0 0, L_0x130089888;  1 drivers
v0x14007cf20_0 .net/2s *"_ivl_2", 0 0, L_0x1300898d0;  1 drivers
v0x14007cfd0_0 .net/2s *"_ivl_4", 0 0, L_0x130089918;  1 drivers
v0x14007d090_0 .net "a", 0 0, L_0x11fc8b3a0;  alias, 1 drivers
v0x14007d1a0_0 .net "b", 0 0, L_0x11fc8b3a0;  alias, 1 drivers
v0x14007d230_0 .net8 "o1", 0 0, L_0x11fc85060;  1 drivers, strength-aware
v0x14007d2d0_0 .net8 "out", 0 0, RS_0x13001c060;  alias, 3 drivers, strength-aware
S_0x14007d4f0 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x14007a120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x14007de70_0 .net "a", 0 0, L_0x11fc8b440;  alias, 1 drivers
v0x14007df10_0 .net8 "out", 0 0, RS_0x13001bca0;  alias, 3 drivers, strength-aware
S_0x14007d6e0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x14007d4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130089960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc85380 .functor NMOS 1, L_0x130089960, L_0x11fc8b440, C4<0>, C4<0>;
L_0x11fc85470 .functor NMOS 1, L_0x11fc85380, L_0x11fc8b440, C4<0>, C4<0>;
L_0x1300899a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc85520 .functor PMOS 1, L_0x1300899a8, L_0x11fc8b440, C4<0>, C4<0>;
L_0x1300899f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc85610 .functor PMOS 1, L_0x1300899f0, L_0x11fc8b440, C4<0>, C4<0>;
v0x14007d920_0 .net/2s *"_ivl_0", 0 0, L_0x130089960;  1 drivers
v0x14007d9e0_0 .net/2s *"_ivl_2", 0 0, L_0x1300899a8;  1 drivers
v0x14007da90_0 .net/2s *"_ivl_4", 0 0, L_0x1300899f0;  1 drivers
v0x14007db50_0 .net "a", 0 0, L_0x11fc8b440;  alias, 1 drivers
v0x14007dc60_0 .net "b", 0 0, L_0x11fc8b440;  alias, 1 drivers
v0x14007dcf0_0 .net8 "o1", 0 0, L_0x11fc85380;  1 drivers, strength-aware
v0x14007dd90_0 .net8 "out", 0 0, RS_0x13001bca0;  alias, 3 drivers, strength-aware
S_0x14007dfb0 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x14007a120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x14007f7c0_0 .net8 "a", 0 0, RS_0x13001be80;  alias, 3 drivers, strength-aware
v0x14007f8e0_0 .net8 "b", 0 0, RS_0x13001c240;  alias, 3 drivers, strength-aware
RS_0x13001c7b0 .resolv tri, L_0x11fc868c0, L_0x11fc86970, L_0x11fc86ac0;
v0x14007f9f0_0 .net8 "nand_out1", 0 0, RS_0x13001c7b0;  3 drivers, strength-aware
RS_0x13001c930 .resolv tri, L_0x11fc86c60, L_0x11fc86d10, L_0x11fc86e60;
v0x14007fa80_0 .net8 "nand_out2", 0 0, RS_0x13001c930;  3 drivers, strength-aware
v0x14007fb50_0 .net8 "out", 0 0, RS_0x13001cab0;  alias, 3 drivers, strength-aware
S_0x14007e200 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x14007dfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130089d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc86810 .functor NMOS 1, L_0x130089d98, RS_0x13001be80, C4<0>, C4<0>;
L_0x11fc868c0 .functor NMOS 1, L_0x11fc86810, RS_0x13001be80, C4<0>, C4<0>;
L_0x130089de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc86970 .functor PMOS 1, L_0x130089de0, RS_0x13001be80, C4<0>, C4<0>;
L_0x130089e28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc86ac0 .functor PMOS 1, L_0x130089e28, RS_0x13001be80, C4<0>, C4<0>;
v0x14007e430_0 .net/2s *"_ivl_0", 0 0, L_0x130089d98;  1 drivers
v0x14007e4f0_0 .net/2s *"_ivl_2", 0 0, L_0x130089de0;  1 drivers
v0x14007e5a0_0 .net/2s *"_ivl_4", 0 0, L_0x130089e28;  1 drivers
v0x14007e660_0 .net8 "a", 0 0, RS_0x13001be80;  alias, 3 drivers, strength-aware
v0x14007e730_0 .net8 "b", 0 0, RS_0x13001be80;  alias, 3 drivers, strength-aware
v0x14007e800_0 .net8 "o1", 0 0, L_0x11fc86810;  1 drivers, strength-aware
v0x14007e890_0 .net8 "out", 0 0, RS_0x13001c7b0;  alias, 3 drivers, strength-aware
S_0x14007e950 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x14007dfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130089e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc86b70 .functor NMOS 1, L_0x130089e70, RS_0x13001c240, C4<0>, C4<0>;
L_0x11fc86c60 .functor NMOS 1, L_0x11fc86b70, RS_0x13001c240, C4<0>, C4<0>;
L_0x130089eb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc86d10 .functor PMOS 1, L_0x130089eb8, RS_0x13001c240, C4<0>, C4<0>;
L_0x130089f00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc86e60 .functor PMOS 1, L_0x130089f00, RS_0x13001c240, C4<0>, C4<0>;
v0x14007eb70_0 .net/2s *"_ivl_0", 0 0, L_0x130089e70;  1 drivers
v0x14007ec20_0 .net/2s *"_ivl_2", 0 0, L_0x130089eb8;  1 drivers
v0x14007ecd0_0 .net/2s *"_ivl_4", 0 0, L_0x130089f00;  1 drivers
v0x14007ed90_0 .net8 "a", 0 0, RS_0x13001c240;  alias, 3 drivers, strength-aware
v0x14007ee60_0 .net8 "b", 0 0, RS_0x13001c240;  alias, 3 drivers, strength-aware
v0x14007ef30_0 .net8 "o1", 0 0, L_0x11fc86b70;  1 drivers, strength-aware
v0x14007efc0_0 .net8 "out", 0 0, RS_0x13001c930;  alias, 3 drivers, strength-aware
S_0x14007f080 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x14007dfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130089f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc86f10 .functor NMOS 1, L_0x130089f48, RS_0x13001c930, C4<0>, C4<0>;
L_0x11fc87000 .functor NMOS 1, L_0x11fc86f10, RS_0x13001c7b0, C4<0>, C4<0>;
L_0x130089f90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc870b0 .functor PMOS 1, L_0x130089f90, RS_0x13001c7b0, C4<0>, C4<0>;
L_0x130089fd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc87180 .functor PMOS 1, L_0x130089fd8, RS_0x13001c930, C4<0>, C4<0>;
v0x14007f2b0_0 .net/2s *"_ivl_0", 0 0, L_0x130089f48;  1 drivers
v0x14007f360_0 .net/2s *"_ivl_2", 0 0, L_0x130089f90;  1 drivers
v0x14007f410_0 .net/2s *"_ivl_4", 0 0, L_0x130089fd8;  1 drivers
v0x14007f4d0_0 .net8 "a", 0 0, RS_0x13001c7b0;  alias, 3 drivers, strength-aware
v0x14007f580_0 .net8 "b", 0 0, RS_0x13001c930;  alias, 3 drivers, strength-aware
v0x14007f650_0 .net8 "o1", 0 0, L_0x11fc86f10;  1 drivers, strength-aware
v0x14007f6e0_0 .net8 "out", 0 0, RS_0x13001cab0;  alias, 3 drivers, strength-aware
S_0x140080590 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x140078930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x140087ad0_0 .net8 "a", 0 0, RS_0x13001cab0;  alias, 3 drivers, strength-aware
v0x140087b60_0 .net "b", 0 0, L_0x11fc8b4e0;  alias, 1 drivers
v0x140087cf0_0 .net8 "carry", 0 0, RS_0x13001cfc0;  alias, 3 drivers, strength-aware
v0x140087d80_0 .net8 "sum", 0 0, RS_0x13001dfb0;  alias, 3 drivers, strength-aware
S_0x140080700 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x140080590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400817c0_0 .net8 "a", 0 0, RS_0x13001cab0;  alias, 3 drivers, strength-aware
v0x140081860_0 .net "b", 0 0, L_0x11fc8b4e0;  alias, 1 drivers
RS_0x13001ce40 .resolv tri, L_0x140087c30, L_0x11fc8a2f0, L_0x11fc8a3a0;
v0x140081900_0 .net8 "nand_out", 0 0, RS_0x13001ce40;  3 drivers, strength-aware
v0x1400819b0_0 .net8 "out", 0 0, RS_0x13001cfc0;  alias, 3 drivers, strength-aware
S_0x140080910 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x140080700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008a968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc89fc0 .functor NMOS 1, L_0x13008a968, L_0x11fc8b4e0, C4<0>, C4<0>;
L_0x140087c30 .functor NMOS 1, L_0x11fc89fc0, RS_0x13001cab0, C4<0>, C4<0>;
L_0x13008a9b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8a2f0 .functor PMOS 1, L_0x13008a9b0, RS_0x13001cab0, C4<0>, C4<0>;
L_0x13008a9f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8a3a0 .functor PMOS 1, L_0x13008a9f8, L_0x11fc8b4e0, C4<0>, C4<0>;
v0x140080b40_0 .net/2s *"_ivl_0", 0 0, L_0x13008a968;  1 drivers
v0x140080bf0_0 .net/2s *"_ivl_2", 0 0, L_0x13008a9b0;  1 drivers
v0x140080ca0_0 .net/2s *"_ivl_4", 0 0, L_0x13008a9f8;  1 drivers
v0x140080d60_0 .net8 "a", 0 0, RS_0x13001cab0;  alias, 3 drivers, strength-aware
v0x140080e70_0 .net "b", 0 0, L_0x11fc8b4e0;  alias, 1 drivers
v0x140080f10_0 .net8 "o1", 0 0, L_0x11fc89fc0;  1 drivers, strength-aware
v0x140080fb0_0 .net8 "out", 0 0, RS_0x13001ce40;  alias, 3 drivers, strength-aware
S_0x140081080 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x140080700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc8a470 .functor NMOS 1, L_0x13008aa40, RS_0x13001ce40, C4<0>, C4<0>;
L_0x11fc8a560 .functor NMOS 1, L_0x11fc8a470, RS_0x13001ce40, C4<0>, C4<0>;
L_0x13008aa88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8a710 .functor PMOS 1, L_0x13008aa88, RS_0x13001ce40, C4<0>, C4<0>;
L_0x13008aad0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x140088cd0 .functor PMOS 1, L_0x13008aad0, RS_0x13001ce40, C4<0>, C4<0>;
v0x1400812a0_0 .net/2s *"_ivl_0", 0 0, L_0x13008aa40;  1 drivers
v0x140081350_0 .net/2s *"_ivl_2", 0 0, L_0x13008aa88;  1 drivers
v0x140081400_0 .net/2s *"_ivl_4", 0 0, L_0x13008aad0;  1 drivers
v0x1400814c0_0 .net8 "a", 0 0, RS_0x13001ce40;  alias, 3 drivers, strength-aware
v0x140081570_0 .net8 "b", 0 0, RS_0x13001ce40;  alias, 3 drivers, strength-aware
v0x140081680_0 .net8 "o1", 0 0, L_0x11fc8a470;  1 drivers, strength-aware
v0x140081710_0 .net8 "out", 0 0, RS_0x13001cfc0;  alias, 3 drivers, strength-aware
S_0x140081a80 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x140080590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400875a0_0 .net8 "a", 0 0, RS_0x13001cab0;  alias, 3 drivers, strength-aware
RS_0x13001d380 .resolv tri, L_0x11fc88970, L_0x11fc88b20, L_0x11fc88bb0;
v0x140087630_0 .net8 "and1_out", 0 0, RS_0x13001d380;  3 drivers, strength-aware
RS_0x13001d740 .resolv tri, L_0x11fc891f0, L_0x11fc893a0, L_0x11fc89410;
v0x1400876c0_0 .net8 "and2_out", 0 0, RS_0x13001d740;  3 drivers, strength-aware
v0x140087750_0 .net "b", 0 0, L_0x11fc8b4e0;  alias, 1 drivers
RS_0x13001d560 .resolv tri, L_0x11fc87e80, L_0x11fc87f30, L_0x11fc88020;
v0x1400877e0_0 .net8 "not_a", 0 0, RS_0x13001d560;  3 drivers, strength-aware
RS_0x13001d1a0 .resolv tri, L_0x11fc881e0, L_0x11fc88290, L_0x11fc88380;
v0x140087930_0 .net8 "not_b", 0 0, RS_0x13001d1a0;  3 drivers, strength-aware
v0x140087a40_0 .net8 "out", 0 0, RS_0x13001dfb0;  alias, 3 drivers, strength-aware
S_0x140081c90 .scope module, "and1" "And" 2 30, 2 3 0, S_0x140081a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x140082d50_0 .net8 "a", 0 0, RS_0x13001cab0;  alias, 3 drivers, strength-aware
v0x140082df0_0 .net8 "b", 0 0, RS_0x13001d1a0;  alias, 3 drivers, strength-aware
RS_0x13001d200 .resolv tri, L_0x1400879c0, L_0x11fc886c0, L_0x11fc887b0;
v0x140082e90_0 .net8 "nand_out", 0 0, RS_0x13001d200;  3 drivers, strength-aware
v0x140082f40_0 .net8 "out", 0 0, RS_0x13001d380;  alias, 3 drivers, strength-aware
S_0x140081ec0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x140081c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008a380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc88450 .functor NMOS 1, L_0x13008a380, RS_0x13001d1a0, C4<0>, C4<0>;
L_0x1400879c0 .functor NMOS 1, L_0x11fc88450, RS_0x13001cab0, C4<0>, C4<0>;
L_0x13008a3c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc886c0 .functor PMOS 1, L_0x13008a3c8, RS_0x13001cab0, C4<0>, C4<0>;
L_0x13008a410 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc887b0 .functor PMOS 1, L_0x13008a410, RS_0x13001d1a0, C4<0>, C4<0>;
v0x140082100_0 .net/2s *"_ivl_0", 0 0, L_0x13008a380;  1 drivers
v0x1400821c0_0 .net/2s *"_ivl_2", 0 0, L_0x13008a3c8;  1 drivers
v0x140082270_0 .net/2s *"_ivl_4", 0 0, L_0x13008a410;  1 drivers
v0x140082330_0 .net8 "a", 0 0, RS_0x13001cab0;  alias, 3 drivers, strength-aware
v0x1400823c0_0 .net8 "b", 0 0, RS_0x13001d1a0;  alias, 3 drivers, strength-aware
v0x1400824a0_0 .net8 "o1", 0 0, L_0x11fc88450;  1 drivers, strength-aware
v0x140082540_0 .net8 "out", 0 0, RS_0x13001d200;  alias, 3 drivers, strength-aware
S_0x140082610 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x140081c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008a458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc88880 .functor NMOS 1, L_0x13008a458, RS_0x13001d200, C4<0>, C4<0>;
L_0x11fc88970 .functor NMOS 1, L_0x11fc88880, RS_0x13001d200, C4<0>, C4<0>;
L_0x13008a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc88b20 .functor PMOS 1, L_0x13008a4a0, RS_0x13001d200, C4<0>, C4<0>;
L_0x13008a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc88bb0 .functor PMOS 1, L_0x13008a4e8, RS_0x13001d200, C4<0>, C4<0>;
v0x140082830_0 .net/2s *"_ivl_0", 0 0, L_0x13008a458;  1 drivers
v0x1400828e0_0 .net/2s *"_ivl_2", 0 0, L_0x13008a4a0;  1 drivers
v0x140082990_0 .net/2s *"_ivl_4", 0 0, L_0x13008a4e8;  1 drivers
v0x140082a50_0 .net8 "a", 0 0, RS_0x13001d200;  alias, 3 drivers, strength-aware
v0x140082b00_0 .net8 "b", 0 0, RS_0x13001d200;  alias, 3 drivers, strength-aware
v0x140082c10_0 .net8 "o1", 0 0, L_0x11fc88880;  1 drivers, strength-aware
v0x140082ca0_0 .net8 "out", 0 0, RS_0x13001d380;  alias, 3 drivers, strength-aware
S_0x140083010 .scope module, "and2" "And" 2 31, 2 3 0, S_0x140081a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400840c0_0 .net8 "a", 0 0, RS_0x13001d560;  alias, 3 drivers, strength-aware
v0x140084160_0 .net "b", 0 0, L_0x11fc8b4e0;  alias, 1 drivers
RS_0x13001d5c0 .resolv tri, L_0x11fc88dd0, L_0x11fc88fc0, L_0x11fc89050;
v0x1400841f0_0 .net8 "nand_out", 0 0, RS_0x13001d5c0;  3 drivers, strength-aware
v0x1400842a0_0 .net8 "out", 0 0, RS_0x13001d740;  alias, 3 drivers, strength-aware
S_0x140083220 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x140083010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008a530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc88d20 .functor NMOS 1, L_0x13008a530, L_0x11fc8b4e0, C4<0>, C4<0>;
L_0x11fc88dd0 .functor NMOS 1, L_0x11fc88d20, RS_0x13001d560, C4<0>, C4<0>;
L_0x13008a578 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc88fc0 .functor PMOS 1, L_0x13008a578, RS_0x13001d560, C4<0>, C4<0>;
L_0x13008a5c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc89050 .functor PMOS 1, L_0x13008a5c0, L_0x11fc8b4e0, C4<0>, C4<0>;
v0x140083450_0 .net/2s *"_ivl_0", 0 0, L_0x13008a530;  1 drivers
v0x140083510_0 .net/2s *"_ivl_2", 0 0, L_0x13008a578;  1 drivers
v0x1400835c0_0 .net/2s *"_ivl_4", 0 0, L_0x13008a5c0;  1 drivers
v0x140083680_0 .net8 "a", 0 0, RS_0x13001d560;  alias, 3 drivers, strength-aware
v0x140083720_0 .net "b", 0 0, L_0x11fc8b4e0;  alias, 1 drivers
v0x140083830_0 .net8 "o1", 0 0, L_0x11fc88d20;  1 drivers, strength-aware
v0x1400838c0_0 .net8 "out", 0 0, RS_0x13001d5c0;  alias, 3 drivers, strength-aware
S_0x140083980 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x140083010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008a608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc89100 .functor NMOS 1, L_0x13008a608, RS_0x13001d5c0, C4<0>, C4<0>;
L_0x11fc891f0 .functor NMOS 1, L_0x11fc89100, RS_0x13001d5c0, C4<0>, C4<0>;
L_0x13008a650 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc893a0 .functor PMOS 1, L_0x13008a650, RS_0x13001d5c0, C4<0>, C4<0>;
L_0x13008a698 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc89410 .functor PMOS 1, L_0x13008a698, RS_0x13001d5c0, C4<0>, C4<0>;
v0x140083ba0_0 .net/2s *"_ivl_0", 0 0, L_0x13008a608;  1 drivers
v0x140083c50_0 .net/2s *"_ivl_2", 0 0, L_0x13008a650;  1 drivers
v0x140083d00_0 .net/2s *"_ivl_4", 0 0, L_0x13008a698;  1 drivers
v0x140083dc0_0 .net8 "a", 0 0, RS_0x13001d5c0;  alias, 3 drivers, strength-aware
v0x140083e70_0 .net8 "b", 0 0, RS_0x13001d5c0;  alias, 3 drivers, strength-aware
v0x140083f80_0 .net8 "o1", 0 0, L_0x11fc89100;  1 drivers, strength-aware
v0x140084010_0 .net8 "out", 0 0, RS_0x13001d740;  alias, 3 drivers, strength-aware
S_0x140084370 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x140081a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x140084d50_0 .net8 "a", 0 0, RS_0x13001cab0;  alias, 3 drivers, strength-aware
v0x140084de0_0 .net8 "out", 0 0, RS_0x13001d560;  alias, 3 drivers, strength-aware
S_0x140084560 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x140084370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008a1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc87d90 .functor NMOS 1, L_0x13008a1d0, RS_0x13001cab0, C4<0>, C4<0>;
L_0x11fc87e80 .functor NMOS 1, L_0x11fc87d90, RS_0x13001cab0, C4<0>, C4<0>;
L_0x13008a218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc87f30 .functor PMOS 1, L_0x13008a218, RS_0x13001cab0, C4<0>, C4<0>;
L_0x13008a260 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc88020 .functor PMOS 1, L_0x13008a260, RS_0x13001cab0, C4<0>, C4<0>;
v0x1400847a0_0 .net/2s *"_ivl_0", 0 0, L_0x13008a1d0;  1 drivers
v0x140084860_0 .net/2s *"_ivl_2", 0 0, L_0x13008a218;  1 drivers
v0x140084910_0 .net/2s *"_ivl_4", 0 0, L_0x13008a260;  1 drivers
v0x1400849d0_0 .net8 "a", 0 0, RS_0x13001cab0;  alias, 3 drivers, strength-aware
v0x140084b60_0 .net8 "b", 0 0, RS_0x13001cab0;  alias, 3 drivers, strength-aware
v0x140084c30_0 .net8 "o1", 0 0, L_0x11fc87d90;  1 drivers, strength-aware
v0x140084cc0_0 .net8 "out", 0 0, RS_0x13001d560;  alias, 3 drivers, strength-aware
S_0x140084e70 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x140081a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400857f0_0 .net "a", 0 0, L_0x11fc8b4e0;  alias, 1 drivers
v0x140085890_0 .net8 "out", 0 0, RS_0x13001d1a0;  alias, 3 drivers, strength-aware
S_0x140085060 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x140084e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008a2a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc880f0 .functor NMOS 1, L_0x13008a2a8, L_0x11fc8b4e0, C4<0>, C4<0>;
L_0x11fc881e0 .functor NMOS 1, L_0x11fc880f0, L_0x11fc8b4e0, C4<0>, C4<0>;
L_0x13008a2f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc88290 .functor PMOS 1, L_0x13008a2f0, L_0x11fc8b4e0, C4<0>, C4<0>;
L_0x13008a338 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc88380 .functor PMOS 1, L_0x13008a338, L_0x11fc8b4e0, C4<0>, C4<0>;
v0x1400852a0_0 .net/2s *"_ivl_0", 0 0, L_0x13008a2a8;  1 drivers
v0x140085360_0 .net/2s *"_ivl_2", 0 0, L_0x13008a2f0;  1 drivers
v0x140085410_0 .net/2s *"_ivl_4", 0 0, L_0x13008a338;  1 drivers
v0x1400854d0_0 .net "a", 0 0, L_0x11fc8b4e0;  alias, 1 drivers
v0x1400855e0_0 .net "b", 0 0, L_0x11fc8b4e0;  alias, 1 drivers
v0x140085670_0 .net8 "o1", 0 0, L_0x11fc880f0;  1 drivers, strength-aware
v0x140085710_0 .net8 "out", 0 0, RS_0x13001d1a0;  alias, 3 drivers, strength-aware
S_0x140085930 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x140081a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x140087140_0 .net8 "a", 0 0, RS_0x13001d380;  alias, 3 drivers, strength-aware
v0x140087260_0 .net8 "b", 0 0, RS_0x13001d740;  alias, 3 drivers, strength-aware
RS_0x13001dcb0 .resolv tri, L_0x11fc89630, L_0x11fc896e0, L_0x11fc89830;
v0x140087370_0 .net8 "nand_out1", 0 0, RS_0x13001dcb0;  3 drivers, strength-aware
RS_0x13001de30 .resolv tri, L_0x11fc899d0, L_0x11fc89a80, L_0x11fc89bd0;
v0x140087400_0 .net8 "nand_out2", 0 0, RS_0x13001de30;  3 drivers, strength-aware
v0x1400874d0_0 .net8 "out", 0 0, RS_0x13001dfb0;  alias, 3 drivers, strength-aware
S_0x140085b80 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x140085930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008a6e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc89580 .functor NMOS 1, L_0x13008a6e0, RS_0x13001d380, C4<0>, C4<0>;
L_0x11fc89630 .functor NMOS 1, L_0x11fc89580, RS_0x13001d380, C4<0>, C4<0>;
L_0x13008a728 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc896e0 .functor PMOS 1, L_0x13008a728, RS_0x13001d380, C4<0>, C4<0>;
L_0x13008a770 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc89830 .functor PMOS 1, L_0x13008a770, RS_0x13001d380, C4<0>, C4<0>;
v0x140085db0_0 .net/2s *"_ivl_0", 0 0, L_0x13008a6e0;  1 drivers
v0x140085e70_0 .net/2s *"_ivl_2", 0 0, L_0x13008a728;  1 drivers
v0x140085f20_0 .net/2s *"_ivl_4", 0 0, L_0x13008a770;  1 drivers
v0x140085fe0_0 .net8 "a", 0 0, RS_0x13001d380;  alias, 3 drivers, strength-aware
v0x1400860b0_0 .net8 "b", 0 0, RS_0x13001d380;  alias, 3 drivers, strength-aware
v0x140086180_0 .net8 "o1", 0 0, L_0x11fc89580;  1 drivers, strength-aware
v0x140086210_0 .net8 "out", 0 0, RS_0x13001dcb0;  alias, 3 drivers, strength-aware
S_0x1400862d0 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x140085930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008a7b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc898e0 .functor NMOS 1, L_0x13008a7b8, RS_0x13001d740, C4<0>, C4<0>;
L_0x11fc899d0 .functor NMOS 1, L_0x11fc898e0, RS_0x13001d740, C4<0>, C4<0>;
L_0x13008a800 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc89a80 .functor PMOS 1, L_0x13008a800, RS_0x13001d740, C4<0>, C4<0>;
L_0x13008a848 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc89bd0 .functor PMOS 1, L_0x13008a848, RS_0x13001d740, C4<0>, C4<0>;
v0x1400864f0_0 .net/2s *"_ivl_0", 0 0, L_0x13008a7b8;  1 drivers
v0x1400865a0_0 .net/2s *"_ivl_2", 0 0, L_0x13008a800;  1 drivers
v0x140086650_0 .net/2s *"_ivl_4", 0 0, L_0x13008a848;  1 drivers
v0x140086710_0 .net8 "a", 0 0, RS_0x13001d740;  alias, 3 drivers, strength-aware
v0x1400867e0_0 .net8 "b", 0 0, RS_0x13001d740;  alias, 3 drivers, strength-aware
v0x1400868b0_0 .net8 "o1", 0 0, L_0x11fc898e0;  1 drivers, strength-aware
v0x140086940_0 .net8 "out", 0 0, RS_0x13001de30;  alias, 3 drivers, strength-aware
S_0x140086a00 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x140085930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008a890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc89c80 .functor NMOS 1, L_0x13008a890, RS_0x13001de30, C4<0>, C4<0>;
L_0x11fc89d70 .functor NMOS 1, L_0x11fc89c80, RS_0x13001dcb0, C4<0>, C4<0>;
L_0x13008a8d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc89e20 .functor PMOS 1, L_0x13008a8d8, RS_0x13001dcb0, C4<0>, C4<0>;
L_0x13008a920 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc89ef0 .functor PMOS 1, L_0x13008a920, RS_0x13001de30, C4<0>, C4<0>;
v0x140086c30_0 .net/2s *"_ivl_0", 0 0, L_0x13008a890;  1 drivers
v0x140086ce0_0 .net/2s *"_ivl_2", 0 0, L_0x13008a8d8;  1 drivers
v0x140086d90_0 .net/2s *"_ivl_4", 0 0, L_0x13008a920;  1 drivers
v0x140086e50_0 .net8 "a", 0 0, RS_0x13001dcb0;  alias, 3 drivers, strength-aware
v0x140086f00_0 .net8 "b", 0 0, RS_0x13001de30;  alias, 3 drivers, strength-aware
v0x140086fd0_0 .net8 "o1", 0 0, L_0x11fc89c80;  1 drivers, strength-aware
v0x140087060_0 .net8 "out", 0 0, RS_0x13001dfb0;  alias, 3 drivers, strength-aware
S_0x140087e10 .scope module, "or_gate" "Or" 6 7, 2 9 0, S_0x140078930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400895c0_0 .net8 "a", 0 0, RS_0x13001bac0;  alias, 3 drivers, strength-aware
v0x140089660_0 .net8 "b", 0 0, RS_0x13001cfc0;  alias, 3 drivers, strength-aware
RS_0x13001e310 .resolv tri, L_0x11fc8a9d0, L_0x11fc8aa80, L_0x11fc8abd0;
v0x140089700_0 .net8 "nand_out1", 0 0, RS_0x13001e310;  3 drivers, strength-aware
RS_0x13001e490 .resolv tri, L_0x11fc8ad70, L_0x11fc8ae20, L_0x11fc8af70;
v0x1400897d0_0 .net8 "nand_out2", 0 0, RS_0x13001e490;  3 drivers, strength-aware
v0x1400898a0_0 .net8 "out", 0 0, RS_0x13001e610;  alias, 3 drivers, strength-aware
S_0x140087fd0 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x140087e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008ab18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc8a8e0 .functor NMOS 1, L_0x13008ab18, RS_0x13001bac0, C4<0>, C4<0>;
L_0x11fc8a9d0 .functor NMOS 1, L_0x11fc8a8e0, RS_0x13001bac0, C4<0>, C4<0>;
L_0x13008ab60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8aa80 .functor PMOS 1, L_0x13008ab60, RS_0x13001bac0, C4<0>, C4<0>;
L_0x13008aba8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8abd0 .functor PMOS 1, L_0x13008aba8, RS_0x13001bac0, C4<0>, C4<0>;
v0x140088200_0 .net/2s *"_ivl_0", 0 0, L_0x13008ab18;  1 drivers
v0x1400882b0_0 .net/2s *"_ivl_2", 0 0, L_0x13008ab60;  1 drivers
v0x140088360_0 .net/2s *"_ivl_4", 0 0, L_0x13008aba8;  1 drivers
v0x140088420_0 .net8 "a", 0 0, RS_0x13001bac0;  alias, 3 drivers, strength-aware
v0x1400884b0_0 .net8 "b", 0 0, RS_0x13001bac0;  alias, 3 drivers, strength-aware
v0x140088600_0 .net8 "o1", 0 0, L_0x11fc8a8e0;  1 drivers, strength-aware
v0x140088690_0 .net8 "out", 0 0, RS_0x13001e310;  alias, 3 drivers, strength-aware
S_0x140088770 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x140087e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008abf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc8ac80 .functor NMOS 1, L_0x13008abf0, RS_0x13001cfc0, C4<0>, C4<0>;
L_0x11fc8ad70 .functor NMOS 1, L_0x11fc8ac80, RS_0x13001cfc0, C4<0>, C4<0>;
L_0x13008ac38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8ae20 .functor PMOS 1, L_0x13008ac38, RS_0x13001cfc0, C4<0>, C4<0>;
L_0x13008ac80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8af70 .functor PMOS 1, L_0x13008ac80, RS_0x13001cfc0, C4<0>, C4<0>;
v0x140088980_0 .net/2s *"_ivl_0", 0 0, L_0x13008abf0;  1 drivers
v0x140088a10_0 .net/2s *"_ivl_2", 0 0, L_0x13008ac38;  1 drivers
v0x140088ab0_0 .net/2s *"_ivl_4", 0 0, L_0x13008ac80;  1 drivers
v0x140088b70_0 .net8 "a", 0 0, RS_0x13001cfc0;  alias, 3 drivers, strength-aware
v0x140088c00_0 .net8 "b", 0 0, RS_0x13001cfc0;  alias, 3 drivers, strength-aware
v0x140088d50_0 .net8 "o1", 0 0, L_0x11fc8ac80;  1 drivers, strength-aware
v0x140088de0_0 .net8 "out", 0 0, RS_0x13001e490;  alias, 3 drivers, strength-aware
S_0x140088ec0 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x140087e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008acc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc8b020 .functor NMOS 1, L_0x13008acc8, RS_0x13001e490, C4<0>, C4<0>;
L_0x11fc8b110 .functor NMOS 1, L_0x11fc8b020, RS_0x13001e310, C4<0>, C4<0>;
L_0x13008ad10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8b1c0 .functor PMOS 1, L_0x13008ad10, RS_0x13001e310, C4<0>, C4<0>;
L_0x13008ad58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8b2f0 .functor PMOS 1, L_0x13008ad58, RS_0x13001e490, C4<0>, C4<0>;
v0x1400890d0_0 .net/2s *"_ivl_0", 0 0, L_0x13008acc8;  1 drivers
v0x140089160_0 .net/2s *"_ivl_2", 0 0, L_0x13008ad10;  1 drivers
v0x140089210_0 .net/2s *"_ivl_4", 0 0, L_0x13008ad58;  1 drivers
v0x1400892d0_0 .net8 "a", 0 0, RS_0x13001e310;  alias, 3 drivers, strength-aware
v0x140089380_0 .net8 "b", 0 0, RS_0x13001e490;  alias, 3 drivers, strength-aware
v0x140089450_0 .net8 "o1", 0 0, L_0x11fc8b020;  1 drivers, strength-aware
v0x1400894e0_0 .net8 "out", 0 0, RS_0x13001e610;  alias, 3 drivers, strength-aware
S_0x140089f20 .scope module, "fa10" "FullAdder" 5 25, 6 3 0, S_0x140067080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x14009af70_0 .net "a", 0 0, L_0x11fcc47d0;  1 drivers
v0x14009b000_0 .net "b", 0 0, L_0x11fcc4870;  1 drivers
RS_0x13001eaf0 .resolv tri, L_0x11fcc0e40, L_0x11fcc0ff0, L_0x140099b80;
v0x14009b090_0 .net8 "carry1", 0 0, RS_0x13001eaf0;  3 drivers, strength-aware
RS_0x13001fff0 .resolv tri, L_0x11fcc3990, L_0x11fcc3b40, L_0x14009a2d0;
v0x14009b120_0 .net8 "carry2", 0 0, RS_0x13001fff0;  3 drivers, strength-aware
v0x14009b1b0_0 .net "cin", 0 0, L_0x11fcc4a10;  1 drivers
v0x14009b280_0 .net8 "cout", 0 0, RS_0x130021640;  3 drivers, strength-aware
v0x14009b350_0 .net8 "sum", 0 0, RS_0x130020fe0;  3 drivers, strength-aware
RS_0x13001fae0 .resolv tri, L_0x11fcc0430, L_0x11fcc04e0, L_0x11fcc05b0;
v0x14009b460_0 .net8 "sum1", 0 0, RS_0x13001fae0;  3 drivers, strength-aware
S_0x14008a160 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x140089f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x140091750_0 .net "a", 0 0, L_0x11fcc47d0;  alias, 1 drivers
v0x1400918e0_0 .net "b", 0 0, L_0x11fcc4870;  alias, 1 drivers
v0x140091a70_0 .net8 "carry", 0 0, RS_0x13001eaf0;  alias, 3 drivers, strength-aware
v0x140091b00_0 .net8 "sum", 0 0, RS_0x13001fae0;  alias, 3 drivers, strength-aware
S_0x14008a380 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x14008a160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x14008b450_0 .net "a", 0 0, L_0x11fcc47d0;  alias, 1 drivers
v0x14008b4f0_0 .net "b", 0 0, L_0x11fcc4870;  alias, 1 drivers
RS_0x13001e970 .resolv tri, L_0x1400919b0, L_0x1400917e0, L_0x11fcc0cc0;
v0x14008b5a0_0 .net8 "nand_out", 0 0, RS_0x13001e970;  3 drivers, strength-aware
v0x14008b650_0 .net8 "out", 0 0, RS_0x13001eaf0;  alias, 3 drivers, strength-aware
S_0x14008a5b0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x14008a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130095df8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1400960c0 .functor NMOS 1, L_0x130095df8, L_0x11fcc4870, C4<0>, C4<0>;
L_0x1400919b0 .functor NMOS 1, L_0x1400960c0, L_0x11fcc47d0, C4<0>, C4<0>;
L_0x130095e40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400917e0 .functor PMOS 1, L_0x130095e40, L_0x11fcc47d0, C4<0>, C4<0>;
L_0x130095e88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc0cc0 .functor PMOS 1, L_0x130095e88, L_0x11fcc4870, C4<0>, C4<0>;
v0x14008a7f0_0 .net/2s *"_ivl_0", 0 0, L_0x130095df8;  1 drivers
v0x14008a8b0_0 .net/2s *"_ivl_2", 0 0, L_0x130095e40;  1 drivers
v0x14008a960_0 .net/2s *"_ivl_4", 0 0, L_0x130095e88;  1 drivers
v0x14008aa20_0 .net "a", 0 0, L_0x11fcc47d0;  alias, 1 drivers
v0x14008aac0_0 .net "b", 0 0, L_0x11fcc4870;  alias, 1 drivers
v0x14008aba0_0 .net8 "o1", 0 0, L_0x1400960c0;  1 drivers, strength-aware
v0x14008ac40_0 .net8 "out", 0 0, RS_0x13001e970;  alias, 3 drivers, strength-aware
S_0x14008ad10 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x14008a380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130095ed0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc0d70 .functor NMOS 1, L_0x130095ed0, RS_0x13001e970, C4<0>, C4<0>;
L_0x11fcc0e40 .functor NMOS 1, L_0x11fcc0d70, RS_0x13001e970, C4<0>, C4<0>;
L_0x130095f18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc0ff0 .functor PMOS 1, L_0x130095f18, RS_0x13001e970, C4<0>, C4<0>;
L_0x130095f60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x140099b80 .functor PMOS 1, L_0x130095f60, RS_0x13001e970, C4<0>, C4<0>;
v0x14008af30_0 .net/2s *"_ivl_0", 0 0, L_0x130095ed0;  1 drivers
v0x14008afe0_0 .net/2s *"_ivl_2", 0 0, L_0x130095f18;  1 drivers
v0x14008b090_0 .net/2s *"_ivl_4", 0 0, L_0x130095f60;  1 drivers
v0x14008b150_0 .net8 "a", 0 0, RS_0x13001e970;  alias, 3 drivers, strength-aware
v0x14008b200_0 .net8 "b", 0 0, RS_0x13001e970;  alias, 3 drivers, strength-aware
v0x14008b310_0 .net8 "o1", 0 0, L_0x11fcc0d70;  1 drivers, strength-aware
v0x14008b3a0_0 .net8 "out", 0 0, RS_0x13001eaf0;  alias, 3 drivers, strength-aware
S_0x14008b720 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x14008a160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x140091220_0 .net "a", 0 0, L_0x11fcc47d0;  alias, 1 drivers
RS_0x13001eeb0 .resolv tri, L_0x11fcbf030, L_0x11fcbf1e0, L_0x11fcbf270;
v0x1400912b0_0 .net8 "and1_out", 0 0, RS_0x13001eeb0;  3 drivers, strength-aware
RS_0x13001f270 .resolv tri, L_0x11fcbf8b0, L_0x11fcbfa60, L_0x11fcbfad0;
v0x140091340_0 .net8 "and2_out", 0 0, RS_0x13001f270;  3 drivers, strength-aware
v0x1400913d0_0 .net "b", 0 0, L_0x11fcc4870;  alias, 1 drivers
RS_0x13001f090 .resolv tri, L_0x11fcbe320, L_0x11fcbe630, L_0x11fcbe6e0;
v0x140091460_0 .net8 "not_a", 0 0, RS_0x13001f090;  3 drivers, strength-aware
RS_0x13001ecd0 .resolv tri, L_0x11fcbe8a0, L_0x11fcbe950, L_0x11fcbea40;
v0x1400915b0_0 .net8 "not_b", 0 0, RS_0x13001ecd0;  3 drivers, strength-aware
v0x1400916c0_0 .net8 "out", 0 0, RS_0x13001fae0;  alias, 3 drivers, strength-aware
S_0x14008b930 .scope module, "and1" "And" 2 30, 2 3 0, S_0x14008b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x14008ca10_0 .net "a", 0 0, L_0x11fcc47d0;  alias, 1 drivers
v0x14008cab0_0 .net8 "b", 0 0, RS_0x13001ecd0;  alias, 3 drivers, strength-aware
RS_0x13001ed30 .resolv tri, L_0x140091640, L_0x11fcbed80, L_0x11fcbee70;
v0x14008cb50_0 .net8 "nand_out", 0 0, RS_0x13001ed30;  3 drivers, strength-aware
v0x14008cc00_0 .net8 "out", 0 0, RS_0x13001eeb0;  alias, 3 drivers, strength-aware
S_0x14008bb60 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x14008b930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130095810 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcbeb10 .functor NMOS 1, L_0x130095810, RS_0x13001ecd0, C4<0>, C4<0>;
L_0x140091640 .functor NMOS 1, L_0x11fcbeb10, L_0x11fcc47d0, C4<0>, C4<0>;
L_0x130095858 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbed80 .functor PMOS 1, L_0x130095858, L_0x11fcc47d0, C4<0>, C4<0>;
L_0x1300958a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbee70 .functor PMOS 1, L_0x1300958a0, RS_0x13001ecd0, C4<0>, C4<0>;
v0x14008bda0_0 .net/2s *"_ivl_0", 0 0, L_0x130095810;  1 drivers
v0x14008be60_0 .net/2s *"_ivl_2", 0 0, L_0x130095858;  1 drivers
v0x14008bf10_0 .net/2s *"_ivl_4", 0 0, L_0x1300958a0;  1 drivers
v0x14008bfd0_0 .net "a", 0 0, L_0x11fcc47d0;  alias, 1 drivers
v0x14008c0a0_0 .net8 "b", 0 0, RS_0x13001ecd0;  alias, 3 drivers, strength-aware
v0x14008c170_0 .net8 "o1", 0 0, L_0x11fcbeb10;  1 drivers, strength-aware
v0x14008c200_0 .net8 "out", 0 0, RS_0x13001ed30;  alias, 3 drivers, strength-aware
S_0x14008c2d0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x14008b930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300958e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcbef40 .functor NMOS 1, L_0x1300958e8, RS_0x13001ed30, C4<0>, C4<0>;
L_0x11fcbf030 .functor NMOS 1, L_0x11fcbef40, RS_0x13001ed30, C4<0>, C4<0>;
L_0x130095930 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbf1e0 .functor PMOS 1, L_0x130095930, RS_0x13001ed30, C4<0>, C4<0>;
L_0x130095978 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbf270 .functor PMOS 1, L_0x130095978, RS_0x13001ed30, C4<0>, C4<0>;
v0x14008c4f0_0 .net/2s *"_ivl_0", 0 0, L_0x1300958e8;  1 drivers
v0x14008c5a0_0 .net/2s *"_ivl_2", 0 0, L_0x130095930;  1 drivers
v0x14008c650_0 .net/2s *"_ivl_4", 0 0, L_0x130095978;  1 drivers
v0x14008c710_0 .net8 "a", 0 0, RS_0x13001ed30;  alias, 3 drivers, strength-aware
v0x14008c7c0_0 .net8 "b", 0 0, RS_0x13001ed30;  alias, 3 drivers, strength-aware
v0x14008c8d0_0 .net8 "o1", 0 0, L_0x11fcbef40;  1 drivers, strength-aware
v0x14008c960_0 .net8 "out", 0 0, RS_0x13001eeb0;  alias, 3 drivers, strength-aware
S_0x14008ccd0 .scope module, "and2" "And" 2 31, 2 3 0, S_0x14008b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x14008dd80_0 .net8 "a", 0 0, RS_0x13001f090;  alias, 3 drivers, strength-aware
v0x14008de20_0 .net "b", 0 0, L_0x11fcc4870;  alias, 1 drivers
RS_0x13001f0f0 .resolv tri, L_0x11fcbf490, L_0x11fcbf680, L_0x11fcbf710;
v0x14008deb0_0 .net8 "nand_out", 0 0, RS_0x13001f0f0;  3 drivers, strength-aware
v0x14008df60_0 .net8 "out", 0 0, RS_0x13001f270;  alias, 3 drivers, strength-aware
S_0x14008cee0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x14008ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300959c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcbf3e0 .functor NMOS 1, L_0x1300959c0, L_0x11fcc4870, C4<0>, C4<0>;
L_0x11fcbf490 .functor NMOS 1, L_0x11fcbf3e0, RS_0x13001f090, C4<0>, C4<0>;
L_0x130095a08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbf680 .functor PMOS 1, L_0x130095a08, RS_0x13001f090, C4<0>, C4<0>;
L_0x130095a50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbf710 .functor PMOS 1, L_0x130095a50, L_0x11fcc4870, C4<0>, C4<0>;
v0x14008d110_0 .net/2s *"_ivl_0", 0 0, L_0x1300959c0;  1 drivers
v0x14008d1d0_0 .net/2s *"_ivl_2", 0 0, L_0x130095a08;  1 drivers
v0x14008d280_0 .net/2s *"_ivl_4", 0 0, L_0x130095a50;  1 drivers
v0x14008d340_0 .net8 "a", 0 0, RS_0x13001f090;  alias, 3 drivers, strength-aware
v0x14008d3e0_0 .net "b", 0 0, L_0x11fcc4870;  alias, 1 drivers
v0x14008d4f0_0 .net8 "o1", 0 0, L_0x11fcbf3e0;  1 drivers, strength-aware
v0x14008d580_0 .net8 "out", 0 0, RS_0x13001f0f0;  alias, 3 drivers, strength-aware
S_0x14008d640 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x14008ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130095a98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcbf7c0 .functor NMOS 1, L_0x130095a98, RS_0x13001f0f0, C4<0>, C4<0>;
L_0x11fcbf8b0 .functor NMOS 1, L_0x11fcbf7c0, RS_0x13001f0f0, C4<0>, C4<0>;
L_0x130095ae0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbfa60 .functor PMOS 1, L_0x130095ae0, RS_0x13001f0f0, C4<0>, C4<0>;
L_0x130095b28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbfad0 .functor PMOS 1, L_0x130095b28, RS_0x13001f0f0, C4<0>, C4<0>;
v0x14008d860_0 .net/2s *"_ivl_0", 0 0, L_0x130095a98;  1 drivers
v0x14008d910_0 .net/2s *"_ivl_2", 0 0, L_0x130095ae0;  1 drivers
v0x14008d9c0_0 .net/2s *"_ivl_4", 0 0, L_0x130095b28;  1 drivers
v0x14008da80_0 .net8 "a", 0 0, RS_0x13001f0f0;  alias, 3 drivers, strength-aware
v0x14008db30_0 .net8 "b", 0 0, RS_0x13001f0f0;  alias, 3 drivers, strength-aware
v0x14008dc40_0 .net8 "o1", 0 0, L_0x11fcbf7c0;  1 drivers, strength-aware
v0x14008dcd0_0 .net8 "out", 0 0, RS_0x13001f270;  alias, 3 drivers, strength-aware
S_0x14008e030 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x14008b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x14008e9b0_0 .net "a", 0 0, L_0x11fcc47d0;  alias, 1 drivers
v0x14008ea50_0 .net8 "out", 0 0, RS_0x13001f090;  alias, 3 drivers, strength-aware
S_0x14008e220 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x14008e030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130095660 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb7d80 .functor NMOS 1, L_0x130095660, L_0x11fcc47d0, C4<0>, C4<0>;
L_0x11fcbe320 .functor NMOS 1, L_0x11fcb7d80, L_0x11fcc47d0, C4<0>, C4<0>;
L_0x1300956a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbe630 .functor PMOS 1, L_0x1300956a8, L_0x11fcc47d0, C4<0>, C4<0>;
L_0x1300956f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbe6e0 .functor PMOS 1, L_0x1300956f0, L_0x11fcc47d0, C4<0>, C4<0>;
v0x14008e460_0 .net/2s *"_ivl_0", 0 0, L_0x130095660;  1 drivers
v0x14008e520_0 .net/2s *"_ivl_2", 0 0, L_0x1300956a8;  1 drivers
v0x14008e5d0_0 .net/2s *"_ivl_4", 0 0, L_0x1300956f0;  1 drivers
v0x14008e690_0 .net "a", 0 0, L_0x11fcc47d0;  alias, 1 drivers
v0x14008e7a0_0 .net "b", 0 0, L_0x11fcc47d0;  alias, 1 drivers
v0x14008e830_0 .net8 "o1", 0 0, L_0x11fcb7d80;  1 drivers, strength-aware
v0x14008e8d0_0 .net8 "out", 0 0, RS_0x13001f090;  alias, 3 drivers, strength-aware
S_0x14008eaf0 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x14008b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x14008f470_0 .net "a", 0 0, L_0x11fcc4870;  alias, 1 drivers
v0x14008f510_0 .net8 "out", 0 0, RS_0x13001ecd0;  alias, 3 drivers, strength-aware
S_0x14008ece0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x14008eaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130095738 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcbe7b0 .functor NMOS 1, L_0x130095738, L_0x11fcc4870, C4<0>, C4<0>;
L_0x11fcbe8a0 .functor NMOS 1, L_0x11fcbe7b0, L_0x11fcc4870, C4<0>, C4<0>;
L_0x130095780 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbe950 .functor PMOS 1, L_0x130095780, L_0x11fcc4870, C4<0>, C4<0>;
L_0x1300957c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbea40 .functor PMOS 1, L_0x1300957c8, L_0x11fcc4870, C4<0>, C4<0>;
v0x14008ef20_0 .net/2s *"_ivl_0", 0 0, L_0x130095738;  1 drivers
v0x14008efe0_0 .net/2s *"_ivl_2", 0 0, L_0x130095780;  1 drivers
v0x14008f090_0 .net/2s *"_ivl_4", 0 0, L_0x1300957c8;  1 drivers
v0x14008f150_0 .net "a", 0 0, L_0x11fcc4870;  alias, 1 drivers
v0x14008f260_0 .net "b", 0 0, L_0x11fcc4870;  alias, 1 drivers
v0x14008f2f0_0 .net8 "o1", 0 0, L_0x11fcbe7b0;  1 drivers, strength-aware
v0x14008f390_0 .net8 "out", 0 0, RS_0x13001ecd0;  alias, 3 drivers, strength-aware
S_0x14008f5b0 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x14008b720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x140090dc0_0 .net8 "a", 0 0, RS_0x13001eeb0;  alias, 3 drivers, strength-aware
v0x140090ee0_0 .net8 "b", 0 0, RS_0x13001f270;  alias, 3 drivers, strength-aware
RS_0x13001f7e0 .resolv tri, L_0x11fcbfcf0, L_0x11fcbfda0, L_0x11fcbfef0;
v0x140090ff0_0 .net8 "nand_out1", 0 0, RS_0x13001f7e0;  3 drivers, strength-aware
RS_0x13001f960 .resolv tri, L_0x11fcc0090, L_0x11fcc0140, L_0x11fcc0290;
v0x140091080_0 .net8 "nand_out2", 0 0, RS_0x13001f960;  3 drivers, strength-aware
v0x140091150_0 .net8 "out", 0 0, RS_0x13001fae0;  alias, 3 drivers, strength-aware
S_0x14008f800 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x14008f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130095b70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcbfc40 .functor NMOS 1, L_0x130095b70, RS_0x13001eeb0, C4<0>, C4<0>;
L_0x11fcbfcf0 .functor NMOS 1, L_0x11fcbfc40, RS_0x13001eeb0, C4<0>, C4<0>;
L_0x130095bb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbfda0 .functor PMOS 1, L_0x130095bb8, RS_0x13001eeb0, C4<0>, C4<0>;
L_0x130095c00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbfef0 .functor PMOS 1, L_0x130095c00, RS_0x13001eeb0, C4<0>, C4<0>;
v0x14008fa30_0 .net/2s *"_ivl_0", 0 0, L_0x130095b70;  1 drivers
v0x14008faf0_0 .net/2s *"_ivl_2", 0 0, L_0x130095bb8;  1 drivers
v0x14008fba0_0 .net/2s *"_ivl_4", 0 0, L_0x130095c00;  1 drivers
v0x14008fc60_0 .net8 "a", 0 0, RS_0x13001eeb0;  alias, 3 drivers, strength-aware
v0x14008fd30_0 .net8 "b", 0 0, RS_0x13001eeb0;  alias, 3 drivers, strength-aware
v0x14008fe00_0 .net8 "o1", 0 0, L_0x11fcbfc40;  1 drivers, strength-aware
v0x14008fe90_0 .net8 "out", 0 0, RS_0x13001f7e0;  alias, 3 drivers, strength-aware
S_0x14008ff50 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x14008f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130095c48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcbffa0 .functor NMOS 1, L_0x130095c48, RS_0x13001f270, C4<0>, C4<0>;
L_0x11fcc0090 .functor NMOS 1, L_0x11fcbffa0, RS_0x13001f270, C4<0>, C4<0>;
L_0x130095c90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc0140 .functor PMOS 1, L_0x130095c90, RS_0x13001f270, C4<0>, C4<0>;
L_0x130095cd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc0290 .functor PMOS 1, L_0x130095cd8, RS_0x13001f270, C4<0>, C4<0>;
v0x140090170_0 .net/2s *"_ivl_0", 0 0, L_0x130095c48;  1 drivers
v0x140090220_0 .net/2s *"_ivl_2", 0 0, L_0x130095c90;  1 drivers
v0x1400902d0_0 .net/2s *"_ivl_4", 0 0, L_0x130095cd8;  1 drivers
v0x140090390_0 .net8 "a", 0 0, RS_0x13001f270;  alias, 3 drivers, strength-aware
v0x140090460_0 .net8 "b", 0 0, RS_0x13001f270;  alias, 3 drivers, strength-aware
v0x140090530_0 .net8 "o1", 0 0, L_0x11fcbffa0;  1 drivers, strength-aware
v0x1400905c0_0 .net8 "out", 0 0, RS_0x13001f960;  alias, 3 drivers, strength-aware
S_0x140090680 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x14008f5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130095d20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc0340 .functor NMOS 1, L_0x130095d20, RS_0x13001f960, C4<0>, C4<0>;
L_0x11fcc0430 .functor NMOS 1, L_0x11fcc0340, RS_0x13001f7e0, C4<0>, C4<0>;
L_0x130095d68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc04e0 .functor PMOS 1, L_0x130095d68, RS_0x13001f7e0, C4<0>, C4<0>;
L_0x130095db0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc05b0 .functor PMOS 1, L_0x130095db0, RS_0x13001f960, C4<0>, C4<0>;
v0x1400908b0_0 .net/2s *"_ivl_0", 0 0, L_0x130095d20;  1 drivers
v0x140090960_0 .net/2s *"_ivl_2", 0 0, L_0x130095d68;  1 drivers
v0x140090a10_0 .net/2s *"_ivl_4", 0 0, L_0x130095db0;  1 drivers
v0x140090ad0_0 .net8 "a", 0 0, RS_0x13001f7e0;  alias, 3 drivers, strength-aware
v0x140090b80_0 .net8 "b", 0 0, RS_0x13001f960;  alias, 3 drivers, strength-aware
v0x140090c50_0 .net8 "o1", 0 0, L_0x11fcc0340;  1 drivers, strength-aware
v0x140090ce0_0 .net8 "out", 0 0, RS_0x13001fae0;  alias, 3 drivers, strength-aware
S_0x140091b90 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x140089f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1400990d0_0 .net8 "a", 0 0, RS_0x13001fae0;  alias, 3 drivers, strength-aware
v0x140099160_0 .net "b", 0 0, L_0x11fcc4a10;  alias, 1 drivers
v0x1400992f0_0 .net8 "carry", 0 0, RS_0x13001fff0;  alias, 3 drivers, strength-aware
v0x140099380_0 .net8 "sum", 0 0, RS_0x130020fe0;  alias, 3 drivers, strength-aware
S_0x140091d00 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x140091b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x140092dc0_0 .net8 "a", 0 0, RS_0x13001fae0;  alias, 3 drivers, strength-aware
v0x140092e60_0 .net "b", 0 0, L_0x11fcc4a10;  alias, 1 drivers
RS_0x13001fe70 .resolv tri, L_0x140099230, L_0x11fcc3720, L_0x11fcc37d0;
v0x140092f00_0 .net8 "nand_out", 0 0, RS_0x13001fe70;  3 drivers, strength-aware
v0x140092fb0_0 .net8 "out", 0 0, RS_0x13001fff0;  alias, 3 drivers, strength-aware
S_0x140091f10 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x140091d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130096740 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc33f0 .functor NMOS 1, L_0x130096740, L_0x11fcc4a10, C4<0>, C4<0>;
L_0x140099230 .functor NMOS 1, L_0x11fcc33f0, RS_0x13001fae0, C4<0>, C4<0>;
L_0x130096788 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc3720 .functor PMOS 1, L_0x130096788, RS_0x13001fae0, C4<0>, C4<0>;
L_0x1300967d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc37d0 .functor PMOS 1, L_0x1300967d0, L_0x11fcc4a10, C4<0>, C4<0>;
v0x140092140_0 .net/2s *"_ivl_0", 0 0, L_0x130096740;  1 drivers
v0x1400921f0_0 .net/2s *"_ivl_2", 0 0, L_0x130096788;  1 drivers
v0x1400922a0_0 .net/2s *"_ivl_4", 0 0, L_0x1300967d0;  1 drivers
v0x140092360_0 .net8 "a", 0 0, RS_0x13001fae0;  alias, 3 drivers, strength-aware
v0x140092470_0 .net "b", 0 0, L_0x11fcc4a10;  alias, 1 drivers
v0x140092510_0 .net8 "o1", 0 0, L_0x11fcc33f0;  1 drivers, strength-aware
v0x1400925b0_0 .net8 "out", 0 0, RS_0x13001fe70;  alias, 3 drivers, strength-aware
S_0x140092680 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x140091d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130096818 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc38a0 .functor NMOS 1, L_0x130096818, RS_0x13001fe70, C4<0>, C4<0>;
L_0x11fcc3990 .functor NMOS 1, L_0x11fcc38a0, RS_0x13001fe70, C4<0>, C4<0>;
L_0x130096860 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc3b40 .functor PMOS 1, L_0x130096860, RS_0x13001fe70, C4<0>, C4<0>;
L_0x1300968a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14009a2d0 .functor PMOS 1, L_0x1300968a8, RS_0x13001fe70, C4<0>, C4<0>;
v0x1400928a0_0 .net/2s *"_ivl_0", 0 0, L_0x130096818;  1 drivers
v0x140092950_0 .net/2s *"_ivl_2", 0 0, L_0x130096860;  1 drivers
v0x140092a00_0 .net/2s *"_ivl_4", 0 0, L_0x1300968a8;  1 drivers
v0x140092ac0_0 .net8 "a", 0 0, RS_0x13001fe70;  alias, 3 drivers, strength-aware
v0x140092b70_0 .net8 "b", 0 0, RS_0x13001fe70;  alias, 3 drivers, strength-aware
v0x140092c80_0 .net8 "o1", 0 0, L_0x11fcc38a0;  1 drivers, strength-aware
v0x140092d10_0 .net8 "out", 0 0, RS_0x13001fff0;  alias, 3 drivers, strength-aware
S_0x140093080 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x140091b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x140098ba0_0 .net8 "a", 0 0, RS_0x13001fae0;  alias, 3 drivers, strength-aware
RS_0x1300203b0 .resolv tri, L_0x11fcc1da0, L_0x11fcc1f50, L_0x11fcc1fe0;
v0x140098c30_0 .net8 "and1_out", 0 0, RS_0x1300203b0;  3 drivers, strength-aware
RS_0x130020770 .resolv tri, L_0x11fcc2620, L_0x11fcc27d0, L_0x11fcc2840;
v0x140098cc0_0 .net8 "and2_out", 0 0, RS_0x130020770;  3 drivers, strength-aware
v0x140098d50_0 .net "b", 0 0, L_0x11fcc4a10;  alias, 1 drivers
RS_0x130020590 .resolv tri, L_0x11fcc12b0, L_0x11fcc1360, L_0x11fcc1450;
v0x140098de0_0 .net8 "not_a", 0 0, RS_0x130020590;  3 drivers, strength-aware
RS_0x1300201d0 .resolv tri, L_0x11fcc1610, L_0x11fcc16c0, L_0x11fcc17b0;
v0x140098f30_0 .net8 "not_b", 0 0, RS_0x1300201d0;  3 drivers, strength-aware
v0x140099040_0 .net8 "out", 0 0, RS_0x130020fe0;  alias, 3 drivers, strength-aware
S_0x140093290 .scope module, "and1" "And" 2 30, 2 3 0, S_0x140093080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x140094350_0 .net8 "a", 0 0, RS_0x13001fae0;  alias, 3 drivers, strength-aware
v0x1400943f0_0 .net8 "b", 0 0, RS_0x1300201d0;  alias, 3 drivers, strength-aware
RS_0x130020230 .resolv tri, L_0x140098fc0, L_0x11fcc1af0, L_0x11fcc1be0;
v0x140094490_0 .net8 "nand_out", 0 0, RS_0x130020230;  3 drivers, strength-aware
v0x140094540_0 .net8 "out", 0 0, RS_0x1300203b0;  alias, 3 drivers, strength-aware
S_0x1400934c0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x140093290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130096158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc1880 .functor NMOS 1, L_0x130096158, RS_0x1300201d0, C4<0>, C4<0>;
L_0x140098fc0 .functor NMOS 1, L_0x11fcc1880, RS_0x13001fae0, C4<0>, C4<0>;
L_0x1300961a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc1af0 .functor PMOS 1, L_0x1300961a0, RS_0x13001fae0, C4<0>, C4<0>;
L_0x1300961e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc1be0 .functor PMOS 1, L_0x1300961e8, RS_0x1300201d0, C4<0>, C4<0>;
v0x140093700_0 .net/2s *"_ivl_0", 0 0, L_0x130096158;  1 drivers
v0x1400937c0_0 .net/2s *"_ivl_2", 0 0, L_0x1300961a0;  1 drivers
v0x140093870_0 .net/2s *"_ivl_4", 0 0, L_0x1300961e8;  1 drivers
v0x140093930_0 .net8 "a", 0 0, RS_0x13001fae0;  alias, 3 drivers, strength-aware
v0x1400939c0_0 .net8 "b", 0 0, RS_0x1300201d0;  alias, 3 drivers, strength-aware
v0x140093aa0_0 .net8 "o1", 0 0, L_0x11fcc1880;  1 drivers, strength-aware
v0x140093b40_0 .net8 "out", 0 0, RS_0x130020230;  alias, 3 drivers, strength-aware
S_0x140093c10 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x140093290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130096230 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc1cb0 .functor NMOS 1, L_0x130096230, RS_0x130020230, C4<0>, C4<0>;
L_0x11fcc1da0 .functor NMOS 1, L_0x11fcc1cb0, RS_0x130020230, C4<0>, C4<0>;
L_0x130096278 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc1f50 .functor PMOS 1, L_0x130096278, RS_0x130020230, C4<0>, C4<0>;
L_0x1300962c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc1fe0 .functor PMOS 1, L_0x1300962c0, RS_0x130020230, C4<0>, C4<0>;
v0x140093e30_0 .net/2s *"_ivl_0", 0 0, L_0x130096230;  1 drivers
v0x140093ee0_0 .net/2s *"_ivl_2", 0 0, L_0x130096278;  1 drivers
v0x140093f90_0 .net/2s *"_ivl_4", 0 0, L_0x1300962c0;  1 drivers
v0x140094050_0 .net8 "a", 0 0, RS_0x130020230;  alias, 3 drivers, strength-aware
v0x140094100_0 .net8 "b", 0 0, RS_0x130020230;  alias, 3 drivers, strength-aware
v0x140094210_0 .net8 "o1", 0 0, L_0x11fcc1cb0;  1 drivers, strength-aware
v0x1400942a0_0 .net8 "out", 0 0, RS_0x1300203b0;  alias, 3 drivers, strength-aware
S_0x140094610 .scope module, "and2" "And" 2 31, 2 3 0, S_0x140093080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400956c0_0 .net8 "a", 0 0, RS_0x130020590;  alias, 3 drivers, strength-aware
v0x140095760_0 .net "b", 0 0, L_0x11fcc4a10;  alias, 1 drivers
RS_0x1300205f0 .resolv tri, L_0x11fcc2200, L_0x11fcc23f0, L_0x11fcc2480;
v0x1400957f0_0 .net8 "nand_out", 0 0, RS_0x1300205f0;  3 drivers, strength-aware
v0x1400958a0_0 .net8 "out", 0 0, RS_0x130020770;  alias, 3 drivers, strength-aware
S_0x140094820 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x140094610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130096308 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc2150 .functor NMOS 1, L_0x130096308, L_0x11fcc4a10, C4<0>, C4<0>;
L_0x11fcc2200 .functor NMOS 1, L_0x11fcc2150, RS_0x130020590, C4<0>, C4<0>;
L_0x130096350 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc23f0 .functor PMOS 1, L_0x130096350, RS_0x130020590, C4<0>, C4<0>;
L_0x130096398 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc2480 .functor PMOS 1, L_0x130096398, L_0x11fcc4a10, C4<0>, C4<0>;
v0x140094a50_0 .net/2s *"_ivl_0", 0 0, L_0x130096308;  1 drivers
v0x140094b10_0 .net/2s *"_ivl_2", 0 0, L_0x130096350;  1 drivers
v0x140094bc0_0 .net/2s *"_ivl_4", 0 0, L_0x130096398;  1 drivers
v0x140094c80_0 .net8 "a", 0 0, RS_0x130020590;  alias, 3 drivers, strength-aware
v0x140094d20_0 .net "b", 0 0, L_0x11fcc4a10;  alias, 1 drivers
v0x140094e30_0 .net8 "o1", 0 0, L_0x11fcc2150;  1 drivers, strength-aware
v0x140094ec0_0 .net8 "out", 0 0, RS_0x1300205f0;  alias, 3 drivers, strength-aware
S_0x140094f80 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x140094610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300963e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc2530 .functor NMOS 1, L_0x1300963e0, RS_0x1300205f0, C4<0>, C4<0>;
L_0x11fcc2620 .functor NMOS 1, L_0x11fcc2530, RS_0x1300205f0, C4<0>, C4<0>;
L_0x130096428 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc27d0 .functor PMOS 1, L_0x130096428, RS_0x1300205f0, C4<0>, C4<0>;
L_0x130096470 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc2840 .functor PMOS 1, L_0x130096470, RS_0x1300205f0, C4<0>, C4<0>;
v0x1400951a0_0 .net/2s *"_ivl_0", 0 0, L_0x1300963e0;  1 drivers
v0x140095250_0 .net/2s *"_ivl_2", 0 0, L_0x130096428;  1 drivers
v0x140095300_0 .net/2s *"_ivl_4", 0 0, L_0x130096470;  1 drivers
v0x1400953c0_0 .net8 "a", 0 0, RS_0x1300205f0;  alias, 3 drivers, strength-aware
v0x140095470_0 .net8 "b", 0 0, RS_0x1300205f0;  alias, 3 drivers, strength-aware
v0x140095580_0 .net8 "o1", 0 0, L_0x11fcc2530;  1 drivers, strength-aware
v0x140095610_0 .net8 "out", 0 0, RS_0x130020770;  alias, 3 drivers, strength-aware
S_0x140095970 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x140093080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x140096350_0 .net8 "a", 0 0, RS_0x13001fae0;  alias, 3 drivers, strength-aware
v0x1400963e0_0 .net8 "out", 0 0, RS_0x130020590;  alias, 3 drivers, strength-aware
S_0x140095b60 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x140095970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130095fa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc11c0 .functor NMOS 1, L_0x130095fa8, RS_0x13001fae0, C4<0>, C4<0>;
L_0x11fcc12b0 .functor NMOS 1, L_0x11fcc11c0, RS_0x13001fae0, C4<0>, C4<0>;
L_0x130095ff0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc1360 .functor PMOS 1, L_0x130095ff0, RS_0x13001fae0, C4<0>, C4<0>;
L_0x130096038 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc1450 .functor PMOS 1, L_0x130096038, RS_0x13001fae0, C4<0>, C4<0>;
v0x140095da0_0 .net/2s *"_ivl_0", 0 0, L_0x130095fa8;  1 drivers
v0x140095e60_0 .net/2s *"_ivl_2", 0 0, L_0x130095ff0;  1 drivers
v0x140095f10_0 .net/2s *"_ivl_4", 0 0, L_0x130096038;  1 drivers
v0x140095fd0_0 .net8 "a", 0 0, RS_0x13001fae0;  alias, 3 drivers, strength-aware
v0x140096160_0 .net8 "b", 0 0, RS_0x13001fae0;  alias, 3 drivers, strength-aware
v0x140096230_0 .net8 "o1", 0 0, L_0x11fcc11c0;  1 drivers, strength-aware
v0x1400962c0_0 .net8 "out", 0 0, RS_0x130020590;  alias, 3 drivers, strength-aware
S_0x140096470 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x140093080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x140096df0_0 .net "a", 0 0, L_0x11fcc4a10;  alias, 1 drivers
v0x140096e90_0 .net8 "out", 0 0, RS_0x1300201d0;  alias, 3 drivers, strength-aware
S_0x140096660 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x140096470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130096080 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc1520 .functor NMOS 1, L_0x130096080, L_0x11fcc4a10, C4<0>, C4<0>;
L_0x11fcc1610 .functor NMOS 1, L_0x11fcc1520, L_0x11fcc4a10, C4<0>, C4<0>;
L_0x1300960c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc16c0 .functor PMOS 1, L_0x1300960c8, L_0x11fcc4a10, C4<0>, C4<0>;
L_0x130096110 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc17b0 .functor PMOS 1, L_0x130096110, L_0x11fcc4a10, C4<0>, C4<0>;
v0x1400968a0_0 .net/2s *"_ivl_0", 0 0, L_0x130096080;  1 drivers
v0x140096960_0 .net/2s *"_ivl_2", 0 0, L_0x1300960c8;  1 drivers
v0x140096a10_0 .net/2s *"_ivl_4", 0 0, L_0x130096110;  1 drivers
v0x140096ad0_0 .net "a", 0 0, L_0x11fcc4a10;  alias, 1 drivers
v0x140096be0_0 .net "b", 0 0, L_0x11fcc4a10;  alias, 1 drivers
v0x140096c70_0 .net8 "o1", 0 0, L_0x11fcc1520;  1 drivers, strength-aware
v0x140096d10_0 .net8 "out", 0 0, RS_0x1300201d0;  alias, 3 drivers, strength-aware
S_0x140096f30 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x140093080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x140098740_0 .net8 "a", 0 0, RS_0x1300203b0;  alias, 3 drivers, strength-aware
v0x140098860_0 .net8 "b", 0 0, RS_0x130020770;  alias, 3 drivers, strength-aware
RS_0x130020ce0 .resolv tri, L_0x11fcc2a60, L_0x11fcc2b10, L_0x11fcc2c60;
v0x140098970_0 .net8 "nand_out1", 0 0, RS_0x130020ce0;  3 drivers, strength-aware
RS_0x130020e60 .resolv tri, L_0x11fcc2e00, L_0x11fcc2eb0, L_0x11fcc3000;
v0x140098a00_0 .net8 "nand_out2", 0 0, RS_0x130020e60;  3 drivers, strength-aware
v0x140098ad0_0 .net8 "out", 0 0, RS_0x130020fe0;  alias, 3 drivers, strength-aware
S_0x140097180 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x140096f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300964b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc29b0 .functor NMOS 1, L_0x1300964b8, RS_0x1300203b0, C4<0>, C4<0>;
L_0x11fcc2a60 .functor NMOS 1, L_0x11fcc29b0, RS_0x1300203b0, C4<0>, C4<0>;
L_0x130096500 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc2b10 .functor PMOS 1, L_0x130096500, RS_0x1300203b0, C4<0>, C4<0>;
L_0x130096548 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc2c60 .functor PMOS 1, L_0x130096548, RS_0x1300203b0, C4<0>, C4<0>;
v0x1400973b0_0 .net/2s *"_ivl_0", 0 0, L_0x1300964b8;  1 drivers
v0x140097470_0 .net/2s *"_ivl_2", 0 0, L_0x130096500;  1 drivers
v0x140097520_0 .net/2s *"_ivl_4", 0 0, L_0x130096548;  1 drivers
v0x1400975e0_0 .net8 "a", 0 0, RS_0x1300203b0;  alias, 3 drivers, strength-aware
v0x1400976b0_0 .net8 "b", 0 0, RS_0x1300203b0;  alias, 3 drivers, strength-aware
v0x140097780_0 .net8 "o1", 0 0, L_0x11fcc29b0;  1 drivers, strength-aware
v0x140097810_0 .net8 "out", 0 0, RS_0x130020ce0;  alias, 3 drivers, strength-aware
S_0x1400978d0 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x140096f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130096590 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc2d10 .functor NMOS 1, L_0x130096590, RS_0x130020770, C4<0>, C4<0>;
L_0x11fcc2e00 .functor NMOS 1, L_0x11fcc2d10, RS_0x130020770, C4<0>, C4<0>;
L_0x1300965d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc2eb0 .functor PMOS 1, L_0x1300965d8, RS_0x130020770, C4<0>, C4<0>;
L_0x130096620 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc3000 .functor PMOS 1, L_0x130096620, RS_0x130020770, C4<0>, C4<0>;
v0x140097af0_0 .net/2s *"_ivl_0", 0 0, L_0x130096590;  1 drivers
v0x140097ba0_0 .net/2s *"_ivl_2", 0 0, L_0x1300965d8;  1 drivers
v0x140097c50_0 .net/2s *"_ivl_4", 0 0, L_0x130096620;  1 drivers
v0x140097d10_0 .net8 "a", 0 0, RS_0x130020770;  alias, 3 drivers, strength-aware
v0x140097de0_0 .net8 "b", 0 0, RS_0x130020770;  alias, 3 drivers, strength-aware
v0x140097eb0_0 .net8 "o1", 0 0, L_0x11fcc2d10;  1 drivers, strength-aware
v0x140097f40_0 .net8 "out", 0 0, RS_0x130020e60;  alias, 3 drivers, strength-aware
S_0x140098000 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x140096f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130096668 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc30b0 .functor NMOS 1, L_0x130096668, RS_0x130020e60, C4<0>, C4<0>;
L_0x11fcc31a0 .functor NMOS 1, L_0x11fcc30b0, RS_0x130020ce0, C4<0>, C4<0>;
L_0x1300966b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc3250 .functor PMOS 1, L_0x1300966b0, RS_0x130020ce0, C4<0>, C4<0>;
L_0x1300966f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc3320 .functor PMOS 1, L_0x1300966f8, RS_0x130020e60, C4<0>, C4<0>;
v0x140098230_0 .net/2s *"_ivl_0", 0 0, L_0x130096668;  1 drivers
v0x1400982e0_0 .net/2s *"_ivl_2", 0 0, L_0x1300966b0;  1 drivers
v0x140098390_0 .net/2s *"_ivl_4", 0 0, L_0x1300966f8;  1 drivers
v0x140098450_0 .net8 "a", 0 0, RS_0x130020ce0;  alias, 3 drivers, strength-aware
v0x140098500_0 .net8 "b", 0 0, RS_0x130020e60;  alias, 3 drivers, strength-aware
v0x1400985d0_0 .net8 "o1", 0 0, L_0x11fcc30b0;  1 drivers, strength-aware
v0x140098660_0 .net8 "out", 0 0, RS_0x130020fe0;  alias, 3 drivers, strength-aware
S_0x140099410 .scope module, "or_gate" "Or" 6 7, 2 9 0, S_0x140089f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x14009abc0_0 .net8 "a", 0 0, RS_0x13001eaf0;  alias, 3 drivers, strength-aware
v0x14009ac60_0 .net8 "b", 0 0, RS_0x13001fff0;  alias, 3 drivers, strength-aware
RS_0x130021340 .resolv tri, L_0x11fcc3e00, L_0x11fcc3eb0, L_0x11fcc4000;
v0x14009ad00_0 .net8 "nand_out1", 0 0, RS_0x130021340;  3 drivers, strength-aware
RS_0x1300214c0 .resolv tri, L_0x11fcc41a0, L_0x11fcc4250, L_0x11fcc43a0;
v0x14009add0_0 .net8 "nand_out2", 0 0, RS_0x1300214c0;  3 drivers, strength-aware
v0x14009aea0_0 .net8 "out", 0 0, RS_0x130021640;  alias, 3 drivers, strength-aware
S_0x1400995d0 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x140099410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300968f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc3d10 .functor NMOS 1, L_0x1300968f0, RS_0x13001eaf0, C4<0>, C4<0>;
L_0x11fcc3e00 .functor NMOS 1, L_0x11fcc3d10, RS_0x13001eaf0, C4<0>, C4<0>;
L_0x130096938 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc3eb0 .functor PMOS 1, L_0x130096938, RS_0x13001eaf0, C4<0>, C4<0>;
L_0x130096980 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc4000 .functor PMOS 1, L_0x130096980, RS_0x13001eaf0, C4<0>, C4<0>;
v0x140099800_0 .net/2s *"_ivl_0", 0 0, L_0x1300968f0;  1 drivers
v0x1400998b0_0 .net/2s *"_ivl_2", 0 0, L_0x130096938;  1 drivers
v0x140099960_0 .net/2s *"_ivl_4", 0 0, L_0x130096980;  1 drivers
v0x140099a20_0 .net8 "a", 0 0, RS_0x13001eaf0;  alias, 3 drivers, strength-aware
v0x140099ab0_0 .net8 "b", 0 0, RS_0x13001eaf0;  alias, 3 drivers, strength-aware
v0x140099c00_0 .net8 "o1", 0 0, L_0x11fcc3d10;  1 drivers, strength-aware
v0x140099c90_0 .net8 "out", 0 0, RS_0x130021340;  alias, 3 drivers, strength-aware
S_0x140099d70 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x140099410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300969c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc40b0 .functor NMOS 1, L_0x1300969c8, RS_0x13001fff0, C4<0>, C4<0>;
L_0x11fcc41a0 .functor NMOS 1, L_0x11fcc40b0, RS_0x13001fff0, C4<0>, C4<0>;
L_0x130096a10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc4250 .functor PMOS 1, L_0x130096a10, RS_0x13001fff0, C4<0>, C4<0>;
L_0x130096a58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc43a0 .functor PMOS 1, L_0x130096a58, RS_0x13001fff0, C4<0>, C4<0>;
v0x140099f80_0 .net/2s *"_ivl_0", 0 0, L_0x1300969c8;  1 drivers
v0x14009a010_0 .net/2s *"_ivl_2", 0 0, L_0x130096a10;  1 drivers
v0x14009a0b0_0 .net/2s *"_ivl_4", 0 0, L_0x130096a58;  1 drivers
v0x14009a170_0 .net8 "a", 0 0, RS_0x13001fff0;  alias, 3 drivers, strength-aware
v0x14009a200_0 .net8 "b", 0 0, RS_0x13001fff0;  alias, 3 drivers, strength-aware
v0x14009a350_0 .net8 "o1", 0 0, L_0x11fcc40b0;  1 drivers, strength-aware
v0x14009a3e0_0 .net8 "out", 0 0, RS_0x1300214c0;  alias, 3 drivers, strength-aware
S_0x14009a4c0 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x140099410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130096aa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc4450 .functor NMOS 1, L_0x130096aa0, RS_0x1300214c0, C4<0>, C4<0>;
L_0x11fcc4540 .functor NMOS 1, L_0x11fcc4450, RS_0x130021340, C4<0>, C4<0>;
L_0x130096ae8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc45f0 .functor PMOS 1, L_0x130096ae8, RS_0x130021340, C4<0>, C4<0>;
L_0x130096b30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc4720 .functor PMOS 1, L_0x130096b30, RS_0x1300214c0, C4<0>, C4<0>;
v0x14009a6d0_0 .net/2s *"_ivl_0", 0 0, L_0x130096aa0;  1 drivers
v0x14009a760_0 .net/2s *"_ivl_2", 0 0, L_0x130096ae8;  1 drivers
v0x14009a810_0 .net/2s *"_ivl_4", 0 0, L_0x130096b30;  1 drivers
v0x14009a8d0_0 .net8 "a", 0 0, RS_0x130021340;  alias, 3 drivers, strength-aware
v0x14009a980_0 .net8 "b", 0 0, RS_0x1300214c0;  alias, 3 drivers, strength-aware
v0x14009aa50_0 .net8 "o1", 0 0, L_0x11fcc4450;  1 drivers, strength-aware
v0x14009aae0_0 .net8 "out", 0 0, RS_0x130021640;  alias, 3 drivers, strength-aware
S_0x14009b520 .scope module, "fa11" "FullAdder" 5 26, 6 3 0, S_0x140067080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x1400ac560_0 .net "a", 0 0, L_0x11fccad40;  1 drivers
v0x1400ac5f0_0 .net "b", 0 0, L_0x11fcc4910;  1 drivers
RS_0x130021b20 .resolv tri, L_0x11fcc73b0, L_0x11fcc7560, L_0x1400ab170;
v0x1400ac680_0 .net8 "carry1", 0 0, RS_0x130021b20;  3 drivers, strength-aware
RS_0x130023020 .resolv tri, L_0x11fcc9f00, L_0x11fcca0b0, L_0x1400ab8c0;
v0x1400ac710_0 .net8 "carry2", 0 0, RS_0x130023020;  3 drivers, strength-aware
v0x1400ac7a0_0 .net "cin", 0 0, L_0x11fccaef0;  1 drivers
v0x1400ac870_0 .net8 "cout", 0 0, RS_0x130024670;  3 drivers, strength-aware
v0x1400ac940_0 .net8 "sum", 0 0, RS_0x130024010;  3 drivers, strength-aware
RS_0x130022b10 .resolv tri, L_0x11fcc69a0, L_0x11fcc6a50, L_0x11fcc6b20;
v0x1400aca50_0 .net8 "sum1", 0 0, RS_0x130022b10;  3 drivers, strength-aware
S_0x14009b760 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x14009b520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1400a2d40_0 .net "a", 0 0, L_0x11fccad40;  alias, 1 drivers
v0x1400a2ed0_0 .net "b", 0 0, L_0x11fcc4910;  alias, 1 drivers
v0x1400a3060_0 .net8 "carry", 0 0, RS_0x130021b20;  alias, 3 drivers, strength-aware
v0x1400a30f0_0 .net8 "sum", 0 0, RS_0x130022b10;  alias, 3 drivers, strength-aware
S_0x14009b980 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x14009b760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x14009ca40_0 .net "a", 0 0, L_0x11fccad40;  alias, 1 drivers
v0x14009cae0_0 .net "b", 0 0, L_0x11fcc4910;  alias, 1 drivers
RS_0x1300219a0 .resolv tri, L_0x1400a2fa0, L_0x1400a2dd0, L_0x11fcc7230;
v0x14009cb90_0 .net8 "nand_out", 0 0, RS_0x1300219a0;  3 drivers, strength-aware
v0x14009cc40_0 .net8 "out", 0 0, RS_0x130021b20;  alias, 3 drivers, strength-aware
S_0x14009bbb0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x14009b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130097310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1400a76b0 .functor NMOS 1, L_0x130097310, L_0x11fcc4910, C4<0>, C4<0>;
L_0x1400a2fa0 .functor NMOS 1, L_0x1400a76b0, L_0x11fccad40, C4<0>, C4<0>;
L_0x130097358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400a2dd0 .functor PMOS 1, L_0x130097358, L_0x11fccad40, C4<0>, C4<0>;
L_0x1300973a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc7230 .functor PMOS 1, L_0x1300973a0, L_0x11fcc4910, C4<0>, C4<0>;
v0x14009bde0_0 .net/2s *"_ivl_0", 0 0, L_0x130097310;  1 drivers
v0x14009bea0_0 .net/2s *"_ivl_2", 0 0, L_0x130097358;  1 drivers
v0x14009bf50_0 .net/2s *"_ivl_4", 0 0, L_0x1300973a0;  1 drivers
v0x14009c010_0 .net "a", 0 0, L_0x11fccad40;  alias, 1 drivers
v0x14009c0b0_0 .net "b", 0 0, L_0x11fcc4910;  alias, 1 drivers
v0x14009c190_0 .net8 "o1", 0 0, L_0x1400a76b0;  1 drivers, strength-aware
v0x14009c230_0 .net8 "out", 0 0, RS_0x1300219a0;  alias, 3 drivers, strength-aware
S_0x14009c300 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x14009b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300973e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc72e0 .functor NMOS 1, L_0x1300973e8, RS_0x1300219a0, C4<0>, C4<0>;
L_0x11fcc73b0 .functor NMOS 1, L_0x11fcc72e0, RS_0x1300219a0, C4<0>, C4<0>;
L_0x130097430 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc7560 .functor PMOS 1, L_0x130097430, RS_0x1300219a0, C4<0>, C4<0>;
L_0x130097478 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400ab170 .functor PMOS 1, L_0x130097478, RS_0x1300219a0, C4<0>, C4<0>;
v0x14009c520_0 .net/2s *"_ivl_0", 0 0, L_0x1300973e8;  1 drivers
v0x14009c5d0_0 .net/2s *"_ivl_2", 0 0, L_0x130097430;  1 drivers
v0x14009c680_0 .net/2s *"_ivl_4", 0 0, L_0x130097478;  1 drivers
v0x14009c740_0 .net8 "a", 0 0, RS_0x1300219a0;  alias, 3 drivers, strength-aware
v0x14009c7f0_0 .net8 "b", 0 0, RS_0x1300219a0;  alias, 3 drivers, strength-aware
v0x14009c900_0 .net8 "o1", 0 0, L_0x11fcc72e0;  1 drivers, strength-aware
v0x14009c990_0 .net8 "out", 0 0, RS_0x130021b20;  alias, 3 drivers, strength-aware
S_0x14009cd10 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x14009b760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400a2810_0 .net "a", 0 0, L_0x11fccad40;  alias, 1 drivers
RS_0x130021ee0 .resolv tri, L_0x11fcc55a0, L_0x11fcc5750, L_0x11fcc57e0;
v0x1400a28a0_0 .net8 "and1_out", 0 0, RS_0x130021ee0;  3 drivers, strength-aware
RS_0x1300222a0 .resolv tri, L_0x11fcc5e20, L_0x11fcc5fd0, L_0x11fcc6040;
v0x1400a2930_0 .net8 "and2_out", 0 0, RS_0x1300222a0;  3 drivers, strength-aware
v0x1400a29c0_0 .net "b", 0 0, L_0x11fcc4910;  alias, 1 drivers
RS_0x1300220c0 .resolv tri, L_0x11fcbe560, L_0x11fcc4b80, L_0x11fcc4c50;
v0x1400a2a50_0 .net8 "not_a", 0 0, RS_0x1300220c0;  3 drivers, strength-aware
RS_0x130021d00 .resolv tri, L_0x11fcc4e10, L_0x11fcc4ec0, L_0x11fcc4fb0;
v0x1400a2ba0_0 .net8 "not_b", 0 0, RS_0x130021d00;  3 drivers, strength-aware
v0x1400a2cb0_0 .net8 "out", 0 0, RS_0x130022b10;  alias, 3 drivers, strength-aware
S_0x14009cf20 .scope module, "and1" "And" 2 30, 2 3 0, S_0x14009cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x14009e000_0 .net "a", 0 0, L_0x11fccad40;  alias, 1 drivers
v0x14009e0a0_0 .net8 "b", 0 0, RS_0x130021d00;  alias, 3 drivers, strength-aware
RS_0x130021d60 .resolv tri, L_0x1400a2c30, L_0x11fcc52f0, L_0x11fcc53e0;
v0x14009e140_0 .net8 "nand_out", 0 0, RS_0x130021d60;  3 drivers, strength-aware
v0x14009e1f0_0 .net8 "out", 0 0, RS_0x130021ee0;  alias, 3 drivers, strength-aware
S_0x14009d150 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x14009cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130096d28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc5080 .functor NMOS 1, L_0x130096d28, RS_0x130021d00, C4<0>, C4<0>;
L_0x1400a2c30 .functor NMOS 1, L_0x11fcc5080, L_0x11fccad40, C4<0>, C4<0>;
L_0x130096d70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc52f0 .functor PMOS 1, L_0x130096d70, L_0x11fccad40, C4<0>, C4<0>;
L_0x130096db8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc53e0 .functor PMOS 1, L_0x130096db8, RS_0x130021d00, C4<0>, C4<0>;
v0x14009d390_0 .net/2s *"_ivl_0", 0 0, L_0x130096d28;  1 drivers
v0x14009d450_0 .net/2s *"_ivl_2", 0 0, L_0x130096d70;  1 drivers
v0x14009d500_0 .net/2s *"_ivl_4", 0 0, L_0x130096db8;  1 drivers
v0x14009d5c0_0 .net "a", 0 0, L_0x11fccad40;  alias, 1 drivers
v0x14009d690_0 .net8 "b", 0 0, RS_0x130021d00;  alias, 3 drivers, strength-aware
v0x14009d760_0 .net8 "o1", 0 0, L_0x11fcc5080;  1 drivers, strength-aware
v0x14009d7f0_0 .net8 "out", 0 0, RS_0x130021d60;  alias, 3 drivers, strength-aware
S_0x14009d8c0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x14009cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130096e00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc54b0 .functor NMOS 1, L_0x130096e00, RS_0x130021d60, C4<0>, C4<0>;
L_0x11fcc55a0 .functor NMOS 1, L_0x11fcc54b0, RS_0x130021d60, C4<0>, C4<0>;
L_0x130096e48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc5750 .functor PMOS 1, L_0x130096e48, RS_0x130021d60, C4<0>, C4<0>;
L_0x130096e90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc57e0 .functor PMOS 1, L_0x130096e90, RS_0x130021d60, C4<0>, C4<0>;
v0x14009dae0_0 .net/2s *"_ivl_0", 0 0, L_0x130096e00;  1 drivers
v0x14009db90_0 .net/2s *"_ivl_2", 0 0, L_0x130096e48;  1 drivers
v0x14009dc40_0 .net/2s *"_ivl_4", 0 0, L_0x130096e90;  1 drivers
v0x14009dd00_0 .net8 "a", 0 0, RS_0x130021d60;  alias, 3 drivers, strength-aware
v0x14009ddb0_0 .net8 "b", 0 0, RS_0x130021d60;  alias, 3 drivers, strength-aware
v0x14009dec0_0 .net8 "o1", 0 0, L_0x11fcc54b0;  1 drivers, strength-aware
v0x14009df50_0 .net8 "out", 0 0, RS_0x130021ee0;  alias, 3 drivers, strength-aware
S_0x14009e2c0 .scope module, "and2" "And" 2 31, 2 3 0, S_0x14009cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x14009f370_0 .net8 "a", 0 0, RS_0x1300220c0;  alias, 3 drivers, strength-aware
v0x14009f410_0 .net "b", 0 0, L_0x11fcc4910;  alias, 1 drivers
RS_0x130022120 .resolv tri, L_0x11fcc5a00, L_0x11fcc5bf0, L_0x11fcc5c80;
v0x14009f4a0_0 .net8 "nand_out", 0 0, RS_0x130022120;  3 drivers, strength-aware
v0x14009f550_0 .net8 "out", 0 0, RS_0x1300222a0;  alias, 3 drivers, strength-aware
S_0x14009e4d0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x14009e2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130096ed8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc5950 .functor NMOS 1, L_0x130096ed8, L_0x11fcc4910, C4<0>, C4<0>;
L_0x11fcc5a00 .functor NMOS 1, L_0x11fcc5950, RS_0x1300220c0, C4<0>, C4<0>;
L_0x130096f20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc5bf0 .functor PMOS 1, L_0x130096f20, RS_0x1300220c0, C4<0>, C4<0>;
L_0x130096f68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc5c80 .functor PMOS 1, L_0x130096f68, L_0x11fcc4910, C4<0>, C4<0>;
v0x14009e700_0 .net/2s *"_ivl_0", 0 0, L_0x130096ed8;  1 drivers
v0x14009e7c0_0 .net/2s *"_ivl_2", 0 0, L_0x130096f20;  1 drivers
v0x14009e870_0 .net/2s *"_ivl_4", 0 0, L_0x130096f68;  1 drivers
v0x14009e930_0 .net8 "a", 0 0, RS_0x1300220c0;  alias, 3 drivers, strength-aware
v0x14009e9d0_0 .net "b", 0 0, L_0x11fcc4910;  alias, 1 drivers
v0x14009eae0_0 .net8 "o1", 0 0, L_0x11fcc5950;  1 drivers, strength-aware
v0x14009eb70_0 .net8 "out", 0 0, RS_0x130022120;  alias, 3 drivers, strength-aware
S_0x14009ec30 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x14009e2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130096fb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc5d30 .functor NMOS 1, L_0x130096fb0, RS_0x130022120, C4<0>, C4<0>;
L_0x11fcc5e20 .functor NMOS 1, L_0x11fcc5d30, RS_0x130022120, C4<0>, C4<0>;
L_0x130096ff8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc5fd0 .functor PMOS 1, L_0x130096ff8, RS_0x130022120, C4<0>, C4<0>;
L_0x130097040 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc6040 .functor PMOS 1, L_0x130097040, RS_0x130022120, C4<0>, C4<0>;
v0x14009ee50_0 .net/2s *"_ivl_0", 0 0, L_0x130096fb0;  1 drivers
v0x14009ef00_0 .net/2s *"_ivl_2", 0 0, L_0x130096ff8;  1 drivers
v0x14009efb0_0 .net/2s *"_ivl_4", 0 0, L_0x130097040;  1 drivers
v0x14009f070_0 .net8 "a", 0 0, RS_0x130022120;  alias, 3 drivers, strength-aware
v0x14009f120_0 .net8 "b", 0 0, RS_0x130022120;  alias, 3 drivers, strength-aware
v0x14009f230_0 .net8 "o1", 0 0, L_0x11fcc5d30;  1 drivers, strength-aware
v0x14009f2c0_0 .net8 "out", 0 0, RS_0x1300222a0;  alias, 3 drivers, strength-aware
S_0x14009f620 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x14009cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x14009ffa0_0 .net "a", 0 0, L_0x11fccad40;  alias, 1 drivers
v0x1400a0040_0 .net8 "out", 0 0, RS_0x1300220c0;  alias, 3 drivers, strength-aware
S_0x14009f810 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x14009f620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130096b78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc4ab0 .functor NMOS 1, L_0x130096b78, L_0x11fccad40, C4<0>, C4<0>;
L_0x11fcbe560 .functor NMOS 1, L_0x11fcc4ab0, L_0x11fccad40, C4<0>, C4<0>;
L_0x130096bc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc4b80 .functor PMOS 1, L_0x130096bc0, L_0x11fccad40, C4<0>, C4<0>;
L_0x130096c08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc4c50 .functor PMOS 1, L_0x130096c08, L_0x11fccad40, C4<0>, C4<0>;
v0x14009fa50_0 .net/2s *"_ivl_0", 0 0, L_0x130096b78;  1 drivers
v0x14009fb10_0 .net/2s *"_ivl_2", 0 0, L_0x130096bc0;  1 drivers
v0x14009fbc0_0 .net/2s *"_ivl_4", 0 0, L_0x130096c08;  1 drivers
v0x14009fc80_0 .net "a", 0 0, L_0x11fccad40;  alias, 1 drivers
v0x14009fd90_0 .net "b", 0 0, L_0x11fccad40;  alias, 1 drivers
v0x14009fe20_0 .net8 "o1", 0 0, L_0x11fcc4ab0;  1 drivers, strength-aware
v0x14009fec0_0 .net8 "out", 0 0, RS_0x1300220c0;  alias, 3 drivers, strength-aware
S_0x1400a00e0 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x14009cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400a0a60_0 .net "a", 0 0, L_0x11fcc4910;  alias, 1 drivers
v0x1400a0b00_0 .net8 "out", 0 0, RS_0x130021d00;  alias, 3 drivers, strength-aware
S_0x1400a02d0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400a00e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130096c50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc4d20 .functor NMOS 1, L_0x130096c50, L_0x11fcc4910, C4<0>, C4<0>;
L_0x11fcc4e10 .functor NMOS 1, L_0x11fcc4d20, L_0x11fcc4910, C4<0>, C4<0>;
L_0x130096c98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc4ec0 .functor PMOS 1, L_0x130096c98, L_0x11fcc4910, C4<0>, C4<0>;
L_0x130096ce0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc4fb0 .functor PMOS 1, L_0x130096ce0, L_0x11fcc4910, C4<0>, C4<0>;
v0x1400a0510_0 .net/2s *"_ivl_0", 0 0, L_0x130096c50;  1 drivers
v0x1400a05d0_0 .net/2s *"_ivl_2", 0 0, L_0x130096c98;  1 drivers
v0x1400a0680_0 .net/2s *"_ivl_4", 0 0, L_0x130096ce0;  1 drivers
v0x1400a0740_0 .net "a", 0 0, L_0x11fcc4910;  alias, 1 drivers
v0x1400a0850_0 .net "b", 0 0, L_0x11fcc4910;  alias, 1 drivers
v0x1400a08e0_0 .net8 "o1", 0 0, L_0x11fcc4d20;  1 drivers, strength-aware
v0x1400a0980_0 .net8 "out", 0 0, RS_0x130021d00;  alias, 3 drivers, strength-aware
S_0x1400a0ba0 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x14009cd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400a23b0_0 .net8 "a", 0 0, RS_0x130021ee0;  alias, 3 drivers, strength-aware
v0x1400a24d0_0 .net8 "b", 0 0, RS_0x1300222a0;  alias, 3 drivers, strength-aware
RS_0x130022810 .resolv tri, L_0x11fcc6260, L_0x11fcc6310, L_0x11fcc6460;
v0x1400a25e0_0 .net8 "nand_out1", 0 0, RS_0x130022810;  3 drivers, strength-aware
RS_0x130022990 .resolv tri, L_0x11fcc6600, L_0x11fcc66b0, L_0x11fcc6800;
v0x1400a2670_0 .net8 "nand_out2", 0 0, RS_0x130022990;  3 drivers, strength-aware
v0x1400a2740_0 .net8 "out", 0 0, RS_0x130022b10;  alias, 3 drivers, strength-aware
S_0x1400a0df0 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x1400a0ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130097088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc61b0 .functor NMOS 1, L_0x130097088, RS_0x130021ee0, C4<0>, C4<0>;
L_0x11fcc6260 .functor NMOS 1, L_0x11fcc61b0, RS_0x130021ee0, C4<0>, C4<0>;
L_0x1300970d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc6310 .functor PMOS 1, L_0x1300970d0, RS_0x130021ee0, C4<0>, C4<0>;
L_0x130097118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc6460 .functor PMOS 1, L_0x130097118, RS_0x130021ee0, C4<0>, C4<0>;
v0x1400a1020_0 .net/2s *"_ivl_0", 0 0, L_0x130097088;  1 drivers
v0x1400a10e0_0 .net/2s *"_ivl_2", 0 0, L_0x1300970d0;  1 drivers
v0x1400a1190_0 .net/2s *"_ivl_4", 0 0, L_0x130097118;  1 drivers
v0x1400a1250_0 .net8 "a", 0 0, RS_0x130021ee0;  alias, 3 drivers, strength-aware
v0x1400a1320_0 .net8 "b", 0 0, RS_0x130021ee0;  alias, 3 drivers, strength-aware
v0x1400a13f0_0 .net8 "o1", 0 0, L_0x11fcc61b0;  1 drivers, strength-aware
v0x1400a1480_0 .net8 "out", 0 0, RS_0x130022810;  alias, 3 drivers, strength-aware
S_0x1400a1540 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x1400a0ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130097160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc6510 .functor NMOS 1, L_0x130097160, RS_0x1300222a0, C4<0>, C4<0>;
L_0x11fcc6600 .functor NMOS 1, L_0x11fcc6510, RS_0x1300222a0, C4<0>, C4<0>;
L_0x1300971a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc66b0 .functor PMOS 1, L_0x1300971a8, RS_0x1300222a0, C4<0>, C4<0>;
L_0x1300971f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc6800 .functor PMOS 1, L_0x1300971f0, RS_0x1300222a0, C4<0>, C4<0>;
v0x1400a1760_0 .net/2s *"_ivl_0", 0 0, L_0x130097160;  1 drivers
v0x1400a1810_0 .net/2s *"_ivl_2", 0 0, L_0x1300971a8;  1 drivers
v0x1400a18c0_0 .net/2s *"_ivl_4", 0 0, L_0x1300971f0;  1 drivers
v0x1400a1980_0 .net8 "a", 0 0, RS_0x1300222a0;  alias, 3 drivers, strength-aware
v0x1400a1a50_0 .net8 "b", 0 0, RS_0x1300222a0;  alias, 3 drivers, strength-aware
v0x1400a1b20_0 .net8 "o1", 0 0, L_0x11fcc6510;  1 drivers, strength-aware
v0x1400a1bb0_0 .net8 "out", 0 0, RS_0x130022990;  alias, 3 drivers, strength-aware
S_0x1400a1c70 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x1400a0ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130097238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc68b0 .functor NMOS 1, L_0x130097238, RS_0x130022990, C4<0>, C4<0>;
L_0x11fcc69a0 .functor NMOS 1, L_0x11fcc68b0, RS_0x130022810, C4<0>, C4<0>;
L_0x130097280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc6a50 .functor PMOS 1, L_0x130097280, RS_0x130022810, C4<0>, C4<0>;
L_0x1300972c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc6b20 .functor PMOS 1, L_0x1300972c8, RS_0x130022990, C4<0>, C4<0>;
v0x1400a1ea0_0 .net/2s *"_ivl_0", 0 0, L_0x130097238;  1 drivers
v0x1400a1f50_0 .net/2s *"_ivl_2", 0 0, L_0x130097280;  1 drivers
v0x1400a2000_0 .net/2s *"_ivl_4", 0 0, L_0x1300972c8;  1 drivers
v0x1400a20c0_0 .net8 "a", 0 0, RS_0x130022810;  alias, 3 drivers, strength-aware
v0x1400a2170_0 .net8 "b", 0 0, RS_0x130022990;  alias, 3 drivers, strength-aware
v0x1400a2240_0 .net8 "o1", 0 0, L_0x11fcc68b0;  1 drivers, strength-aware
v0x1400a22d0_0 .net8 "out", 0 0, RS_0x130022b10;  alias, 3 drivers, strength-aware
S_0x1400a3180 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x14009b520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1400aa6c0_0 .net8 "a", 0 0, RS_0x130022b10;  alias, 3 drivers, strength-aware
v0x1400aa750_0 .net "b", 0 0, L_0x11fccaef0;  alias, 1 drivers
v0x1400aa8e0_0 .net8 "carry", 0 0, RS_0x130023020;  alias, 3 drivers, strength-aware
v0x1400aa970_0 .net8 "sum", 0 0, RS_0x130024010;  alias, 3 drivers, strength-aware
S_0x1400a32f0 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x1400a3180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400a43b0_0 .net8 "a", 0 0, RS_0x130022b10;  alias, 3 drivers, strength-aware
v0x1400a4450_0 .net "b", 0 0, L_0x11fccaef0;  alias, 1 drivers
RS_0x130022ea0 .resolv tri, L_0x1400aa820, L_0x11fcc9c90, L_0x11fcc9d40;
v0x1400a44f0_0 .net8 "nand_out", 0 0, RS_0x130022ea0;  3 drivers, strength-aware
v0x1400a45a0_0 .net8 "out", 0 0, RS_0x130023020;  alias, 3 drivers, strength-aware
S_0x1400a3500 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400a32f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130097c58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc9960 .functor NMOS 1, L_0x130097c58, L_0x11fccaef0, C4<0>, C4<0>;
L_0x1400aa820 .functor NMOS 1, L_0x11fcc9960, RS_0x130022b10, C4<0>, C4<0>;
L_0x130097ca0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc9c90 .functor PMOS 1, L_0x130097ca0, RS_0x130022b10, C4<0>, C4<0>;
L_0x130097ce8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc9d40 .functor PMOS 1, L_0x130097ce8, L_0x11fccaef0, C4<0>, C4<0>;
v0x1400a3730_0 .net/2s *"_ivl_0", 0 0, L_0x130097c58;  1 drivers
v0x1400a37e0_0 .net/2s *"_ivl_2", 0 0, L_0x130097ca0;  1 drivers
v0x1400a3890_0 .net/2s *"_ivl_4", 0 0, L_0x130097ce8;  1 drivers
v0x1400a3950_0 .net8 "a", 0 0, RS_0x130022b10;  alias, 3 drivers, strength-aware
v0x1400a3a60_0 .net "b", 0 0, L_0x11fccaef0;  alias, 1 drivers
v0x1400a3b00_0 .net8 "o1", 0 0, L_0x11fcc9960;  1 drivers, strength-aware
v0x1400a3ba0_0 .net8 "out", 0 0, RS_0x130022ea0;  alias, 3 drivers, strength-aware
S_0x1400a3c70 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400a32f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130097d30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc9e10 .functor NMOS 1, L_0x130097d30, RS_0x130022ea0, C4<0>, C4<0>;
L_0x11fcc9f00 .functor NMOS 1, L_0x11fcc9e10, RS_0x130022ea0, C4<0>, C4<0>;
L_0x130097d78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcca0b0 .functor PMOS 1, L_0x130097d78, RS_0x130022ea0, C4<0>, C4<0>;
L_0x130097dc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400ab8c0 .functor PMOS 1, L_0x130097dc0, RS_0x130022ea0, C4<0>, C4<0>;
v0x1400a3e90_0 .net/2s *"_ivl_0", 0 0, L_0x130097d30;  1 drivers
v0x1400a3f40_0 .net/2s *"_ivl_2", 0 0, L_0x130097d78;  1 drivers
v0x1400a3ff0_0 .net/2s *"_ivl_4", 0 0, L_0x130097dc0;  1 drivers
v0x1400a40b0_0 .net8 "a", 0 0, RS_0x130022ea0;  alias, 3 drivers, strength-aware
v0x1400a4160_0 .net8 "b", 0 0, RS_0x130022ea0;  alias, 3 drivers, strength-aware
v0x1400a4270_0 .net8 "o1", 0 0, L_0x11fcc9e10;  1 drivers, strength-aware
v0x1400a4300_0 .net8 "out", 0 0, RS_0x130023020;  alias, 3 drivers, strength-aware
S_0x1400a4670 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x1400a3180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400aa190_0 .net8 "a", 0 0, RS_0x130022b10;  alias, 3 drivers, strength-aware
RS_0x1300233e0 .resolv tri, L_0x11fcc8310, L_0x11fcc84c0, L_0x11fcc8550;
v0x1400aa220_0 .net8 "and1_out", 0 0, RS_0x1300233e0;  3 drivers, strength-aware
RS_0x1300237a0 .resolv tri, L_0x11fcc8b90, L_0x11fcc8d40, L_0x11fcc8db0;
v0x1400aa2b0_0 .net8 "and2_out", 0 0, RS_0x1300237a0;  3 drivers, strength-aware
v0x1400aa340_0 .net "b", 0 0, L_0x11fccaef0;  alias, 1 drivers
RS_0x1300235c0 .resolv tri, L_0x11fcc7820, L_0x11fcc78d0, L_0x11fcc79c0;
v0x1400aa3d0_0 .net8 "not_a", 0 0, RS_0x1300235c0;  3 drivers, strength-aware
RS_0x130023200 .resolv tri, L_0x11fcc7b80, L_0x11fcc7c30, L_0x11fcc7d20;
v0x1400aa520_0 .net8 "not_b", 0 0, RS_0x130023200;  3 drivers, strength-aware
v0x1400aa630_0 .net8 "out", 0 0, RS_0x130024010;  alias, 3 drivers, strength-aware
S_0x1400a4880 .scope module, "and1" "And" 2 30, 2 3 0, S_0x1400a4670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400a5940_0 .net8 "a", 0 0, RS_0x130022b10;  alias, 3 drivers, strength-aware
v0x1400a59e0_0 .net8 "b", 0 0, RS_0x130023200;  alias, 3 drivers, strength-aware
RS_0x130023260 .resolv tri, L_0x1400aa5b0, L_0x11fcc8060, L_0x11fcc8150;
v0x1400a5a80_0 .net8 "nand_out", 0 0, RS_0x130023260;  3 drivers, strength-aware
v0x1400a5b30_0 .net8 "out", 0 0, RS_0x1300233e0;  alias, 3 drivers, strength-aware
S_0x1400a4ab0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400a4880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130097670 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc7df0 .functor NMOS 1, L_0x130097670, RS_0x130023200, C4<0>, C4<0>;
L_0x1400aa5b0 .functor NMOS 1, L_0x11fcc7df0, RS_0x130022b10, C4<0>, C4<0>;
L_0x1300976b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc8060 .functor PMOS 1, L_0x1300976b8, RS_0x130022b10, C4<0>, C4<0>;
L_0x130097700 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc8150 .functor PMOS 1, L_0x130097700, RS_0x130023200, C4<0>, C4<0>;
v0x1400a4cf0_0 .net/2s *"_ivl_0", 0 0, L_0x130097670;  1 drivers
v0x1400a4db0_0 .net/2s *"_ivl_2", 0 0, L_0x1300976b8;  1 drivers
v0x1400a4e60_0 .net/2s *"_ivl_4", 0 0, L_0x130097700;  1 drivers
v0x1400a4f20_0 .net8 "a", 0 0, RS_0x130022b10;  alias, 3 drivers, strength-aware
v0x1400a4fb0_0 .net8 "b", 0 0, RS_0x130023200;  alias, 3 drivers, strength-aware
v0x1400a5090_0 .net8 "o1", 0 0, L_0x11fcc7df0;  1 drivers, strength-aware
v0x1400a5130_0 .net8 "out", 0 0, RS_0x130023260;  alias, 3 drivers, strength-aware
S_0x1400a5200 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400a4880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130097748 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc8220 .functor NMOS 1, L_0x130097748, RS_0x130023260, C4<0>, C4<0>;
L_0x11fcc8310 .functor NMOS 1, L_0x11fcc8220, RS_0x130023260, C4<0>, C4<0>;
L_0x130097790 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc84c0 .functor PMOS 1, L_0x130097790, RS_0x130023260, C4<0>, C4<0>;
L_0x1300977d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc8550 .functor PMOS 1, L_0x1300977d8, RS_0x130023260, C4<0>, C4<0>;
v0x1400a5420_0 .net/2s *"_ivl_0", 0 0, L_0x130097748;  1 drivers
v0x1400a54d0_0 .net/2s *"_ivl_2", 0 0, L_0x130097790;  1 drivers
v0x1400a5580_0 .net/2s *"_ivl_4", 0 0, L_0x1300977d8;  1 drivers
v0x1400a5640_0 .net8 "a", 0 0, RS_0x130023260;  alias, 3 drivers, strength-aware
v0x1400a56f0_0 .net8 "b", 0 0, RS_0x130023260;  alias, 3 drivers, strength-aware
v0x1400a5800_0 .net8 "o1", 0 0, L_0x11fcc8220;  1 drivers, strength-aware
v0x1400a5890_0 .net8 "out", 0 0, RS_0x1300233e0;  alias, 3 drivers, strength-aware
S_0x1400a5c00 .scope module, "and2" "And" 2 31, 2 3 0, S_0x1400a4670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400a6cb0_0 .net8 "a", 0 0, RS_0x1300235c0;  alias, 3 drivers, strength-aware
v0x1400a6d50_0 .net "b", 0 0, L_0x11fccaef0;  alias, 1 drivers
RS_0x130023620 .resolv tri, L_0x11fcc8770, L_0x11fcc8960, L_0x11fcc89f0;
v0x1400a6de0_0 .net8 "nand_out", 0 0, RS_0x130023620;  3 drivers, strength-aware
v0x1400a6e90_0 .net8 "out", 0 0, RS_0x1300237a0;  alias, 3 drivers, strength-aware
S_0x1400a5e10 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400a5c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130097820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc86c0 .functor NMOS 1, L_0x130097820, L_0x11fccaef0, C4<0>, C4<0>;
L_0x11fcc8770 .functor NMOS 1, L_0x11fcc86c0, RS_0x1300235c0, C4<0>, C4<0>;
L_0x130097868 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc8960 .functor PMOS 1, L_0x130097868, RS_0x1300235c0, C4<0>, C4<0>;
L_0x1300978b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc89f0 .functor PMOS 1, L_0x1300978b0, L_0x11fccaef0, C4<0>, C4<0>;
v0x1400a6040_0 .net/2s *"_ivl_0", 0 0, L_0x130097820;  1 drivers
v0x1400a6100_0 .net/2s *"_ivl_2", 0 0, L_0x130097868;  1 drivers
v0x1400a61b0_0 .net/2s *"_ivl_4", 0 0, L_0x1300978b0;  1 drivers
v0x1400a6270_0 .net8 "a", 0 0, RS_0x1300235c0;  alias, 3 drivers, strength-aware
v0x1400a6310_0 .net "b", 0 0, L_0x11fccaef0;  alias, 1 drivers
v0x1400a6420_0 .net8 "o1", 0 0, L_0x11fcc86c0;  1 drivers, strength-aware
v0x1400a64b0_0 .net8 "out", 0 0, RS_0x130023620;  alias, 3 drivers, strength-aware
S_0x1400a6570 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400a5c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300978f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc8aa0 .functor NMOS 1, L_0x1300978f8, RS_0x130023620, C4<0>, C4<0>;
L_0x11fcc8b90 .functor NMOS 1, L_0x11fcc8aa0, RS_0x130023620, C4<0>, C4<0>;
L_0x130097940 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc8d40 .functor PMOS 1, L_0x130097940, RS_0x130023620, C4<0>, C4<0>;
L_0x130097988 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc8db0 .functor PMOS 1, L_0x130097988, RS_0x130023620, C4<0>, C4<0>;
v0x1400a6790_0 .net/2s *"_ivl_0", 0 0, L_0x1300978f8;  1 drivers
v0x1400a6840_0 .net/2s *"_ivl_2", 0 0, L_0x130097940;  1 drivers
v0x1400a68f0_0 .net/2s *"_ivl_4", 0 0, L_0x130097988;  1 drivers
v0x1400a69b0_0 .net8 "a", 0 0, RS_0x130023620;  alias, 3 drivers, strength-aware
v0x1400a6a60_0 .net8 "b", 0 0, RS_0x130023620;  alias, 3 drivers, strength-aware
v0x1400a6b70_0 .net8 "o1", 0 0, L_0x11fcc8aa0;  1 drivers, strength-aware
v0x1400a6c00_0 .net8 "out", 0 0, RS_0x1300237a0;  alias, 3 drivers, strength-aware
S_0x1400a6f60 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x1400a4670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400a7940_0 .net8 "a", 0 0, RS_0x130022b10;  alias, 3 drivers, strength-aware
v0x1400a79d0_0 .net8 "out", 0 0, RS_0x1300235c0;  alias, 3 drivers, strength-aware
S_0x1400a7150 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400a6f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300974c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc7730 .functor NMOS 1, L_0x1300974c0, RS_0x130022b10, C4<0>, C4<0>;
L_0x11fcc7820 .functor NMOS 1, L_0x11fcc7730, RS_0x130022b10, C4<0>, C4<0>;
L_0x130097508 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc78d0 .functor PMOS 1, L_0x130097508, RS_0x130022b10, C4<0>, C4<0>;
L_0x130097550 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc79c0 .functor PMOS 1, L_0x130097550, RS_0x130022b10, C4<0>, C4<0>;
v0x1400a7390_0 .net/2s *"_ivl_0", 0 0, L_0x1300974c0;  1 drivers
v0x1400a7450_0 .net/2s *"_ivl_2", 0 0, L_0x130097508;  1 drivers
v0x1400a7500_0 .net/2s *"_ivl_4", 0 0, L_0x130097550;  1 drivers
v0x1400a75c0_0 .net8 "a", 0 0, RS_0x130022b10;  alias, 3 drivers, strength-aware
v0x1400a7750_0 .net8 "b", 0 0, RS_0x130022b10;  alias, 3 drivers, strength-aware
v0x1400a7820_0 .net8 "o1", 0 0, L_0x11fcc7730;  1 drivers, strength-aware
v0x1400a78b0_0 .net8 "out", 0 0, RS_0x1300235c0;  alias, 3 drivers, strength-aware
S_0x1400a7a60 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x1400a4670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400a83e0_0 .net "a", 0 0, L_0x11fccaef0;  alias, 1 drivers
v0x1400a8480_0 .net8 "out", 0 0, RS_0x130023200;  alias, 3 drivers, strength-aware
S_0x1400a7c50 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400a7a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130097598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc7a90 .functor NMOS 1, L_0x130097598, L_0x11fccaef0, C4<0>, C4<0>;
L_0x11fcc7b80 .functor NMOS 1, L_0x11fcc7a90, L_0x11fccaef0, C4<0>, C4<0>;
L_0x1300975e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc7c30 .functor PMOS 1, L_0x1300975e0, L_0x11fccaef0, C4<0>, C4<0>;
L_0x130097628 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc7d20 .functor PMOS 1, L_0x130097628, L_0x11fccaef0, C4<0>, C4<0>;
v0x1400a7e90_0 .net/2s *"_ivl_0", 0 0, L_0x130097598;  1 drivers
v0x1400a7f50_0 .net/2s *"_ivl_2", 0 0, L_0x1300975e0;  1 drivers
v0x1400a8000_0 .net/2s *"_ivl_4", 0 0, L_0x130097628;  1 drivers
v0x1400a80c0_0 .net "a", 0 0, L_0x11fccaef0;  alias, 1 drivers
v0x1400a81d0_0 .net "b", 0 0, L_0x11fccaef0;  alias, 1 drivers
v0x1400a8260_0 .net8 "o1", 0 0, L_0x11fcc7a90;  1 drivers, strength-aware
v0x1400a8300_0 .net8 "out", 0 0, RS_0x130023200;  alias, 3 drivers, strength-aware
S_0x1400a8520 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x1400a4670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400a9d30_0 .net8 "a", 0 0, RS_0x1300233e0;  alias, 3 drivers, strength-aware
v0x1400a9e50_0 .net8 "b", 0 0, RS_0x1300237a0;  alias, 3 drivers, strength-aware
RS_0x130023d10 .resolv tri, L_0x11fcc8fd0, L_0x11fcc9080, L_0x11fcc91d0;
v0x1400a9f60_0 .net8 "nand_out1", 0 0, RS_0x130023d10;  3 drivers, strength-aware
RS_0x130023e90 .resolv tri, L_0x11fcc9370, L_0x11fcc9420, L_0x11fcc9570;
v0x1400a9ff0_0 .net8 "nand_out2", 0 0, RS_0x130023e90;  3 drivers, strength-aware
v0x1400aa0c0_0 .net8 "out", 0 0, RS_0x130024010;  alias, 3 drivers, strength-aware
S_0x1400a8770 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x1400a8520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300979d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc8f20 .functor NMOS 1, L_0x1300979d0, RS_0x1300233e0, C4<0>, C4<0>;
L_0x11fcc8fd0 .functor NMOS 1, L_0x11fcc8f20, RS_0x1300233e0, C4<0>, C4<0>;
L_0x130097a18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc9080 .functor PMOS 1, L_0x130097a18, RS_0x1300233e0, C4<0>, C4<0>;
L_0x130097a60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc91d0 .functor PMOS 1, L_0x130097a60, RS_0x1300233e0, C4<0>, C4<0>;
v0x1400a89a0_0 .net/2s *"_ivl_0", 0 0, L_0x1300979d0;  1 drivers
v0x1400a8a60_0 .net/2s *"_ivl_2", 0 0, L_0x130097a18;  1 drivers
v0x1400a8b10_0 .net/2s *"_ivl_4", 0 0, L_0x130097a60;  1 drivers
v0x1400a8bd0_0 .net8 "a", 0 0, RS_0x1300233e0;  alias, 3 drivers, strength-aware
v0x1400a8ca0_0 .net8 "b", 0 0, RS_0x1300233e0;  alias, 3 drivers, strength-aware
v0x1400a8d70_0 .net8 "o1", 0 0, L_0x11fcc8f20;  1 drivers, strength-aware
v0x1400a8e00_0 .net8 "out", 0 0, RS_0x130023d10;  alias, 3 drivers, strength-aware
S_0x1400a8ec0 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x1400a8520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130097aa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc9280 .functor NMOS 1, L_0x130097aa8, RS_0x1300237a0, C4<0>, C4<0>;
L_0x11fcc9370 .functor NMOS 1, L_0x11fcc9280, RS_0x1300237a0, C4<0>, C4<0>;
L_0x130097af0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc9420 .functor PMOS 1, L_0x130097af0, RS_0x1300237a0, C4<0>, C4<0>;
L_0x130097b38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc9570 .functor PMOS 1, L_0x130097b38, RS_0x1300237a0, C4<0>, C4<0>;
v0x1400a90e0_0 .net/2s *"_ivl_0", 0 0, L_0x130097aa8;  1 drivers
v0x1400a9190_0 .net/2s *"_ivl_2", 0 0, L_0x130097af0;  1 drivers
v0x1400a9240_0 .net/2s *"_ivl_4", 0 0, L_0x130097b38;  1 drivers
v0x1400a9300_0 .net8 "a", 0 0, RS_0x1300237a0;  alias, 3 drivers, strength-aware
v0x1400a93d0_0 .net8 "b", 0 0, RS_0x1300237a0;  alias, 3 drivers, strength-aware
v0x1400a94a0_0 .net8 "o1", 0 0, L_0x11fcc9280;  1 drivers, strength-aware
v0x1400a9530_0 .net8 "out", 0 0, RS_0x130023e90;  alias, 3 drivers, strength-aware
S_0x1400a95f0 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x1400a8520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130097b80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcc9620 .functor NMOS 1, L_0x130097b80, RS_0x130023e90, C4<0>, C4<0>;
L_0x11fcc9710 .functor NMOS 1, L_0x11fcc9620, RS_0x130023d10, C4<0>, C4<0>;
L_0x130097bc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc97c0 .functor PMOS 1, L_0x130097bc8, RS_0x130023d10, C4<0>, C4<0>;
L_0x130097c10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcc9890 .functor PMOS 1, L_0x130097c10, RS_0x130023e90, C4<0>, C4<0>;
v0x1400a9820_0 .net/2s *"_ivl_0", 0 0, L_0x130097b80;  1 drivers
v0x1400a98d0_0 .net/2s *"_ivl_2", 0 0, L_0x130097bc8;  1 drivers
v0x1400a9980_0 .net/2s *"_ivl_4", 0 0, L_0x130097c10;  1 drivers
v0x1400a9a40_0 .net8 "a", 0 0, RS_0x130023d10;  alias, 3 drivers, strength-aware
v0x1400a9af0_0 .net8 "b", 0 0, RS_0x130023e90;  alias, 3 drivers, strength-aware
v0x1400a9bc0_0 .net8 "o1", 0 0, L_0x11fcc9620;  1 drivers, strength-aware
v0x1400a9c50_0 .net8 "out", 0 0, RS_0x130024010;  alias, 3 drivers, strength-aware
S_0x1400aaa00 .scope module, "or_gate" "Or" 6 7, 2 9 0, S_0x14009b520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400ac1b0_0 .net8 "a", 0 0, RS_0x130021b20;  alias, 3 drivers, strength-aware
v0x1400ac250_0 .net8 "b", 0 0, RS_0x130023020;  alias, 3 drivers, strength-aware
RS_0x130024370 .resolv tri, L_0x11fcca370, L_0x11fcca420, L_0x11fcca570;
v0x1400ac2f0_0 .net8 "nand_out1", 0 0, RS_0x130024370;  3 drivers, strength-aware
RS_0x1300244f0 .resolv tri, L_0x11fcca710, L_0x11fcca7c0, L_0x11fcca910;
v0x1400ac3c0_0 .net8 "nand_out2", 0 0, RS_0x1300244f0;  3 drivers, strength-aware
v0x1400ac490_0 .net8 "out", 0 0, RS_0x130024670;  alias, 3 drivers, strength-aware
S_0x1400aabc0 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x1400aaa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130097e08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcca280 .functor NMOS 1, L_0x130097e08, RS_0x130021b20, C4<0>, C4<0>;
L_0x11fcca370 .functor NMOS 1, L_0x11fcca280, RS_0x130021b20, C4<0>, C4<0>;
L_0x130097e50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcca420 .functor PMOS 1, L_0x130097e50, RS_0x130021b20, C4<0>, C4<0>;
L_0x130097e98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcca570 .functor PMOS 1, L_0x130097e98, RS_0x130021b20, C4<0>, C4<0>;
v0x1400aadf0_0 .net/2s *"_ivl_0", 0 0, L_0x130097e08;  1 drivers
v0x1400aaea0_0 .net/2s *"_ivl_2", 0 0, L_0x130097e50;  1 drivers
v0x1400aaf50_0 .net/2s *"_ivl_4", 0 0, L_0x130097e98;  1 drivers
v0x1400ab010_0 .net8 "a", 0 0, RS_0x130021b20;  alias, 3 drivers, strength-aware
v0x1400ab0a0_0 .net8 "b", 0 0, RS_0x130021b20;  alias, 3 drivers, strength-aware
v0x1400ab1f0_0 .net8 "o1", 0 0, L_0x11fcca280;  1 drivers, strength-aware
v0x1400ab280_0 .net8 "out", 0 0, RS_0x130024370;  alias, 3 drivers, strength-aware
S_0x1400ab360 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x1400aaa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130097ee0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcca620 .functor NMOS 1, L_0x130097ee0, RS_0x130023020, C4<0>, C4<0>;
L_0x11fcca710 .functor NMOS 1, L_0x11fcca620, RS_0x130023020, C4<0>, C4<0>;
L_0x130097f28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcca7c0 .functor PMOS 1, L_0x130097f28, RS_0x130023020, C4<0>, C4<0>;
L_0x130097f70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcca910 .functor PMOS 1, L_0x130097f70, RS_0x130023020, C4<0>, C4<0>;
v0x1400ab570_0 .net/2s *"_ivl_0", 0 0, L_0x130097ee0;  1 drivers
v0x1400ab600_0 .net/2s *"_ivl_2", 0 0, L_0x130097f28;  1 drivers
v0x1400ab6a0_0 .net/2s *"_ivl_4", 0 0, L_0x130097f70;  1 drivers
v0x1400ab760_0 .net8 "a", 0 0, RS_0x130023020;  alias, 3 drivers, strength-aware
v0x1400ab7f0_0 .net8 "b", 0 0, RS_0x130023020;  alias, 3 drivers, strength-aware
v0x1400ab940_0 .net8 "o1", 0 0, L_0x11fcca620;  1 drivers, strength-aware
v0x1400ab9d0_0 .net8 "out", 0 0, RS_0x1300244f0;  alias, 3 drivers, strength-aware
S_0x1400abab0 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x1400aaa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130097fb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcca9c0 .functor NMOS 1, L_0x130097fb8, RS_0x1300244f0, C4<0>, C4<0>;
L_0x11fccaab0 .functor NMOS 1, L_0x11fcca9c0, RS_0x130024370, C4<0>, C4<0>;
L_0x130098000 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccab60 .functor PMOS 1, L_0x130098000, RS_0x130024370, C4<0>, C4<0>;
L_0x130098048 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccac90 .functor PMOS 1, L_0x130098048, RS_0x1300244f0, C4<0>, C4<0>;
v0x1400abcc0_0 .net/2s *"_ivl_0", 0 0, L_0x130097fb8;  1 drivers
v0x1400abd50_0 .net/2s *"_ivl_2", 0 0, L_0x130098000;  1 drivers
v0x1400abe00_0 .net/2s *"_ivl_4", 0 0, L_0x130098048;  1 drivers
v0x1400abec0_0 .net8 "a", 0 0, RS_0x130024370;  alias, 3 drivers, strength-aware
v0x1400abf70_0 .net8 "b", 0 0, RS_0x1300244f0;  alias, 3 drivers, strength-aware
v0x1400ac040_0 .net8 "o1", 0 0, L_0x11fcca9c0;  1 drivers, strength-aware
v0x1400ac0d0_0 .net8 "out", 0 0, RS_0x130024670;  alias, 3 drivers, strength-aware
S_0x1400acb10 .scope module, "fa12" "FullAdder" 5 27, 6 3 0, S_0x140067080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x1400bdb70_0 .net "a", 0 0, L_0x11fcd12c0;  1 drivers
v0x1400bdc00_0 .net "b", 0 0, L_0x11fcd1360;  1 drivers
RS_0x130024b50 .resolv tri, L_0x11fccd930, L_0x11fccdae0, L_0x1400bc780;
v0x1400bdc90_0 .net8 "carry1", 0 0, RS_0x130024b50;  3 drivers, strength-aware
RS_0x130026050 .resolv tri, L_0x11fcd0480, L_0x11fcd0630, L_0x1400bced0;
v0x1400bdd20_0 .net8 "carry2", 0 0, RS_0x130026050;  3 drivers, strength-aware
v0x1400bddb0_0 .net "cin", 0 0, L_0x11fccaf90;  1 drivers
v0x1400bde80_0 .net8 "cout", 0 0, RS_0x1300276a0;  3 drivers, strength-aware
v0x1400bdf50_0 .net8 "sum", 0 0, RS_0x130027040;  3 drivers, strength-aware
RS_0x130025b40 .resolv tri, L_0x11fcccf20, L_0x11fcccfd0, L_0x11fccd0a0;
v0x1400be060_0 .net8 "sum1", 0 0, RS_0x130025b40;  3 drivers, strength-aware
S_0x1400acd50 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x1400acb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1400b4350_0 .net "a", 0 0, L_0x11fcd12c0;  alias, 1 drivers
v0x1400b44e0_0 .net "b", 0 0, L_0x11fcd1360;  alias, 1 drivers
v0x1400b4670_0 .net8 "carry", 0 0, RS_0x130024b50;  alias, 3 drivers, strength-aware
v0x1400b4700_0 .net8 "sum", 0 0, RS_0x130025b40;  alias, 3 drivers, strength-aware
S_0x1400acf70 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x1400acd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400ae050_0 .net "a", 0 0, L_0x11fcd12c0;  alias, 1 drivers
v0x1400ae0f0_0 .net "b", 0 0, L_0x11fcd1360;  alias, 1 drivers
RS_0x1300249d0 .resolv tri, L_0x1400b45b0, L_0x1400b43e0, L_0x11fccd7b0;
v0x1400ae1a0_0 .net8 "nand_out", 0 0, RS_0x1300249d0;  3 drivers, strength-aware
v0x1400ae250_0 .net8 "out", 0 0, RS_0x130024b50;  alias, 3 drivers, strength-aware
S_0x1400ad1b0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400acf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130098828 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1400b8cc0 .functor NMOS 1, L_0x130098828, L_0x11fcd1360, C4<0>, C4<0>;
L_0x1400b45b0 .functor NMOS 1, L_0x1400b8cc0, L_0x11fcd12c0, C4<0>, C4<0>;
L_0x130098870 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400b43e0 .functor PMOS 1, L_0x130098870, L_0x11fcd12c0, C4<0>, C4<0>;
L_0x1300988b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccd7b0 .functor PMOS 1, L_0x1300988b8, L_0x11fcd1360, C4<0>, C4<0>;
v0x1400ad3f0_0 .net/2s *"_ivl_0", 0 0, L_0x130098828;  1 drivers
v0x1400ad4b0_0 .net/2s *"_ivl_2", 0 0, L_0x130098870;  1 drivers
v0x1400ad560_0 .net/2s *"_ivl_4", 0 0, L_0x1300988b8;  1 drivers
v0x1400ad620_0 .net "a", 0 0, L_0x11fcd12c0;  alias, 1 drivers
v0x1400ad6c0_0 .net "b", 0 0, L_0x11fcd1360;  alias, 1 drivers
v0x1400ad7a0_0 .net8 "o1", 0 0, L_0x1400b8cc0;  1 drivers, strength-aware
v0x1400ad840_0 .net8 "out", 0 0, RS_0x1300249d0;  alias, 3 drivers, strength-aware
S_0x1400ad910 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400acf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130098900 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fccd860 .functor NMOS 1, L_0x130098900, RS_0x1300249d0, C4<0>, C4<0>;
L_0x11fccd930 .functor NMOS 1, L_0x11fccd860, RS_0x1300249d0, C4<0>, C4<0>;
L_0x130098948 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccdae0 .functor PMOS 1, L_0x130098948, RS_0x1300249d0, C4<0>, C4<0>;
L_0x130098990 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400bc780 .functor PMOS 1, L_0x130098990, RS_0x1300249d0, C4<0>, C4<0>;
v0x1400adb30_0 .net/2s *"_ivl_0", 0 0, L_0x130098900;  1 drivers
v0x1400adbe0_0 .net/2s *"_ivl_2", 0 0, L_0x130098948;  1 drivers
v0x1400adc90_0 .net/2s *"_ivl_4", 0 0, L_0x130098990;  1 drivers
v0x1400add50_0 .net8 "a", 0 0, RS_0x1300249d0;  alias, 3 drivers, strength-aware
v0x1400ade00_0 .net8 "b", 0 0, RS_0x1300249d0;  alias, 3 drivers, strength-aware
v0x1400adf10_0 .net8 "o1", 0 0, L_0x11fccd860;  1 drivers, strength-aware
v0x1400adfa0_0 .net8 "out", 0 0, RS_0x130024b50;  alias, 3 drivers, strength-aware
S_0x1400ae320 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x1400acd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400b3e20_0 .net "a", 0 0, L_0x11fcd12c0;  alias, 1 drivers
RS_0x130024f10 .resolv tri, L_0x11fccbb20, L_0x11fccbcd0, L_0x11fccbd60;
v0x1400b3eb0_0 .net8 "and1_out", 0 0, RS_0x130024f10;  3 drivers, strength-aware
RS_0x1300252d0 .resolv tri, L_0x11fccc3a0, L_0x11fccc550, L_0x11fccc5c0;
v0x1400b3f40_0 .net8 "and2_out", 0 0, RS_0x1300252d0;  3 drivers, strength-aware
v0x1400b3fd0_0 .net "b", 0 0, L_0x11fcd1360;  alias, 1 drivers
RS_0x1300250f0 .resolv tri, L_0x11fccb0b0, L_0x11fccb120, L_0x11fccb1d0;
v0x1400b4060_0 .net8 "not_a", 0 0, RS_0x1300250f0;  3 drivers, strength-aware
RS_0x130024d30 .resolv tri, L_0x11fccb390, L_0x11fccb440, L_0x11fccb530;
v0x1400b41b0_0 .net8 "not_b", 0 0, RS_0x130024d30;  3 drivers, strength-aware
v0x1400b42c0_0 .net8 "out", 0 0, RS_0x130025b40;  alias, 3 drivers, strength-aware
S_0x1400ae530 .scope module, "and1" "And" 2 30, 2 3 0, S_0x1400ae320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400af610_0 .net "a", 0 0, L_0x11fcd12c0;  alias, 1 drivers
v0x1400af6b0_0 .net8 "b", 0 0, RS_0x130024d30;  alias, 3 drivers, strength-aware
RS_0x130024d90 .resolv tri, L_0x1400b4240, L_0x11fccb870, L_0x11fccb960;
v0x1400af750_0 .net8 "nand_out", 0 0, RS_0x130024d90;  3 drivers, strength-aware
v0x1400af800_0 .net8 "out", 0 0, RS_0x130024f10;  alias, 3 drivers, strength-aware
S_0x1400ae760 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400ae530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130098240 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fccb600 .functor NMOS 1, L_0x130098240, RS_0x130024d30, C4<0>, C4<0>;
L_0x1400b4240 .functor NMOS 1, L_0x11fccb600, L_0x11fcd12c0, C4<0>, C4<0>;
L_0x130098288 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccb870 .functor PMOS 1, L_0x130098288, L_0x11fcd12c0, C4<0>, C4<0>;
L_0x1300982d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccb960 .functor PMOS 1, L_0x1300982d0, RS_0x130024d30, C4<0>, C4<0>;
v0x1400ae9a0_0 .net/2s *"_ivl_0", 0 0, L_0x130098240;  1 drivers
v0x1400aea60_0 .net/2s *"_ivl_2", 0 0, L_0x130098288;  1 drivers
v0x1400aeb10_0 .net/2s *"_ivl_4", 0 0, L_0x1300982d0;  1 drivers
v0x1400aebd0_0 .net "a", 0 0, L_0x11fcd12c0;  alias, 1 drivers
v0x1400aeca0_0 .net8 "b", 0 0, RS_0x130024d30;  alias, 3 drivers, strength-aware
v0x1400aed70_0 .net8 "o1", 0 0, L_0x11fccb600;  1 drivers, strength-aware
v0x1400aee00_0 .net8 "out", 0 0, RS_0x130024d90;  alias, 3 drivers, strength-aware
S_0x1400aeed0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400ae530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130098318 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fccba30 .functor NMOS 1, L_0x130098318, RS_0x130024d90, C4<0>, C4<0>;
L_0x11fccbb20 .functor NMOS 1, L_0x11fccba30, RS_0x130024d90, C4<0>, C4<0>;
L_0x130098360 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccbcd0 .functor PMOS 1, L_0x130098360, RS_0x130024d90, C4<0>, C4<0>;
L_0x1300983a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccbd60 .functor PMOS 1, L_0x1300983a8, RS_0x130024d90, C4<0>, C4<0>;
v0x1400af0f0_0 .net/2s *"_ivl_0", 0 0, L_0x130098318;  1 drivers
v0x1400af1a0_0 .net/2s *"_ivl_2", 0 0, L_0x130098360;  1 drivers
v0x1400af250_0 .net/2s *"_ivl_4", 0 0, L_0x1300983a8;  1 drivers
v0x1400af310_0 .net8 "a", 0 0, RS_0x130024d90;  alias, 3 drivers, strength-aware
v0x1400af3c0_0 .net8 "b", 0 0, RS_0x130024d90;  alias, 3 drivers, strength-aware
v0x1400af4d0_0 .net8 "o1", 0 0, L_0x11fccba30;  1 drivers, strength-aware
v0x1400af560_0 .net8 "out", 0 0, RS_0x130024f10;  alias, 3 drivers, strength-aware
S_0x1400af8d0 .scope module, "and2" "And" 2 31, 2 3 0, S_0x1400ae320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400b0980_0 .net8 "a", 0 0, RS_0x1300250f0;  alias, 3 drivers, strength-aware
v0x1400b0a20_0 .net "b", 0 0, L_0x11fcd1360;  alias, 1 drivers
RS_0x130025150 .resolv tri, L_0x11fccbf80, L_0x11fccc170, L_0x11fccc200;
v0x1400b0ab0_0 .net8 "nand_out", 0 0, RS_0x130025150;  3 drivers, strength-aware
v0x1400b0b60_0 .net8 "out", 0 0, RS_0x1300252d0;  alias, 3 drivers, strength-aware
S_0x1400afae0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400af8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300983f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fccbed0 .functor NMOS 1, L_0x1300983f0, L_0x11fcd1360, C4<0>, C4<0>;
L_0x11fccbf80 .functor NMOS 1, L_0x11fccbed0, RS_0x1300250f0, C4<0>, C4<0>;
L_0x130098438 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccc170 .functor PMOS 1, L_0x130098438, RS_0x1300250f0, C4<0>, C4<0>;
L_0x130098480 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccc200 .functor PMOS 1, L_0x130098480, L_0x11fcd1360, C4<0>, C4<0>;
v0x1400afd10_0 .net/2s *"_ivl_0", 0 0, L_0x1300983f0;  1 drivers
v0x1400afdd0_0 .net/2s *"_ivl_2", 0 0, L_0x130098438;  1 drivers
v0x1400afe80_0 .net/2s *"_ivl_4", 0 0, L_0x130098480;  1 drivers
v0x1400aff40_0 .net8 "a", 0 0, RS_0x1300250f0;  alias, 3 drivers, strength-aware
v0x1400affe0_0 .net "b", 0 0, L_0x11fcd1360;  alias, 1 drivers
v0x1400b00f0_0 .net8 "o1", 0 0, L_0x11fccbed0;  1 drivers, strength-aware
v0x1400b0180_0 .net8 "out", 0 0, RS_0x130025150;  alias, 3 drivers, strength-aware
S_0x1400b0240 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400af8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300984c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fccc2b0 .functor NMOS 1, L_0x1300984c8, RS_0x130025150, C4<0>, C4<0>;
L_0x11fccc3a0 .functor NMOS 1, L_0x11fccc2b0, RS_0x130025150, C4<0>, C4<0>;
L_0x130098510 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccc550 .functor PMOS 1, L_0x130098510, RS_0x130025150, C4<0>, C4<0>;
L_0x130098558 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccc5c0 .functor PMOS 1, L_0x130098558, RS_0x130025150, C4<0>, C4<0>;
v0x1400b0460_0 .net/2s *"_ivl_0", 0 0, L_0x1300984c8;  1 drivers
v0x1400b0510_0 .net/2s *"_ivl_2", 0 0, L_0x130098510;  1 drivers
v0x1400b05c0_0 .net/2s *"_ivl_4", 0 0, L_0x130098558;  1 drivers
v0x1400b0680_0 .net8 "a", 0 0, RS_0x130025150;  alias, 3 drivers, strength-aware
v0x1400b0730_0 .net8 "b", 0 0, RS_0x130025150;  alias, 3 drivers, strength-aware
v0x1400b0840_0 .net8 "o1", 0 0, L_0x11fccc2b0;  1 drivers, strength-aware
v0x1400b08d0_0 .net8 "out", 0 0, RS_0x1300252d0;  alias, 3 drivers, strength-aware
S_0x1400b0c30 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x1400ae320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400b15b0_0 .net "a", 0 0, L_0x11fcd12c0;  alias, 1 drivers
v0x1400b1650_0 .net8 "out", 0 0, RS_0x1300250f0;  alias, 3 drivers, strength-aware
S_0x1400b0e20 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400b0c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130098090 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fccade0 .functor NMOS 1, L_0x130098090, L_0x11fcd12c0, C4<0>, C4<0>;
L_0x11fccb0b0 .functor NMOS 1, L_0x11fccade0, L_0x11fcd12c0, C4<0>, C4<0>;
L_0x1300980d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccb120 .functor PMOS 1, L_0x1300980d8, L_0x11fcd12c0, C4<0>, C4<0>;
L_0x130098120 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccb1d0 .functor PMOS 1, L_0x130098120, L_0x11fcd12c0, C4<0>, C4<0>;
v0x1400b1060_0 .net/2s *"_ivl_0", 0 0, L_0x130098090;  1 drivers
v0x1400b1120_0 .net/2s *"_ivl_2", 0 0, L_0x1300980d8;  1 drivers
v0x1400b11d0_0 .net/2s *"_ivl_4", 0 0, L_0x130098120;  1 drivers
v0x1400b1290_0 .net "a", 0 0, L_0x11fcd12c0;  alias, 1 drivers
v0x1400b13a0_0 .net "b", 0 0, L_0x11fcd12c0;  alias, 1 drivers
v0x1400b1430_0 .net8 "o1", 0 0, L_0x11fccade0;  1 drivers, strength-aware
v0x1400b14d0_0 .net8 "out", 0 0, RS_0x1300250f0;  alias, 3 drivers, strength-aware
S_0x1400b16f0 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x1400ae320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400b2070_0 .net "a", 0 0, L_0x11fcd1360;  alias, 1 drivers
v0x1400b2110_0 .net8 "out", 0 0, RS_0x130024d30;  alias, 3 drivers, strength-aware
S_0x1400b18e0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400b16f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130098168 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fccb2a0 .functor NMOS 1, L_0x130098168, L_0x11fcd1360, C4<0>, C4<0>;
L_0x11fccb390 .functor NMOS 1, L_0x11fccb2a0, L_0x11fcd1360, C4<0>, C4<0>;
L_0x1300981b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccb440 .functor PMOS 1, L_0x1300981b0, L_0x11fcd1360, C4<0>, C4<0>;
L_0x1300981f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccb530 .functor PMOS 1, L_0x1300981f8, L_0x11fcd1360, C4<0>, C4<0>;
v0x1400b1b20_0 .net/2s *"_ivl_0", 0 0, L_0x130098168;  1 drivers
v0x1400b1be0_0 .net/2s *"_ivl_2", 0 0, L_0x1300981b0;  1 drivers
v0x1400b1c90_0 .net/2s *"_ivl_4", 0 0, L_0x1300981f8;  1 drivers
v0x1400b1d50_0 .net "a", 0 0, L_0x11fcd1360;  alias, 1 drivers
v0x1400b1e60_0 .net "b", 0 0, L_0x11fcd1360;  alias, 1 drivers
v0x1400b1ef0_0 .net8 "o1", 0 0, L_0x11fccb2a0;  1 drivers, strength-aware
v0x1400b1f90_0 .net8 "out", 0 0, RS_0x130024d30;  alias, 3 drivers, strength-aware
S_0x1400b21b0 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x1400ae320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400b39c0_0 .net8 "a", 0 0, RS_0x130024f10;  alias, 3 drivers, strength-aware
v0x1400b3ae0_0 .net8 "b", 0 0, RS_0x1300252d0;  alias, 3 drivers, strength-aware
RS_0x130025840 .resolv tri, L_0x11fccc7e0, L_0x11fccc890, L_0x11fccc9e0;
v0x1400b3bf0_0 .net8 "nand_out1", 0 0, RS_0x130025840;  3 drivers, strength-aware
RS_0x1300259c0 .resolv tri, L_0x11fcccb80, L_0x11fcccc30, L_0x11fcccd80;
v0x1400b3c80_0 .net8 "nand_out2", 0 0, RS_0x1300259c0;  3 drivers, strength-aware
v0x1400b3d50_0 .net8 "out", 0 0, RS_0x130025b40;  alias, 3 drivers, strength-aware
S_0x1400b2400 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x1400b21b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300985a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fccc730 .functor NMOS 1, L_0x1300985a0, RS_0x130024f10, C4<0>, C4<0>;
L_0x11fccc7e0 .functor NMOS 1, L_0x11fccc730, RS_0x130024f10, C4<0>, C4<0>;
L_0x1300985e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccc890 .functor PMOS 1, L_0x1300985e8, RS_0x130024f10, C4<0>, C4<0>;
L_0x130098630 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccc9e0 .functor PMOS 1, L_0x130098630, RS_0x130024f10, C4<0>, C4<0>;
v0x1400b2630_0 .net/2s *"_ivl_0", 0 0, L_0x1300985a0;  1 drivers
v0x1400b26f0_0 .net/2s *"_ivl_2", 0 0, L_0x1300985e8;  1 drivers
v0x1400b27a0_0 .net/2s *"_ivl_4", 0 0, L_0x130098630;  1 drivers
v0x1400b2860_0 .net8 "a", 0 0, RS_0x130024f10;  alias, 3 drivers, strength-aware
v0x1400b2930_0 .net8 "b", 0 0, RS_0x130024f10;  alias, 3 drivers, strength-aware
v0x1400b2a00_0 .net8 "o1", 0 0, L_0x11fccc730;  1 drivers, strength-aware
v0x1400b2a90_0 .net8 "out", 0 0, RS_0x130025840;  alias, 3 drivers, strength-aware
S_0x1400b2b50 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x1400b21b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130098678 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fccca90 .functor NMOS 1, L_0x130098678, RS_0x1300252d0, C4<0>, C4<0>;
L_0x11fcccb80 .functor NMOS 1, L_0x11fccca90, RS_0x1300252d0, C4<0>, C4<0>;
L_0x1300986c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcccc30 .functor PMOS 1, L_0x1300986c0, RS_0x1300252d0, C4<0>, C4<0>;
L_0x130098708 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcccd80 .functor PMOS 1, L_0x130098708, RS_0x1300252d0, C4<0>, C4<0>;
v0x1400b2d70_0 .net/2s *"_ivl_0", 0 0, L_0x130098678;  1 drivers
v0x1400b2e20_0 .net/2s *"_ivl_2", 0 0, L_0x1300986c0;  1 drivers
v0x1400b2ed0_0 .net/2s *"_ivl_4", 0 0, L_0x130098708;  1 drivers
v0x1400b2f90_0 .net8 "a", 0 0, RS_0x1300252d0;  alias, 3 drivers, strength-aware
v0x1400b3060_0 .net8 "b", 0 0, RS_0x1300252d0;  alias, 3 drivers, strength-aware
v0x1400b3130_0 .net8 "o1", 0 0, L_0x11fccca90;  1 drivers, strength-aware
v0x1400b31c0_0 .net8 "out", 0 0, RS_0x1300259c0;  alias, 3 drivers, strength-aware
S_0x1400b3280 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x1400b21b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130098750 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fccce30 .functor NMOS 1, L_0x130098750, RS_0x1300259c0, C4<0>, C4<0>;
L_0x11fcccf20 .functor NMOS 1, L_0x11fccce30, RS_0x130025840, C4<0>, C4<0>;
L_0x130098798 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcccfd0 .functor PMOS 1, L_0x130098798, RS_0x130025840, C4<0>, C4<0>;
L_0x1300987e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccd0a0 .functor PMOS 1, L_0x1300987e0, RS_0x1300259c0, C4<0>, C4<0>;
v0x1400b34b0_0 .net/2s *"_ivl_0", 0 0, L_0x130098750;  1 drivers
v0x1400b3560_0 .net/2s *"_ivl_2", 0 0, L_0x130098798;  1 drivers
v0x1400b3610_0 .net/2s *"_ivl_4", 0 0, L_0x1300987e0;  1 drivers
v0x1400b36d0_0 .net8 "a", 0 0, RS_0x130025840;  alias, 3 drivers, strength-aware
v0x1400b3780_0 .net8 "b", 0 0, RS_0x1300259c0;  alias, 3 drivers, strength-aware
v0x1400b3850_0 .net8 "o1", 0 0, L_0x11fccce30;  1 drivers, strength-aware
v0x1400b38e0_0 .net8 "out", 0 0, RS_0x130025b40;  alias, 3 drivers, strength-aware
S_0x1400b4790 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x1400acb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1400bbcd0_0 .net8 "a", 0 0, RS_0x130025b40;  alias, 3 drivers, strength-aware
v0x1400bbd60_0 .net "b", 0 0, L_0x11fccaf90;  alias, 1 drivers
v0x1400bbef0_0 .net8 "carry", 0 0, RS_0x130026050;  alias, 3 drivers, strength-aware
v0x1400bbf80_0 .net8 "sum", 0 0, RS_0x130027040;  alias, 3 drivers, strength-aware
S_0x1400b4900 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x1400b4790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400b59c0_0 .net8 "a", 0 0, RS_0x130025b40;  alias, 3 drivers, strength-aware
v0x1400b5a60_0 .net "b", 0 0, L_0x11fccaf90;  alias, 1 drivers
RS_0x130025ed0 .resolv tri, L_0x1400bbe30, L_0x11fcd0210, L_0x11fcd02c0;
v0x1400b5b00_0 .net8 "nand_out", 0 0, RS_0x130025ed0;  3 drivers, strength-aware
v0x1400b5bb0_0 .net8 "out", 0 0, RS_0x130026050;  alias, 3 drivers, strength-aware
S_0x1400b4b10 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400b4900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130099170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fccfee0 .functor NMOS 1, L_0x130099170, L_0x11fccaf90, C4<0>, C4<0>;
L_0x1400bbe30 .functor NMOS 1, L_0x11fccfee0, RS_0x130025b40, C4<0>, C4<0>;
L_0x1300991b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd0210 .functor PMOS 1, L_0x1300991b8, RS_0x130025b40, C4<0>, C4<0>;
L_0x130099200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd02c0 .functor PMOS 1, L_0x130099200, L_0x11fccaf90, C4<0>, C4<0>;
v0x1400b4d40_0 .net/2s *"_ivl_0", 0 0, L_0x130099170;  1 drivers
v0x1400b4df0_0 .net/2s *"_ivl_2", 0 0, L_0x1300991b8;  1 drivers
v0x1400b4ea0_0 .net/2s *"_ivl_4", 0 0, L_0x130099200;  1 drivers
v0x1400b4f60_0 .net8 "a", 0 0, RS_0x130025b40;  alias, 3 drivers, strength-aware
v0x1400b5070_0 .net "b", 0 0, L_0x11fccaf90;  alias, 1 drivers
v0x1400b5110_0 .net8 "o1", 0 0, L_0x11fccfee0;  1 drivers, strength-aware
v0x1400b51b0_0 .net8 "out", 0 0, RS_0x130025ed0;  alias, 3 drivers, strength-aware
S_0x1400b5280 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400b4900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130099248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd0390 .functor NMOS 1, L_0x130099248, RS_0x130025ed0, C4<0>, C4<0>;
L_0x11fcd0480 .functor NMOS 1, L_0x11fcd0390, RS_0x130025ed0, C4<0>, C4<0>;
L_0x130099290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd0630 .functor PMOS 1, L_0x130099290, RS_0x130025ed0, C4<0>, C4<0>;
L_0x1300992d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400bced0 .functor PMOS 1, L_0x1300992d8, RS_0x130025ed0, C4<0>, C4<0>;
v0x1400b54a0_0 .net/2s *"_ivl_0", 0 0, L_0x130099248;  1 drivers
v0x1400b5550_0 .net/2s *"_ivl_2", 0 0, L_0x130099290;  1 drivers
v0x1400b5600_0 .net/2s *"_ivl_4", 0 0, L_0x1300992d8;  1 drivers
v0x1400b56c0_0 .net8 "a", 0 0, RS_0x130025ed0;  alias, 3 drivers, strength-aware
v0x1400b5770_0 .net8 "b", 0 0, RS_0x130025ed0;  alias, 3 drivers, strength-aware
v0x1400b5880_0 .net8 "o1", 0 0, L_0x11fcd0390;  1 drivers, strength-aware
v0x1400b5910_0 .net8 "out", 0 0, RS_0x130026050;  alias, 3 drivers, strength-aware
S_0x1400b5c80 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x1400b4790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400bb7a0_0 .net8 "a", 0 0, RS_0x130025b40;  alias, 3 drivers, strength-aware
RS_0x130026410 .resolv tri, L_0x11fcce890, L_0x11fccea40, L_0x11fccead0;
v0x1400bb830_0 .net8 "and1_out", 0 0, RS_0x130026410;  3 drivers, strength-aware
RS_0x1300267d0 .resolv tri, L_0x11fccf110, L_0x11fccf2c0, L_0x11fccf330;
v0x1400bb8c0_0 .net8 "and2_out", 0 0, RS_0x1300267d0;  3 drivers, strength-aware
v0x1400bb950_0 .net "b", 0 0, L_0x11fccaf90;  alias, 1 drivers
RS_0x1300265f0 .resolv tri, L_0x11fccdda0, L_0x11fccde50, L_0x11fccdf40;
v0x1400bb9e0_0 .net8 "not_a", 0 0, RS_0x1300265f0;  3 drivers, strength-aware
RS_0x130026230 .resolv tri, L_0x11fcce100, L_0x11fcce1b0, L_0x11fcce2a0;
v0x1400bbb30_0 .net8 "not_b", 0 0, RS_0x130026230;  3 drivers, strength-aware
v0x1400bbc40_0 .net8 "out", 0 0, RS_0x130027040;  alias, 3 drivers, strength-aware
S_0x1400b5e90 .scope module, "and1" "And" 2 30, 2 3 0, S_0x1400b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400b6f50_0 .net8 "a", 0 0, RS_0x130025b40;  alias, 3 drivers, strength-aware
v0x1400b6ff0_0 .net8 "b", 0 0, RS_0x130026230;  alias, 3 drivers, strength-aware
RS_0x130026290 .resolv tri, L_0x1400bbbc0, L_0x11fcce5e0, L_0x11fcce6d0;
v0x1400b7090_0 .net8 "nand_out", 0 0, RS_0x130026290;  3 drivers, strength-aware
v0x1400b7140_0 .net8 "out", 0 0, RS_0x130026410;  alias, 3 drivers, strength-aware
S_0x1400b60c0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400b5e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130098b88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcce370 .functor NMOS 1, L_0x130098b88, RS_0x130026230, C4<0>, C4<0>;
L_0x1400bbbc0 .functor NMOS 1, L_0x11fcce370, RS_0x130025b40, C4<0>, C4<0>;
L_0x130098bd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcce5e0 .functor PMOS 1, L_0x130098bd0, RS_0x130025b40, C4<0>, C4<0>;
L_0x130098c18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcce6d0 .functor PMOS 1, L_0x130098c18, RS_0x130026230, C4<0>, C4<0>;
v0x1400b6300_0 .net/2s *"_ivl_0", 0 0, L_0x130098b88;  1 drivers
v0x1400b63c0_0 .net/2s *"_ivl_2", 0 0, L_0x130098bd0;  1 drivers
v0x1400b6470_0 .net/2s *"_ivl_4", 0 0, L_0x130098c18;  1 drivers
v0x1400b6530_0 .net8 "a", 0 0, RS_0x130025b40;  alias, 3 drivers, strength-aware
v0x1400b65c0_0 .net8 "b", 0 0, RS_0x130026230;  alias, 3 drivers, strength-aware
v0x1400b66a0_0 .net8 "o1", 0 0, L_0x11fcce370;  1 drivers, strength-aware
v0x1400b6740_0 .net8 "out", 0 0, RS_0x130026290;  alias, 3 drivers, strength-aware
S_0x1400b6810 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400b5e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130098c60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcce7a0 .functor NMOS 1, L_0x130098c60, RS_0x130026290, C4<0>, C4<0>;
L_0x11fcce890 .functor NMOS 1, L_0x11fcce7a0, RS_0x130026290, C4<0>, C4<0>;
L_0x130098ca8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccea40 .functor PMOS 1, L_0x130098ca8, RS_0x130026290, C4<0>, C4<0>;
L_0x130098cf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccead0 .functor PMOS 1, L_0x130098cf0, RS_0x130026290, C4<0>, C4<0>;
v0x1400b6a30_0 .net/2s *"_ivl_0", 0 0, L_0x130098c60;  1 drivers
v0x1400b6ae0_0 .net/2s *"_ivl_2", 0 0, L_0x130098ca8;  1 drivers
v0x1400b6b90_0 .net/2s *"_ivl_4", 0 0, L_0x130098cf0;  1 drivers
v0x1400b6c50_0 .net8 "a", 0 0, RS_0x130026290;  alias, 3 drivers, strength-aware
v0x1400b6d00_0 .net8 "b", 0 0, RS_0x130026290;  alias, 3 drivers, strength-aware
v0x1400b6e10_0 .net8 "o1", 0 0, L_0x11fcce7a0;  1 drivers, strength-aware
v0x1400b6ea0_0 .net8 "out", 0 0, RS_0x130026410;  alias, 3 drivers, strength-aware
S_0x1400b7210 .scope module, "and2" "And" 2 31, 2 3 0, S_0x1400b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400b82c0_0 .net8 "a", 0 0, RS_0x1300265f0;  alias, 3 drivers, strength-aware
v0x1400b8360_0 .net "b", 0 0, L_0x11fccaf90;  alias, 1 drivers
RS_0x130026650 .resolv tri, L_0x11fccecf0, L_0x11fcceee0, L_0x11fccef70;
v0x1400b83f0_0 .net8 "nand_out", 0 0, RS_0x130026650;  3 drivers, strength-aware
v0x1400b84a0_0 .net8 "out", 0 0, RS_0x1300267d0;  alias, 3 drivers, strength-aware
S_0x1400b7420 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400b7210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130098d38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fccec40 .functor NMOS 1, L_0x130098d38, L_0x11fccaf90, C4<0>, C4<0>;
L_0x11fccecf0 .functor NMOS 1, L_0x11fccec40, RS_0x1300265f0, C4<0>, C4<0>;
L_0x130098d80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcceee0 .functor PMOS 1, L_0x130098d80, RS_0x1300265f0, C4<0>, C4<0>;
L_0x130098dc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccef70 .functor PMOS 1, L_0x130098dc8, L_0x11fccaf90, C4<0>, C4<0>;
v0x1400b7650_0 .net/2s *"_ivl_0", 0 0, L_0x130098d38;  1 drivers
v0x1400b7710_0 .net/2s *"_ivl_2", 0 0, L_0x130098d80;  1 drivers
v0x1400b77c0_0 .net/2s *"_ivl_4", 0 0, L_0x130098dc8;  1 drivers
v0x1400b7880_0 .net8 "a", 0 0, RS_0x1300265f0;  alias, 3 drivers, strength-aware
v0x1400b7920_0 .net "b", 0 0, L_0x11fccaf90;  alias, 1 drivers
v0x1400b7a30_0 .net8 "o1", 0 0, L_0x11fccec40;  1 drivers, strength-aware
v0x1400b7ac0_0 .net8 "out", 0 0, RS_0x130026650;  alias, 3 drivers, strength-aware
S_0x1400b7b80 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400b7210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130098e10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fccf020 .functor NMOS 1, L_0x130098e10, RS_0x130026650, C4<0>, C4<0>;
L_0x11fccf110 .functor NMOS 1, L_0x11fccf020, RS_0x130026650, C4<0>, C4<0>;
L_0x130098e58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccf2c0 .functor PMOS 1, L_0x130098e58, RS_0x130026650, C4<0>, C4<0>;
L_0x130098ea0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccf330 .functor PMOS 1, L_0x130098ea0, RS_0x130026650, C4<0>, C4<0>;
v0x1400b7da0_0 .net/2s *"_ivl_0", 0 0, L_0x130098e10;  1 drivers
v0x1400b7e50_0 .net/2s *"_ivl_2", 0 0, L_0x130098e58;  1 drivers
v0x1400b7f00_0 .net/2s *"_ivl_4", 0 0, L_0x130098ea0;  1 drivers
v0x1400b7fc0_0 .net8 "a", 0 0, RS_0x130026650;  alias, 3 drivers, strength-aware
v0x1400b8070_0 .net8 "b", 0 0, RS_0x130026650;  alias, 3 drivers, strength-aware
v0x1400b8180_0 .net8 "o1", 0 0, L_0x11fccf020;  1 drivers, strength-aware
v0x1400b8210_0 .net8 "out", 0 0, RS_0x1300267d0;  alias, 3 drivers, strength-aware
S_0x1400b8570 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x1400b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400b8f50_0 .net8 "a", 0 0, RS_0x130025b40;  alias, 3 drivers, strength-aware
v0x1400b8fe0_0 .net8 "out", 0 0, RS_0x1300265f0;  alias, 3 drivers, strength-aware
S_0x1400b8760 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400b8570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300989d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fccdcb0 .functor NMOS 1, L_0x1300989d8, RS_0x130025b40, C4<0>, C4<0>;
L_0x11fccdda0 .functor NMOS 1, L_0x11fccdcb0, RS_0x130025b40, C4<0>, C4<0>;
L_0x130098a20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccde50 .functor PMOS 1, L_0x130098a20, RS_0x130025b40, C4<0>, C4<0>;
L_0x130098a68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccdf40 .functor PMOS 1, L_0x130098a68, RS_0x130025b40, C4<0>, C4<0>;
v0x1400b89a0_0 .net/2s *"_ivl_0", 0 0, L_0x1300989d8;  1 drivers
v0x1400b8a60_0 .net/2s *"_ivl_2", 0 0, L_0x130098a20;  1 drivers
v0x1400b8b10_0 .net/2s *"_ivl_4", 0 0, L_0x130098a68;  1 drivers
v0x1400b8bd0_0 .net8 "a", 0 0, RS_0x130025b40;  alias, 3 drivers, strength-aware
v0x1400b8d60_0 .net8 "b", 0 0, RS_0x130025b40;  alias, 3 drivers, strength-aware
v0x1400b8e30_0 .net8 "o1", 0 0, L_0x11fccdcb0;  1 drivers, strength-aware
v0x1400b8ec0_0 .net8 "out", 0 0, RS_0x1300265f0;  alias, 3 drivers, strength-aware
S_0x1400b9070 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x1400b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400b99f0_0 .net "a", 0 0, L_0x11fccaf90;  alias, 1 drivers
v0x1400b9a90_0 .net8 "out", 0 0, RS_0x130026230;  alias, 3 drivers, strength-aware
S_0x1400b9260 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400b9070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130098ab0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcce010 .functor NMOS 1, L_0x130098ab0, L_0x11fccaf90, C4<0>, C4<0>;
L_0x11fcce100 .functor NMOS 1, L_0x11fcce010, L_0x11fccaf90, C4<0>, C4<0>;
L_0x130098af8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcce1b0 .functor PMOS 1, L_0x130098af8, L_0x11fccaf90, C4<0>, C4<0>;
L_0x130098b40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcce2a0 .functor PMOS 1, L_0x130098b40, L_0x11fccaf90, C4<0>, C4<0>;
v0x1400b94a0_0 .net/2s *"_ivl_0", 0 0, L_0x130098ab0;  1 drivers
v0x1400b9560_0 .net/2s *"_ivl_2", 0 0, L_0x130098af8;  1 drivers
v0x1400b9610_0 .net/2s *"_ivl_4", 0 0, L_0x130098b40;  1 drivers
v0x1400b96d0_0 .net "a", 0 0, L_0x11fccaf90;  alias, 1 drivers
v0x1400b97e0_0 .net "b", 0 0, L_0x11fccaf90;  alias, 1 drivers
v0x1400b9870_0 .net8 "o1", 0 0, L_0x11fcce010;  1 drivers, strength-aware
v0x1400b9910_0 .net8 "out", 0 0, RS_0x130026230;  alias, 3 drivers, strength-aware
S_0x1400b9b30 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x1400b5c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400bb340_0 .net8 "a", 0 0, RS_0x130026410;  alias, 3 drivers, strength-aware
v0x1400bb460_0 .net8 "b", 0 0, RS_0x1300267d0;  alias, 3 drivers, strength-aware
RS_0x130026d40 .resolv tri, L_0x11fccf550, L_0x11fccf600, L_0x11fccf750;
v0x1400bb570_0 .net8 "nand_out1", 0 0, RS_0x130026d40;  3 drivers, strength-aware
RS_0x130026ec0 .resolv tri, L_0x11fccf8f0, L_0x11fccf9a0, L_0x11fccfaf0;
v0x1400bb600_0 .net8 "nand_out2", 0 0, RS_0x130026ec0;  3 drivers, strength-aware
v0x1400bb6d0_0 .net8 "out", 0 0, RS_0x130027040;  alias, 3 drivers, strength-aware
S_0x1400b9d80 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x1400b9b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130098ee8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fccf4a0 .functor NMOS 1, L_0x130098ee8, RS_0x130026410, C4<0>, C4<0>;
L_0x11fccf550 .functor NMOS 1, L_0x11fccf4a0, RS_0x130026410, C4<0>, C4<0>;
L_0x130098f30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccf600 .functor PMOS 1, L_0x130098f30, RS_0x130026410, C4<0>, C4<0>;
L_0x130098f78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccf750 .functor PMOS 1, L_0x130098f78, RS_0x130026410, C4<0>, C4<0>;
v0x1400b9fb0_0 .net/2s *"_ivl_0", 0 0, L_0x130098ee8;  1 drivers
v0x1400ba070_0 .net/2s *"_ivl_2", 0 0, L_0x130098f30;  1 drivers
v0x1400ba120_0 .net/2s *"_ivl_4", 0 0, L_0x130098f78;  1 drivers
v0x1400ba1e0_0 .net8 "a", 0 0, RS_0x130026410;  alias, 3 drivers, strength-aware
v0x1400ba2b0_0 .net8 "b", 0 0, RS_0x130026410;  alias, 3 drivers, strength-aware
v0x1400ba380_0 .net8 "o1", 0 0, L_0x11fccf4a0;  1 drivers, strength-aware
v0x1400ba410_0 .net8 "out", 0 0, RS_0x130026d40;  alias, 3 drivers, strength-aware
S_0x1400ba4d0 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x1400b9b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130098fc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fccf800 .functor NMOS 1, L_0x130098fc0, RS_0x1300267d0, C4<0>, C4<0>;
L_0x11fccf8f0 .functor NMOS 1, L_0x11fccf800, RS_0x1300267d0, C4<0>, C4<0>;
L_0x130099008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccf9a0 .functor PMOS 1, L_0x130099008, RS_0x1300267d0, C4<0>, C4<0>;
L_0x130099050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccfaf0 .functor PMOS 1, L_0x130099050, RS_0x1300267d0, C4<0>, C4<0>;
v0x1400ba6f0_0 .net/2s *"_ivl_0", 0 0, L_0x130098fc0;  1 drivers
v0x1400ba7a0_0 .net/2s *"_ivl_2", 0 0, L_0x130099008;  1 drivers
v0x1400ba850_0 .net/2s *"_ivl_4", 0 0, L_0x130099050;  1 drivers
v0x1400ba910_0 .net8 "a", 0 0, RS_0x1300267d0;  alias, 3 drivers, strength-aware
v0x1400ba9e0_0 .net8 "b", 0 0, RS_0x1300267d0;  alias, 3 drivers, strength-aware
v0x1400baab0_0 .net8 "o1", 0 0, L_0x11fccf800;  1 drivers, strength-aware
v0x1400bab40_0 .net8 "out", 0 0, RS_0x130026ec0;  alias, 3 drivers, strength-aware
S_0x1400bac00 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x1400b9b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130099098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fccfba0 .functor NMOS 1, L_0x130099098, RS_0x130026ec0, C4<0>, C4<0>;
L_0x11fccfc90 .functor NMOS 1, L_0x11fccfba0, RS_0x130026d40, C4<0>, C4<0>;
L_0x1300990e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccfd40 .functor PMOS 1, L_0x1300990e0, RS_0x130026d40, C4<0>, C4<0>;
L_0x130099128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fccfe10 .functor PMOS 1, L_0x130099128, RS_0x130026ec0, C4<0>, C4<0>;
v0x1400bae30_0 .net/2s *"_ivl_0", 0 0, L_0x130099098;  1 drivers
v0x1400baee0_0 .net/2s *"_ivl_2", 0 0, L_0x1300990e0;  1 drivers
v0x1400baf90_0 .net/2s *"_ivl_4", 0 0, L_0x130099128;  1 drivers
v0x1400bb050_0 .net8 "a", 0 0, RS_0x130026d40;  alias, 3 drivers, strength-aware
v0x1400bb100_0 .net8 "b", 0 0, RS_0x130026ec0;  alias, 3 drivers, strength-aware
v0x1400bb1d0_0 .net8 "o1", 0 0, L_0x11fccfba0;  1 drivers, strength-aware
v0x1400bb260_0 .net8 "out", 0 0, RS_0x130027040;  alias, 3 drivers, strength-aware
S_0x1400bc010 .scope module, "or_gate" "Or" 6 7, 2 9 0, S_0x1400acb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400bd7c0_0 .net8 "a", 0 0, RS_0x130024b50;  alias, 3 drivers, strength-aware
v0x1400bd860_0 .net8 "b", 0 0, RS_0x130026050;  alias, 3 drivers, strength-aware
RS_0x1300273a0 .resolv tri, L_0x11fcd08f0, L_0x11fcd09a0, L_0x11fcd0af0;
v0x1400bd900_0 .net8 "nand_out1", 0 0, RS_0x1300273a0;  3 drivers, strength-aware
RS_0x130027520 .resolv tri, L_0x11fcd0c90, L_0x11fcd0d40, L_0x11fcd0e90;
v0x1400bd9d0_0 .net8 "nand_out2", 0 0, RS_0x130027520;  3 drivers, strength-aware
v0x1400bdaa0_0 .net8 "out", 0 0, RS_0x1300276a0;  alias, 3 drivers, strength-aware
S_0x1400bc1d0 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x1400bc010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130099320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd0800 .functor NMOS 1, L_0x130099320, RS_0x130024b50, C4<0>, C4<0>;
L_0x11fcd08f0 .functor NMOS 1, L_0x11fcd0800, RS_0x130024b50, C4<0>, C4<0>;
L_0x130099368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd09a0 .functor PMOS 1, L_0x130099368, RS_0x130024b50, C4<0>, C4<0>;
L_0x1300993b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd0af0 .functor PMOS 1, L_0x1300993b0, RS_0x130024b50, C4<0>, C4<0>;
v0x1400bc400_0 .net/2s *"_ivl_0", 0 0, L_0x130099320;  1 drivers
v0x1400bc4b0_0 .net/2s *"_ivl_2", 0 0, L_0x130099368;  1 drivers
v0x1400bc560_0 .net/2s *"_ivl_4", 0 0, L_0x1300993b0;  1 drivers
v0x1400bc620_0 .net8 "a", 0 0, RS_0x130024b50;  alias, 3 drivers, strength-aware
v0x1400bc6b0_0 .net8 "b", 0 0, RS_0x130024b50;  alias, 3 drivers, strength-aware
v0x1400bc800_0 .net8 "o1", 0 0, L_0x11fcd0800;  1 drivers, strength-aware
v0x1400bc890_0 .net8 "out", 0 0, RS_0x1300273a0;  alias, 3 drivers, strength-aware
S_0x1400bc970 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x1400bc010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300993f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd0ba0 .functor NMOS 1, L_0x1300993f8, RS_0x130026050, C4<0>, C4<0>;
L_0x11fcd0c90 .functor NMOS 1, L_0x11fcd0ba0, RS_0x130026050, C4<0>, C4<0>;
L_0x130099440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd0d40 .functor PMOS 1, L_0x130099440, RS_0x130026050, C4<0>, C4<0>;
L_0x130099488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd0e90 .functor PMOS 1, L_0x130099488, RS_0x130026050, C4<0>, C4<0>;
v0x1400bcb80_0 .net/2s *"_ivl_0", 0 0, L_0x1300993f8;  1 drivers
v0x1400bcc10_0 .net/2s *"_ivl_2", 0 0, L_0x130099440;  1 drivers
v0x1400bccb0_0 .net/2s *"_ivl_4", 0 0, L_0x130099488;  1 drivers
v0x1400bcd70_0 .net8 "a", 0 0, RS_0x130026050;  alias, 3 drivers, strength-aware
v0x1400bce00_0 .net8 "b", 0 0, RS_0x130026050;  alias, 3 drivers, strength-aware
v0x1400bcf50_0 .net8 "o1", 0 0, L_0x11fcd0ba0;  1 drivers, strength-aware
v0x1400bcfe0_0 .net8 "out", 0 0, RS_0x130027520;  alias, 3 drivers, strength-aware
S_0x1400bd0c0 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x1400bc010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300994d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd0f40 .functor NMOS 1, L_0x1300994d0, RS_0x130027520, C4<0>, C4<0>;
L_0x11fcd1030 .functor NMOS 1, L_0x11fcd0f40, RS_0x1300273a0, C4<0>, C4<0>;
L_0x130099518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd10e0 .functor PMOS 1, L_0x130099518, RS_0x1300273a0, C4<0>, C4<0>;
L_0x130099560 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd1210 .functor PMOS 1, L_0x130099560, RS_0x130027520, C4<0>, C4<0>;
v0x1400bd2d0_0 .net/2s *"_ivl_0", 0 0, L_0x1300994d0;  1 drivers
v0x1400bd360_0 .net/2s *"_ivl_2", 0 0, L_0x130099518;  1 drivers
v0x1400bd410_0 .net/2s *"_ivl_4", 0 0, L_0x130099560;  1 drivers
v0x1400bd4d0_0 .net8 "a", 0 0, RS_0x1300273a0;  alias, 3 drivers, strength-aware
v0x1400bd580_0 .net8 "b", 0 0, RS_0x130027520;  alias, 3 drivers, strength-aware
v0x1400bd650_0 .net8 "o1", 0 0, L_0x11fcd0f40;  1 drivers, strength-aware
v0x1400bd6e0_0 .net8 "out", 0 0, RS_0x1300276a0;  alias, 3 drivers, strength-aware
S_0x1400be120 .scope module, "fa13" "FullAdder" 5 28, 6 3 0, S_0x140067080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x1400cf160_0 .net "a", 0 0, L_0x11fcd7840;  1 drivers
v0x1400cf1f0_0 .net "b", 0 0, L_0x11fcd1400;  1 drivers
RS_0x130027b80 .resolv tri, L_0x11fcd3eb0, L_0x11fcd4060, L_0x1400cdd70;
v0x1400cf280_0 .net8 "carry1", 0 0, RS_0x130027b80;  3 drivers, strength-aware
RS_0x130029080 .resolv tri, L_0x11fcd6a00, L_0x11fcd6bb0, L_0x1400ce4c0;
v0x1400cf310_0 .net8 "carry2", 0 0, RS_0x130029080;  3 drivers, strength-aware
v0x1400cf3a0_0 .net "cin", 0 0, L_0x11fcd7a20;  1 drivers
v0x1400cf470_0 .net8 "cout", 0 0, RS_0x13002a6d0;  3 drivers, strength-aware
v0x1400cf540_0 .net8 "sum", 0 0, RS_0x13002a070;  3 drivers, strength-aware
RS_0x130028b70 .resolv tri, L_0x11fcd34a0, L_0x11fcd3550, L_0x11fcd3620;
v0x1400cf650_0 .net8 "sum1", 0 0, RS_0x130028b70;  3 drivers, strength-aware
S_0x1400be360 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x1400be120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1400c5940_0 .net "a", 0 0, L_0x11fcd7840;  alias, 1 drivers
v0x1400c5ad0_0 .net "b", 0 0, L_0x11fcd1400;  alias, 1 drivers
v0x1400c5c60_0 .net8 "carry", 0 0, RS_0x130027b80;  alias, 3 drivers, strength-aware
v0x1400c5cf0_0 .net8 "sum", 0 0, RS_0x130028b70;  alias, 3 drivers, strength-aware
S_0x1400be580 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x1400be360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400bf640_0 .net "a", 0 0, L_0x11fcd7840;  alias, 1 drivers
v0x1400bf6e0_0 .net "b", 0 0, L_0x11fcd1400;  alias, 1 drivers
RS_0x130027a00 .resolv tri, L_0x1400c5ba0, L_0x1400c59d0, L_0x11fcd3d30;
v0x1400bf790_0 .net8 "nand_out", 0 0, RS_0x130027a00;  3 drivers, strength-aware
v0x1400bf840_0 .net8 "out", 0 0, RS_0x130027b80;  alias, 3 drivers, strength-aware
S_0x1400be7b0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400be580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130099d40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1400ca2b0 .functor NMOS 1, L_0x130099d40, L_0x11fcd1400, C4<0>, C4<0>;
L_0x1400c5ba0 .functor NMOS 1, L_0x1400ca2b0, L_0x11fcd7840, C4<0>, C4<0>;
L_0x130099d88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400c59d0 .functor PMOS 1, L_0x130099d88, L_0x11fcd7840, C4<0>, C4<0>;
L_0x130099dd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd3d30 .functor PMOS 1, L_0x130099dd0, L_0x11fcd1400, C4<0>, C4<0>;
v0x1400be9e0_0 .net/2s *"_ivl_0", 0 0, L_0x130099d40;  1 drivers
v0x1400beaa0_0 .net/2s *"_ivl_2", 0 0, L_0x130099d88;  1 drivers
v0x1400beb50_0 .net/2s *"_ivl_4", 0 0, L_0x130099dd0;  1 drivers
v0x1400bec10_0 .net "a", 0 0, L_0x11fcd7840;  alias, 1 drivers
v0x1400becb0_0 .net "b", 0 0, L_0x11fcd1400;  alias, 1 drivers
v0x1400bed90_0 .net8 "o1", 0 0, L_0x1400ca2b0;  1 drivers, strength-aware
v0x1400bee30_0 .net8 "out", 0 0, RS_0x130027a00;  alias, 3 drivers, strength-aware
S_0x1400bef00 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400be580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130099e18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd3de0 .functor NMOS 1, L_0x130099e18, RS_0x130027a00, C4<0>, C4<0>;
L_0x11fcd3eb0 .functor NMOS 1, L_0x11fcd3de0, RS_0x130027a00, C4<0>, C4<0>;
L_0x130099e60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd4060 .functor PMOS 1, L_0x130099e60, RS_0x130027a00, C4<0>, C4<0>;
L_0x130099ea8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400cdd70 .functor PMOS 1, L_0x130099ea8, RS_0x130027a00, C4<0>, C4<0>;
v0x1400bf120_0 .net/2s *"_ivl_0", 0 0, L_0x130099e18;  1 drivers
v0x1400bf1d0_0 .net/2s *"_ivl_2", 0 0, L_0x130099e60;  1 drivers
v0x1400bf280_0 .net/2s *"_ivl_4", 0 0, L_0x130099ea8;  1 drivers
v0x1400bf340_0 .net8 "a", 0 0, RS_0x130027a00;  alias, 3 drivers, strength-aware
v0x1400bf3f0_0 .net8 "b", 0 0, RS_0x130027a00;  alias, 3 drivers, strength-aware
v0x1400bf500_0 .net8 "o1", 0 0, L_0x11fcd3de0;  1 drivers, strength-aware
v0x1400bf590_0 .net8 "out", 0 0, RS_0x130027b80;  alias, 3 drivers, strength-aware
S_0x1400bf910 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x1400be360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400c5410_0 .net "a", 0 0, L_0x11fcd7840;  alias, 1 drivers
RS_0x130027f40 .resolv tri, L_0x11fcd20a0, L_0x11fcd2250, L_0x11fcd22e0;
v0x1400c54a0_0 .net8 "and1_out", 0 0, RS_0x130027f40;  3 drivers, strength-aware
RS_0x130028300 .resolv tri, L_0x11fcd2920, L_0x11fcd2ad0, L_0x11fcd2b40;
v0x1400c5530_0 .net8 "and2_out", 0 0, RS_0x130028300;  3 drivers, strength-aware
v0x1400c55c0_0 .net "b", 0 0, L_0x11fcd1400;  alias, 1 drivers
RS_0x130028120 .resolv tri, L_0x11fcd15b0, L_0x11fcd1660, L_0x11fcd1750;
v0x1400c5650_0 .net8 "not_a", 0 0, RS_0x130028120;  3 drivers, strength-aware
RS_0x130027d60 .resolv tri, L_0x11fcd1910, L_0x11fcd19c0, L_0x11fcd1ab0;
v0x1400c57a0_0 .net8 "not_b", 0 0, RS_0x130027d60;  3 drivers, strength-aware
v0x1400c58b0_0 .net8 "out", 0 0, RS_0x130028b70;  alias, 3 drivers, strength-aware
S_0x1400bfb20 .scope module, "and1" "And" 2 30, 2 3 0, S_0x1400bf910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400c0c00_0 .net "a", 0 0, L_0x11fcd7840;  alias, 1 drivers
v0x1400c0ca0_0 .net8 "b", 0 0, RS_0x130027d60;  alias, 3 drivers, strength-aware
RS_0x130027dc0 .resolv tri, L_0x1400c5830, L_0x11fcd1df0, L_0x11fcd1ee0;
v0x1400c0d40_0 .net8 "nand_out", 0 0, RS_0x130027dc0;  3 drivers, strength-aware
v0x1400c0df0_0 .net8 "out", 0 0, RS_0x130027f40;  alias, 3 drivers, strength-aware
S_0x1400bfd50 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400bfb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130099758 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd1b80 .functor NMOS 1, L_0x130099758, RS_0x130027d60, C4<0>, C4<0>;
L_0x1400c5830 .functor NMOS 1, L_0x11fcd1b80, L_0x11fcd7840, C4<0>, C4<0>;
L_0x1300997a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd1df0 .functor PMOS 1, L_0x1300997a0, L_0x11fcd7840, C4<0>, C4<0>;
L_0x1300997e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd1ee0 .functor PMOS 1, L_0x1300997e8, RS_0x130027d60, C4<0>, C4<0>;
v0x1400bff90_0 .net/2s *"_ivl_0", 0 0, L_0x130099758;  1 drivers
v0x1400c0050_0 .net/2s *"_ivl_2", 0 0, L_0x1300997a0;  1 drivers
v0x1400c0100_0 .net/2s *"_ivl_4", 0 0, L_0x1300997e8;  1 drivers
v0x1400c01c0_0 .net "a", 0 0, L_0x11fcd7840;  alias, 1 drivers
v0x1400c0290_0 .net8 "b", 0 0, RS_0x130027d60;  alias, 3 drivers, strength-aware
v0x1400c0360_0 .net8 "o1", 0 0, L_0x11fcd1b80;  1 drivers, strength-aware
v0x1400c03f0_0 .net8 "out", 0 0, RS_0x130027dc0;  alias, 3 drivers, strength-aware
S_0x1400c04c0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400bfb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130099830 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd1fb0 .functor NMOS 1, L_0x130099830, RS_0x130027dc0, C4<0>, C4<0>;
L_0x11fcd20a0 .functor NMOS 1, L_0x11fcd1fb0, RS_0x130027dc0, C4<0>, C4<0>;
L_0x130099878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd2250 .functor PMOS 1, L_0x130099878, RS_0x130027dc0, C4<0>, C4<0>;
L_0x1300998c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd22e0 .functor PMOS 1, L_0x1300998c0, RS_0x130027dc0, C4<0>, C4<0>;
v0x1400c06e0_0 .net/2s *"_ivl_0", 0 0, L_0x130099830;  1 drivers
v0x1400c0790_0 .net/2s *"_ivl_2", 0 0, L_0x130099878;  1 drivers
v0x1400c0840_0 .net/2s *"_ivl_4", 0 0, L_0x1300998c0;  1 drivers
v0x1400c0900_0 .net8 "a", 0 0, RS_0x130027dc0;  alias, 3 drivers, strength-aware
v0x1400c09b0_0 .net8 "b", 0 0, RS_0x130027dc0;  alias, 3 drivers, strength-aware
v0x1400c0ac0_0 .net8 "o1", 0 0, L_0x11fcd1fb0;  1 drivers, strength-aware
v0x1400c0b50_0 .net8 "out", 0 0, RS_0x130027f40;  alias, 3 drivers, strength-aware
S_0x1400c0ec0 .scope module, "and2" "And" 2 31, 2 3 0, S_0x1400bf910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400c1f70_0 .net8 "a", 0 0, RS_0x130028120;  alias, 3 drivers, strength-aware
v0x1400c2010_0 .net "b", 0 0, L_0x11fcd1400;  alias, 1 drivers
RS_0x130028180 .resolv tri, L_0x11fcd2500, L_0x11fcd26f0, L_0x11fcd2780;
v0x1400c20a0_0 .net8 "nand_out", 0 0, RS_0x130028180;  3 drivers, strength-aware
v0x1400c2150_0 .net8 "out", 0 0, RS_0x130028300;  alias, 3 drivers, strength-aware
S_0x1400c10d0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400c0ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130099908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd2450 .functor NMOS 1, L_0x130099908, L_0x11fcd1400, C4<0>, C4<0>;
L_0x11fcd2500 .functor NMOS 1, L_0x11fcd2450, RS_0x130028120, C4<0>, C4<0>;
L_0x130099950 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd26f0 .functor PMOS 1, L_0x130099950, RS_0x130028120, C4<0>, C4<0>;
L_0x130099998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd2780 .functor PMOS 1, L_0x130099998, L_0x11fcd1400, C4<0>, C4<0>;
v0x1400c1300_0 .net/2s *"_ivl_0", 0 0, L_0x130099908;  1 drivers
v0x1400c13c0_0 .net/2s *"_ivl_2", 0 0, L_0x130099950;  1 drivers
v0x1400c1470_0 .net/2s *"_ivl_4", 0 0, L_0x130099998;  1 drivers
v0x1400c1530_0 .net8 "a", 0 0, RS_0x130028120;  alias, 3 drivers, strength-aware
v0x1400c15d0_0 .net "b", 0 0, L_0x11fcd1400;  alias, 1 drivers
v0x1400c16e0_0 .net8 "o1", 0 0, L_0x11fcd2450;  1 drivers, strength-aware
v0x1400c1770_0 .net8 "out", 0 0, RS_0x130028180;  alias, 3 drivers, strength-aware
S_0x1400c1830 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400c0ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300999e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd2830 .functor NMOS 1, L_0x1300999e0, RS_0x130028180, C4<0>, C4<0>;
L_0x11fcd2920 .functor NMOS 1, L_0x11fcd2830, RS_0x130028180, C4<0>, C4<0>;
L_0x130099a28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd2ad0 .functor PMOS 1, L_0x130099a28, RS_0x130028180, C4<0>, C4<0>;
L_0x130099a70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd2b40 .functor PMOS 1, L_0x130099a70, RS_0x130028180, C4<0>, C4<0>;
v0x1400c1a50_0 .net/2s *"_ivl_0", 0 0, L_0x1300999e0;  1 drivers
v0x1400c1b00_0 .net/2s *"_ivl_2", 0 0, L_0x130099a28;  1 drivers
v0x1400c1bb0_0 .net/2s *"_ivl_4", 0 0, L_0x130099a70;  1 drivers
v0x1400c1c70_0 .net8 "a", 0 0, RS_0x130028180;  alias, 3 drivers, strength-aware
v0x1400c1d20_0 .net8 "b", 0 0, RS_0x130028180;  alias, 3 drivers, strength-aware
v0x1400c1e30_0 .net8 "o1", 0 0, L_0x11fcd2830;  1 drivers, strength-aware
v0x1400c1ec0_0 .net8 "out", 0 0, RS_0x130028300;  alias, 3 drivers, strength-aware
S_0x1400c2220 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x1400bf910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400c2ba0_0 .net "a", 0 0, L_0x11fcd7840;  alias, 1 drivers
v0x1400c2c40_0 .net8 "out", 0 0, RS_0x130028120;  alias, 3 drivers, strength-aware
S_0x1400c2410 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400c2220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300995a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fccb030 .functor NMOS 1, L_0x1300995a8, L_0x11fcd7840, C4<0>, C4<0>;
L_0x11fcd15b0 .functor NMOS 1, L_0x11fccb030, L_0x11fcd7840, C4<0>, C4<0>;
L_0x1300995f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd1660 .functor PMOS 1, L_0x1300995f0, L_0x11fcd7840, C4<0>, C4<0>;
L_0x130099638 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd1750 .functor PMOS 1, L_0x130099638, L_0x11fcd7840, C4<0>, C4<0>;
v0x1400c2650_0 .net/2s *"_ivl_0", 0 0, L_0x1300995a8;  1 drivers
v0x1400c2710_0 .net/2s *"_ivl_2", 0 0, L_0x1300995f0;  1 drivers
v0x1400c27c0_0 .net/2s *"_ivl_4", 0 0, L_0x130099638;  1 drivers
v0x1400c2880_0 .net "a", 0 0, L_0x11fcd7840;  alias, 1 drivers
v0x1400c2990_0 .net "b", 0 0, L_0x11fcd7840;  alias, 1 drivers
v0x1400c2a20_0 .net8 "o1", 0 0, L_0x11fccb030;  1 drivers, strength-aware
v0x1400c2ac0_0 .net8 "out", 0 0, RS_0x130028120;  alias, 3 drivers, strength-aware
S_0x1400c2ce0 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x1400bf910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400c3660_0 .net "a", 0 0, L_0x11fcd1400;  alias, 1 drivers
v0x1400c3700_0 .net8 "out", 0 0, RS_0x130027d60;  alias, 3 drivers, strength-aware
S_0x1400c2ed0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400c2ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130099680 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd1820 .functor NMOS 1, L_0x130099680, L_0x11fcd1400, C4<0>, C4<0>;
L_0x11fcd1910 .functor NMOS 1, L_0x11fcd1820, L_0x11fcd1400, C4<0>, C4<0>;
L_0x1300996c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd19c0 .functor PMOS 1, L_0x1300996c8, L_0x11fcd1400, C4<0>, C4<0>;
L_0x130099710 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd1ab0 .functor PMOS 1, L_0x130099710, L_0x11fcd1400, C4<0>, C4<0>;
v0x1400c3110_0 .net/2s *"_ivl_0", 0 0, L_0x130099680;  1 drivers
v0x1400c31d0_0 .net/2s *"_ivl_2", 0 0, L_0x1300996c8;  1 drivers
v0x1400c3280_0 .net/2s *"_ivl_4", 0 0, L_0x130099710;  1 drivers
v0x1400c3340_0 .net "a", 0 0, L_0x11fcd1400;  alias, 1 drivers
v0x1400c3450_0 .net "b", 0 0, L_0x11fcd1400;  alias, 1 drivers
v0x1400c34e0_0 .net8 "o1", 0 0, L_0x11fcd1820;  1 drivers, strength-aware
v0x1400c3580_0 .net8 "out", 0 0, RS_0x130027d60;  alias, 3 drivers, strength-aware
S_0x1400c37a0 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x1400bf910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400c4fb0_0 .net8 "a", 0 0, RS_0x130027f40;  alias, 3 drivers, strength-aware
v0x1400c50d0_0 .net8 "b", 0 0, RS_0x130028300;  alias, 3 drivers, strength-aware
RS_0x130028870 .resolv tri, L_0x11fcd2d60, L_0x11fcd2e10, L_0x11fcd2f60;
v0x1400c51e0_0 .net8 "nand_out1", 0 0, RS_0x130028870;  3 drivers, strength-aware
RS_0x1300289f0 .resolv tri, L_0x11fcd3100, L_0x11fcd31b0, L_0x11fcd3300;
v0x1400c5270_0 .net8 "nand_out2", 0 0, RS_0x1300289f0;  3 drivers, strength-aware
v0x1400c5340_0 .net8 "out", 0 0, RS_0x130028b70;  alias, 3 drivers, strength-aware
S_0x1400c39f0 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x1400c37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130099ab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd2cb0 .functor NMOS 1, L_0x130099ab8, RS_0x130027f40, C4<0>, C4<0>;
L_0x11fcd2d60 .functor NMOS 1, L_0x11fcd2cb0, RS_0x130027f40, C4<0>, C4<0>;
L_0x130099b00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd2e10 .functor PMOS 1, L_0x130099b00, RS_0x130027f40, C4<0>, C4<0>;
L_0x130099b48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd2f60 .functor PMOS 1, L_0x130099b48, RS_0x130027f40, C4<0>, C4<0>;
v0x1400c3c20_0 .net/2s *"_ivl_0", 0 0, L_0x130099ab8;  1 drivers
v0x1400c3ce0_0 .net/2s *"_ivl_2", 0 0, L_0x130099b00;  1 drivers
v0x1400c3d90_0 .net/2s *"_ivl_4", 0 0, L_0x130099b48;  1 drivers
v0x1400c3e50_0 .net8 "a", 0 0, RS_0x130027f40;  alias, 3 drivers, strength-aware
v0x1400c3f20_0 .net8 "b", 0 0, RS_0x130027f40;  alias, 3 drivers, strength-aware
v0x1400c3ff0_0 .net8 "o1", 0 0, L_0x11fcd2cb0;  1 drivers, strength-aware
v0x1400c4080_0 .net8 "out", 0 0, RS_0x130028870;  alias, 3 drivers, strength-aware
S_0x1400c4140 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x1400c37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130099b90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd3010 .functor NMOS 1, L_0x130099b90, RS_0x130028300, C4<0>, C4<0>;
L_0x11fcd3100 .functor NMOS 1, L_0x11fcd3010, RS_0x130028300, C4<0>, C4<0>;
L_0x130099bd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd31b0 .functor PMOS 1, L_0x130099bd8, RS_0x130028300, C4<0>, C4<0>;
L_0x130099c20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd3300 .functor PMOS 1, L_0x130099c20, RS_0x130028300, C4<0>, C4<0>;
v0x1400c4360_0 .net/2s *"_ivl_0", 0 0, L_0x130099b90;  1 drivers
v0x1400c4410_0 .net/2s *"_ivl_2", 0 0, L_0x130099bd8;  1 drivers
v0x1400c44c0_0 .net/2s *"_ivl_4", 0 0, L_0x130099c20;  1 drivers
v0x1400c4580_0 .net8 "a", 0 0, RS_0x130028300;  alias, 3 drivers, strength-aware
v0x1400c4650_0 .net8 "b", 0 0, RS_0x130028300;  alias, 3 drivers, strength-aware
v0x1400c4720_0 .net8 "o1", 0 0, L_0x11fcd3010;  1 drivers, strength-aware
v0x1400c47b0_0 .net8 "out", 0 0, RS_0x1300289f0;  alias, 3 drivers, strength-aware
S_0x1400c4870 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x1400c37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130099c68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd33b0 .functor NMOS 1, L_0x130099c68, RS_0x1300289f0, C4<0>, C4<0>;
L_0x11fcd34a0 .functor NMOS 1, L_0x11fcd33b0, RS_0x130028870, C4<0>, C4<0>;
L_0x130099cb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd3550 .functor PMOS 1, L_0x130099cb0, RS_0x130028870, C4<0>, C4<0>;
L_0x130099cf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd3620 .functor PMOS 1, L_0x130099cf8, RS_0x1300289f0, C4<0>, C4<0>;
v0x1400c4aa0_0 .net/2s *"_ivl_0", 0 0, L_0x130099c68;  1 drivers
v0x1400c4b50_0 .net/2s *"_ivl_2", 0 0, L_0x130099cb0;  1 drivers
v0x1400c4c00_0 .net/2s *"_ivl_4", 0 0, L_0x130099cf8;  1 drivers
v0x1400c4cc0_0 .net8 "a", 0 0, RS_0x130028870;  alias, 3 drivers, strength-aware
v0x1400c4d70_0 .net8 "b", 0 0, RS_0x1300289f0;  alias, 3 drivers, strength-aware
v0x1400c4e40_0 .net8 "o1", 0 0, L_0x11fcd33b0;  1 drivers, strength-aware
v0x1400c4ed0_0 .net8 "out", 0 0, RS_0x130028b70;  alias, 3 drivers, strength-aware
S_0x1400c5d80 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x1400be120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1400cd2c0_0 .net8 "a", 0 0, RS_0x130028b70;  alias, 3 drivers, strength-aware
v0x1400cd350_0 .net "b", 0 0, L_0x11fcd7a20;  alias, 1 drivers
v0x1400cd4e0_0 .net8 "carry", 0 0, RS_0x130029080;  alias, 3 drivers, strength-aware
v0x1400cd570_0 .net8 "sum", 0 0, RS_0x13002a070;  alias, 3 drivers, strength-aware
S_0x1400c5ef0 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x1400c5d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400c6fb0_0 .net8 "a", 0 0, RS_0x130028b70;  alias, 3 drivers, strength-aware
v0x1400c7050_0 .net "b", 0 0, L_0x11fcd7a20;  alias, 1 drivers
RS_0x130028f00 .resolv tri, L_0x1400cd420, L_0x11fcd6790, L_0x11fcd6840;
v0x1400c70f0_0 .net8 "nand_out", 0 0, RS_0x130028f00;  3 drivers, strength-aware
v0x1400c71a0_0 .net8 "out", 0 0, RS_0x130029080;  alias, 3 drivers, strength-aware
S_0x1400c6100 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400c5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009a688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd6460 .functor NMOS 1, L_0x13009a688, L_0x11fcd7a20, C4<0>, C4<0>;
L_0x1400cd420 .functor NMOS 1, L_0x11fcd6460, RS_0x130028b70, C4<0>, C4<0>;
L_0x13009a6d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd6790 .functor PMOS 1, L_0x13009a6d0, RS_0x130028b70, C4<0>, C4<0>;
L_0x13009a718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd6840 .functor PMOS 1, L_0x13009a718, L_0x11fcd7a20, C4<0>, C4<0>;
v0x1400c6330_0 .net/2s *"_ivl_0", 0 0, L_0x13009a688;  1 drivers
v0x1400c63e0_0 .net/2s *"_ivl_2", 0 0, L_0x13009a6d0;  1 drivers
v0x1400c6490_0 .net/2s *"_ivl_4", 0 0, L_0x13009a718;  1 drivers
v0x1400c6550_0 .net8 "a", 0 0, RS_0x130028b70;  alias, 3 drivers, strength-aware
v0x1400c6660_0 .net "b", 0 0, L_0x11fcd7a20;  alias, 1 drivers
v0x1400c6700_0 .net8 "o1", 0 0, L_0x11fcd6460;  1 drivers, strength-aware
v0x1400c67a0_0 .net8 "out", 0 0, RS_0x130028f00;  alias, 3 drivers, strength-aware
S_0x1400c6870 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400c5ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009a760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd6910 .functor NMOS 1, L_0x13009a760, RS_0x130028f00, C4<0>, C4<0>;
L_0x11fcd6a00 .functor NMOS 1, L_0x11fcd6910, RS_0x130028f00, C4<0>, C4<0>;
L_0x13009a7a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd6bb0 .functor PMOS 1, L_0x13009a7a8, RS_0x130028f00, C4<0>, C4<0>;
L_0x13009a7f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400ce4c0 .functor PMOS 1, L_0x13009a7f0, RS_0x130028f00, C4<0>, C4<0>;
v0x1400c6a90_0 .net/2s *"_ivl_0", 0 0, L_0x13009a760;  1 drivers
v0x1400c6b40_0 .net/2s *"_ivl_2", 0 0, L_0x13009a7a8;  1 drivers
v0x1400c6bf0_0 .net/2s *"_ivl_4", 0 0, L_0x13009a7f0;  1 drivers
v0x1400c6cb0_0 .net8 "a", 0 0, RS_0x130028f00;  alias, 3 drivers, strength-aware
v0x1400c6d60_0 .net8 "b", 0 0, RS_0x130028f00;  alias, 3 drivers, strength-aware
v0x1400c6e70_0 .net8 "o1", 0 0, L_0x11fcd6910;  1 drivers, strength-aware
v0x1400c6f00_0 .net8 "out", 0 0, RS_0x130029080;  alias, 3 drivers, strength-aware
S_0x1400c7270 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x1400c5d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400ccd90_0 .net8 "a", 0 0, RS_0x130028b70;  alias, 3 drivers, strength-aware
RS_0x130029440 .resolv tri, L_0x11fcd4e10, L_0x11fcd4fc0, L_0x11fcd5050;
v0x1400cce20_0 .net8 "and1_out", 0 0, RS_0x130029440;  3 drivers, strength-aware
RS_0x130029800 .resolv tri, L_0x11fcd5690, L_0x11fcd5840, L_0x11fcd58b0;
v0x1400cceb0_0 .net8 "and2_out", 0 0, RS_0x130029800;  3 drivers, strength-aware
v0x1400ccf40_0 .net "b", 0 0, L_0x11fcd7a20;  alias, 1 drivers
RS_0x130029620 .resolv tri, L_0x11fcd4320, L_0x11fcd43d0, L_0x11fcd44c0;
v0x1400ccfd0_0 .net8 "not_a", 0 0, RS_0x130029620;  3 drivers, strength-aware
RS_0x130029260 .resolv tri, L_0x11fcd4680, L_0x11fcd4730, L_0x11fcd4820;
v0x1400cd120_0 .net8 "not_b", 0 0, RS_0x130029260;  3 drivers, strength-aware
v0x1400cd230_0 .net8 "out", 0 0, RS_0x13002a070;  alias, 3 drivers, strength-aware
S_0x1400c7480 .scope module, "and1" "And" 2 30, 2 3 0, S_0x1400c7270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400c8540_0 .net8 "a", 0 0, RS_0x130028b70;  alias, 3 drivers, strength-aware
v0x1400c85e0_0 .net8 "b", 0 0, RS_0x130029260;  alias, 3 drivers, strength-aware
RS_0x1300292c0 .resolv tri, L_0x1400cd1b0, L_0x11fcd4b60, L_0x11fcd4c50;
v0x1400c8680_0 .net8 "nand_out", 0 0, RS_0x1300292c0;  3 drivers, strength-aware
v0x1400c8730_0 .net8 "out", 0 0, RS_0x130029440;  alias, 3 drivers, strength-aware
S_0x1400c76b0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400c7480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009a0a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd48f0 .functor NMOS 1, L_0x13009a0a0, RS_0x130029260, C4<0>, C4<0>;
L_0x1400cd1b0 .functor NMOS 1, L_0x11fcd48f0, RS_0x130028b70, C4<0>, C4<0>;
L_0x13009a0e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd4b60 .functor PMOS 1, L_0x13009a0e8, RS_0x130028b70, C4<0>, C4<0>;
L_0x13009a130 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd4c50 .functor PMOS 1, L_0x13009a130, RS_0x130029260, C4<0>, C4<0>;
v0x1400c78f0_0 .net/2s *"_ivl_0", 0 0, L_0x13009a0a0;  1 drivers
v0x1400c79b0_0 .net/2s *"_ivl_2", 0 0, L_0x13009a0e8;  1 drivers
v0x1400c7a60_0 .net/2s *"_ivl_4", 0 0, L_0x13009a130;  1 drivers
v0x1400c7b20_0 .net8 "a", 0 0, RS_0x130028b70;  alias, 3 drivers, strength-aware
v0x1400c7bb0_0 .net8 "b", 0 0, RS_0x130029260;  alias, 3 drivers, strength-aware
v0x1400c7c90_0 .net8 "o1", 0 0, L_0x11fcd48f0;  1 drivers, strength-aware
v0x1400c7d30_0 .net8 "out", 0 0, RS_0x1300292c0;  alias, 3 drivers, strength-aware
S_0x1400c7e00 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400c7480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009a178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd4d20 .functor NMOS 1, L_0x13009a178, RS_0x1300292c0, C4<0>, C4<0>;
L_0x11fcd4e10 .functor NMOS 1, L_0x11fcd4d20, RS_0x1300292c0, C4<0>, C4<0>;
L_0x13009a1c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd4fc0 .functor PMOS 1, L_0x13009a1c0, RS_0x1300292c0, C4<0>, C4<0>;
L_0x13009a208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd5050 .functor PMOS 1, L_0x13009a208, RS_0x1300292c0, C4<0>, C4<0>;
v0x1400c8020_0 .net/2s *"_ivl_0", 0 0, L_0x13009a178;  1 drivers
v0x1400c80d0_0 .net/2s *"_ivl_2", 0 0, L_0x13009a1c0;  1 drivers
v0x1400c8180_0 .net/2s *"_ivl_4", 0 0, L_0x13009a208;  1 drivers
v0x1400c8240_0 .net8 "a", 0 0, RS_0x1300292c0;  alias, 3 drivers, strength-aware
v0x1400c82f0_0 .net8 "b", 0 0, RS_0x1300292c0;  alias, 3 drivers, strength-aware
v0x1400c8400_0 .net8 "o1", 0 0, L_0x11fcd4d20;  1 drivers, strength-aware
v0x1400c8490_0 .net8 "out", 0 0, RS_0x130029440;  alias, 3 drivers, strength-aware
S_0x1400c8800 .scope module, "and2" "And" 2 31, 2 3 0, S_0x1400c7270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400c98b0_0 .net8 "a", 0 0, RS_0x130029620;  alias, 3 drivers, strength-aware
v0x1400c9950_0 .net "b", 0 0, L_0x11fcd7a20;  alias, 1 drivers
RS_0x130029680 .resolv tri, L_0x11fcd5270, L_0x11fcd5460, L_0x11fcd54f0;
v0x1400c99e0_0 .net8 "nand_out", 0 0, RS_0x130029680;  3 drivers, strength-aware
v0x1400c9a90_0 .net8 "out", 0 0, RS_0x130029800;  alias, 3 drivers, strength-aware
S_0x1400c8a10 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400c8800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009a250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd51c0 .functor NMOS 1, L_0x13009a250, L_0x11fcd7a20, C4<0>, C4<0>;
L_0x11fcd5270 .functor NMOS 1, L_0x11fcd51c0, RS_0x130029620, C4<0>, C4<0>;
L_0x13009a298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd5460 .functor PMOS 1, L_0x13009a298, RS_0x130029620, C4<0>, C4<0>;
L_0x13009a2e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd54f0 .functor PMOS 1, L_0x13009a2e0, L_0x11fcd7a20, C4<0>, C4<0>;
v0x1400c8c40_0 .net/2s *"_ivl_0", 0 0, L_0x13009a250;  1 drivers
v0x1400c8d00_0 .net/2s *"_ivl_2", 0 0, L_0x13009a298;  1 drivers
v0x1400c8db0_0 .net/2s *"_ivl_4", 0 0, L_0x13009a2e0;  1 drivers
v0x1400c8e70_0 .net8 "a", 0 0, RS_0x130029620;  alias, 3 drivers, strength-aware
v0x1400c8f10_0 .net "b", 0 0, L_0x11fcd7a20;  alias, 1 drivers
v0x1400c9020_0 .net8 "o1", 0 0, L_0x11fcd51c0;  1 drivers, strength-aware
v0x1400c90b0_0 .net8 "out", 0 0, RS_0x130029680;  alias, 3 drivers, strength-aware
S_0x1400c9170 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400c8800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009a328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd55a0 .functor NMOS 1, L_0x13009a328, RS_0x130029680, C4<0>, C4<0>;
L_0x11fcd5690 .functor NMOS 1, L_0x11fcd55a0, RS_0x130029680, C4<0>, C4<0>;
L_0x13009a370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd5840 .functor PMOS 1, L_0x13009a370, RS_0x130029680, C4<0>, C4<0>;
L_0x13009a3b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd58b0 .functor PMOS 1, L_0x13009a3b8, RS_0x130029680, C4<0>, C4<0>;
v0x1400c9390_0 .net/2s *"_ivl_0", 0 0, L_0x13009a328;  1 drivers
v0x1400c9440_0 .net/2s *"_ivl_2", 0 0, L_0x13009a370;  1 drivers
v0x1400c94f0_0 .net/2s *"_ivl_4", 0 0, L_0x13009a3b8;  1 drivers
v0x1400c95b0_0 .net8 "a", 0 0, RS_0x130029680;  alias, 3 drivers, strength-aware
v0x1400c9660_0 .net8 "b", 0 0, RS_0x130029680;  alias, 3 drivers, strength-aware
v0x1400c9770_0 .net8 "o1", 0 0, L_0x11fcd55a0;  1 drivers, strength-aware
v0x1400c9800_0 .net8 "out", 0 0, RS_0x130029800;  alias, 3 drivers, strength-aware
S_0x1400c9b60 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x1400c7270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400ca540_0 .net8 "a", 0 0, RS_0x130028b70;  alias, 3 drivers, strength-aware
v0x1400ca5d0_0 .net8 "out", 0 0, RS_0x130029620;  alias, 3 drivers, strength-aware
S_0x1400c9d50 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400c9b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130099ef0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd4230 .functor NMOS 1, L_0x130099ef0, RS_0x130028b70, C4<0>, C4<0>;
L_0x11fcd4320 .functor NMOS 1, L_0x11fcd4230, RS_0x130028b70, C4<0>, C4<0>;
L_0x130099f38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd43d0 .functor PMOS 1, L_0x130099f38, RS_0x130028b70, C4<0>, C4<0>;
L_0x130099f80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd44c0 .functor PMOS 1, L_0x130099f80, RS_0x130028b70, C4<0>, C4<0>;
v0x1400c9f90_0 .net/2s *"_ivl_0", 0 0, L_0x130099ef0;  1 drivers
v0x1400ca050_0 .net/2s *"_ivl_2", 0 0, L_0x130099f38;  1 drivers
v0x1400ca100_0 .net/2s *"_ivl_4", 0 0, L_0x130099f80;  1 drivers
v0x1400ca1c0_0 .net8 "a", 0 0, RS_0x130028b70;  alias, 3 drivers, strength-aware
v0x1400ca350_0 .net8 "b", 0 0, RS_0x130028b70;  alias, 3 drivers, strength-aware
v0x1400ca420_0 .net8 "o1", 0 0, L_0x11fcd4230;  1 drivers, strength-aware
v0x1400ca4b0_0 .net8 "out", 0 0, RS_0x130029620;  alias, 3 drivers, strength-aware
S_0x1400ca660 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x1400c7270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400cafe0_0 .net "a", 0 0, L_0x11fcd7a20;  alias, 1 drivers
v0x1400cb080_0 .net8 "out", 0 0, RS_0x130029260;  alias, 3 drivers, strength-aware
S_0x1400ca850 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400ca660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130099fc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd4590 .functor NMOS 1, L_0x130099fc8, L_0x11fcd7a20, C4<0>, C4<0>;
L_0x11fcd4680 .functor NMOS 1, L_0x11fcd4590, L_0x11fcd7a20, C4<0>, C4<0>;
L_0x13009a010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd4730 .functor PMOS 1, L_0x13009a010, L_0x11fcd7a20, C4<0>, C4<0>;
L_0x13009a058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd4820 .functor PMOS 1, L_0x13009a058, L_0x11fcd7a20, C4<0>, C4<0>;
v0x1400caa90_0 .net/2s *"_ivl_0", 0 0, L_0x130099fc8;  1 drivers
v0x1400cab50_0 .net/2s *"_ivl_2", 0 0, L_0x13009a010;  1 drivers
v0x1400cac00_0 .net/2s *"_ivl_4", 0 0, L_0x13009a058;  1 drivers
v0x1400cacc0_0 .net "a", 0 0, L_0x11fcd7a20;  alias, 1 drivers
v0x1400cadd0_0 .net "b", 0 0, L_0x11fcd7a20;  alias, 1 drivers
v0x1400cae60_0 .net8 "o1", 0 0, L_0x11fcd4590;  1 drivers, strength-aware
v0x1400caf00_0 .net8 "out", 0 0, RS_0x130029260;  alias, 3 drivers, strength-aware
S_0x1400cb120 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x1400c7270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400cc930_0 .net8 "a", 0 0, RS_0x130029440;  alias, 3 drivers, strength-aware
v0x1400cca50_0 .net8 "b", 0 0, RS_0x130029800;  alias, 3 drivers, strength-aware
RS_0x130029d70 .resolv tri, L_0x11fcd5ad0, L_0x11fcd5b80, L_0x11fcd5cd0;
v0x1400ccb60_0 .net8 "nand_out1", 0 0, RS_0x130029d70;  3 drivers, strength-aware
RS_0x130029ef0 .resolv tri, L_0x11fcd5e70, L_0x11fcd5f20, L_0x11fcd6070;
v0x1400ccbf0_0 .net8 "nand_out2", 0 0, RS_0x130029ef0;  3 drivers, strength-aware
v0x1400cccc0_0 .net8 "out", 0 0, RS_0x13002a070;  alias, 3 drivers, strength-aware
S_0x1400cb370 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x1400cb120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009a400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd5a20 .functor NMOS 1, L_0x13009a400, RS_0x130029440, C4<0>, C4<0>;
L_0x11fcd5ad0 .functor NMOS 1, L_0x11fcd5a20, RS_0x130029440, C4<0>, C4<0>;
L_0x13009a448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd5b80 .functor PMOS 1, L_0x13009a448, RS_0x130029440, C4<0>, C4<0>;
L_0x13009a490 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd5cd0 .functor PMOS 1, L_0x13009a490, RS_0x130029440, C4<0>, C4<0>;
v0x1400cb5a0_0 .net/2s *"_ivl_0", 0 0, L_0x13009a400;  1 drivers
v0x1400cb660_0 .net/2s *"_ivl_2", 0 0, L_0x13009a448;  1 drivers
v0x1400cb710_0 .net/2s *"_ivl_4", 0 0, L_0x13009a490;  1 drivers
v0x1400cb7d0_0 .net8 "a", 0 0, RS_0x130029440;  alias, 3 drivers, strength-aware
v0x1400cb8a0_0 .net8 "b", 0 0, RS_0x130029440;  alias, 3 drivers, strength-aware
v0x1400cb970_0 .net8 "o1", 0 0, L_0x11fcd5a20;  1 drivers, strength-aware
v0x1400cba00_0 .net8 "out", 0 0, RS_0x130029d70;  alias, 3 drivers, strength-aware
S_0x1400cbac0 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x1400cb120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009a4d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd5d80 .functor NMOS 1, L_0x13009a4d8, RS_0x130029800, C4<0>, C4<0>;
L_0x11fcd5e70 .functor NMOS 1, L_0x11fcd5d80, RS_0x130029800, C4<0>, C4<0>;
L_0x13009a520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd5f20 .functor PMOS 1, L_0x13009a520, RS_0x130029800, C4<0>, C4<0>;
L_0x13009a568 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd6070 .functor PMOS 1, L_0x13009a568, RS_0x130029800, C4<0>, C4<0>;
v0x1400cbce0_0 .net/2s *"_ivl_0", 0 0, L_0x13009a4d8;  1 drivers
v0x1400cbd90_0 .net/2s *"_ivl_2", 0 0, L_0x13009a520;  1 drivers
v0x1400cbe40_0 .net/2s *"_ivl_4", 0 0, L_0x13009a568;  1 drivers
v0x1400cbf00_0 .net8 "a", 0 0, RS_0x130029800;  alias, 3 drivers, strength-aware
v0x1400cbfd0_0 .net8 "b", 0 0, RS_0x130029800;  alias, 3 drivers, strength-aware
v0x1400cc0a0_0 .net8 "o1", 0 0, L_0x11fcd5d80;  1 drivers, strength-aware
v0x1400cc130_0 .net8 "out", 0 0, RS_0x130029ef0;  alias, 3 drivers, strength-aware
S_0x1400cc1f0 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x1400cb120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009a5b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd6120 .functor NMOS 1, L_0x13009a5b0, RS_0x130029ef0, C4<0>, C4<0>;
L_0x11fcd6210 .functor NMOS 1, L_0x11fcd6120, RS_0x130029d70, C4<0>, C4<0>;
L_0x13009a5f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd62c0 .functor PMOS 1, L_0x13009a5f8, RS_0x130029d70, C4<0>, C4<0>;
L_0x13009a640 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd6390 .functor PMOS 1, L_0x13009a640, RS_0x130029ef0, C4<0>, C4<0>;
v0x1400cc420_0 .net/2s *"_ivl_0", 0 0, L_0x13009a5b0;  1 drivers
v0x1400cc4d0_0 .net/2s *"_ivl_2", 0 0, L_0x13009a5f8;  1 drivers
v0x1400cc580_0 .net/2s *"_ivl_4", 0 0, L_0x13009a640;  1 drivers
v0x1400cc640_0 .net8 "a", 0 0, RS_0x130029d70;  alias, 3 drivers, strength-aware
v0x1400cc6f0_0 .net8 "b", 0 0, RS_0x130029ef0;  alias, 3 drivers, strength-aware
v0x1400cc7c0_0 .net8 "o1", 0 0, L_0x11fcd6120;  1 drivers, strength-aware
v0x1400cc850_0 .net8 "out", 0 0, RS_0x13002a070;  alias, 3 drivers, strength-aware
S_0x1400cd600 .scope module, "or_gate" "Or" 6 7, 2 9 0, S_0x1400be120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400cedb0_0 .net8 "a", 0 0, RS_0x130027b80;  alias, 3 drivers, strength-aware
v0x1400cee50_0 .net8 "b", 0 0, RS_0x130029080;  alias, 3 drivers, strength-aware
RS_0x13002a3d0 .resolv tri, L_0x11fcd6e70, L_0x11fcd6f20, L_0x11fcd7070;
v0x1400ceef0_0 .net8 "nand_out1", 0 0, RS_0x13002a3d0;  3 drivers, strength-aware
RS_0x13002a550 .resolv tri, L_0x11fcd7210, L_0x11fcd72c0, L_0x11fcd7410;
v0x1400cefc0_0 .net8 "nand_out2", 0 0, RS_0x13002a550;  3 drivers, strength-aware
v0x1400cf090_0 .net8 "out", 0 0, RS_0x13002a6d0;  alias, 3 drivers, strength-aware
S_0x1400cd7c0 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x1400cd600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009a838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd6d80 .functor NMOS 1, L_0x13009a838, RS_0x130027b80, C4<0>, C4<0>;
L_0x11fcd6e70 .functor NMOS 1, L_0x11fcd6d80, RS_0x130027b80, C4<0>, C4<0>;
L_0x13009a880 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd6f20 .functor PMOS 1, L_0x13009a880, RS_0x130027b80, C4<0>, C4<0>;
L_0x13009a8c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd7070 .functor PMOS 1, L_0x13009a8c8, RS_0x130027b80, C4<0>, C4<0>;
v0x1400cd9f0_0 .net/2s *"_ivl_0", 0 0, L_0x13009a838;  1 drivers
v0x1400cdaa0_0 .net/2s *"_ivl_2", 0 0, L_0x13009a880;  1 drivers
v0x1400cdb50_0 .net/2s *"_ivl_4", 0 0, L_0x13009a8c8;  1 drivers
v0x1400cdc10_0 .net8 "a", 0 0, RS_0x130027b80;  alias, 3 drivers, strength-aware
v0x1400cdca0_0 .net8 "b", 0 0, RS_0x130027b80;  alias, 3 drivers, strength-aware
v0x1400cddf0_0 .net8 "o1", 0 0, L_0x11fcd6d80;  1 drivers, strength-aware
v0x1400cde80_0 .net8 "out", 0 0, RS_0x13002a3d0;  alias, 3 drivers, strength-aware
S_0x1400cdf60 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x1400cd600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009a910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd7120 .functor NMOS 1, L_0x13009a910, RS_0x130029080, C4<0>, C4<0>;
L_0x11fcd7210 .functor NMOS 1, L_0x11fcd7120, RS_0x130029080, C4<0>, C4<0>;
L_0x13009a958 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd72c0 .functor PMOS 1, L_0x13009a958, RS_0x130029080, C4<0>, C4<0>;
L_0x13009a9a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd7410 .functor PMOS 1, L_0x13009a9a0, RS_0x130029080, C4<0>, C4<0>;
v0x1400ce170_0 .net/2s *"_ivl_0", 0 0, L_0x13009a910;  1 drivers
v0x1400ce200_0 .net/2s *"_ivl_2", 0 0, L_0x13009a958;  1 drivers
v0x1400ce2a0_0 .net/2s *"_ivl_4", 0 0, L_0x13009a9a0;  1 drivers
v0x1400ce360_0 .net8 "a", 0 0, RS_0x130029080;  alias, 3 drivers, strength-aware
v0x1400ce3f0_0 .net8 "b", 0 0, RS_0x130029080;  alias, 3 drivers, strength-aware
v0x1400ce540_0 .net8 "o1", 0 0, L_0x11fcd7120;  1 drivers, strength-aware
v0x1400ce5d0_0 .net8 "out", 0 0, RS_0x13002a550;  alias, 3 drivers, strength-aware
S_0x1400ce6b0 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x1400cd600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009a9e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd74c0 .functor NMOS 1, L_0x13009a9e8, RS_0x13002a550, C4<0>, C4<0>;
L_0x11fcd75b0 .functor NMOS 1, L_0x11fcd74c0, RS_0x13002a3d0, C4<0>, C4<0>;
L_0x13009aa30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd7660 .functor PMOS 1, L_0x13009aa30, RS_0x13002a3d0, C4<0>, C4<0>;
L_0x13009aa78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd7790 .functor PMOS 1, L_0x13009aa78, RS_0x13002a550, C4<0>, C4<0>;
v0x1400ce8c0_0 .net/2s *"_ivl_0", 0 0, L_0x13009a9e8;  1 drivers
v0x1400ce950_0 .net/2s *"_ivl_2", 0 0, L_0x13009aa30;  1 drivers
v0x1400cea00_0 .net/2s *"_ivl_4", 0 0, L_0x13009aa78;  1 drivers
v0x1400ceac0_0 .net8 "a", 0 0, RS_0x13002a3d0;  alias, 3 drivers, strength-aware
v0x1400ceb70_0 .net8 "b", 0 0, RS_0x13002a550;  alias, 3 drivers, strength-aware
v0x1400cec40_0 .net8 "o1", 0 0, L_0x11fcd74c0;  1 drivers, strength-aware
v0x1400cecd0_0 .net8 "out", 0 0, RS_0x13002a6d0;  alias, 3 drivers, strength-aware
S_0x1400cf710 .scope module, "fa14" "FullAdder" 5 29, 6 3 0, S_0x140067080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x12f60d320_0 .net "a", 0 0, L_0x11fcde310;  1 drivers
v0x12f60d3b0_0 .net "b", 0 0, L_0x11fcab0d0;  1 drivers
RS_0x13002abb0 .resolv tri, L_0x11fcda440, L_0x11fcda5f0, L_0x11fcda780;
v0x12f60d440_0 .net8 "carry1", 0 0, RS_0x13002abb0;  3 drivers, strength-aware
RS_0x13002c0b0 .resolv tri, L_0x11fcdd380, L_0x11fcdd530, L_0x11fcdd6c0;
v0x12f60d4d0_0 .net8 "carry2", 0 0, RS_0x13002c0b0;  3 drivers, strength-aware
v0x12f60d560_0 .net "cin", 0 0, L_0x11fcab270;  1 drivers
v0x12f60d630_0 .net8 "cout", 0 0, RS_0x13002d700;  3 drivers, strength-aware
v0x12f60d700_0 .net8 "sum", 0 0, RS_0x13002d0a0;  3 drivers, strength-aware
RS_0x13002bba0 .resolv tri, L_0x11fcd9a30, L_0x11fcd9ae0, L_0x11fcd9bb0;
v0x12f60d810_0 .net8 "sum1", 0 0, RS_0x13002bba0;  3 drivers, strength-aware
S_0x1400cf950 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x1400cf710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1400d6f30_0 .net "a", 0 0, L_0x11fcde310;  alias, 1 drivers
v0x1400d70c0_0 .net "b", 0 0, L_0x11fcab0d0;  alias, 1 drivers
v0x1400d7250_0 .net8 "carry", 0 0, RS_0x13002abb0;  alias, 3 drivers, strength-aware
v0x1400d72e0_0 .net8 "sum", 0 0, RS_0x13002bba0;  alias, 3 drivers, strength-aware
S_0x1400cfb70 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x1400cf950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400d0c30_0 .net "a", 0 0, L_0x11fcde310;  alias, 1 drivers
v0x1400d0cd0_0 .net "b", 0 0, L_0x11fcab0d0;  alias, 1 drivers
RS_0x13002aa30 .resolv tri, L_0x1400d7190, L_0x1400d6fc0, L_0x11fcda2c0;
v0x1400d0d80_0 .net8 "nand_out", 0 0, RS_0x13002aa30;  3 drivers, strength-aware
v0x1400d0e30_0 .net8 "out", 0 0, RS_0x13002abb0;  alias, 3 drivers, strength-aware
S_0x1400cfda0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400cfb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009b258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1400db8a0 .functor NMOS 1, L_0x13009b258, L_0x11fcab0d0, C4<0>, C4<0>;
L_0x1400d7190 .functor NMOS 1, L_0x1400db8a0, L_0x11fcde310, C4<0>, C4<0>;
L_0x13009b2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400d6fc0 .functor PMOS 1, L_0x13009b2a0, L_0x11fcde310, C4<0>, C4<0>;
L_0x13009b2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcda2c0 .functor PMOS 1, L_0x13009b2e8, L_0x11fcab0d0, C4<0>, C4<0>;
v0x1400cffd0_0 .net/2s *"_ivl_0", 0 0, L_0x13009b258;  1 drivers
v0x1400d0090_0 .net/2s *"_ivl_2", 0 0, L_0x13009b2a0;  1 drivers
v0x1400d0140_0 .net/2s *"_ivl_4", 0 0, L_0x13009b2e8;  1 drivers
v0x1400d0200_0 .net "a", 0 0, L_0x11fcde310;  alias, 1 drivers
v0x1400d02a0_0 .net "b", 0 0, L_0x11fcab0d0;  alias, 1 drivers
v0x1400d0380_0 .net8 "o1", 0 0, L_0x1400db8a0;  1 drivers, strength-aware
v0x1400d0420_0 .net8 "out", 0 0, RS_0x13002aa30;  alias, 3 drivers, strength-aware
S_0x1400d04f0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400cfb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009b330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcda370 .functor NMOS 1, L_0x13009b330, RS_0x13002aa30, C4<0>, C4<0>;
L_0x11fcda440 .functor NMOS 1, L_0x11fcda370, RS_0x13002aa30, C4<0>, C4<0>;
L_0x13009b378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcda5f0 .functor PMOS 1, L_0x13009b378, RS_0x13002aa30, C4<0>, C4<0>;
L_0x13009b3c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcda780 .functor PMOS 1, L_0x13009b3c0, RS_0x13002aa30, C4<0>, C4<0>;
v0x1400d0710_0 .net/2s *"_ivl_0", 0 0, L_0x13009b330;  1 drivers
v0x1400d07c0_0 .net/2s *"_ivl_2", 0 0, L_0x13009b378;  1 drivers
v0x1400d0870_0 .net/2s *"_ivl_4", 0 0, L_0x13009b3c0;  1 drivers
v0x1400d0930_0 .net8 "a", 0 0, RS_0x13002aa30;  alias, 3 drivers, strength-aware
v0x1400d09e0_0 .net8 "b", 0 0, RS_0x13002aa30;  alias, 3 drivers, strength-aware
v0x1400d0af0_0 .net8 "o1", 0 0, L_0x11fcda370;  1 drivers, strength-aware
v0x1400d0b80_0 .net8 "out", 0 0, RS_0x13002abb0;  alias, 3 drivers, strength-aware
S_0x1400d0f00 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x1400cf950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400d6a00_0 .net "a", 0 0, L_0x11fcde310;  alias, 1 drivers
RS_0x13002af70 .resolv tri, L_0x11fcd8630, L_0x11fcd87e0, L_0x11fcd8870;
v0x1400d6a90_0 .net8 "and1_out", 0 0, RS_0x13002af70;  3 drivers, strength-aware
RS_0x13002b330 .resolv tri, L_0x11fcd8eb0, L_0x11fcd9060, L_0x11fcd90d0;
v0x1400d6b20_0 .net8 "and2_out", 0 0, RS_0x13002b330;  3 drivers, strength-aware
v0x1400d6bb0_0 .net "b", 0 0, L_0x11fcab0d0;  alias, 1 drivers
RS_0x13002b150 .resolv tri, L_0x11fcd7940, L_0x11fcd7c10, L_0x11fcd7ce0;
v0x1400d6c40_0 .net8 "not_a", 0 0, RS_0x13002b150;  3 drivers, strength-aware
RS_0x13002ad90 .resolv tri, L_0x11fcd7ea0, L_0x11fcd7f50, L_0x11fcd8040;
v0x1400d6d90_0 .net8 "not_b", 0 0, RS_0x13002ad90;  3 drivers, strength-aware
v0x1400d6ea0_0 .net8 "out", 0 0, RS_0x13002bba0;  alias, 3 drivers, strength-aware
S_0x1400d1110 .scope module, "and1" "And" 2 30, 2 3 0, S_0x1400d0f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400d21f0_0 .net "a", 0 0, L_0x11fcde310;  alias, 1 drivers
v0x1400d2290_0 .net8 "b", 0 0, RS_0x13002ad90;  alias, 3 drivers, strength-aware
RS_0x13002adf0 .resolv tri, L_0x1400d6e20, L_0x11fcd8380, L_0x11fcd8470;
v0x1400d2330_0 .net8 "nand_out", 0 0, RS_0x13002adf0;  3 drivers, strength-aware
v0x1400d23e0_0 .net8 "out", 0 0, RS_0x13002af70;  alias, 3 drivers, strength-aware
S_0x1400d1340 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400d1110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009ac70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd8110 .functor NMOS 1, L_0x13009ac70, RS_0x13002ad90, C4<0>, C4<0>;
L_0x1400d6e20 .functor NMOS 1, L_0x11fcd8110, L_0x11fcde310, C4<0>, C4<0>;
L_0x13009acb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd8380 .functor PMOS 1, L_0x13009acb8, L_0x11fcde310, C4<0>, C4<0>;
L_0x13009ad00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd8470 .functor PMOS 1, L_0x13009ad00, RS_0x13002ad90, C4<0>, C4<0>;
v0x1400d1580_0 .net/2s *"_ivl_0", 0 0, L_0x13009ac70;  1 drivers
v0x1400d1640_0 .net/2s *"_ivl_2", 0 0, L_0x13009acb8;  1 drivers
v0x1400d16f0_0 .net/2s *"_ivl_4", 0 0, L_0x13009ad00;  1 drivers
v0x1400d17b0_0 .net "a", 0 0, L_0x11fcde310;  alias, 1 drivers
v0x1400d1880_0 .net8 "b", 0 0, RS_0x13002ad90;  alias, 3 drivers, strength-aware
v0x1400d1950_0 .net8 "o1", 0 0, L_0x11fcd8110;  1 drivers, strength-aware
v0x1400d19e0_0 .net8 "out", 0 0, RS_0x13002adf0;  alias, 3 drivers, strength-aware
S_0x1400d1ab0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400d1110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009ad48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd8540 .functor NMOS 1, L_0x13009ad48, RS_0x13002adf0, C4<0>, C4<0>;
L_0x11fcd8630 .functor NMOS 1, L_0x11fcd8540, RS_0x13002adf0, C4<0>, C4<0>;
L_0x13009ad90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd87e0 .functor PMOS 1, L_0x13009ad90, RS_0x13002adf0, C4<0>, C4<0>;
L_0x13009add8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd8870 .functor PMOS 1, L_0x13009add8, RS_0x13002adf0, C4<0>, C4<0>;
v0x1400d1cd0_0 .net/2s *"_ivl_0", 0 0, L_0x13009ad48;  1 drivers
v0x1400d1d80_0 .net/2s *"_ivl_2", 0 0, L_0x13009ad90;  1 drivers
v0x1400d1e30_0 .net/2s *"_ivl_4", 0 0, L_0x13009add8;  1 drivers
v0x1400d1ef0_0 .net8 "a", 0 0, RS_0x13002adf0;  alias, 3 drivers, strength-aware
v0x1400d1fa0_0 .net8 "b", 0 0, RS_0x13002adf0;  alias, 3 drivers, strength-aware
v0x1400d20b0_0 .net8 "o1", 0 0, L_0x11fcd8540;  1 drivers, strength-aware
v0x1400d2140_0 .net8 "out", 0 0, RS_0x13002af70;  alias, 3 drivers, strength-aware
S_0x1400d24b0 .scope module, "and2" "And" 2 31, 2 3 0, S_0x1400d0f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400d3560_0 .net8 "a", 0 0, RS_0x13002b150;  alias, 3 drivers, strength-aware
v0x1400d3600_0 .net "b", 0 0, L_0x11fcab0d0;  alias, 1 drivers
RS_0x13002b1b0 .resolv tri, L_0x11fcd8a90, L_0x11fcd8c80, L_0x11fcd8d10;
v0x1400d3690_0 .net8 "nand_out", 0 0, RS_0x13002b1b0;  3 drivers, strength-aware
v0x1400d3740_0 .net8 "out", 0 0, RS_0x13002b330;  alias, 3 drivers, strength-aware
S_0x1400d26c0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400d24b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009ae20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd89e0 .functor NMOS 1, L_0x13009ae20, L_0x11fcab0d0, C4<0>, C4<0>;
L_0x11fcd8a90 .functor NMOS 1, L_0x11fcd89e0, RS_0x13002b150, C4<0>, C4<0>;
L_0x13009ae68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd8c80 .functor PMOS 1, L_0x13009ae68, RS_0x13002b150, C4<0>, C4<0>;
L_0x13009aeb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd8d10 .functor PMOS 1, L_0x13009aeb0, L_0x11fcab0d0, C4<0>, C4<0>;
v0x1400d28f0_0 .net/2s *"_ivl_0", 0 0, L_0x13009ae20;  1 drivers
v0x1400d29b0_0 .net/2s *"_ivl_2", 0 0, L_0x13009ae68;  1 drivers
v0x1400d2a60_0 .net/2s *"_ivl_4", 0 0, L_0x13009aeb0;  1 drivers
v0x1400d2b20_0 .net8 "a", 0 0, RS_0x13002b150;  alias, 3 drivers, strength-aware
v0x1400d2bc0_0 .net "b", 0 0, L_0x11fcab0d0;  alias, 1 drivers
v0x1400d2cd0_0 .net8 "o1", 0 0, L_0x11fcd89e0;  1 drivers, strength-aware
v0x1400d2d60_0 .net8 "out", 0 0, RS_0x13002b1b0;  alias, 3 drivers, strength-aware
S_0x1400d2e20 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400d24b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009aef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd8dc0 .functor NMOS 1, L_0x13009aef8, RS_0x13002b1b0, C4<0>, C4<0>;
L_0x11fcd8eb0 .functor NMOS 1, L_0x11fcd8dc0, RS_0x13002b1b0, C4<0>, C4<0>;
L_0x13009af40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd9060 .functor PMOS 1, L_0x13009af40, RS_0x13002b1b0, C4<0>, C4<0>;
L_0x13009af88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd90d0 .functor PMOS 1, L_0x13009af88, RS_0x13002b1b0, C4<0>, C4<0>;
v0x1400d3040_0 .net/2s *"_ivl_0", 0 0, L_0x13009aef8;  1 drivers
v0x1400d30f0_0 .net/2s *"_ivl_2", 0 0, L_0x13009af40;  1 drivers
v0x1400d31a0_0 .net/2s *"_ivl_4", 0 0, L_0x13009af88;  1 drivers
v0x1400d3260_0 .net8 "a", 0 0, RS_0x13002b1b0;  alias, 3 drivers, strength-aware
v0x1400d3310_0 .net8 "b", 0 0, RS_0x13002b1b0;  alias, 3 drivers, strength-aware
v0x1400d3420_0 .net8 "o1", 0 0, L_0x11fcd8dc0;  1 drivers, strength-aware
v0x1400d34b0_0 .net8 "out", 0 0, RS_0x13002b330;  alias, 3 drivers, strength-aware
S_0x1400d3810 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x1400d0f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400d4190_0 .net "a", 0 0, L_0x11fcde310;  alias, 1 drivers
v0x1400d4230_0 .net8 "out", 0 0, RS_0x13002b150;  alias, 3 drivers, strength-aware
S_0x1400d3a00 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400d3810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009aac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd14a0 .functor NMOS 1, L_0x13009aac0, L_0x11fcde310, C4<0>, C4<0>;
L_0x11fcd7940 .functor NMOS 1, L_0x11fcd14a0, L_0x11fcde310, C4<0>, C4<0>;
L_0x13009ab08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd7c10 .functor PMOS 1, L_0x13009ab08, L_0x11fcde310, C4<0>, C4<0>;
L_0x13009ab50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd7ce0 .functor PMOS 1, L_0x13009ab50, L_0x11fcde310, C4<0>, C4<0>;
v0x1400d3c40_0 .net/2s *"_ivl_0", 0 0, L_0x13009aac0;  1 drivers
v0x1400d3d00_0 .net/2s *"_ivl_2", 0 0, L_0x13009ab08;  1 drivers
v0x1400d3db0_0 .net/2s *"_ivl_4", 0 0, L_0x13009ab50;  1 drivers
v0x1400d3e70_0 .net "a", 0 0, L_0x11fcde310;  alias, 1 drivers
v0x1400d3f80_0 .net "b", 0 0, L_0x11fcde310;  alias, 1 drivers
v0x1400d4010_0 .net8 "o1", 0 0, L_0x11fcd14a0;  1 drivers, strength-aware
v0x1400d40b0_0 .net8 "out", 0 0, RS_0x13002b150;  alias, 3 drivers, strength-aware
S_0x1400d42d0 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x1400d0f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400d4c50_0 .net "a", 0 0, L_0x11fcab0d0;  alias, 1 drivers
v0x1400d4cf0_0 .net8 "out", 0 0, RS_0x13002ad90;  alias, 3 drivers, strength-aware
S_0x1400d44c0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400d42d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009ab98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd7db0 .functor NMOS 1, L_0x13009ab98, L_0x11fcab0d0, C4<0>, C4<0>;
L_0x11fcd7ea0 .functor NMOS 1, L_0x11fcd7db0, L_0x11fcab0d0, C4<0>, C4<0>;
L_0x13009abe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd7f50 .functor PMOS 1, L_0x13009abe0, L_0x11fcab0d0, C4<0>, C4<0>;
L_0x13009ac28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd8040 .functor PMOS 1, L_0x13009ac28, L_0x11fcab0d0, C4<0>, C4<0>;
v0x1400d4700_0 .net/2s *"_ivl_0", 0 0, L_0x13009ab98;  1 drivers
v0x1400d47c0_0 .net/2s *"_ivl_2", 0 0, L_0x13009abe0;  1 drivers
v0x1400d4870_0 .net/2s *"_ivl_4", 0 0, L_0x13009ac28;  1 drivers
v0x1400d4930_0 .net "a", 0 0, L_0x11fcab0d0;  alias, 1 drivers
v0x1400d4a40_0 .net "b", 0 0, L_0x11fcab0d0;  alias, 1 drivers
v0x1400d4ad0_0 .net8 "o1", 0 0, L_0x11fcd7db0;  1 drivers, strength-aware
v0x1400d4b70_0 .net8 "out", 0 0, RS_0x13002ad90;  alias, 3 drivers, strength-aware
S_0x1400d4d90 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x1400d0f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400d65a0_0 .net8 "a", 0 0, RS_0x13002af70;  alias, 3 drivers, strength-aware
v0x1400d66c0_0 .net8 "b", 0 0, RS_0x13002b330;  alias, 3 drivers, strength-aware
RS_0x13002b8a0 .resolv tri, L_0x11fcd92f0, L_0x11fcd93a0, L_0x11fcd94f0;
v0x1400d67d0_0 .net8 "nand_out1", 0 0, RS_0x13002b8a0;  3 drivers, strength-aware
RS_0x13002ba20 .resolv tri, L_0x11fcd9690, L_0x11fcd9740, L_0x11fcd9890;
v0x1400d6860_0 .net8 "nand_out2", 0 0, RS_0x13002ba20;  3 drivers, strength-aware
v0x1400d6930_0 .net8 "out", 0 0, RS_0x13002bba0;  alias, 3 drivers, strength-aware
S_0x1400d4fe0 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x1400d4d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009afd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd9240 .functor NMOS 1, L_0x13009afd0, RS_0x13002af70, C4<0>, C4<0>;
L_0x11fcd92f0 .functor NMOS 1, L_0x11fcd9240, RS_0x13002af70, C4<0>, C4<0>;
L_0x13009b018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd93a0 .functor PMOS 1, L_0x13009b018, RS_0x13002af70, C4<0>, C4<0>;
L_0x13009b060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd94f0 .functor PMOS 1, L_0x13009b060, RS_0x13002af70, C4<0>, C4<0>;
v0x1400d5210_0 .net/2s *"_ivl_0", 0 0, L_0x13009afd0;  1 drivers
v0x1400d52d0_0 .net/2s *"_ivl_2", 0 0, L_0x13009b018;  1 drivers
v0x1400d5380_0 .net/2s *"_ivl_4", 0 0, L_0x13009b060;  1 drivers
v0x1400d5440_0 .net8 "a", 0 0, RS_0x13002af70;  alias, 3 drivers, strength-aware
v0x1400d5510_0 .net8 "b", 0 0, RS_0x13002af70;  alias, 3 drivers, strength-aware
v0x1400d55e0_0 .net8 "o1", 0 0, L_0x11fcd9240;  1 drivers, strength-aware
v0x1400d5670_0 .net8 "out", 0 0, RS_0x13002b8a0;  alias, 3 drivers, strength-aware
S_0x1400d5730 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x1400d4d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009b0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd95a0 .functor NMOS 1, L_0x13009b0a8, RS_0x13002b330, C4<0>, C4<0>;
L_0x11fcd9690 .functor NMOS 1, L_0x11fcd95a0, RS_0x13002b330, C4<0>, C4<0>;
L_0x13009b0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd9740 .functor PMOS 1, L_0x13009b0f0, RS_0x13002b330, C4<0>, C4<0>;
L_0x13009b138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd9890 .functor PMOS 1, L_0x13009b138, RS_0x13002b330, C4<0>, C4<0>;
v0x1400d5950_0 .net/2s *"_ivl_0", 0 0, L_0x13009b0a8;  1 drivers
v0x1400d5a00_0 .net/2s *"_ivl_2", 0 0, L_0x13009b0f0;  1 drivers
v0x1400d5ab0_0 .net/2s *"_ivl_4", 0 0, L_0x13009b138;  1 drivers
v0x1400d5b70_0 .net8 "a", 0 0, RS_0x13002b330;  alias, 3 drivers, strength-aware
v0x1400d5c40_0 .net8 "b", 0 0, RS_0x13002b330;  alias, 3 drivers, strength-aware
v0x1400d5d10_0 .net8 "o1", 0 0, L_0x11fcd95a0;  1 drivers, strength-aware
v0x1400d5da0_0 .net8 "out", 0 0, RS_0x13002ba20;  alias, 3 drivers, strength-aware
S_0x1400d5e60 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x1400d4d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009b180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcd9940 .functor NMOS 1, L_0x13009b180, RS_0x13002ba20, C4<0>, C4<0>;
L_0x11fcd9a30 .functor NMOS 1, L_0x11fcd9940, RS_0x13002b8a0, C4<0>, C4<0>;
L_0x13009b1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd9ae0 .functor PMOS 1, L_0x13009b1c8, RS_0x13002b8a0, C4<0>, C4<0>;
L_0x13009b210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcd9bb0 .functor PMOS 1, L_0x13009b210, RS_0x13002ba20, C4<0>, C4<0>;
v0x1400d6090_0 .net/2s *"_ivl_0", 0 0, L_0x13009b180;  1 drivers
v0x1400d6140_0 .net/2s *"_ivl_2", 0 0, L_0x13009b1c8;  1 drivers
v0x1400d61f0_0 .net/2s *"_ivl_4", 0 0, L_0x13009b210;  1 drivers
v0x1400d62b0_0 .net8 "a", 0 0, RS_0x13002b8a0;  alias, 3 drivers, strength-aware
v0x1400d6360_0 .net8 "b", 0 0, RS_0x13002ba20;  alias, 3 drivers, strength-aware
v0x1400d6430_0 .net8 "o1", 0 0, L_0x11fcd9940;  1 drivers, strength-aware
v0x1400d64c0_0 .net8 "out", 0 0, RS_0x13002bba0;  alias, 3 drivers, strength-aware
S_0x1400d7370 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x1400cf710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x12f60b360_0 .net8 "a", 0 0, RS_0x13002bba0;  alias, 3 drivers, strength-aware
v0x12f60b3f0_0 .net "b", 0 0, L_0x11fcab270;  alias, 1 drivers
v0x12f60b590_0 .net8 "carry", 0 0, RS_0x13002c0b0;  alias, 3 drivers, strength-aware
v0x12f60b640_0 .net8 "sum", 0 0, RS_0x13002d0a0;  alias, 3 drivers, strength-aware
S_0x1400d74e0 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x1400d7370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400d85a0_0 .net8 "a", 0 0, RS_0x13002bba0;  alias, 3 drivers, strength-aware
v0x1400d8640_0 .net "b", 0 0, L_0x11fcab270;  alias, 1 drivers
RS_0x13002bf30 .resolv tri, L_0x11fcdcfe0, L_0x11fcdd0d0, L_0x11fcdd1c0;
v0x1400d86e0_0 .net8 "nand_out", 0 0, RS_0x13002bf30;  3 drivers, strength-aware
v0x1400d8790_0 .net8 "out", 0 0, RS_0x13002c0b0;  alias, 3 drivers, strength-aware
S_0x1400d76f0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400d74e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009bba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcdccf0 .functor NMOS 1, L_0x13009bba0, L_0x11fcab270, C4<0>, C4<0>;
L_0x11fcdcfe0 .functor NMOS 1, L_0x11fcdccf0, RS_0x13002bba0, C4<0>, C4<0>;
L_0x13009bbe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdd0d0 .functor PMOS 1, L_0x13009bbe8, RS_0x13002bba0, C4<0>, C4<0>;
L_0x13009bc30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdd1c0 .functor PMOS 1, L_0x13009bc30, L_0x11fcab270, C4<0>, C4<0>;
v0x1400d7920_0 .net/2s *"_ivl_0", 0 0, L_0x13009bba0;  1 drivers
v0x1400d79d0_0 .net/2s *"_ivl_2", 0 0, L_0x13009bbe8;  1 drivers
v0x1400d7a80_0 .net/2s *"_ivl_4", 0 0, L_0x13009bc30;  1 drivers
v0x1400d7b40_0 .net8 "a", 0 0, RS_0x13002bba0;  alias, 3 drivers, strength-aware
v0x1400d7c50_0 .net "b", 0 0, L_0x11fcab270;  alias, 1 drivers
v0x1400d7cf0_0 .net8 "o1", 0 0, L_0x11fcdccf0;  1 drivers, strength-aware
v0x1400d7d90_0 .net8 "out", 0 0, RS_0x13002bf30;  alias, 3 drivers, strength-aware
S_0x1400d7e60 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400d74e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009bc78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcdd290 .functor NMOS 1, L_0x13009bc78, RS_0x13002bf30, C4<0>, C4<0>;
L_0x11fcdd380 .functor NMOS 1, L_0x11fcdd290, RS_0x13002bf30, C4<0>, C4<0>;
L_0x13009bcc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdd530 .functor PMOS 1, L_0x13009bcc0, RS_0x13002bf30, C4<0>, C4<0>;
L_0x13009bd08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdd6c0 .functor PMOS 1, L_0x13009bd08, RS_0x13002bf30, C4<0>, C4<0>;
v0x1400d8080_0 .net/2s *"_ivl_0", 0 0, L_0x13009bc78;  1 drivers
v0x1400d8130_0 .net/2s *"_ivl_2", 0 0, L_0x13009bcc0;  1 drivers
v0x1400d81e0_0 .net/2s *"_ivl_4", 0 0, L_0x13009bd08;  1 drivers
v0x1400d82a0_0 .net8 "a", 0 0, RS_0x13002bf30;  alias, 3 drivers, strength-aware
v0x1400d8350_0 .net8 "b", 0 0, RS_0x13002bf30;  alias, 3 drivers, strength-aware
v0x1400d8460_0 .net8 "o1", 0 0, L_0x11fcdd290;  1 drivers, strength-aware
v0x1400d84f0_0 .net8 "out", 0 0, RS_0x13002c0b0;  alias, 3 drivers, strength-aware
S_0x1400d8860 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x1400d7370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12f60ae30_0 .net8 "a", 0 0, RS_0x13002bba0;  alias, 3 drivers, strength-aware
RS_0x13002c470 .resolv tri, L_0x11fcdb480, L_0x11fcdb630, L_0x11fcdb6c0;
v0x12f60aec0_0 .net8 "and1_out", 0 0, RS_0x13002c470;  3 drivers, strength-aware
RS_0x13002c830 .resolv tri, L_0x11fcdbe00, L_0x11fcdbfb0, L_0x11fcdc020;
v0x12f60af50_0 .net8 "and2_out", 0 0, RS_0x13002c830;  3 drivers, strength-aware
v0x12f60afe0_0 .net "b", 0 0, L_0x11fcab270;  alias, 1 drivers
RS_0x13002c650 .resolv tri, L_0x11fcda920, L_0x11fcda9d0, L_0x11fcdaac0;
v0x12f60b070_0 .net8 "not_a", 0 0, RS_0x13002c650;  3 drivers, strength-aware
RS_0x13002c290 .resolv tri, L_0x11fcdac80, L_0x11fcdad30, L_0x11fcdae20;
v0x12f60b1c0_0 .net8 "not_b", 0 0, RS_0x13002c290;  3 drivers, strength-aware
v0x12f60b2d0_0 .net8 "out", 0 0, RS_0x13002d0a0;  alias, 3 drivers, strength-aware
S_0x1400d8a70 .scope module, "and1" "And" 2 30, 2 3 0, S_0x1400d8860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400d9b30_0 .net8 "a", 0 0, RS_0x13002bba0;  alias, 3 drivers, strength-aware
v0x1400d9bd0_0 .net8 "b", 0 0, RS_0x13002c290;  alias, 3 drivers, strength-aware
RS_0x13002c2f0 .resolv tri, L_0x11fcdb0e0, L_0x11fcdb1d0, L_0x11fcdb2c0;
v0x1400d9c70_0 .net8 "nand_out", 0 0, RS_0x13002c2f0;  3 drivers, strength-aware
v0x1400d9d20_0 .net8 "out", 0 0, RS_0x13002c470;  alias, 3 drivers, strength-aware
S_0x1400d8ca0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400d8a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009b5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcdaef0 .functor NMOS 1, L_0x13009b5b8, RS_0x13002c290, C4<0>, C4<0>;
L_0x11fcdb0e0 .functor NMOS 1, L_0x11fcdaef0, RS_0x13002bba0, C4<0>, C4<0>;
L_0x13009b600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdb1d0 .functor PMOS 1, L_0x13009b600, RS_0x13002bba0, C4<0>, C4<0>;
L_0x13009b648 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdb2c0 .functor PMOS 1, L_0x13009b648, RS_0x13002c290, C4<0>, C4<0>;
v0x1400d8ee0_0 .net/2s *"_ivl_0", 0 0, L_0x13009b5b8;  1 drivers
v0x1400d8fa0_0 .net/2s *"_ivl_2", 0 0, L_0x13009b600;  1 drivers
v0x1400d9050_0 .net/2s *"_ivl_4", 0 0, L_0x13009b648;  1 drivers
v0x1400d9110_0 .net8 "a", 0 0, RS_0x13002bba0;  alias, 3 drivers, strength-aware
v0x1400d91a0_0 .net8 "b", 0 0, RS_0x13002c290;  alias, 3 drivers, strength-aware
v0x1400d9280_0 .net8 "o1", 0 0, L_0x11fcdaef0;  1 drivers, strength-aware
v0x1400d9320_0 .net8 "out", 0 0, RS_0x13002c2f0;  alias, 3 drivers, strength-aware
S_0x1400d93f0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400d8a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009b690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcdb390 .functor NMOS 1, L_0x13009b690, RS_0x13002c2f0, C4<0>, C4<0>;
L_0x11fcdb480 .functor NMOS 1, L_0x11fcdb390, RS_0x13002c2f0, C4<0>, C4<0>;
L_0x13009b6d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdb630 .functor PMOS 1, L_0x13009b6d8, RS_0x13002c2f0, C4<0>, C4<0>;
L_0x13009b720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdb6c0 .functor PMOS 1, L_0x13009b720, RS_0x13002c2f0, C4<0>, C4<0>;
v0x1400d9610_0 .net/2s *"_ivl_0", 0 0, L_0x13009b690;  1 drivers
v0x1400d96c0_0 .net/2s *"_ivl_2", 0 0, L_0x13009b6d8;  1 drivers
v0x1400d9770_0 .net/2s *"_ivl_4", 0 0, L_0x13009b720;  1 drivers
v0x1400d9830_0 .net8 "a", 0 0, RS_0x13002c2f0;  alias, 3 drivers, strength-aware
v0x1400d98e0_0 .net8 "b", 0 0, RS_0x13002c2f0;  alias, 3 drivers, strength-aware
v0x1400d99f0_0 .net8 "o1", 0 0, L_0x11fcdb390;  1 drivers, strength-aware
v0x1400d9a80_0 .net8 "out", 0 0, RS_0x13002c470;  alias, 3 drivers, strength-aware
S_0x1400d9df0 .scope module, "and2" "And" 2 31, 2 3 0, S_0x1400d8860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400daea0_0 .net8 "a", 0 0, RS_0x13002c650;  alias, 3 drivers, strength-aware
v0x1400daf40_0 .net "b", 0 0, L_0x11fcab270;  alias, 1 drivers
RS_0x13002c6b0 .resolv tri, L_0x11fcdb960, L_0x11fcdbb50, L_0x11fcdbc40;
v0x1400dafd0_0 .net8 "nand_out", 0 0, RS_0x13002c6b0;  3 drivers, strength-aware
v0x1400db080_0 .net8 "out", 0 0, RS_0x13002c830;  alias, 3 drivers, strength-aware
S_0x1400da000 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400d9df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009b768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcdb870 .functor NMOS 1, L_0x13009b768, L_0x11fcab270, C4<0>, C4<0>;
L_0x11fcdb960 .functor NMOS 1, L_0x11fcdb870, RS_0x13002c650, C4<0>, C4<0>;
L_0x13009b7b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdbb50 .functor PMOS 1, L_0x13009b7b0, RS_0x13002c650, C4<0>, C4<0>;
L_0x13009b7f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdbc40 .functor PMOS 1, L_0x13009b7f8, L_0x11fcab270, C4<0>, C4<0>;
v0x1400da230_0 .net/2s *"_ivl_0", 0 0, L_0x13009b768;  1 drivers
v0x1400da2f0_0 .net/2s *"_ivl_2", 0 0, L_0x13009b7b0;  1 drivers
v0x1400da3a0_0 .net/2s *"_ivl_4", 0 0, L_0x13009b7f8;  1 drivers
v0x1400da460_0 .net8 "a", 0 0, RS_0x13002c650;  alias, 3 drivers, strength-aware
v0x1400da500_0 .net "b", 0 0, L_0x11fcab270;  alias, 1 drivers
v0x1400da610_0 .net8 "o1", 0 0, L_0x11fcdb870;  1 drivers, strength-aware
v0x1400da6a0_0 .net8 "out", 0 0, RS_0x13002c6b0;  alias, 3 drivers, strength-aware
S_0x1400da760 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400d9df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009b840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcdbd10 .functor NMOS 1, L_0x13009b840, RS_0x13002c6b0, C4<0>, C4<0>;
L_0x11fcdbe00 .functor NMOS 1, L_0x11fcdbd10, RS_0x13002c6b0, C4<0>, C4<0>;
L_0x13009b888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdbfb0 .functor PMOS 1, L_0x13009b888, RS_0x13002c6b0, C4<0>, C4<0>;
L_0x13009b8d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdc020 .functor PMOS 1, L_0x13009b8d0, RS_0x13002c6b0, C4<0>, C4<0>;
v0x1400da980_0 .net/2s *"_ivl_0", 0 0, L_0x13009b840;  1 drivers
v0x1400daa30_0 .net/2s *"_ivl_2", 0 0, L_0x13009b888;  1 drivers
v0x1400daae0_0 .net/2s *"_ivl_4", 0 0, L_0x13009b8d0;  1 drivers
v0x1400daba0_0 .net8 "a", 0 0, RS_0x13002c6b0;  alias, 3 drivers, strength-aware
v0x1400dac50_0 .net8 "b", 0 0, RS_0x13002c6b0;  alias, 3 drivers, strength-aware
v0x1400dad60_0 .net8 "o1", 0 0, L_0x11fcdbd10;  1 drivers, strength-aware
v0x1400dadf0_0 .net8 "out", 0 0, RS_0x13002c830;  alias, 3 drivers, strength-aware
S_0x1400db150 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x1400d8860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400dbb30_0 .net8 "a", 0 0, RS_0x13002bba0;  alias, 3 drivers, strength-aware
v0x1400dbbc0_0 .net8 "out", 0 0, RS_0x13002c650;  alias, 3 drivers, strength-aware
S_0x1400db340 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400db150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009b408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcda830 .functor NMOS 1, L_0x13009b408, RS_0x13002bba0, C4<0>, C4<0>;
L_0x11fcda920 .functor NMOS 1, L_0x11fcda830, RS_0x13002bba0, C4<0>, C4<0>;
L_0x13009b450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcda9d0 .functor PMOS 1, L_0x13009b450, RS_0x13002bba0, C4<0>, C4<0>;
L_0x13009b498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdaac0 .functor PMOS 1, L_0x13009b498, RS_0x13002bba0, C4<0>, C4<0>;
v0x1400db580_0 .net/2s *"_ivl_0", 0 0, L_0x13009b408;  1 drivers
v0x1400db640_0 .net/2s *"_ivl_2", 0 0, L_0x13009b450;  1 drivers
v0x1400db6f0_0 .net/2s *"_ivl_4", 0 0, L_0x13009b498;  1 drivers
v0x1400db7b0_0 .net8 "a", 0 0, RS_0x13002bba0;  alias, 3 drivers, strength-aware
v0x1400db940_0 .net8 "b", 0 0, RS_0x13002bba0;  alias, 3 drivers, strength-aware
v0x1400dba10_0 .net8 "o1", 0 0, L_0x11fcda830;  1 drivers, strength-aware
v0x1400dbaa0_0 .net8 "out", 0 0, RS_0x13002c650;  alias, 3 drivers, strength-aware
S_0x1400dbc50 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x1400d8860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12f609530_0 .net "a", 0 0, L_0x11fcab270;  alias, 1 drivers
v0x12f6095c0_0 .net8 "out", 0 0, RS_0x13002c290;  alias, 3 drivers, strength-aware
S_0x1400dbe40 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400dbc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009b4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcdab90 .functor NMOS 1, L_0x13009b4e0, L_0x11fcab270, C4<0>, C4<0>;
L_0x11fcdac80 .functor NMOS 1, L_0x11fcdab90, L_0x11fcab270, C4<0>, C4<0>;
L_0x13009b528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdad30 .functor PMOS 1, L_0x13009b528, L_0x11fcab270, C4<0>, C4<0>;
L_0x13009b570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdae20 .functor PMOS 1, L_0x13009b570, L_0x11fcab270, C4<0>, C4<0>;
v0x12f6090c0_0 .net/2s *"_ivl_0", 0 0, L_0x13009b4e0;  1 drivers
v0x12f609150_0 .net/2s *"_ivl_2", 0 0, L_0x13009b528;  1 drivers
v0x12f6091e0_0 .net/2s *"_ivl_4", 0 0, L_0x13009b570;  1 drivers
v0x12f609270_0 .net "a", 0 0, L_0x11fcab270;  alias, 1 drivers
v0x12f609380_0 .net "b", 0 0, L_0x11fcab270;  alias, 1 drivers
v0x12f609410_0 .net8 "o1", 0 0, L_0x11fcdab90;  1 drivers, strength-aware
v0x12f6094a0_0 .net8 "out", 0 0, RS_0x13002c290;  alias, 3 drivers, strength-aware
S_0x12f609650 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x1400d8860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12f60aa60_0 .net8 "a", 0 0, RS_0x13002c470;  alias, 3 drivers, strength-aware
v0x12f60ab70_0 .net8 "b", 0 0, RS_0x13002c830;  alias, 3 drivers, strength-aware
RS_0x13002cda0 .resolv tri, L_0x11fcdc2c0, L_0x11fcdc370, L_0x11fcdc4e0;
v0x12f60ac80_0 .net8 "nand_out1", 0 0, RS_0x13002cda0;  3 drivers, strength-aware
RS_0x13002cf20 .resolv tri, L_0x11fcdc6a0, L_0x11fcdc750, L_0x11fcdc8c0;
v0x12f60ad10_0 .net8 "nand_out2", 0 0, RS_0x13002cf20;  3 drivers, strength-aware
v0x12f60ada0_0 .net8 "out", 0 0, RS_0x13002d0a0;  alias, 3 drivers, strength-aware
S_0x12f609860 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x12f609650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009b918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcdc1d0 .functor NMOS 1, L_0x13009b918, RS_0x13002c470, C4<0>, C4<0>;
L_0x11fcdc2c0 .functor NMOS 1, L_0x11fcdc1d0, RS_0x13002c470, C4<0>, C4<0>;
L_0x13009b960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdc370 .functor PMOS 1, L_0x13009b960, RS_0x13002c470, C4<0>, C4<0>;
L_0x13009b9a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdc4e0 .functor PMOS 1, L_0x13009b9a8, RS_0x13002c470, C4<0>, C4<0>;
v0x12f609a70_0 .net/2s *"_ivl_0", 0 0, L_0x13009b918;  1 drivers
v0x12f609b00_0 .net/2s *"_ivl_2", 0 0, L_0x13009b960;  1 drivers
v0x12f609b90_0 .net/2s *"_ivl_4", 0 0, L_0x13009b9a8;  1 drivers
v0x12f609c20_0 .net8 "a", 0 0, RS_0x13002c470;  alias, 3 drivers, strength-aware
v0x12f609cb0_0 .net8 "b", 0 0, RS_0x13002c470;  alias, 3 drivers, strength-aware
v0x12f609d40_0 .net8 "o1", 0 0, L_0x11fcdc1d0;  1 drivers, strength-aware
v0x12f609dd0_0 .net8 "out", 0 0, RS_0x13002cda0;  alias, 3 drivers, strength-aware
S_0x12f609e60 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x12f609650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009b9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcdc5b0 .functor NMOS 1, L_0x13009b9f0, RS_0x13002c830, C4<0>, C4<0>;
L_0x11fcdc6a0 .functor NMOS 1, L_0x11fcdc5b0, RS_0x13002c830, C4<0>, C4<0>;
L_0x13009ba38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdc750 .functor PMOS 1, L_0x13009ba38, RS_0x13002c830, C4<0>, C4<0>;
L_0x13009ba80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdc8c0 .functor PMOS 1, L_0x13009ba80, RS_0x13002c830, C4<0>, C4<0>;
v0x12f60a070_0 .net/2s *"_ivl_0", 0 0, L_0x13009b9f0;  1 drivers
v0x12f60a100_0 .net/2s *"_ivl_2", 0 0, L_0x13009ba38;  1 drivers
v0x12f60a190_0 .net/2s *"_ivl_4", 0 0, L_0x13009ba80;  1 drivers
v0x12f60a220_0 .net8 "a", 0 0, RS_0x13002c830;  alias, 3 drivers, strength-aware
v0x12f60a2b0_0 .net8 "b", 0 0, RS_0x13002c830;  alias, 3 drivers, strength-aware
v0x12f60a340_0 .net8 "o1", 0 0, L_0x11fcdc5b0;  1 drivers, strength-aware
v0x12f60a3d0_0 .net8 "out", 0 0, RS_0x13002cf20;  alias, 3 drivers, strength-aware
S_0x12f60a460 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x12f609650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009bac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcdc990 .functor NMOS 1, L_0x13009bac8, RS_0x13002cf20, C4<0>, C4<0>;
L_0x11fcdca80 .functor NMOS 1, L_0x11fcdc990, RS_0x13002cda0, C4<0>, C4<0>;
L_0x13009bb10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdcb30 .functor PMOS 1, L_0x13009bb10, RS_0x13002cda0, C4<0>, C4<0>;
L_0x13009bb58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdcc20 .functor PMOS 1, L_0x13009bb58, RS_0x13002cf20, C4<0>, C4<0>;
v0x12f60a670_0 .net/2s *"_ivl_0", 0 0, L_0x13009bac8;  1 drivers
v0x12f60a700_0 .net/2s *"_ivl_2", 0 0, L_0x13009bb10;  1 drivers
v0x12f60a790_0 .net/2s *"_ivl_4", 0 0, L_0x13009bb58;  1 drivers
v0x12f60a820_0 .net8 "a", 0 0, RS_0x13002cda0;  alias, 3 drivers, strength-aware
v0x12f60a8b0_0 .net8 "b", 0 0, RS_0x13002cf20;  alias, 3 drivers, strength-aware
v0x12f60a940_0 .net8 "o1", 0 0, L_0x11fcdc990;  1 drivers, strength-aware
v0x12f60a9d0_0 .net8 "out", 0 0, RS_0x13002d0a0;  alias, 3 drivers, strength-aware
S_0x12f60b6d0 .scope module, "or_gate" "Or" 6 7, 2 9 0, S_0x1400cf710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12f60cf70_0 .net8 "a", 0 0, RS_0x13002abb0;  alias, 3 drivers, strength-aware
v0x12f60d010_0 .net8 "b", 0 0, RS_0x13002c0b0;  alias, 3 drivers, strength-aware
RS_0x13002d400 .resolv tri, L_0x11fcdd860, L_0x11fcdd910, L_0x11fcdda80;
v0x12f60d0b0_0 .net8 "nand_out1", 0 0, RS_0x13002d400;  3 drivers, strength-aware
RS_0x13002d580 .resolv tri, L_0x11fcddc40, L_0x11fcddcf0, L_0x11fcdde60;
v0x12f60d180_0 .net8 "nand_out2", 0 0, RS_0x13002d580;  3 drivers, strength-aware
v0x12f60d250_0 .net8 "out", 0 0, RS_0x13002d700;  alias, 3 drivers, strength-aware
S_0x12f60b920 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x12f60b6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009bd50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcdd770 .functor NMOS 1, L_0x13009bd50, RS_0x13002abb0, C4<0>, C4<0>;
L_0x11fcdd860 .functor NMOS 1, L_0x11fcdd770, RS_0x13002abb0, C4<0>, C4<0>;
L_0x13009bd98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdd910 .functor PMOS 1, L_0x13009bd98, RS_0x13002abb0, C4<0>, C4<0>;
L_0x13009bde0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdda80 .functor PMOS 1, L_0x13009bde0, RS_0x13002abb0, C4<0>, C4<0>;
v0x12f60bb60_0 .net/2s *"_ivl_0", 0 0, L_0x13009bd50;  1 drivers
v0x12f60bc20_0 .net/2s *"_ivl_2", 0 0, L_0x13009bd98;  1 drivers
v0x12f60bcd0_0 .net/2s *"_ivl_4", 0 0, L_0x13009bde0;  1 drivers
v0x12f60bd90_0 .net8 "a", 0 0, RS_0x13002abb0;  alias, 3 drivers, strength-aware
v0x12f60be20_0 .net8 "b", 0 0, RS_0x13002abb0;  alias, 3 drivers, strength-aware
v0x12f60bf70_0 .net8 "o1", 0 0, L_0x11fcdd770;  1 drivers, strength-aware
v0x12f60c010_0 .net8 "out", 0 0, RS_0x13002d400;  alias, 3 drivers, strength-aware
S_0x12f60c0e0 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x12f60b6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009be28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcddb50 .functor NMOS 1, L_0x13009be28, RS_0x13002c0b0, C4<0>, C4<0>;
L_0x11fcddc40 .functor NMOS 1, L_0x11fcddb50, RS_0x13002c0b0, C4<0>, C4<0>;
L_0x13009be70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcddcf0 .functor PMOS 1, L_0x13009be70, RS_0x13002c0b0, C4<0>, C4<0>;
L_0x13009beb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdde60 .functor PMOS 1, L_0x13009beb8, RS_0x13002c0b0, C4<0>, C4<0>;
v0x12f60c300_0 .net/2s *"_ivl_0", 0 0, L_0x13009be28;  1 drivers
v0x12f60c3b0_0 .net/2s *"_ivl_2", 0 0, L_0x13009be70;  1 drivers
v0x12f60c460_0 .net/2s *"_ivl_4", 0 0, L_0x13009beb8;  1 drivers
v0x12f60c520_0 .net8 "a", 0 0, RS_0x13002c0b0;  alias, 3 drivers, strength-aware
v0x12f60c5b0_0 .net8 "b", 0 0, RS_0x13002c0b0;  alias, 3 drivers, strength-aware
v0x12f60c700_0 .net8 "o1", 0 0, L_0x11fcddb50;  1 drivers, strength-aware
v0x12f60c790_0 .net8 "out", 0 0, RS_0x13002d580;  alias, 3 drivers, strength-aware
S_0x12f60c870 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x12f60b6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009bf00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcddf30 .functor NMOS 1, L_0x13009bf00, RS_0x13002d580, C4<0>, C4<0>;
L_0x11fcde020 .functor NMOS 1, L_0x11fcddf30, RS_0x13002d400, C4<0>, C4<0>;
L_0x13009bf48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcde0d0 .functor PMOS 1, L_0x13009bf48, RS_0x13002d400, C4<0>, C4<0>;
L_0x13009bf90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcde240 .functor PMOS 1, L_0x13009bf90, RS_0x13002d580, C4<0>, C4<0>;
v0x12f60ca80_0 .net/2s *"_ivl_0", 0 0, L_0x13009bf00;  1 drivers
v0x12f60cb10_0 .net/2s *"_ivl_2", 0 0, L_0x13009bf48;  1 drivers
v0x12f60cbc0_0 .net/2s *"_ivl_4", 0 0, L_0x13009bf90;  1 drivers
v0x12f60cc80_0 .net8 "a", 0 0, RS_0x13002d400;  alias, 3 drivers, strength-aware
v0x12f60cd30_0 .net8 "b", 0 0, RS_0x13002d580;  alias, 3 drivers, strength-aware
v0x12f60ce00_0 .net8 "o1", 0 0, L_0x11fcddf30;  1 drivers, strength-aware
v0x12f60ce90_0 .net8 "out", 0 0, RS_0x13002d700;  alias, 3 drivers, strength-aware
S_0x12f60d8d0 .scope module, "fa15" "FullAdder" 5 32, 6 3 0, S_0x140067080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x1400dd6f0_0 .net "a", 0 0, L_0x11fce5600;  1 drivers
v0x1400dd780_0 .net "b", 0 0, L_0x11fce56a0;  1 drivers
RS_0x13002dbe0 .resolv tri, L_0x11fce1870, L_0x11fce1a20, L_0x1400dc380;
v0x1400dd810_0 .net8 "carry1", 0 0, RS_0x13002dbe0;  3 drivers, strength-aware
RS_0x13002f0e0 .resolv tri, L_0x11fce4820, L_0x11fce49d0, L_0x1400dca40;
v0x1400dd8c0_0 .net8 "carry2", 0 0, RS_0x13002f0e0;  3 drivers, strength-aware
v0x1400dd950_0 .net "cin", 0 0, L_0x11fcde7b0;  1 drivers
v0x1400dda20_0 .net8 "cout", 0 0, RS_0x130030730;  alias, 3 drivers, strength-aware
v0x1400ddaf0_0 .net8 "sum", 0 0, RS_0x1300300d0;  3 drivers, strength-aware
RS_0x13002ebd0 .resolv tri, L_0x11fce0b30, L_0x11fce0be0, L_0x11fce0cd0;
v0x1400ddc00_0 .net8 "sum1", 0 0, RS_0x13002ebd0;  3 drivers, strength-aware
S_0x12f60db40 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x12f60d8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x12f615120_0 .net "a", 0 0, L_0x11fce5600;  alias, 1 drivers
v0x12f6152b0_0 .net "b", 0 0, L_0x11fce56a0;  alias, 1 drivers
v0x12f615440_0 .net8 "carry", 0 0, RS_0x13002dbe0;  alias, 3 drivers, strength-aware
v0x12f6154d0_0 .net8 "sum", 0 0, RS_0x13002ebd0;  alias, 3 drivers, strength-aware
S_0x12f60dd80 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x12f60db40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12f60ee20_0 .net "a", 0 0, L_0x11fce5600;  alias, 1 drivers
v0x12f60eec0_0 .net "b", 0 0, L_0x11fce56a0;  alias, 1 drivers
RS_0x13002da60 .resolv tri, L_0x11fce1290, L_0x11fce15c0, L_0x11fce16b0;
v0x12f60ef70_0 .net8 "nand_out", 0 0, RS_0x13002da60;  3 drivers, strength-aware
v0x12f60f020_0 .net8 "out", 0 0, RS_0x13002dbe0;  alias, 3 drivers, strength-aware
S_0x12f60dfc0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x12f60dd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009c770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fce0fa0 .functor NMOS 1, L_0x13009c770, L_0x11fce56a0, C4<0>, C4<0>;
L_0x11fce1290 .functor NMOS 1, L_0x11fce0fa0, L_0x11fce5600, C4<0>, C4<0>;
L_0x13009c7b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce15c0 .functor PMOS 1, L_0x13009c7b8, L_0x11fce5600, C4<0>, C4<0>;
L_0x13009c800 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce16b0 .functor PMOS 1, L_0x13009c800, L_0x11fce56a0, C4<0>, C4<0>;
v0x12f60e200_0 .net/2s *"_ivl_0", 0 0, L_0x13009c770;  1 drivers
v0x12f60e2c0_0 .net/2s *"_ivl_2", 0 0, L_0x13009c7b8;  1 drivers
v0x12f60e360_0 .net/2s *"_ivl_4", 0 0, L_0x13009c800;  1 drivers
v0x12f60e3f0_0 .net "a", 0 0, L_0x11fce5600;  alias, 1 drivers
v0x12f60e490_0 .net "b", 0 0, L_0x11fce56a0;  alias, 1 drivers
v0x12f60e570_0 .net8 "o1", 0 0, L_0x11fce0fa0;  1 drivers, strength-aware
v0x12f60e610_0 .net8 "out", 0 0, RS_0x13002da60;  alias, 3 drivers, strength-aware
S_0x12f60e6e0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x12f60dd80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009c848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fce1780 .functor NMOS 1, L_0x13009c848, RS_0x13002da60, C4<0>, C4<0>;
L_0x11fce1870 .functor NMOS 1, L_0x11fce1780, RS_0x13002da60, C4<0>, C4<0>;
L_0x13009c890 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce1a20 .functor PMOS 1, L_0x13009c890, RS_0x13002da60, C4<0>, C4<0>;
L_0x13009c8d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400dc380 .functor PMOS 1, L_0x13009c8d8, RS_0x13002da60, C4<0>, C4<0>;
v0x12f60e900_0 .net/2s *"_ivl_0", 0 0, L_0x13009c848;  1 drivers
v0x12f60e9b0_0 .net/2s *"_ivl_2", 0 0, L_0x13009c890;  1 drivers
v0x12f60ea60_0 .net/2s *"_ivl_4", 0 0, L_0x13009c8d8;  1 drivers
v0x12f60eb20_0 .net8 "a", 0 0, RS_0x13002da60;  alias, 3 drivers, strength-aware
v0x12f60ebd0_0 .net8 "b", 0 0, RS_0x13002da60;  alias, 3 drivers, strength-aware
v0x12f60ece0_0 .net8 "o1", 0 0, L_0x11fce1780;  1 drivers, strength-aware
v0x12f60ed70_0 .net8 "out", 0 0, RS_0x13002dbe0;  alias, 3 drivers, strength-aware
S_0x12f60f0f0 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x12f60db40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12f614bf0_0 .net "a", 0 0, L_0x11fce5600;  alias, 1 drivers
RS_0x13002dfa0 .resolv tri, L_0x11fcdf4d0, L_0x11fcdf680, L_0x11fcdf730;
v0x12f614c80_0 .net8 "and1_out", 0 0, RS_0x13002dfa0;  3 drivers, strength-aware
RS_0x13002e360 .resolv tri, L_0x11fcdfe90, L_0x11fce0040, L_0x11fce00f0;
v0x12f614d10_0 .net8 "and2_out", 0 0, RS_0x13002e360;  3 drivers, strength-aware
v0x12f614da0_0 .net "b", 0 0, L_0x11fce56a0;  alias, 1 drivers
RS_0x13002e180 .resolv tri, L_0x11fcde990, L_0x11fcdea00, L_0x11fcdead0;
v0x12f614e30_0 .net8 "not_a", 0 0, RS_0x13002e180;  3 drivers, strength-aware
RS_0x13002ddc0 .resolv tri, L_0x11fcdec90, L_0x11fcded40, L_0x11fcdee30;
v0x12f614f80_0 .net8 "not_b", 0 0, RS_0x13002ddc0;  3 drivers, strength-aware
v0x12f615090_0 .net8 "out", 0 0, RS_0x13002ebd0;  alias, 3 drivers, strength-aware
S_0x12f60f300 .scope module, "and1" "And" 2 30, 2 3 0, S_0x12f60f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12f6103e0_0 .net "a", 0 0, L_0x11fce5600;  alias, 1 drivers
v0x12f610480_0 .net8 "b", 0 0, RS_0x13002ddc0;  alias, 3 drivers, strength-aware
RS_0x13002de20 .resolv tri, L_0x11fcdf0f0, L_0x11fcdf220, L_0x11fcdf310;
v0x12f610520_0 .net8 "nand_out", 0 0, RS_0x13002de20;  3 drivers, strength-aware
v0x12f6105d0_0 .net8 "out", 0 0, RS_0x13002dfa0;  alias, 3 drivers, strength-aware
S_0x12f60f530 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x12f60f300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009c188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcdef00 .functor NMOS 1, L_0x13009c188, RS_0x13002ddc0, C4<0>, C4<0>;
L_0x11fcdf0f0 .functor NMOS 1, L_0x11fcdef00, L_0x11fce5600, C4<0>, C4<0>;
L_0x13009c1d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdf220 .functor PMOS 1, L_0x13009c1d0, L_0x11fce5600, C4<0>, C4<0>;
L_0x13009c218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdf310 .functor PMOS 1, L_0x13009c218, RS_0x13002ddc0, C4<0>, C4<0>;
v0x12f60f770_0 .net/2s *"_ivl_0", 0 0, L_0x13009c188;  1 drivers
v0x12f60f830_0 .net/2s *"_ivl_2", 0 0, L_0x13009c1d0;  1 drivers
v0x12f60f8e0_0 .net/2s *"_ivl_4", 0 0, L_0x13009c218;  1 drivers
v0x12f60f9a0_0 .net "a", 0 0, L_0x11fce5600;  alias, 1 drivers
v0x12f60fa70_0 .net8 "b", 0 0, RS_0x13002ddc0;  alias, 3 drivers, strength-aware
v0x12f60fb40_0 .net8 "o1", 0 0, L_0x11fcdef00;  1 drivers, strength-aware
v0x12f60fbd0_0 .net8 "out", 0 0, RS_0x13002de20;  alias, 3 drivers, strength-aware
S_0x12f60fca0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x12f60f300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009c260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcdf3e0 .functor NMOS 1, L_0x13009c260, RS_0x13002de20, C4<0>, C4<0>;
L_0x11fcdf4d0 .functor NMOS 1, L_0x11fcdf3e0, RS_0x13002de20, C4<0>, C4<0>;
L_0x13009c2a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdf680 .functor PMOS 1, L_0x13009c2a8, RS_0x13002de20, C4<0>, C4<0>;
L_0x13009c2f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdf730 .functor PMOS 1, L_0x13009c2f0, RS_0x13002de20, C4<0>, C4<0>;
v0x12f60fec0_0 .net/2s *"_ivl_0", 0 0, L_0x13009c260;  1 drivers
v0x12f60ff70_0 .net/2s *"_ivl_2", 0 0, L_0x13009c2a8;  1 drivers
v0x12f610020_0 .net/2s *"_ivl_4", 0 0, L_0x13009c2f0;  1 drivers
v0x12f6100e0_0 .net8 "a", 0 0, RS_0x13002de20;  alias, 3 drivers, strength-aware
v0x12f610190_0 .net8 "b", 0 0, RS_0x13002de20;  alias, 3 drivers, strength-aware
v0x12f6102a0_0 .net8 "o1", 0 0, L_0x11fcdf3e0;  1 drivers, strength-aware
v0x12f610330_0 .net8 "out", 0 0, RS_0x13002dfa0;  alias, 3 drivers, strength-aware
S_0x12f6106a0 .scope module, "and2" "And" 2 31, 2 3 0, S_0x12f60f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12f611750_0 .net8 "a", 0 0, RS_0x13002e180;  alias, 3 drivers, strength-aware
v0x12f6117f0_0 .net "b", 0 0, L_0x11fce56a0;  alias, 1 drivers
RS_0x13002e1e0 .resolv tri, L_0x11fcdf9b0, L_0x11fcdfbe0, L_0x11fcdfcd0;
v0x12f611880_0 .net8 "nand_out", 0 0, RS_0x13002e1e0;  3 drivers, strength-aware
v0x12f611930_0 .net8 "out", 0 0, RS_0x13002e360;  alias, 3 drivers, strength-aware
S_0x12f6108b0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x12f6106a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009c338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcdf8e0 .functor NMOS 1, L_0x13009c338, L_0x11fce56a0, C4<0>, C4<0>;
L_0x11fcdf9b0 .functor NMOS 1, L_0x11fcdf8e0, RS_0x13002e180, C4<0>, C4<0>;
L_0x13009c380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdfbe0 .functor PMOS 1, L_0x13009c380, RS_0x13002e180, C4<0>, C4<0>;
L_0x13009c3c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdfcd0 .functor PMOS 1, L_0x13009c3c8, L_0x11fce56a0, C4<0>, C4<0>;
v0x12f610ae0_0 .net/2s *"_ivl_0", 0 0, L_0x13009c338;  1 drivers
v0x12f610ba0_0 .net/2s *"_ivl_2", 0 0, L_0x13009c380;  1 drivers
v0x12f610c50_0 .net/2s *"_ivl_4", 0 0, L_0x13009c3c8;  1 drivers
v0x12f610d10_0 .net8 "a", 0 0, RS_0x13002e180;  alias, 3 drivers, strength-aware
v0x12f610db0_0 .net "b", 0 0, L_0x11fce56a0;  alias, 1 drivers
v0x12f610ec0_0 .net8 "o1", 0 0, L_0x11fcdf8e0;  1 drivers, strength-aware
v0x12f610f50_0 .net8 "out", 0 0, RS_0x13002e1e0;  alias, 3 drivers, strength-aware
S_0x12f611010 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x12f6106a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009c410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcdfda0 .functor NMOS 1, L_0x13009c410, RS_0x13002e1e0, C4<0>, C4<0>;
L_0x11fcdfe90 .functor NMOS 1, L_0x11fcdfda0, RS_0x13002e1e0, C4<0>, C4<0>;
L_0x13009c458 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce0040 .functor PMOS 1, L_0x13009c458, RS_0x13002e1e0, C4<0>, C4<0>;
L_0x13009c4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce00f0 .functor PMOS 1, L_0x13009c4a0, RS_0x13002e1e0, C4<0>, C4<0>;
v0x12f611230_0 .net/2s *"_ivl_0", 0 0, L_0x13009c410;  1 drivers
v0x12f6112e0_0 .net/2s *"_ivl_2", 0 0, L_0x13009c458;  1 drivers
v0x12f611390_0 .net/2s *"_ivl_4", 0 0, L_0x13009c4a0;  1 drivers
v0x12f611450_0 .net8 "a", 0 0, RS_0x13002e1e0;  alias, 3 drivers, strength-aware
v0x12f611500_0 .net8 "b", 0 0, RS_0x13002e1e0;  alias, 3 drivers, strength-aware
v0x12f611610_0 .net8 "o1", 0 0, L_0x11fcdfda0;  1 drivers, strength-aware
v0x12f6116a0_0 .net8 "out", 0 0, RS_0x13002e360;  alias, 3 drivers, strength-aware
S_0x12f611a00 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x12f60f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12f612380_0 .net "a", 0 0, L_0x11fce5600;  alias, 1 drivers
v0x12f612420_0 .net8 "out", 0 0, RS_0x13002e180;  alias, 3 drivers, strength-aware
S_0x12f611bf0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x12f611a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009bfd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcde920 .functor NMOS 1, L_0x13009bfd8, L_0x11fce5600, C4<0>, C4<0>;
L_0x11fcde990 .functor NMOS 1, L_0x11fcde920, L_0x11fce5600, C4<0>, C4<0>;
L_0x13009c020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdea00 .functor PMOS 1, L_0x13009c020, L_0x11fce5600, C4<0>, C4<0>;
L_0x13009c068 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdead0 .functor PMOS 1, L_0x13009c068, L_0x11fce5600, C4<0>, C4<0>;
v0x12f611e30_0 .net/2s *"_ivl_0", 0 0, L_0x13009bfd8;  1 drivers
v0x12f611ef0_0 .net/2s *"_ivl_2", 0 0, L_0x13009c020;  1 drivers
v0x12f611fa0_0 .net/2s *"_ivl_4", 0 0, L_0x13009c068;  1 drivers
v0x12f612060_0 .net "a", 0 0, L_0x11fce5600;  alias, 1 drivers
v0x12f612170_0 .net "b", 0 0, L_0x11fce5600;  alias, 1 drivers
v0x12f612200_0 .net8 "o1", 0 0, L_0x11fcde920;  1 drivers, strength-aware
v0x12f6122a0_0 .net8 "out", 0 0, RS_0x13002e180;  alias, 3 drivers, strength-aware
S_0x12f6124c0 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x12f60f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12f612e40_0 .net "a", 0 0, L_0x11fce56a0;  alias, 1 drivers
v0x12f612ee0_0 .net8 "out", 0 0, RS_0x13002ddc0;  alias, 3 drivers, strength-aware
S_0x12f6126b0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x12f6124c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009c0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcdeba0 .functor NMOS 1, L_0x13009c0b0, L_0x11fce56a0, C4<0>, C4<0>;
L_0x11fcdec90 .functor NMOS 1, L_0x11fcdeba0, L_0x11fce56a0, C4<0>, C4<0>;
L_0x13009c0f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcded40 .functor PMOS 1, L_0x13009c0f8, L_0x11fce56a0, C4<0>, C4<0>;
L_0x13009c140 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcdee30 .functor PMOS 1, L_0x13009c140, L_0x11fce56a0, C4<0>, C4<0>;
v0x12f6128f0_0 .net/2s *"_ivl_0", 0 0, L_0x13009c0b0;  1 drivers
v0x12f6129b0_0 .net/2s *"_ivl_2", 0 0, L_0x13009c0f8;  1 drivers
v0x12f612a60_0 .net/2s *"_ivl_4", 0 0, L_0x13009c140;  1 drivers
v0x12f612b20_0 .net "a", 0 0, L_0x11fce56a0;  alias, 1 drivers
v0x12f612c30_0 .net "b", 0 0, L_0x11fce56a0;  alias, 1 drivers
v0x12f612cc0_0 .net8 "o1", 0 0, L_0x11fcdeba0;  1 drivers, strength-aware
v0x12f612d60_0 .net8 "out", 0 0, RS_0x13002ddc0;  alias, 3 drivers, strength-aware
S_0x12f612f80 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x12f60f0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12f614790_0 .net8 "a", 0 0, RS_0x13002dfa0;  alias, 3 drivers, strength-aware
v0x12f6148b0_0 .net8 "b", 0 0, RS_0x13002e360;  alias, 3 drivers, strength-aware
RS_0x13002e8d0 .resolv tri, L_0x11fce0370, L_0x11fce0420, L_0x11fce0590;
v0x12f6149c0_0 .net8 "nand_out1", 0 0, RS_0x13002e8d0;  3 drivers, strength-aware
RS_0x13002ea50 .resolv tri, L_0x11fce0750, L_0x11fce0800, L_0x11fce0970;
v0x12f614a50_0 .net8 "nand_out2", 0 0, RS_0x13002ea50;  3 drivers, strength-aware
v0x12f614b20_0 .net8 "out", 0 0, RS_0x13002ebd0;  alias, 3 drivers, strength-aware
S_0x12f6131d0 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x12f612f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009c4e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fce02a0 .functor NMOS 1, L_0x13009c4e8, RS_0x13002dfa0, C4<0>, C4<0>;
L_0x11fce0370 .functor NMOS 1, L_0x11fce02a0, RS_0x13002dfa0, C4<0>, C4<0>;
L_0x13009c530 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce0420 .functor PMOS 1, L_0x13009c530, RS_0x13002dfa0, C4<0>, C4<0>;
L_0x13009c578 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce0590 .functor PMOS 1, L_0x13009c578, RS_0x13002dfa0, C4<0>, C4<0>;
v0x12f613400_0 .net/2s *"_ivl_0", 0 0, L_0x13009c4e8;  1 drivers
v0x12f6134c0_0 .net/2s *"_ivl_2", 0 0, L_0x13009c530;  1 drivers
v0x12f613570_0 .net/2s *"_ivl_4", 0 0, L_0x13009c578;  1 drivers
v0x12f613630_0 .net8 "a", 0 0, RS_0x13002dfa0;  alias, 3 drivers, strength-aware
v0x12f613700_0 .net8 "b", 0 0, RS_0x13002dfa0;  alias, 3 drivers, strength-aware
v0x12f6137d0_0 .net8 "o1", 0 0, L_0x11fce02a0;  1 drivers, strength-aware
v0x12f613860_0 .net8 "out", 0 0, RS_0x13002e8d0;  alias, 3 drivers, strength-aware
S_0x12f613920 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x12f612f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009c5c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fce0660 .functor NMOS 1, L_0x13009c5c0, RS_0x13002e360, C4<0>, C4<0>;
L_0x11fce0750 .functor NMOS 1, L_0x11fce0660, RS_0x13002e360, C4<0>, C4<0>;
L_0x13009c608 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce0800 .functor PMOS 1, L_0x13009c608, RS_0x13002e360, C4<0>, C4<0>;
L_0x13009c650 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce0970 .functor PMOS 1, L_0x13009c650, RS_0x13002e360, C4<0>, C4<0>;
v0x12f613b40_0 .net/2s *"_ivl_0", 0 0, L_0x13009c5c0;  1 drivers
v0x12f613bf0_0 .net/2s *"_ivl_2", 0 0, L_0x13009c608;  1 drivers
v0x12f613ca0_0 .net/2s *"_ivl_4", 0 0, L_0x13009c650;  1 drivers
v0x12f613d60_0 .net8 "a", 0 0, RS_0x13002e360;  alias, 3 drivers, strength-aware
v0x12f613e30_0 .net8 "b", 0 0, RS_0x13002e360;  alias, 3 drivers, strength-aware
v0x12f613f00_0 .net8 "o1", 0 0, L_0x11fce0660;  1 drivers, strength-aware
v0x12f613f90_0 .net8 "out", 0 0, RS_0x13002ea50;  alias, 3 drivers, strength-aware
S_0x12f614050 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x12f612f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009c698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fce0a40 .functor NMOS 1, L_0x13009c698, RS_0x13002ea50, C4<0>, C4<0>;
L_0x11fce0b30 .functor NMOS 1, L_0x11fce0a40, RS_0x13002e8d0, C4<0>, C4<0>;
L_0x13009c6e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce0be0 .functor PMOS 1, L_0x13009c6e0, RS_0x13002e8d0, C4<0>, C4<0>;
L_0x13009c728 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce0cd0 .functor PMOS 1, L_0x13009c728, RS_0x13002ea50, C4<0>, C4<0>;
v0x12f614280_0 .net/2s *"_ivl_0", 0 0, L_0x13009c698;  1 drivers
v0x12f614330_0 .net/2s *"_ivl_2", 0 0, L_0x13009c6e0;  1 drivers
v0x12f6143e0_0 .net/2s *"_ivl_4", 0 0, L_0x13009c728;  1 drivers
v0x12f6144a0_0 .net8 "a", 0 0, RS_0x13002e8d0;  alias, 3 drivers, strength-aware
v0x12f614550_0 .net8 "b", 0 0, RS_0x13002ea50;  alias, 3 drivers, strength-aware
v0x12f614620_0 .net8 "o1", 0 0, L_0x11fce0a40;  1 drivers, strength-aware
v0x12f6146b0_0 .net8 "out", 0 0, RS_0x13002ebd0;  alias, 3 drivers, strength-aware
S_0x12f615560 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x12f60d8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x12f61caa0_0 .net8 "a", 0 0, RS_0x13002ebd0;  alias, 3 drivers, strength-aware
v0x12f61cb30_0 .net "b", 0 0, L_0x11fcde7b0;  alias, 1 drivers
v0x12f61ccc0_0 .net8 "carry", 0 0, RS_0x13002f0e0;  alias, 3 drivers, strength-aware
v0x12f61cd50_0 .net8 "sum", 0 0, RS_0x1300300d0;  alias, 3 drivers, strength-aware
S_0x12f6156d0 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x12f615560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12f616790_0 .net8 "a", 0 0, RS_0x13002ebd0;  alias, 3 drivers, strength-aware
v0x12f616830_0 .net "b", 0 0, L_0x11fcde7b0;  alias, 1 drivers
RS_0x13002ef60 .resolv tri, L_0x11fce4440, L_0x11fce4570, L_0x11fce4660;
v0x12f6168d0_0 .net8 "nand_out", 0 0, RS_0x13002ef60;  3 drivers, strength-aware
v0x12f616980_0 .net8 "out", 0 0, RS_0x13002f0e0;  alias, 3 drivers, strength-aware
S_0x12f6158e0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x12f6156d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009d0b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fce4150 .functor NMOS 1, L_0x13009d0b8, L_0x11fcde7b0, C4<0>, C4<0>;
L_0x11fce4440 .functor NMOS 1, L_0x11fce4150, RS_0x13002ebd0, C4<0>, C4<0>;
L_0x13009d100 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce4570 .functor PMOS 1, L_0x13009d100, RS_0x13002ebd0, C4<0>, C4<0>;
L_0x13009d148 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce4660 .functor PMOS 1, L_0x13009d148, L_0x11fcde7b0, C4<0>, C4<0>;
v0x12f615b10_0 .net/2s *"_ivl_0", 0 0, L_0x13009d0b8;  1 drivers
v0x12f615bc0_0 .net/2s *"_ivl_2", 0 0, L_0x13009d100;  1 drivers
v0x12f615c70_0 .net/2s *"_ivl_4", 0 0, L_0x13009d148;  1 drivers
v0x12f615d30_0 .net8 "a", 0 0, RS_0x13002ebd0;  alias, 3 drivers, strength-aware
v0x12f615e40_0 .net "b", 0 0, L_0x11fcde7b0;  alias, 1 drivers
v0x12f615ee0_0 .net8 "o1", 0 0, L_0x11fce4150;  1 drivers, strength-aware
v0x12f615f80_0 .net8 "out", 0 0, RS_0x13002ef60;  alias, 3 drivers, strength-aware
S_0x12f616050 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x12f6156d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009d190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fce4730 .functor NMOS 1, L_0x13009d190, RS_0x13002ef60, C4<0>, C4<0>;
L_0x11fce4820 .functor NMOS 1, L_0x11fce4730, RS_0x13002ef60, C4<0>, C4<0>;
L_0x13009d1d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce49d0 .functor PMOS 1, L_0x13009d1d8, RS_0x13002ef60, C4<0>, C4<0>;
L_0x13009d220 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400dca40 .functor PMOS 1, L_0x13009d220, RS_0x13002ef60, C4<0>, C4<0>;
v0x12f616270_0 .net/2s *"_ivl_0", 0 0, L_0x13009d190;  1 drivers
v0x12f616320_0 .net/2s *"_ivl_2", 0 0, L_0x13009d1d8;  1 drivers
v0x12f6163d0_0 .net/2s *"_ivl_4", 0 0, L_0x13009d220;  1 drivers
v0x12f616490_0 .net8 "a", 0 0, RS_0x13002ef60;  alias, 3 drivers, strength-aware
v0x12f616540_0 .net8 "b", 0 0, RS_0x13002ef60;  alias, 3 drivers, strength-aware
v0x12f616650_0 .net8 "o1", 0 0, L_0x11fce4730;  1 drivers, strength-aware
v0x12f6166e0_0 .net8 "out", 0 0, RS_0x13002f0e0;  alias, 3 drivers, strength-aware
S_0x12f616a50 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x12f615560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12f61c570_0 .net8 "a", 0 0, RS_0x13002ebd0;  alias, 3 drivers, strength-aware
RS_0x13002f4a0 .resolv tri, L_0x11fce2880, L_0x11fce2a30, L_0x11fce2ae0;
v0x12f61c600_0 .net8 "and1_out", 0 0, RS_0x13002f4a0;  3 drivers, strength-aware
RS_0x13002f860 .resolv tri, L_0x11fce3240, L_0x11fce33f0, L_0x11fce34a0;
v0x12f61c690_0 .net8 "and2_out", 0 0, RS_0x13002f860;  3 drivers, strength-aware
v0x12f61c720_0 .net "b", 0 0, L_0x11fcde7b0;  alias, 1 drivers
RS_0x13002f680 .resolv tri, L_0x11fce1ce0, L_0x11fce1d90, L_0x11fce1e80;
v0x12f61c7b0_0 .net8 "not_a", 0 0, RS_0x13002f680;  3 drivers, strength-aware
RS_0x13002f2c0 .resolv tri, L_0x11fce2040, L_0x11fce20f0, L_0x11fce21e0;
v0x12f61c900_0 .net8 "not_b", 0 0, RS_0x13002f2c0;  3 drivers, strength-aware
v0x12f61ca10_0 .net8 "out", 0 0, RS_0x1300300d0;  alias, 3 drivers, strength-aware
S_0x12f616c60 .scope module, "and1" "And" 2 30, 2 3 0, S_0x12f616a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12f617d20_0 .net8 "a", 0 0, RS_0x13002ebd0;  alias, 3 drivers, strength-aware
v0x12f617dc0_0 .net8 "b", 0 0, RS_0x13002f2c0;  alias, 3 drivers, strength-aware
RS_0x13002f320 .resolv tri, L_0x11fce24a0, L_0x11fce25d0, L_0x11fce26c0;
v0x12f617e60_0 .net8 "nand_out", 0 0, RS_0x13002f320;  3 drivers, strength-aware
v0x12f617f10_0 .net8 "out", 0 0, RS_0x13002f4a0;  alias, 3 drivers, strength-aware
S_0x12f616e90 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x12f616c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009cad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fce22b0 .functor NMOS 1, L_0x13009cad0, RS_0x13002f2c0, C4<0>, C4<0>;
L_0x11fce24a0 .functor NMOS 1, L_0x11fce22b0, RS_0x13002ebd0, C4<0>, C4<0>;
L_0x13009cb18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce25d0 .functor PMOS 1, L_0x13009cb18, RS_0x13002ebd0, C4<0>, C4<0>;
L_0x13009cb60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce26c0 .functor PMOS 1, L_0x13009cb60, RS_0x13002f2c0, C4<0>, C4<0>;
v0x12f6170d0_0 .net/2s *"_ivl_0", 0 0, L_0x13009cad0;  1 drivers
v0x12f617190_0 .net/2s *"_ivl_2", 0 0, L_0x13009cb18;  1 drivers
v0x12f617240_0 .net/2s *"_ivl_4", 0 0, L_0x13009cb60;  1 drivers
v0x12f617300_0 .net8 "a", 0 0, RS_0x13002ebd0;  alias, 3 drivers, strength-aware
v0x12f617390_0 .net8 "b", 0 0, RS_0x13002f2c0;  alias, 3 drivers, strength-aware
v0x12f617470_0 .net8 "o1", 0 0, L_0x11fce22b0;  1 drivers, strength-aware
v0x12f617510_0 .net8 "out", 0 0, RS_0x13002f320;  alias, 3 drivers, strength-aware
S_0x12f6175e0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x12f616c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009cba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fce2790 .functor NMOS 1, L_0x13009cba8, RS_0x13002f320, C4<0>, C4<0>;
L_0x11fce2880 .functor NMOS 1, L_0x11fce2790, RS_0x13002f320, C4<0>, C4<0>;
L_0x13009cbf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce2a30 .functor PMOS 1, L_0x13009cbf0, RS_0x13002f320, C4<0>, C4<0>;
L_0x13009cc38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce2ae0 .functor PMOS 1, L_0x13009cc38, RS_0x13002f320, C4<0>, C4<0>;
v0x12f617800_0 .net/2s *"_ivl_0", 0 0, L_0x13009cba8;  1 drivers
v0x12f6178b0_0 .net/2s *"_ivl_2", 0 0, L_0x13009cbf0;  1 drivers
v0x12f617960_0 .net/2s *"_ivl_4", 0 0, L_0x13009cc38;  1 drivers
v0x12f617a20_0 .net8 "a", 0 0, RS_0x13002f320;  alias, 3 drivers, strength-aware
v0x12f617ad0_0 .net8 "b", 0 0, RS_0x13002f320;  alias, 3 drivers, strength-aware
v0x12f617be0_0 .net8 "o1", 0 0, L_0x11fce2790;  1 drivers, strength-aware
v0x12f617c70_0 .net8 "out", 0 0, RS_0x13002f4a0;  alias, 3 drivers, strength-aware
S_0x12f617fe0 .scope module, "and2" "And" 2 31, 2 3 0, S_0x12f616a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12f619090_0 .net8 "a", 0 0, RS_0x13002f680;  alias, 3 drivers, strength-aware
v0x12f619130_0 .net "b", 0 0, L_0x11fcde7b0;  alias, 1 drivers
RS_0x13002f6e0 .resolv tri, L_0x11fce2d60, L_0x11fce2f90, L_0x11fce3080;
v0x12f6191c0_0 .net8 "nand_out", 0 0, RS_0x13002f6e0;  3 drivers, strength-aware
v0x12f619270_0 .net8 "out", 0 0, RS_0x13002f860;  alias, 3 drivers, strength-aware
S_0x12f6181f0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x12f617fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009cc80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fce2c90 .functor NMOS 1, L_0x13009cc80, L_0x11fcde7b0, C4<0>, C4<0>;
L_0x11fce2d60 .functor NMOS 1, L_0x11fce2c90, RS_0x13002f680, C4<0>, C4<0>;
L_0x13009ccc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce2f90 .functor PMOS 1, L_0x13009ccc8, RS_0x13002f680, C4<0>, C4<0>;
L_0x13009cd10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce3080 .functor PMOS 1, L_0x13009cd10, L_0x11fcde7b0, C4<0>, C4<0>;
v0x12f618420_0 .net/2s *"_ivl_0", 0 0, L_0x13009cc80;  1 drivers
v0x12f6184e0_0 .net/2s *"_ivl_2", 0 0, L_0x13009ccc8;  1 drivers
v0x12f618590_0 .net/2s *"_ivl_4", 0 0, L_0x13009cd10;  1 drivers
v0x12f618650_0 .net8 "a", 0 0, RS_0x13002f680;  alias, 3 drivers, strength-aware
v0x12f6186f0_0 .net "b", 0 0, L_0x11fcde7b0;  alias, 1 drivers
v0x12f618800_0 .net8 "o1", 0 0, L_0x11fce2c90;  1 drivers, strength-aware
v0x12f618890_0 .net8 "out", 0 0, RS_0x13002f6e0;  alias, 3 drivers, strength-aware
S_0x12f618950 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x12f617fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009cd58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fce3150 .functor NMOS 1, L_0x13009cd58, RS_0x13002f6e0, C4<0>, C4<0>;
L_0x11fce3240 .functor NMOS 1, L_0x11fce3150, RS_0x13002f6e0, C4<0>, C4<0>;
L_0x13009cda0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce33f0 .functor PMOS 1, L_0x13009cda0, RS_0x13002f6e0, C4<0>, C4<0>;
L_0x13009cde8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce34a0 .functor PMOS 1, L_0x13009cde8, RS_0x13002f6e0, C4<0>, C4<0>;
v0x12f618b70_0 .net/2s *"_ivl_0", 0 0, L_0x13009cd58;  1 drivers
v0x12f618c20_0 .net/2s *"_ivl_2", 0 0, L_0x13009cda0;  1 drivers
v0x12f618cd0_0 .net/2s *"_ivl_4", 0 0, L_0x13009cde8;  1 drivers
v0x12f618d90_0 .net8 "a", 0 0, RS_0x13002f6e0;  alias, 3 drivers, strength-aware
v0x12f618e40_0 .net8 "b", 0 0, RS_0x13002f6e0;  alias, 3 drivers, strength-aware
v0x12f618f50_0 .net8 "o1", 0 0, L_0x11fce3150;  1 drivers, strength-aware
v0x12f618fe0_0 .net8 "out", 0 0, RS_0x13002f860;  alias, 3 drivers, strength-aware
S_0x12f619340 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x12f616a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12f619d20_0 .net8 "a", 0 0, RS_0x13002ebd0;  alias, 3 drivers, strength-aware
v0x12f619db0_0 .net8 "out", 0 0, RS_0x13002f680;  alias, 3 drivers, strength-aware
S_0x12f619530 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x12f619340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009c920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fce1bf0 .functor NMOS 1, L_0x13009c920, RS_0x13002ebd0, C4<0>, C4<0>;
L_0x11fce1ce0 .functor NMOS 1, L_0x11fce1bf0, RS_0x13002ebd0, C4<0>, C4<0>;
L_0x13009c968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce1d90 .functor PMOS 1, L_0x13009c968, RS_0x13002ebd0, C4<0>, C4<0>;
L_0x13009c9b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce1e80 .functor PMOS 1, L_0x13009c9b0, RS_0x13002ebd0, C4<0>, C4<0>;
v0x12f619770_0 .net/2s *"_ivl_0", 0 0, L_0x13009c920;  1 drivers
v0x12f619830_0 .net/2s *"_ivl_2", 0 0, L_0x13009c968;  1 drivers
v0x12f6198e0_0 .net/2s *"_ivl_4", 0 0, L_0x13009c9b0;  1 drivers
v0x12f6199a0_0 .net8 "a", 0 0, RS_0x13002ebd0;  alias, 3 drivers, strength-aware
v0x12f619b30_0 .net8 "b", 0 0, RS_0x13002ebd0;  alias, 3 drivers, strength-aware
v0x12f619c00_0 .net8 "o1", 0 0, L_0x11fce1bf0;  1 drivers, strength-aware
v0x12f619c90_0 .net8 "out", 0 0, RS_0x13002f680;  alias, 3 drivers, strength-aware
S_0x12f619e40 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x12f616a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x12f61a7c0_0 .net "a", 0 0, L_0x11fcde7b0;  alias, 1 drivers
v0x12f61a860_0 .net8 "out", 0 0, RS_0x13002f2c0;  alias, 3 drivers, strength-aware
S_0x12f61a030 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x12f619e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009c9f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fce1f50 .functor NMOS 1, L_0x13009c9f8, L_0x11fcde7b0, C4<0>, C4<0>;
L_0x11fce2040 .functor NMOS 1, L_0x11fce1f50, L_0x11fcde7b0, C4<0>, C4<0>;
L_0x13009ca40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce20f0 .functor PMOS 1, L_0x13009ca40, L_0x11fcde7b0, C4<0>, C4<0>;
L_0x13009ca88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce21e0 .functor PMOS 1, L_0x13009ca88, L_0x11fcde7b0, C4<0>, C4<0>;
v0x12f61a270_0 .net/2s *"_ivl_0", 0 0, L_0x13009c9f8;  1 drivers
v0x12f61a330_0 .net/2s *"_ivl_2", 0 0, L_0x13009ca40;  1 drivers
v0x12f61a3e0_0 .net/2s *"_ivl_4", 0 0, L_0x13009ca88;  1 drivers
v0x12f61a4a0_0 .net "a", 0 0, L_0x11fcde7b0;  alias, 1 drivers
v0x12f61a5b0_0 .net "b", 0 0, L_0x11fcde7b0;  alias, 1 drivers
v0x12f61a640_0 .net8 "o1", 0 0, L_0x11fce1f50;  1 drivers, strength-aware
v0x12f61a6e0_0 .net8 "out", 0 0, RS_0x13002f2c0;  alias, 3 drivers, strength-aware
S_0x12f61a900 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x12f616a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x12f61c110_0 .net8 "a", 0 0, RS_0x13002f4a0;  alias, 3 drivers, strength-aware
v0x12f61c230_0 .net8 "b", 0 0, RS_0x13002f860;  alias, 3 drivers, strength-aware
RS_0x13002fdd0 .resolv tri, L_0x11fce3720, L_0x11fce37d0, L_0x11fce3940;
v0x12f61c340_0 .net8 "nand_out1", 0 0, RS_0x13002fdd0;  3 drivers, strength-aware
RS_0x13002ff50 .resolv tri, L_0x11fce3b00, L_0x11fce3bb0, L_0x11fce3d20;
v0x12f61c3d0_0 .net8 "nand_out2", 0 0, RS_0x13002ff50;  3 drivers, strength-aware
v0x12f61c4a0_0 .net8 "out", 0 0, RS_0x1300300d0;  alias, 3 drivers, strength-aware
S_0x12f61ab50 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x12f61a900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009ce30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fce3650 .functor NMOS 1, L_0x13009ce30, RS_0x13002f4a0, C4<0>, C4<0>;
L_0x11fce3720 .functor NMOS 1, L_0x11fce3650, RS_0x13002f4a0, C4<0>, C4<0>;
L_0x13009ce78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce37d0 .functor PMOS 1, L_0x13009ce78, RS_0x13002f4a0, C4<0>, C4<0>;
L_0x13009cec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce3940 .functor PMOS 1, L_0x13009cec0, RS_0x13002f4a0, C4<0>, C4<0>;
v0x12f61ad80_0 .net/2s *"_ivl_0", 0 0, L_0x13009ce30;  1 drivers
v0x12f61ae40_0 .net/2s *"_ivl_2", 0 0, L_0x13009ce78;  1 drivers
v0x12f61aef0_0 .net/2s *"_ivl_4", 0 0, L_0x13009cec0;  1 drivers
v0x12f61afb0_0 .net8 "a", 0 0, RS_0x13002f4a0;  alias, 3 drivers, strength-aware
v0x12f61b080_0 .net8 "b", 0 0, RS_0x13002f4a0;  alias, 3 drivers, strength-aware
v0x12f61b150_0 .net8 "o1", 0 0, L_0x11fce3650;  1 drivers, strength-aware
v0x12f61b1e0_0 .net8 "out", 0 0, RS_0x13002fdd0;  alias, 3 drivers, strength-aware
S_0x12f61b2a0 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x12f61a900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009cf08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fce3a10 .functor NMOS 1, L_0x13009cf08, RS_0x13002f860, C4<0>, C4<0>;
L_0x11fce3b00 .functor NMOS 1, L_0x11fce3a10, RS_0x13002f860, C4<0>, C4<0>;
L_0x13009cf50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce3bb0 .functor PMOS 1, L_0x13009cf50, RS_0x13002f860, C4<0>, C4<0>;
L_0x13009cf98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce3d20 .functor PMOS 1, L_0x13009cf98, RS_0x13002f860, C4<0>, C4<0>;
v0x12f61b4c0_0 .net/2s *"_ivl_0", 0 0, L_0x13009cf08;  1 drivers
v0x12f61b570_0 .net/2s *"_ivl_2", 0 0, L_0x13009cf50;  1 drivers
v0x12f61b620_0 .net/2s *"_ivl_4", 0 0, L_0x13009cf98;  1 drivers
v0x12f61b6e0_0 .net8 "a", 0 0, RS_0x13002f860;  alias, 3 drivers, strength-aware
v0x12f61b7b0_0 .net8 "b", 0 0, RS_0x13002f860;  alias, 3 drivers, strength-aware
v0x12f61b880_0 .net8 "o1", 0 0, L_0x11fce3a10;  1 drivers, strength-aware
v0x12f61b910_0 .net8 "out", 0 0, RS_0x13002ff50;  alias, 3 drivers, strength-aware
S_0x12f61b9d0 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x12f61a900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009cfe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fce3df0 .functor NMOS 1, L_0x13009cfe0, RS_0x13002ff50, C4<0>, C4<0>;
L_0x11fce3ee0 .functor NMOS 1, L_0x11fce3df0, RS_0x13002fdd0, C4<0>, C4<0>;
L_0x13009d028 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce3f90 .functor PMOS 1, L_0x13009d028, RS_0x13002fdd0, C4<0>, C4<0>;
L_0x13009d070 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce4080 .functor PMOS 1, L_0x13009d070, RS_0x13002ff50, C4<0>, C4<0>;
v0x12f61bc00_0 .net/2s *"_ivl_0", 0 0, L_0x13009cfe0;  1 drivers
v0x12f61bcb0_0 .net/2s *"_ivl_2", 0 0, L_0x13009d028;  1 drivers
v0x12f61bd60_0 .net/2s *"_ivl_4", 0 0, L_0x13009d070;  1 drivers
v0x12f61be20_0 .net8 "a", 0 0, RS_0x13002fdd0;  alias, 3 drivers, strength-aware
v0x12f61bed0_0 .net8 "b", 0 0, RS_0x13002ff50;  alias, 3 drivers, strength-aware
v0x12f61bfa0_0 .net8 "o1", 0 0, L_0x11fce3df0;  1 drivers, strength-aware
v0x12f61c030_0 .net8 "out", 0 0, RS_0x1300300d0;  alias, 3 drivers, strength-aware
S_0x12f61cde0 .scope module, "or_gate" "Or" 6 7, 2 9 0, S_0x12f60d8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400dd340_0 .net8 "a", 0 0, RS_0x13002dbe0;  alias, 3 drivers, strength-aware
v0x1400dd3e0_0 .net8 "b", 0 0, RS_0x13002f0e0;  alias, 3 drivers, strength-aware
RS_0x130030430 .resolv tri, L_0x11fce4c90, L_0x11fce4d40, L_0x11fce4e90;
v0x1400dd480_0 .net8 "nand_out1", 0 0, RS_0x130030430;  3 drivers, strength-aware
RS_0x1300305b0 .resolv tri, L_0x11fce5010, L_0x11fce50c0, L_0x11fce5210;
v0x1400dd550_0 .net8 "nand_out2", 0 0, RS_0x1300305b0;  3 drivers, strength-aware
v0x1400dd620_0 .net8 "out", 0 0, RS_0x130030730;  alias, 3 drivers, strength-aware
S_0x12f61cfa0 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x12f61cde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009d268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fce4ba0 .functor NMOS 1, L_0x13009d268, RS_0x13002dbe0, C4<0>, C4<0>;
L_0x11fce4c90 .functor NMOS 1, L_0x11fce4ba0, RS_0x13002dbe0, C4<0>, C4<0>;
L_0x13009d2b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce4d40 .functor PMOS 1, L_0x13009d2b0, RS_0x13002dbe0, C4<0>, C4<0>;
L_0x13009d2f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce4e90 .functor PMOS 1, L_0x13009d2f8, RS_0x13002dbe0, C4<0>, C4<0>;
v0x1400dc0b0_0 .net/2s *"_ivl_0", 0 0, L_0x13009d268;  1 drivers
v0x1400dc140_0 .net/2s *"_ivl_2", 0 0, L_0x13009d2b0;  1 drivers
v0x1400dc1d0_0 .net/2s *"_ivl_4", 0 0, L_0x13009d2f8;  1 drivers
v0x1400dc260_0 .net8 "a", 0 0, RS_0x13002dbe0;  alias, 3 drivers, strength-aware
v0x1400dc2f0_0 .net8 "b", 0 0, RS_0x13002dbe0;  alias, 3 drivers, strength-aware
v0x1400dc400_0 .net8 "o1", 0 0, L_0x11fce4ba0;  1 drivers, strength-aware
v0x1400dc490_0 .net8 "out", 0 0, RS_0x130030430;  alias, 3 drivers, strength-aware
S_0x1400dc520 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x12f61cde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009d340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fce4f40 .functor NMOS 1, L_0x13009d340, RS_0x13002f0e0, C4<0>, C4<0>;
L_0x11fce5010 .functor NMOS 1, L_0x11fce4f40, RS_0x13002f0e0, C4<0>, C4<0>;
L_0x13009d388 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce50c0 .functor PMOS 1, L_0x13009d388, RS_0x13002f0e0, C4<0>, C4<0>;
L_0x13009d3d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce5210 .functor PMOS 1, L_0x13009d3d0, RS_0x13002f0e0, C4<0>, C4<0>;
v0x1400dc730_0 .net/2s *"_ivl_0", 0 0, L_0x13009d340;  1 drivers
v0x1400dc7c0_0 .net/2s *"_ivl_2", 0 0, L_0x13009d388;  1 drivers
v0x1400dc850_0 .net/2s *"_ivl_4", 0 0, L_0x13009d3d0;  1 drivers
v0x1400dc8e0_0 .net8 "a", 0 0, RS_0x13002f0e0;  alias, 3 drivers, strength-aware
v0x1400dc970_0 .net8 "b", 0 0, RS_0x13002f0e0;  alias, 3 drivers, strength-aware
v0x1400dcac0_0 .net8 "o1", 0 0, L_0x11fce4f40;  1 drivers, strength-aware
v0x1400dcb50_0 .net8 "out", 0 0, RS_0x1300305b0;  alias, 3 drivers, strength-aware
S_0x1400dcc00 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x12f61cde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13009d418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fce52c0 .functor NMOS 1, L_0x13009d418, RS_0x1300305b0, C4<0>, C4<0>;
L_0x11fce5390 .functor NMOS 1, L_0x11fce52c0, RS_0x130030430, C4<0>, C4<0>;
L_0x13009d460 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce5440 .functor PMOS 1, L_0x13009d460, RS_0x130030430, C4<0>, C4<0>;
L_0x13009d4a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fce5530 .functor PMOS 1, L_0x13009d4a8, RS_0x1300305b0, C4<0>, C4<0>;
v0x1400dce30_0 .net/2s *"_ivl_0", 0 0, L_0x13009d418;  1 drivers
v0x1400dcee0_0 .net/2s *"_ivl_2", 0 0, L_0x13009d460;  1 drivers
v0x1400dcf90_0 .net/2s *"_ivl_4", 0 0, L_0x13009d4a8;  1 drivers
v0x1400dd050_0 .net8 "a", 0 0, RS_0x130030430;  alias, 3 drivers, strength-aware
v0x1400dd100_0 .net8 "b", 0 0, RS_0x1300305b0;  alias, 3 drivers, strength-aware
v0x1400dd1d0_0 .net8 "o1", 0 0, L_0x11fce52c0;  1 drivers, strength-aware
v0x1400dd260_0 .net8 "out", 0 0, RS_0x130030730;  alias, 3 drivers, strength-aware
S_0x1400ddcd0 .scope module, "fa2" "FullAdder" 5 17, 6 3 0, S_0x140067080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x1400eedb0_0 .net "a", 0 0, L_0x11fc91950;  1 drivers
v0x1400eee40_0 .net "b", 0 0, L_0x11fc91a70;  1 drivers
RS_0x130030c10 .resolv tri, L_0x11fc8dfc0, L_0x11fc8e170, L_0x1400ed9c0;
v0x1400eeed0_0 .net8 "carry1", 0 0, RS_0x130030c10;  3 drivers, strength-aware
RS_0x130032110 .resolv tri, L_0x11fc90b10, L_0x11fc90cc0, L_0x1400ee110;
v0x1400eef60_0 .net8 "carry2", 0 0, RS_0x130032110;  3 drivers, strength-aware
v0x1400eeff0_0 .net "cin", 0 0, L_0x11fc91b90;  1 drivers
v0x1400ef0c0_0 .net8 "cout", 0 0, RS_0x130033760;  3 drivers, strength-aware
v0x1400ef190_0 .net8 "sum", 0 0, RS_0x130033100;  3 drivers, strength-aware
RS_0x130031c00 .resolv tri, L_0x11fc8d5b0, L_0x11fc8d660, L_0x11fc8d730;
v0x1400ef2a0_0 .net8 "sum1", 0 0, RS_0x130031c00;  3 drivers, strength-aware
S_0x1400ddfc0 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x1400ddcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1400e5590_0 .net "a", 0 0, L_0x11fc91950;  alias, 1 drivers
v0x1400e5720_0 .net "b", 0 0, L_0x11fc91a70;  alias, 1 drivers
v0x1400e58b0_0 .net8 "carry", 0 0, RS_0x130030c10;  alias, 3 drivers, strength-aware
v0x1400e5940_0 .net8 "sum", 0 0, RS_0x130031c00;  alias, 3 drivers, strength-aware
S_0x1400de200 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x1400ddfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400df290_0 .net "a", 0 0, L_0x11fc91950;  alias, 1 drivers
v0x1400df330_0 .net "b", 0 0, L_0x11fc91a70;  alias, 1 drivers
RS_0x130030a90 .resolv tri, L_0x1400e57f0, L_0x1400e5620, L_0x11fc8de40;
v0x1400df3e0_0 .net8 "nand_out", 0 0, RS_0x130030a90;  3 drivers, strength-aware
v0x1400df490_0 .net8 "out", 0 0, RS_0x130030c10;  alias, 3 drivers, strength-aware
S_0x1400de430 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400de200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008b538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1400e9f00 .functor NMOS 1, L_0x13008b538, L_0x11fc91a70, C4<0>, C4<0>;
L_0x1400e57f0 .functor NMOS 1, L_0x1400e9f00, L_0x11fc91950, C4<0>, C4<0>;
L_0x13008b580 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400e5620 .functor PMOS 1, L_0x13008b580, L_0x11fc91950, C4<0>, C4<0>;
L_0x13008b5c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8de40 .functor PMOS 1, L_0x13008b5c8, L_0x11fc91a70, C4<0>, C4<0>;
v0x1400de670_0 .net/2s *"_ivl_0", 0 0, L_0x13008b538;  1 drivers
v0x1400de730_0 .net/2s *"_ivl_2", 0 0, L_0x13008b580;  1 drivers
v0x1400de7d0_0 .net/2s *"_ivl_4", 0 0, L_0x13008b5c8;  1 drivers
v0x1400de860_0 .net "a", 0 0, L_0x11fc91950;  alias, 1 drivers
v0x1400de900_0 .net "b", 0 0, L_0x11fc91a70;  alias, 1 drivers
v0x1400de9e0_0 .net8 "o1", 0 0, L_0x1400e9f00;  1 drivers, strength-aware
v0x1400dea80_0 .net8 "out", 0 0, RS_0x130030a90;  alias, 3 drivers, strength-aware
S_0x1400deb50 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400de200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008b610 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc8def0 .functor NMOS 1, L_0x13008b610, RS_0x130030a90, C4<0>, C4<0>;
L_0x11fc8dfc0 .functor NMOS 1, L_0x11fc8def0, RS_0x130030a90, C4<0>, C4<0>;
L_0x13008b658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8e170 .functor PMOS 1, L_0x13008b658, RS_0x130030a90, C4<0>, C4<0>;
L_0x13008b6a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400ed9c0 .functor PMOS 1, L_0x13008b6a0, RS_0x130030a90, C4<0>, C4<0>;
v0x1400ded70_0 .net/2s *"_ivl_0", 0 0, L_0x13008b610;  1 drivers
v0x1400dee20_0 .net/2s *"_ivl_2", 0 0, L_0x13008b658;  1 drivers
v0x1400deed0_0 .net/2s *"_ivl_4", 0 0, L_0x13008b6a0;  1 drivers
v0x1400def90_0 .net8 "a", 0 0, RS_0x130030a90;  alias, 3 drivers, strength-aware
v0x1400df040_0 .net8 "b", 0 0, RS_0x130030a90;  alias, 3 drivers, strength-aware
v0x1400df150_0 .net8 "o1", 0 0, L_0x11fc8def0;  1 drivers, strength-aware
v0x1400df1e0_0 .net8 "out", 0 0, RS_0x130030c10;  alias, 3 drivers, strength-aware
S_0x1400df560 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x1400ddfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400e5060_0 .net "a", 0 0, L_0x11fc91950;  alias, 1 drivers
RS_0x130030fd0 .resolv tri, L_0x11fc8c1b0, L_0x11fc8c360, L_0x11fc8c3f0;
v0x1400e50f0_0 .net8 "and1_out", 0 0, RS_0x130030fd0;  3 drivers, strength-aware
RS_0x130031390 .resolv tri, L_0x11fc8ca30, L_0x11fc8cbe0, L_0x11fc8cc50;
v0x1400e5180_0 .net8 "and2_out", 0 0, RS_0x130031390;  3 drivers, strength-aware
v0x1400e5210_0 .net "b", 0 0, L_0x11fc91a70;  alias, 1 drivers
RS_0x1300311b0 .resolv tri, L_0x11fc8b6c0, L_0x11fc8b770, L_0x11fc8b860;
v0x1400e52a0_0 .net8 "not_a", 0 0, RS_0x1300311b0;  3 drivers, strength-aware
RS_0x130030df0 .resolv tri, L_0x11fc8ba20, L_0x11fc8bad0, L_0x11fc8bbc0;
v0x1400e53f0_0 .net8 "not_b", 0 0, RS_0x130030df0;  3 drivers, strength-aware
v0x1400e5500_0 .net8 "out", 0 0, RS_0x130031c00;  alias, 3 drivers, strength-aware
S_0x1400df770 .scope module, "and1" "And" 2 30, 2 3 0, S_0x1400df560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400e0850_0 .net "a", 0 0, L_0x11fc91950;  alias, 1 drivers
v0x1400e08f0_0 .net8 "b", 0 0, RS_0x130030df0;  alias, 3 drivers, strength-aware
RS_0x130030e50 .resolv tri, L_0x1400e5480, L_0x11fc8bf00, L_0x11fc8bff0;
v0x1400e0990_0 .net8 "nand_out", 0 0, RS_0x130030e50;  3 drivers, strength-aware
v0x1400e0a40_0 .net8 "out", 0 0, RS_0x130030fd0;  alias, 3 drivers, strength-aware
S_0x1400df9a0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400df770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008af50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc8bc90 .functor NMOS 1, L_0x13008af50, RS_0x130030df0, C4<0>, C4<0>;
L_0x1400e5480 .functor NMOS 1, L_0x11fc8bc90, L_0x11fc91950, C4<0>, C4<0>;
L_0x13008af98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8bf00 .functor PMOS 1, L_0x13008af98, L_0x11fc91950, C4<0>, C4<0>;
L_0x13008afe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8bff0 .functor PMOS 1, L_0x13008afe0, RS_0x130030df0, C4<0>, C4<0>;
v0x1400dfbe0_0 .net/2s *"_ivl_0", 0 0, L_0x13008af50;  1 drivers
v0x1400dfca0_0 .net/2s *"_ivl_2", 0 0, L_0x13008af98;  1 drivers
v0x1400dfd50_0 .net/2s *"_ivl_4", 0 0, L_0x13008afe0;  1 drivers
v0x1400dfe10_0 .net "a", 0 0, L_0x11fc91950;  alias, 1 drivers
v0x1400dfee0_0 .net8 "b", 0 0, RS_0x130030df0;  alias, 3 drivers, strength-aware
v0x1400dffb0_0 .net8 "o1", 0 0, L_0x11fc8bc90;  1 drivers, strength-aware
v0x1400e0040_0 .net8 "out", 0 0, RS_0x130030e50;  alias, 3 drivers, strength-aware
S_0x1400e0110 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400df770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008b028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc8c0c0 .functor NMOS 1, L_0x13008b028, RS_0x130030e50, C4<0>, C4<0>;
L_0x11fc8c1b0 .functor NMOS 1, L_0x11fc8c0c0, RS_0x130030e50, C4<0>, C4<0>;
L_0x13008b070 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8c360 .functor PMOS 1, L_0x13008b070, RS_0x130030e50, C4<0>, C4<0>;
L_0x13008b0b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8c3f0 .functor PMOS 1, L_0x13008b0b8, RS_0x130030e50, C4<0>, C4<0>;
v0x1400e0330_0 .net/2s *"_ivl_0", 0 0, L_0x13008b028;  1 drivers
v0x1400e03e0_0 .net/2s *"_ivl_2", 0 0, L_0x13008b070;  1 drivers
v0x1400e0490_0 .net/2s *"_ivl_4", 0 0, L_0x13008b0b8;  1 drivers
v0x1400e0550_0 .net8 "a", 0 0, RS_0x130030e50;  alias, 3 drivers, strength-aware
v0x1400e0600_0 .net8 "b", 0 0, RS_0x130030e50;  alias, 3 drivers, strength-aware
v0x1400e0710_0 .net8 "o1", 0 0, L_0x11fc8c0c0;  1 drivers, strength-aware
v0x1400e07a0_0 .net8 "out", 0 0, RS_0x130030fd0;  alias, 3 drivers, strength-aware
S_0x1400e0b10 .scope module, "and2" "And" 2 31, 2 3 0, S_0x1400df560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400e1bc0_0 .net8 "a", 0 0, RS_0x1300311b0;  alias, 3 drivers, strength-aware
v0x1400e1c60_0 .net "b", 0 0, L_0x11fc91a70;  alias, 1 drivers
RS_0x130031210 .resolv tri, L_0x11fc8c610, L_0x11fc8c800, L_0x11fc8c890;
v0x1400e1cf0_0 .net8 "nand_out", 0 0, RS_0x130031210;  3 drivers, strength-aware
v0x1400e1da0_0 .net8 "out", 0 0, RS_0x130031390;  alias, 3 drivers, strength-aware
S_0x1400e0d20 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400e0b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008b100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc8c560 .functor NMOS 1, L_0x13008b100, L_0x11fc91a70, C4<0>, C4<0>;
L_0x11fc8c610 .functor NMOS 1, L_0x11fc8c560, RS_0x1300311b0, C4<0>, C4<0>;
L_0x13008b148 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8c800 .functor PMOS 1, L_0x13008b148, RS_0x1300311b0, C4<0>, C4<0>;
L_0x13008b190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8c890 .functor PMOS 1, L_0x13008b190, L_0x11fc91a70, C4<0>, C4<0>;
v0x1400e0f50_0 .net/2s *"_ivl_0", 0 0, L_0x13008b100;  1 drivers
v0x1400e1010_0 .net/2s *"_ivl_2", 0 0, L_0x13008b148;  1 drivers
v0x1400e10c0_0 .net/2s *"_ivl_4", 0 0, L_0x13008b190;  1 drivers
v0x1400e1180_0 .net8 "a", 0 0, RS_0x1300311b0;  alias, 3 drivers, strength-aware
v0x1400e1220_0 .net "b", 0 0, L_0x11fc91a70;  alias, 1 drivers
v0x1400e1330_0 .net8 "o1", 0 0, L_0x11fc8c560;  1 drivers, strength-aware
v0x1400e13c0_0 .net8 "out", 0 0, RS_0x130031210;  alias, 3 drivers, strength-aware
S_0x1400e1480 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400e0b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008b1d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc8c940 .functor NMOS 1, L_0x13008b1d8, RS_0x130031210, C4<0>, C4<0>;
L_0x11fc8ca30 .functor NMOS 1, L_0x11fc8c940, RS_0x130031210, C4<0>, C4<0>;
L_0x13008b220 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8cbe0 .functor PMOS 1, L_0x13008b220, RS_0x130031210, C4<0>, C4<0>;
L_0x13008b268 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8cc50 .functor PMOS 1, L_0x13008b268, RS_0x130031210, C4<0>, C4<0>;
v0x1400e16a0_0 .net/2s *"_ivl_0", 0 0, L_0x13008b1d8;  1 drivers
v0x1400e1750_0 .net/2s *"_ivl_2", 0 0, L_0x13008b220;  1 drivers
v0x1400e1800_0 .net/2s *"_ivl_4", 0 0, L_0x13008b268;  1 drivers
v0x1400e18c0_0 .net8 "a", 0 0, RS_0x130031210;  alias, 3 drivers, strength-aware
v0x1400e1970_0 .net8 "b", 0 0, RS_0x130031210;  alias, 3 drivers, strength-aware
v0x1400e1a80_0 .net8 "o1", 0 0, L_0x11fc8c940;  1 drivers, strength-aware
v0x1400e1b10_0 .net8 "out", 0 0, RS_0x130031390;  alias, 3 drivers, strength-aware
S_0x1400e1e70 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x1400df560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400e27f0_0 .net "a", 0 0, L_0x11fc91950;  alias, 1 drivers
v0x1400e2890_0 .net8 "out", 0 0, RS_0x1300311b0;  alias, 3 drivers, strength-aware
S_0x1400e2060 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400e1e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008ada0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc8b5d0 .functor NMOS 1, L_0x13008ada0, L_0x11fc91950, C4<0>, C4<0>;
L_0x11fc8b6c0 .functor NMOS 1, L_0x11fc8b5d0, L_0x11fc91950, C4<0>, C4<0>;
L_0x13008ade8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8b770 .functor PMOS 1, L_0x13008ade8, L_0x11fc91950, C4<0>, C4<0>;
L_0x13008ae30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8b860 .functor PMOS 1, L_0x13008ae30, L_0x11fc91950, C4<0>, C4<0>;
v0x1400e22a0_0 .net/2s *"_ivl_0", 0 0, L_0x13008ada0;  1 drivers
v0x1400e2360_0 .net/2s *"_ivl_2", 0 0, L_0x13008ade8;  1 drivers
v0x1400e2410_0 .net/2s *"_ivl_4", 0 0, L_0x13008ae30;  1 drivers
v0x1400e24d0_0 .net "a", 0 0, L_0x11fc91950;  alias, 1 drivers
v0x1400e25e0_0 .net "b", 0 0, L_0x11fc91950;  alias, 1 drivers
v0x1400e2670_0 .net8 "o1", 0 0, L_0x11fc8b5d0;  1 drivers, strength-aware
v0x1400e2710_0 .net8 "out", 0 0, RS_0x1300311b0;  alias, 3 drivers, strength-aware
S_0x1400e2930 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x1400df560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400e32b0_0 .net "a", 0 0, L_0x11fc91a70;  alias, 1 drivers
v0x1400e3350_0 .net8 "out", 0 0, RS_0x130030df0;  alias, 3 drivers, strength-aware
S_0x1400e2b20 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400e2930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008ae78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc8b930 .functor NMOS 1, L_0x13008ae78, L_0x11fc91a70, C4<0>, C4<0>;
L_0x11fc8ba20 .functor NMOS 1, L_0x11fc8b930, L_0x11fc91a70, C4<0>, C4<0>;
L_0x13008aec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8bad0 .functor PMOS 1, L_0x13008aec0, L_0x11fc91a70, C4<0>, C4<0>;
L_0x13008af08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8bbc0 .functor PMOS 1, L_0x13008af08, L_0x11fc91a70, C4<0>, C4<0>;
v0x1400e2d60_0 .net/2s *"_ivl_0", 0 0, L_0x13008ae78;  1 drivers
v0x1400e2e20_0 .net/2s *"_ivl_2", 0 0, L_0x13008aec0;  1 drivers
v0x1400e2ed0_0 .net/2s *"_ivl_4", 0 0, L_0x13008af08;  1 drivers
v0x1400e2f90_0 .net "a", 0 0, L_0x11fc91a70;  alias, 1 drivers
v0x1400e30a0_0 .net "b", 0 0, L_0x11fc91a70;  alias, 1 drivers
v0x1400e3130_0 .net8 "o1", 0 0, L_0x11fc8b930;  1 drivers, strength-aware
v0x1400e31d0_0 .net8 "out", 0 0, RS_0x130030df0;  alias, 3 drivers, strength-aware
S_0x1400e33f0 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x1400df560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400e4c00_0 .net8 "a", 0 0, RS_0x130030fd0;  alias, 3 drivers, strength-aware
v0x1400e4d20_0 .net8 "b", 0 0, RS_0x130031390;  alias, 3 drivers, strength-aware
RS_0x130031900 .resolv tri, L_0x11fc8ce70, L_0x11fc8cf20, L_0x11fc8d070;
v0x1400e4e30_0 .net8 "nand_out1", 0 0, RS_0x130031900;  3 drivers, strength-aware
RS_0x130031a80 .resolv tri, L_0x11fc8d210, L_0x11fc8d2c0, L_0x11fc8d410;
v0x1400e4ec0_0 .net8 "nand_out2", 0 0, RS_0x130031a80;  3 drivers, strength-aware
v0x1400e4f90_0 .net8 "out", 0 0, RS_0x130031c00;  alias, 3 drivers, strength-aware
S_0x1400e3640 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x1400e33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008b2b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc8cdc0 .functor NMOS 1, L_0x13008b2b0, RS_0x130030fd0, C4<0>, C4<0>;
L_0x11fc8ce70 .functor NMOS 1, L_0x11fc8cdc0, RS_0x130030fd0, C4<0>, C4<0>;
L_0x13008b2f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8cf20 .functor PMOS 1, L_0x13008b2f8, RS_0x130030fd0, C4<0>, C4<0>;
L_0x13008b340 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8d070 .functor PMOS 1, L_0x13008b340, RS_0x130030fd0, C4<0>, C4<0>;
v0x1400e3870_0 .net/2s *"_ivl_0", 0 0, L_0x13008b2b0;  1 drivers
v0x1400e3930_0 .net/2s *"_ivl_2", 0 0, L_0x13008b2f8;  1 drivers
v0x1400e39e0_0 .net/2s *"_ivl_4", 0 0, L_0x13008b340;  1 drivers
v0x1400e3aa0_0 .net8 "a", 0 0, RS_0x130030fd0;  alias, 3 drivers, strength-aware
v0x1400e3b70_0 .net8 "b", 0 0, RS_0x130030fd0;  alias, 3 drivers, strength-aware
v0x1400e3c40_0 .net8 "o1", 0 0, L_0x11fc8cdc0;  1 drivers, strength-aware
v0x1400e3cd0_0 .net8 "out", 0 0, RS_0x130031900;  alias, 3 drivers, strength-aware
S_0x1400e3d90 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x1400e33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008b388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc8d120 .functor NMOS 1, L_0x13008b388, RS_0x130031390, C4<0>, C4<0>;
L_0x11fc8d210 .functor NMOS 1, L_0x11fc8d120, RS_0x130031390, C4<0>, C4<0>;
L_0x13008b3d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8d2c0 .functor PMOS 1, L_0x13008b3d0, RS_0x130031390, C4<0>, C4<0>;
L_0x13008b418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8d410 .functor PMOS 1, L_0x13008b418, RS_0x130031390, C4<0>, C4<0>;
v0x1400e3fb0_0 .net/2s *"_ivl_0", 0 0, L_0x13008b388;  1 drivers
v0x1400e4060_0 .net/2s *"_ivl_2", 0 0, L_0x13008b3d0;  1 drivers
v0x1400e4110_0 .net/2s *"_ivl_4", 0 0, L_0x13008b418;  1 drivers
v0x1400e41d0_0 .net8 "a", 0 0, RS_0x130031390;  alias, 3 drivers, strength-aware
v0x1400e42a0_0 .net8 "b", 0 0, RS_0x130031390;  alias, 3 drivers, strength-aware
v0x1400e4370_0 .net8 "o1", 0 0, L_0x11fc8d120;  1 drivers, strength-aware
v0x1400e4400_0 .net8 "out", 0 0, RS_0x130031a80;  alias, 3 drivers, strength-aware
S_0x1400e44c0 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x1400e33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008b460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc8d4c0 .functor NMOS 1, L_0x13008b460, RS_0x130031a80, C4<0>, C4<0>;
L_0x11fc8d5b0 .functor NMOS 1, L_0x11fc8d4c0, RS_0x130031900, C4<0>, C4<0>;
L_0x13008b4a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8d660 .functor PMOS 1, L_0x13008b4a8, RS_0x130031900, C4<0>, C4<0>;
L_0x13008b4f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8d730 .functor PMOS 1, L_0x13008b4f0, RS_0x130031a80, C4<0>, C4<0>;
v0x1400e46f0_0 .net/2s *"_ivl_0", 0 0, L_0x13008b460;  1 drivers
v0x1400e47a0_0 .net/2s *"_ivl_2", 0 0, L_0x13008b4a8;  1 drivers
v0x1400e4850_0 .net/2s *"_ivl_4", 0 0, L_0x13008b4f0;  1 drivers
v0x1400e4910_0 .net8 "a", 0 0, RS_0x130031900;  alias, 3 drivers, strength-aware
v0x1400e49c0_0 .net8 "b", 0 0, RS_0x130031a80;  alias, 3 drivers, strength-aware
v0x1400e4a90_0 .net8 "o1", 0 0, L_0x11fc8d4c0;  1 drivers, strength-aware
v0x1400e4b20_0 .net8 "out", 0 0, RS_0x130031c00;  alias, 3 drivers, strength-aware
S_0x1400e59d0 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x1400ddcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1400ecf10_0 .net8 "a", 0 0, RS_0x130031c00;  alias, 3 drivers, strength-aware
v0x1400ecfa0_0 .net "b", 0 0, L_0x11fc91b90;  alias, 1 drivers
v0x1400ed130_0 .net8 "carry", 0 0, RS_0x130032110;  alias, 3 drivers, strength-aware
v0x1400ed1c0_0 .net8 "sum", 0 0, RS_0x130033100;  alias, 3 drivers, strength-aware
S_0x1400e5b40 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x1400e59d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400e6c00_0 .net8 "a", 0 0, RS_0x130031c00;  alias, 3 drivers, strength-aware
v0x1400e6ca0_0 .net "b", 0 0, L_0x11fc91b90;  alias, 1 drivers
RS_0x130031f90 .resolv tri, L_0x1400ed070, L_0x11fc908a0, L_0x11fc90950;
v0x1400e6d40_0 .net8 "nand_out", 0 0, RS_0x130031f90;  3 drivers, strength-aware
v0x1400e6df0_0 .net8 "out", 0 0, RS_0x130032110;  alias, 3 drivers, strength-aware
S_0x1400e5d50 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400e5b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008be80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc90570 .functor NMOS 1, L_0x13008be80, L_0x11fc91b90, C4<0>, C4<0>;
L_0x1400ed070 .functor NMOS 1, L_0x11fc90570, RS_0x130031c00, C4<0>, C4<0>;
L_0x13008bec8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc908a0 .functor PMOS 1, L_0x13008bec8, RS_0x130031c00, C4<0>, C4<0>;
L_0x13008bf10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc90950 .functor PMOS 1, L_0x13008bf10, L_0x11fc91b90, C4<0>, C4<0>;
v0x1400e5f80_0 .net/2s *"_ivl_0", 0 0, L_0x13008be80;  1 drivers
v0x1400e6030_0 .net/2s *"_ivl_2", 0 0, L_0x13008bec8;  1 drivers
v0x1400e60e0_0 .net/2s *"_ivl_4", 0 0, L_0x13008bf10;  1 drivers
v0x1400e61a0_0 .net8 "a", 0 0, RS_0x130031c00;  alias, 3 drivers, strength-aware
v0x1400e62b0_0 .net "b", 0 0, L_0x11fc91b90;  alias, 1 drivers
v0x1400e6350_0 .net8 "o1", 0 0, L_0x11fc90570;  1 drivers, strength-aware
v0x1400e63f0_0 .net8 "out", 0 0, RS_0x130031f90;  alias, 3 drivers, strength-aware
S_0x1400e64c0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400e5b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008bf58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc90a20 .functor NMOS 1, L_0x13008bf58, RS_0x130031f90, C4<0>, C4<0>;
L_0x11fc90b10 .functor NMOS 1, L_0x11fc90a20, RS_0x130031f90, C4<0>, C4<0>;
L_0x13008bfa0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc90cc0 .functor PMOS 1, L_0x13008bfa0, RS_0x130031f90, C4<0>, C4<0>;
L_0x13008bfe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400ee110 .functor PMOS 1, L_0x13008bfe8, RS_0x130031f90, C4<0>, C4<0>;
v0x1400e66e0_0 .net/2s *"_ivl_0", 0 0, L_0x13008bf58;  1 drivers
v0x1400e6790_0 .net/2s *"_ivl_2", 0 0, L_0x13008bfa0;  1 drivers
v0x1400e6840_0 .net/2s *"_ivl_4", 0 0, L_0x13008bfe8;  1 drivers
v0x1400e6900_0 .net8 "a", 0 0, RS_0x130031f90;  alias, 3 drivers, strength-aware
v0x1400e69b0_0 .net8 "b", 0 0, RS_0x130031f90;  alias, 3 drivers, strength-aware
v0x1400e6ac0_0 .net8 "o1", 0 0, L_0x11fc90a20;  1 drivers, strength-aware
v0x1400e6b50_0 .net8 "out", 0 0, RS_0x130032110;  alias, 3 drivers, strength-aware
S_0x1400e6ec0 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x1400e59d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400ec9e0_0 .net8 "a", 0 0, RS_0x130031c00;  alias, 3 drivers, strength-aware
RS_0x1300324d0 .resolv tri, L_0x11fc8ef20, L_0x11fc8f0d0, L_0x11fc8f160;
v0x1400eca70_0 .net8 "and1_out", 0 0, RS_0x1300324d0;  3 drivers, strength-aware
RS_0x130032890 .resolv tri, L_0x11fc8f7a0, L_0x11fc8f950, L_0x11fc8f9c0;
v0x1400ecb00_0 .net8 "and2_out", 0 0, RS_0x130032890;  3 drivers, strength-aware
v0x1400ecb90_0 .net "b", 0 0, L_0x11fc91b90;  alias, 1 drivers
RS_0x1300326b0 .resolv tri, L_0x11fc8e430, L_0x11fc8e4e0, L_0x11fc8e5d0;
v0x1400ecc20_0 .net8 "not_a", 0 0, RS_0x1300326b0;  3 drivers, strength-aware
RS_0x1300322f0 .resolv tri, L_0x11fc8e790, L_0x11fc8e840, L_0x11fc8e930;
v0x1400ecd70_0 .net8 "not_b", 0 0, RS_0x1300322f0;  3 drivers, strength-aware
v0x1400ece80_0 .net8 "out", 0 0, RS_0x130033100;  alias, 3 drivers, strength-aware
S_0x1400e70d0 .scope module, "and1" "And" 2 30, 2 3 0, S_0x1400e6ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400e8190_0 .net8 "a", 0 0, RS_0x130031c00;  alias, 3 drivers, strength-aware
v0x1400e8230_0 .net8 "b", 0 0, RS_0x1300322f0;  alias, 3 drivers, strength-aware
RS_0x130032350 .resolv tri, L_0x1400ece00, L_0x11fc8ec70, L_0x11fc8ed60;
v0x1400e82d0_0 .net8 "nand_out", 0 0, RS_0x130032350;  3 drivers, strength-aware
v0x1400e8380_0 .net8 "out", 0 0, RS_0x1300324d0;  alias, 3 drivers, strength-aware
S_0x1400e7300 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400e70d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008b898 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc8ea00 .functor NMOS 1, L_0x13008b898, RS_0x1300322f0, C4<0>, C4<0>;
L_0x1400ece00 .functor NMOS 1, L_0x11fc8ea00, RS_0x130031c00, C4<0>, C4<0>;
L_0x13008b8e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8ec70 .functor PMOS 1, L_0x13008b8e0, RS_0x130031c00, C4<0>, C4<0>;
L_0x13008b928 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8ed60 .functor PMOS 1, L_0x13008b928, RS_0x1300322f0, C4<0>, C4<0>;
v0x1400e7540_0 .net/2s *"_ivl_0", 0 0, L_0x13008b898;  1 drivers
v0x1400e7600_0 .net/2s *"_ivl_2", 0 0, L_0x13008b8e0;  1 drivers
v0x1400e76b0_0 .net/2s *"_ivl_4", 0 0, L_0x13008b928;  1 drivers
v0x1400e7770_0 .net8 "a", 0 0, RS_0x130031c00;  alias, 3 drivers, strength-aware
v0x1400e7800_0 .net8 "b", 0 0, RS_0x1300322f0;  alias, 3 drivers, strength-aware
v0x1400e78e0_0 .net8 "o1", 0 0, L_0x11fc8ea00;  1 drivers, strength-aware
v0x1400e7980_0 .net8 "out", 0 0, RS_0x130032350;  alias, 3 drivers, strength-aware
S_0x1400e7a50 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400e70d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008b970 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc8ee30 .functor NMOS 1, L_0x13008b970, RS_0x130032350, C4<0>, C4<0>;
L_0x11fc8ef20 .functor NMOS 1, L_0x11fc8ee30, RS_0x130032350, C4<0>, C4<0>;
L_0x13008b9b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8f0d0 .functor PMOS 1, L_0x13008b9b8, RS_0x130032350, C4<0>, C4<0>;
L_0x13008ba00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8f160 .functor PMOS 1, L_0x13008ba00, RS_0x130032350, C4<0>, C4<0>;
v0x1400e7c70_0 .net/2s *"_ivl_0", 0 0, L_0x13008b970;  1 drivers
v0x1400e7d20_0 .net/2s *"_ivl_2", 0 0, L_0x13008b9b8;  1 drivers
v0x1400e7dd0_0 .net/2s *"_ivl_4", 0 0, L_0x13008ba00;  1 drivers
v0x1400e7e90_0 .net8 "a", 0 0, RS_0x130032350;  alias, 3 drivers, strength-aware
v0x1400e7f40_0 .net8 "b", 0 0, RS_0x130032350;  alias, 3 drivers, strength-aware
v0x1400e8050_0 .net8 "o1", 0 0, L_0x11fc8ee30;  1 drivers, strength-aware
v0x1400e80e0_0 .net8 "out", 0 0, RS_0x1300324d0;  alias, 3 drivers, strength-aware
S_0x1400e8450 .scope module, "and2" "And" 2 31, 2 3 0, S_0x1400e6ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400e9500_0 .net8 "a", 0 0, RS_0x1300326b0;  alias, 3 drivers, strength-aware
v0x1400e95a0_0 .net "b", 0 0, L_0x11fc91b90;  alias, 1 drivers
RS_0x130032710 .resolv tri, L_0x11fc8f380, L_0x11fc8f570, L_0x11fc8f600;
v0x1400e9630_0 .net8 "nand_out", 0 0, RS_0x130032710;  3 drivers, strength-aware
v0x1400e96e0_0 .net8 "out", 0 0, RS_0x130032890;  alias, 3 drivers, strength-aware
S_0x1400e8660 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400e8450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008ba48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc8f2d0 .functor NMOS 1, L_0x13008ba48, L_0x11fc91b90, C4<0>, C4<0>;
L_0x11fc8f380 .functor NMOS 1, L_0x11fc8f2d0, RS_0x1300326b0, C4<0>, C4<0>;
L_0x13008ba90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8f570 .functor PMOS 1, L_0x13008ba90, RS_0x1300326b0, C4<0>, C4<0>;
L_0x13008bad8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8f600 .functor PMOS 1, L_0x13008bad8, L_0x11fc91b90, C4<0>, C4<0>;
v0x1400e8890_0 .net/2s *"_ivl_0", 0 0, L_0x13008ba48;  1 drivers
v0x1400e8950_0 .net/2s *"_ivl_2", 0 0, L_0x13008ba90;  1 drivers
v0x1400e8a00_0 .net/2s *"_ivl_4", 0 0, L_0x13008bad8;  1 drivers
v0x1400e8ac0_0 .net8 "a", 0 0, RS_0x1300326b0;  alias, 3 drivers, strength-aware
v0x1400e8b60_0 .net "b", 0 0, L_0x11fc91b90;  alias, 1 drivers
v0x1400e8c70_0 .net8 "o1", 0 0, L_0x11fc8f2d0;  1 drivers, strength-aware
v0x1400e8d00_0 .net8 "out", 0 0, RS_0x130032710;  alias, 3 drivers, strength-aware
S_0x1400e8dc0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400e8450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008bb20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc8f6b0 .functor NMOS 1, L_0x13008bb20, RS_0x130032710, C4<0>, C4<0>;
L_0x11fc8f7a0 .functor NMOS 1, L_0x11fc8f6b0, RS_0x130032710, C4<0>, C4<0>;
L_0x13008bb68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8f950 .functor PMOS 1, L_0x13008bb68, RS_0x130032710, C4<0>, C4<0>;
L_0x13008bbb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8f9c0 .functor PMOS 1, L_0x13008bbb0, RS_0x130032710, C4<0>, C4<0>;
v0x1400e8fe0_0 .net/2s *"_ivl_0", 0 0, L_0x13008bb20;  1 drivers
v0x1400e9090_0 .net/2s *"_ivl_2", 0 0, L_0x13008bb68;  1 drivers
v0x1400e9140_0 .net/2s *"_ivl_4", 0 0, L_0x13008bbb0;  1 drivers
v0x1400e9200_0 .net8 "a", 0 0, RS_0x130032710;  alias, 3 drivers, strength-aware
v0x1400e92b0_0 .net8 "b", 0 0, RS_0x130032710;  alias, 3 drivers, strength-aware
v0x1400e93c0_0 .net8 "o1", 0 0, L_0x11fc8f6b0;  1 drivers, strength-aware
v0x1400e9450_0 .net8 "out", 0 0, RS_0x130032890;  alias, 3 drivers, strength-aware
S_0x1400e97b0 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x1400e6ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400ea190_0 .net8 "a", 0 0, RS_0x130031c00;  alias, 3 drivers, strength-aware
v0x1400ea220_0 .net8 "out", 0 0, RS_0x1300326b0;  alias, 3 drivers, strength-aware
S_0x1400e99a0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400e97b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008b6e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc8e340 .functor NMOS 1, L_0x13008b6e8, RS_0x130031c00, C4<0>, C4<0>;
L_0x11fc8e430 .functor NMOS 1, L_0x11fc8e340, RS_0x130031c00, C4<0>, C4<0>;
L_0x13008b730 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8e4e0 .functor PMOS 1, L_0x13008b730, RS_0x130031c00, C4<0>, C4<0>;
L_0x13008b778 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8e5d0 .functor PMOS 1, L_0x13008b778, RS_0x130031c00, C4<0>, C4<0>;
v0x1400e9be0_0 .net/2s *"_ivl_0", 0 0, L_0x13008b6e8;  1 drivers
v0x1400e9ca0_0 .net/2s *"_ivl_2", 0 0, L_0x13008b730;  1 drivers
v0x1400e9d50_0 .net/2s *"_ivl_4", 0 0, L_0x13008b778;  1 drivers
v0x1400e9e10_0 .net8 "a", 0 0, RS_0x130031c00;  alias, 3 drivers, strength-aware
v0x1400e9fa0_0 .net8 "b", 0 0, RS_0x130031c00;  alias, 3 drivers, strength-aware
v0x1400ea070_0 .net8 "o1", 0 0, L_0x11fc8e340;  1 drivers, strength-aware
v0x1400ea100_0 .net8 "out", 0 0, RS_0x1300326b0;  alias, 3 drivers, strength-aware
S_0x1400ea2b0 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x1400e6ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400eac30_0 .net "a", 0 0, L_0x11fc91b90;  alias, 1 drivers
v0x1400eacd0_0 .net8 "out", 0 0, RS_0x1300322f0;  alias, 3 drivers, strength-aware
S_0x1400ea4a0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400ea2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008b7c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc8e6a0 .functor NMOS 1, L_0x13008b7c0, L_0x11fc91b90, C4<0>, C4<0>;
L_0x11fc8e790 .functor NMOS 1, L_0x11fc8e6a0, L_0x11fc91b90, C4<0>, C4<0>;
L_0x13008b808 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8e840 .functor PMOS 1, L_0x13008b808, L_0x11fc91b90, C4<0>, C4<0>;
L_0x13008b850 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8e930 .functor PMOS 1, L_0x13008b850, L_0x11fc91b90, C4<0>, C4<0>;
v0x1400ea6e0_0 .net/2s *"_ivl_0", 0 0, L_0x13008b7c0;  1 drivers
v0x1400ea7a0_0 .net/2s *"_ivl_2", 0 0, L_0x13008b808;  1 drivers
v0x1400ea850_0 .net/2s *"_ivl_4", 0 0, L_0x13008b850;  1 drivers
v0x1400ea910_0 .net "a", 0 0, L_0x11fc91b90;  alias, 1 drivers
v0x1400eaa20_0 .net "b", 0 0, L_0x11fc91b90;  alias, 1 drivers
v0x1400eaab0_0 .net8 "o1", 0 0, L_0x11fc8e6a0;  1 drivers, strength-aware
v0x1400eab50_0 .net8 "out", 0 0, RS_0x1300322f0;  alias, 3 drivers, strength-aware
S_0x1400ead70 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x1400e6ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400ec580_0 .net8 "a", 0 0, RS_0x1300324d0;  alias, 3 drivers, strength-aware
v0x1400ec6a0_0 .net8 "b", 0 0, RS_0x130032890;  alias, 3 drivers, strength-aware
RS_0x130032e00 .resolv tri, L_0x11fc8fbe0, L_0x11fc8fc90, L_0x11fc8fde0;
v0x1400ec7b0_0 .net8 "nand_out1", 0 0, RS_0x130032e00;  3 drivers, strength-aware
RS_0x130032f80 .resolv tri, L_0x11fc8ff80, L_0x11fc90030, L_0x11fc90180;
v0x1400ec840_0 .net8 "nand_out2", 0 0, RS_0x130032f80;  3 drivers, strength-aware
v0x1400ec910_0 .net8 "out", 0 0, RS_0x130033100;  alias, 3 drivers, strength-aware
S_0x1400eafc0 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x1400ead70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008bbf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc8fb30 .functor NMOS 1, L_0x13008bbf8, RS_0x1300324d0, C4<0>, C4<0>;
L_0x11fc8fbe0 .functor NMOS 1, L_0x11fc8fb30, RS_0x1300324d0, C4<0>, C4<0>;
L_0x13008bc40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8fc90 .functor PMOS 1, L_0x13008bc40, RS_0x1300324d0, C4<0>, C4<0>;
L_0x13008bc88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc8fde0 .functor PMOS 1, L_0x13008bc88, RS_0x1300324d0, C4<0>, C4<0>;
v0x1400eb1f0_0 .net/2s *"_ivl_0", 0 0, L_0x13008bbf8;  1 drivers
v0x1400eb2b0_0 .net/2s *"_ivl_2", 0 0, L_0x13008bc40;  1 drivers
v0x1400eb360_0 .net/2s *"_ivl_4", 0 0, L_0x13008bc88;  1 drivers
v0x1400eb420_0 .net8 "a", 0 0, RS_0x1300324d0;  alias, 3 drivers, strength-aware
v0x1400eb4f0_0 .net8 "b", 0 0, RS_0x1300324d0;  alias, 3 drivers, strength-aware
v0x1400eb5c0_0 .net8 "o1", 0 0, L_0x11fc8fb30;  1 drivers, strength-aware
v0x1400eb650_0 .net8 "out", 0 0, RS_0x130032e00;  alias, 3 drivers, strength-aware
S_0x1400eb710 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x1400ead70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008bcd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc8fe90 .functor NMOS 1, L_0x13008bcd0, RS_0x130032890, C4<0>, C4<0>;
L_0x11fc8ff80 .functor NMOS 1, L_0x11fc8fe90, RS_0x130032890, C4<0>, C4<0>;
L_0x13008bd18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc90030 .functor PMOS 1, L_0x13008bd18, RS_0x130032890, C4<0>, C4<0>;
L_0x13008bd60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc90180 .functor PMOS 1, L_0x13008bd60, RS_0x130032890, C4<0>, C4<0>;
v0x1400eb930_0 .net/2s *"_ivl_0", 0 0, L_0x13008bcd0;  1 drivers
v0x1400eb9e0_0 .net/2s *"_ivl_2", 0 0, L_0x13008bd18;  1 drivers
v0x1400eba90_0 .net/2s *"_ivl_4", 0 0, L_0x13008bd60;  1 drivers
v0x1400ebb50_0 .net8 "a", 0 0, RS_0x130032890;  alias, 3 drivers, strength-aware
v0x1400ebc20_0 .net8 "b", 0 0, RS_0x130032890;  alias, 3 drivers, strength-aware
v0x1400ebcf0_0 .net8 "o1", 0 0, L_0x11fc8fe90;  1 drivers, strength-aware
v0x1400ebd80_0 .net8 "out", 0 0, RS_0x130032f80;  alias, 3 drivers, strength-aware
S_0x1400ebe40 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x1400ead70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008bda8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc90230 .functor NMOS 1, L_0x13008bda8, RS_0x130032f80, C4<0>, C4<0>;
L_0x11fc90320 .functor NMOS 1, L_0x11fc90230, RS_0x130032e00, C4<0>, C4<0>;
L_0x13008bdf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc903d0 .functor PMOS 1, L_0x13008bdf0, RS_0x130032e00, C4<0>, C4<0>;
L_0x13008be38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc904a0 .functor PMOS 1, L_0x13008be38, RS_0x130032f80, C4<0>, C4<0>;
v0x1400ec070_0 .net/2s *"_ivl_0", 0 0, L_0x13008bda8;  1 drivers
v0x1400ec120_0 .net/2s *"_ivl_2", 0 0, L_0x13008bdf0;  1 drivers
v0x1400ec1d0_0 .net/2s *"_ivl_4", 0 0, L_0x13008be38;  1 drivers
v0x1400ec290_0 .net8 "a", 0 0, RS_0x130032e00;  alias, 3 drivers, strength-aware
v0x1400ec340_0 .net8 "b", 0 0, RS_0x130032f80;  alias, 3 drivers, strength-aware
v0x1400ec410_0 .net8 "o1", 0 0, L_0x11fc90230;  1 drivers, strength-aware
v0x1400ec4a0_0 .net8 "out", 0 0, RS_0x130033100;  alias, 3 drivers, strength-aware
S_0x1400ed250 .scope module, "or_gate" "Or" 6 7, 2 9 0, S_0x1400ddcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400eea00_0 .net8 "a", 0 0, RS_0x130030c10;  alias, 3 drivers, strength-aware
v0x1400eeaa0_0 .net8 "b", 0 0, RS_0x130032110;  alias, 3 drivers, strength-aware
RS_0x130033460 .resolv tri, L_0x11fc90f80, L_0x11fc91030, L_0x11fc91180;
v0x1400eeb40_0 .net8 "nand_out1", 0 0, RS_0x130033460;  3 drivers, strength-aware
RS_0x1300335e0 .resolv tri, L_0x11fc91320, L_0x11fc913d0, L_0x11fc91520;
v0x1400eec10_0 .net8 "nand_out2", 0 0, RS_0x1300335e0;  3 drivers, strength-aware
v0x1400eece0_0 .net8 "out", 0 0, RS_0x130033760;  alias, 3 drivers, strength-aware
S_0x1400ed410 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x1400ed250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008c030 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc90e90 .functor NMOS 1, L_0x13008c030, RS_0x130030c10, C4<0>, C4<0>;
L_0x11fc90f80 .functor NMOS 1, L_0x11fc90e90, RS_0x130030c10, C4<0>, C4<0>;
L_0x13008c078 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc91030 .functor PMOS 1, L_0x13008c078, RS_0x130030c10, C4<0>, C4<0>;
L_0x13008c0c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc91180 .functor PMOS 1, L_0x13008c0c0, RS_0x130030c10, C4<0>, C4<0>;
v0x1400ed640_0 .net/2s *"_ivl_0", 0 0, L_0x13008c030;  1 drivers
v0x1400ed6f0_0 .net/2s *"_ivl_2", 0 0, L_0x13008c078;  1 drivers
v0x1400ed7a0_0 .net/2s *"_ivl_4", 0 0, L_0x13008c0c0;  1 drivers
v0x1400ed860_0 .net8 "a", 0 0, RS_0x130030c10;  alias, 3 drivers, strength-aware
v0x1400ed8f0_0 .net8 "b", 0 0, RS_0x130030c10;  alias, 3 drivers, strength-aware
v0x1400eda40_0 .net8 "o1", 0 0, L_0x11fc90e90;  1 drivers, strength-aware
v0x1400edad0_0 .net8 "out", 0 0, RS_0x130033460;  alias, 3 drivers, strength-aware
S_0x1400edbb0 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x1400ed250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008c108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc91230 .functor NMOS 1, L_0x13008c108, RS_0x130032110, C4<0>, C4<0>;
L_0x11fc91320 .functor NMOS 1, L_0x11fc91230, RS_0x130032110, C4<0>, C4<0>;
L_0x13008c150 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc913d0 .functor PMOS 1, L_0x13008c150, RS_0x130032110, C4<0>, C4<0>;
L_0x13008c198 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc91520 .functor PMOS 1, L_0x13008c198, RS_0x130032110, C4<0>, C4<0>;
v0x1400eddc0_0 .net/2s *"_ivl_0", 0 0, L_0x13008c108;  1 drivers
v0x1400ede50_0 .net/2s *"_ivl_2", 0 0, L_0x13008c150;  1 drivers
v0x1400edef0_0 .net/2s *"_ivl_4", 0 0, L_0x13008c198;  1 drivers
v0x1400edfb0_0 .net8 "a", 0 0, RS_0x130032110;  alias, 3 drivers, strength-aware
v0x1400ee040_0 .net8 "b", 0 0, RS_0x130032110;  alias, 3 drivers, strength-aware
v0x1400ee190_0 .net8 "o1", 0 0, L_0x11fc91230;  1 drivers, strength-aware
v0x1400ee220_0 .net8 "out", 0 0, RS_0x1300335e0;  alias, 3 drivers, strength-aware
S_0x1400ee300 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x1400ed250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008c1e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc915d0 .functor NMOS 1, L_0x13008c1e0, RS_0x1300335e0, C4<0>, C4<0>;
L_0x11fc916c0 .functor NMOS 1, L_0x11fc915d0, RS_0x130033460, C4<0>, C4<0>;
L_0x13008c228 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc91770 .functor PMOS 1, L_0x13008c228, RS_0x130033460, C4<0>, C4<0>;
L_0x13008c270 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc918a0 .functor PMOS 1, L_0x13008c270, RS_0x1300335e0, C4<0>, C4<0>;
v0x1400ee510_0 .net/2s *"_ivl_0", 0 0, L_0x13008c1e0;  1 drivers
v0x1400ee5a0_0 .net/2s *"_ivl_2", 0 0, L_0x13008c228;  1 drivers
v0x1400ee650_0 .net/2s *"_ivl_4", 0 0, L_0x13008c270;  1 drivers
v0x1400ee710_0 .net8 "a", 0 0, RS_0x130033460;  alias, 3 drivers, strength-aware
v0x1400ee7c0_0 .net8 "b", 0 0, RS_0x1300335e0;  alias, 3 drivers, strength-aware
v0x1400ee890_0 .net8 "o1", 0 0, L_0x11fc915d0;  1 drivers, strength-aware
v0x1400ee920_0 .net8 "out", 0 0, RS_0x130033760;  alias, 3 drivers, strength-aware
S_0x1400ef360 .scope module, "fa3" "FullAdder" 5 18, 6 3 0, S_0x140067080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x11fc04420_0 .net "a", 0 0, L_0x11fc97f70;  1 drivers
v0x11fc044b0_0 .net "b", 0 0, L_0x11fc98060;  1 drivers
RS_0x130033c40 .resolv tri, L_0x11fc945e0, L_0x11fc94790, L_0x1400fefb0;
v0x11fc04540_0 .net8 "carry1", 0 0, RS_0x130033c40;  3 drivers, strength-aware
RS_0x130035140 .resolv tri, L_0x11fc97130, L_0x11fc972e0, L_0x1400ff700;
v0x11fc045d0_0 .net8 "carry2", 0 0, RS_0x130035140;  3 drivers, strength-aware
v0x11fc04660_0 .net "cin", 0 0, L_0x11fc98100;  1 drivers
v0x11fc04730_0 .net8 "cout", 0 0, RS_0x130036790;  3 drivers, strength-aware
v0x11fc04800_0 .net8 "sum", 0 0, RS_0x130036130;  3 drivers, strength-aware
RS_0x130034c30 .resolv tri, L_0x11fc93bd0, L_0x11fc93c80, L_0x11fc93d50;
v0x11fc04910_0 .net8 "sum1", 0 0, RS_0x130034c30;  3 drivers, strength-aware
S_0x1400ef5a0 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x1400ef360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1400f6b80_0 .net "a", 0 0, L_0x11fc97f70;  alias, 1 drivers
v0x1400f6d10_0 .net "b", 0 0, L_0x11fc98060;  alias, 1 drivers
v0x1400f6ea0_0 .net8 "carry", 0 0, RS_0x130033c40;  alias, 3 drivers, strength-aware
v0x1400f6f30_0 .net8 "sum", 0 0, RS_0x130034c30;  alias, 3 drivers, strength-aware
S_0x1400ef7c0 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x1400ef5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400f0880_0 .net "a", 0 0, L_0x11fc97f70;  alias, 1 drivers
v0x1400f0920_0 .net "b", 0 0, L_0x11fc98060;  alias, 1 drivers
RS_0x130033ac0 .resolv tri, L_0x1400f6de0, L_0x1400f6c10, L_0x11fc94460;
v0x1400f09d0_0 .net8 "nand_out", 0 0, RS_0x130033ac0;  3 drivers, strength-aware
v0x1400f0a80_0 .net8 "out", 0 0, RS_0x130033c40;  alias, 3 drivers, strength-aware
S_0x1400ef9f0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400ef7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008ca50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1400fb4f0 .functor NMOS 1, L_0x13008ca50, L_0x11fc98060, C4<0>, C4<0>;
L_0x1400f6de0 .functor NMOS 1, L_0x1400fb4f0, L_0x11fc97f70, C4<0>, C4<0>;
L_0x13008ca98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400f6c10 .functor PMOS 1, L_0x13008ca98, L_0x11fc97f70, C4<0>, C4<0>;
L_0x13008cae0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc94460 .functor PMOS 1, L_0x13008cae0, L_0x11fc98060, C4<0>, C4<0>;
v0x1400efc20_0 .net/2s *"_ivl_0", 0 0, L_0x13008ca50;  1 drivers
v0x1400efce0_0 .net/2s *"_ivl_2", 0 0, L_0x13008ca98;  1 drivers
v0x1400efd90_0 .net/2s *"_ivl_4", 0 0, L_0x13008cae0;  1 drivers
v0x1400efe50_0 .net "a", 0 0, L_0x11fc97f70;  alias, 1 drivers
v0x1400efef0_0 .net "b", 0 0, L_0x11fc98060;  alias, 1 drivers
v0x1400effd0_0 .net8 "o1", 0 0, L_0x1400fb4f0;  1 drivers, strength-aware
v0x1400f0070_0 .net8 "out", 0 0, RS_0x130033ac0;  alias, 3 drivers, strength-aware
S_0x1400f0140 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400ef7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008cb28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc94510 .functor NMOS 1, L_0x13008cb28, RS_0x130033ac0, C4<0>, C4<0>;
L_0x11fc945e0 .functor NMOS 1, L_0x11fc94510, RS_0x130033ac0, C4<0>, C4<0>;
L_0x13008cb70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc94790 .functor PMOS 1, L_0x13008cb70, RS_0x130033ac0, C4<0>, C4<0>;
L_0x13008cbb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400fefb0 .functor PMOS 1, L_0x13008cbb8, RS_0x130033ac0, C4<0>, C4<0>;
v0x1400f0360_0 .net/2s *"_ivl_0", 0 0, L_0x13008cb28;  1 drivers
v0x1400f0410_0 .net/2s *"_ivl_2", 0 0, L_0x13008cb70;  1 drivers
v0x1400f04c0_0 .net/2s *"_ivl_4", 0 0, L_0x13008cbb8;  1 drivers
v0x1400f0580_0 .net8 "a", 0 0, RS_0x130033ac0;  alias, 3 drivers, strength-aware
v0x1400f0630_0 .net8 "b", 0 0, RS_0x130033ac0;  alias, 3 drivers, strength-aware
v0x1400f0740_0 .net8 "o1", 0 0, L_0x11fc94510;  1 drivers, strength-aware
v0x1400f07d0_0 .net8 "out", 0 0, RS_0x130033c40;  alias, 3 drivers, strength-aware
S_0x1400f0b50 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x1400ef5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400f6650_0 .net "a", 0 0, L_0x11fc97f70;  alias, 1 drivers
RS_0x130034000 .resolv tri, L_0x11fc927d0, L_0x11fc92980, L_0x11fc92a10;
v0x1400f66e0_0 .net8 "and1_out", 0 0, RS_0x130034000;  3 drivers, strength-aware
RS_0x1300343c0 .resolv tri, L_0x11fc93050, L_0x11fc93200, L_0x11fc93270;
v0x1400f6770_0 .net8 "and2_out", 0 0, RS_0x1300343c0;  3 drivers, strength-aware
v0x1400f6800_0 .net "b", 0 0, L_0x11fc98060;  alias, 1 drivers
RS_0x1300341e0 .resolv tri, L_0x11fc91ce0, L_0x11fc91d90, L_0x11fc91e80;
v0x1400f6890_0 .net8 "not_a", 0 0, RS_0x1300341e0;  3 drivers, strength-aware
RS_0x130033e20 .resolv tri, L_0x11fc92040, L_0x11fc920f0, L_0x11fc921e0;
v0x1400f69e0_0 .net8 "not_b", 0 0, RS_0x130033e20;  3 drivers, strength-aware
v0x1400f6af0_0 .net8 "out", 0 0, RS_0x130034c30;  alias, 3 drivers, strength-aware
S_0x1400f0d60 .scope module, "and1" "And" 2 30, 2 3 0, S_0x1400f0b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400f1e40_0 .net "a", 0 0, L_0x11fc97f70;  alias, 1 drivers
v0x1400f1ee0_0 .net8 "b", 0 0, RS_0x130033e20;  alias, 3 drivers, strength-aware
RS_0x130033e80 .resolv tri, L_0x1400f6a70, L_0x11fc92520, L_0x11fc92610;
v0x1400f1f80_0 .net8 "nand_out", 0 0, RS_0x130033e80;  3 drivers, strength-aware
v0x1400f2030_0 .net8 "out", 0 0, RS_0x130034000;  alias, 3 drivers, strength-aware
S_0x1400f0f90 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400f0d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008c468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc922b0 .functor NMOS 1, L_0x13008c468, RS_0x130033e20, C4<0>, C4<0>;
L_0x1400f6a70 .functor NMOS 1, L_0x11fc922b0, L_0x11fc97f70, C4<0>, C4<0>;
L_0x13008c4b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc92520 .functor PMOS 1, L_0x13008c4b0, L_0x11fc97f70, C4<0>, C4<0>;
L_0x13008c4f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc92610 .functor PMOS 1, L_0x13008c4f8, RS_0x130033e20, C4<0>, C4<0>;
v0x1400f11d0_0 .net/2s *"_ivl_0", 0 0, L_0x13008c468;  1 drivers
v0x1400f1290_0 .net/2s *"_ivl_2", 0 0, L_0x13008c4b0;  1 drivers
v0x1400f1340_0 .net/2s *"_ivl_4", 0 0, L_0x13008c4f8;  1 drivers
v0x1400f1400_0 .net "a", 0 0, L_0x11fc97f70;  alias, 1 drivers
v0x1400f14d0_0 .net8 "b", 0 0, RS_0x130033e20;  alias, 3 drivers, strength-aware
v0x1400f15a0_0 .net8 "o1", 0 0, L_0x11fc922b0;  1 drivers, strength-aware
v0x1400f1630_0 .net8 "out", 0 0, RS_0x130033e80;  alias, 3 drivers, strength-aware
S_0x1400f1700 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400f0d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008c540 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc926e0 .functor NMOS 1, L_0x13008c540, RS_0x130033e80, C4<0>, C4<0>;
L_0x11fc927d0 .functor NMOS 1, L_0x11fc926e0, RS_0x130033e80, C4<0>, C4<0>;
L_0x13008c588 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc92980 .functor PMOS 1, L_0x13008c588, RS_0x130033e80, C4<0>, C4<0>;
L_0x13008c5d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc92a10 .functor PMOS 1, L_0x13008c5d0, RS_0x130033e80, C4<0>, C4<0>;
v0x1400f1920_0 .net/2s *"_ivl_0", 0 0, L_0x13008c540;  1 drivers
v0x1400f19d0_0 .net/2s *"_ivl_2", 0 0, L_0x13008c588;  1 drivers
v0x1400f1a80_0 .net/2s *"_ivl_4", 0 0, L_0x13008c5d0;  1 drivers
v0x1400f1b40_0 .net8 "a", 0 0, RS_0x130033e80;  alias, 3 drivers, strength-aware
v0x1400f1bf0_0 .net8 "b", 0 0, RS_0x130033e80;  alias, 3 drivers, strength-aware
v0x1400f1d00_0 .net8 "o1", 0 0, L_0x11fc926e0;  1 drivers, strength-aware
v0x1400f1d90_0 .net8 "out", 0 0, RS_0x130034000;  alias, 3 drivers, strength-aware
S_0x1400f2100 .scope module, "and2" "And" 2 31, 2 3 0, S_0x1400f0b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400f31b0_0 .net8 "a", 0 0, RS_0x1300341e0;  alias, 3 drivers, strength-aware
v0x1400f3250_0 .net "b", 0 0, L_0x11fc98060;  alias, 1 drivers
RS_0x130034240 .resolv tri, L_0x11fc92c30, L_0x11fc92e20, L_0x11fc92eb0;
v0x1400f32e0_0 .net8 "nand_out", 0 0, RS_0x130034240;  3 drivers, strength-aware
v0x1400f3390_0 .net8 "out", 0 0, RS_0x1300343c0;  alias, 3 drivers, strength-aware
S_0x1400f2310 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400f2100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008c618 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc92b80 .functor NMOS 1, L_0x13008c618, L_0x11fc98060, C4<0>, C4<0>;
L_0x11fc92c30 .functor NMOS 1, L_0x11fc92b80, RS_0x1300341e0, C4<0>, C4<0>;
L_0x13008c660 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc92e20 .functor PMOS 1, L_0x13008c660, RS_0x1300341e0, C4<0>, C4<0>;
L_0x13008c6a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc92eb0 .functor PMOS 1, L_0x13008c6a8, L_0x11fc98060, C4<0>, C4<0>;
v0x1400f2540_0 .net/2s *"_ivl_0", 0 0, L_0x13008c618;  1 drivers
v0x1400f2600_0 .net/2s *"_ivl_2", 0 0, L_0x13008c660;  1 drivers
v0x1400f26b0_0 .net/2s *"_ivl_4", 0 0, L_0x13008c6a8;  1 drivers
v0x1400f2770_0 .net8 "a", 0 0, RS_0x1300341e0;  alias, 3 drivers, strength-aware
v0x1400f2810_0 .net "b", 0 0, L_0x11fc98060;  alias, 1 drivers
v0x1400f2920_0 .net8 "o1", 0 0, L_0x11fc92b80;  1 drivers, strength-aware
v0x1400f29b0_0 .net8 "out", 0 0, RS_0x130034240;  alias, 3 drivers, strength-aware
S_0x1400f2a70 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400f2100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008c6f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc92f60 .functor NMOS 1, L_0x13008c6f0, RS_0x130034240, C4<0>, C4<0>;
L_0x11fc93050 .functor NMOS 1, L_0x11fc92f60, RS_0x130034240, C4<0>, C4<0>;
L_0x13008c738 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc93200 .functor PMOS 1, L_0x13008c738, RS_0x130034240, C4<0>, C4<0>;
L_0x13008c780 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc93270 .functor PMOS 1, L_0x13008c780, RS_0x130034240, C4<0>, C4<0>;
v0x1400f2c90_0 .net/2s *"_ivl_0", 0 0, L_0x13008c6f0;  1 drivers
v0x1400f2d40_0 .net/2s *"_ivl_2", 0 0, L_0x13008c738;  1 drivers
v0x1400f2df0_0 .net/2s *"_ivl_4", 0 0, L_0x13008c780;  1 drivers
v0x1400f2eb0_0 .net8 "a", 0 0, RS_0x130034240;  alias, 3 drivers, strength-aware
v0x1400f2f60_0 .net8 "b", 0 0, RS_0x130034240;  alias, 3 drivers, strength-aware
v0x1400f3070_0 .net8 "o1", 0 0, L_0x11fc92f60;  1 drivers, strength-aware
v0x1400f3100_0 .net8 "out", 0 0, RS_0x1300343c0;  alias, 3 drivers, strength-aware
S_0x1400f3460 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x1400f0b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400f3de0_0 .net "a", 0 0, L_0x11fc97f70;  alias, 1 drivers
v0x1400f3e80_0 .net8 "out", 0 0, RS_0x1300341e0;  alias, 3 drivers, strength-aware
S_0x1400f3650 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400f3460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008c2b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc91c30 .functor NMOS 1, L_0x13008c2b8, L_0x11fc97f70, C4<0>, C4<0>;
L_0x11fc91ce0 .functor NMOS 1, L_0x11fc91c30, L_0x11fc97f70, C4<0>, C4<0>;
L_0x13008c300 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc91d90 .functor PMOS 1, L_0x13008c300, L_0x11fc97f70, C4<0>, C4<0>;
L_0x13008c348 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc91e80 .functor PMOS 1, L_0x13008c348, L_0x11fc97f70, C4<0>, C4<0>;
v0x1400f3890_0 .net/2s *"_ivl_0", 0 0, L_0x13008c2b8;  1 drivers
v0x1400f3950_0 .net/2s *"_ivl_2", 0 0, L_0x13008c300;  1 drivers
v0x1400f3a00_0 .net/2s *"_ivl_4", 0 0, L_0x13008c348;  1 drivers
v0x1400f3ac0_0 .net "a", 0 0, L_0x11fc97f70;  alias, 1 drivers
v0x1400f3bd0_0 .net "b", 0 0, L_0x11fc97f70;  alias, 1 drivers
v0x1400f3c60_0 .net8 "o1", 0 0, L_0x11fc91c30;  1 drivers, strength-aware
v0x1400f3d00_0 .net8 "out", 0 0, RS_0x1300341e0;  alias, 3 drivers, strength-aware
S_0x1400f3f20 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x1400f0b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400f48a0_0 .net "a", 0 0, L_0x11fc98060;  alias, 1 drivers
v0x1400f4940_0 .net8 "out", 0 0, RS_0x130033e20;  alias, 3 drivers, strength-aware
S_0x1400f4110 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400f3f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008c390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc91f50 .functor NMOS 1, L_0x13008c390, L_0x11fc98060, C4<0>, C4<0>;
L_0x11fc92040 .functor NMOS 1, L_0x11fc91f50, L_0x11fc98060, C4<0>, C4<0>;
L_0x13008c3d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc920f0 .functor PMOS 1, L_0x13008c3d8, L_0x11fc98060, C4<0>, C4<0>;
L_0x13008c420 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc921e0 .functor PMOS 1, L_0x13008c420, L_0x11fc98060, C4<0>, C4<0>;
v0x1400f4350_0 .net/2s *"_ivl_0", 0 0, L_0x13008c390;  1 drivers
v0x1400f4410_0 .net/2s *"_ivl_2", 0 0, L_0x13008c3d8;  1 drivers
v0x1400f44c0_0 .net/2s *"_ivl_4", 0 0, L_0x13008c420;  1 drivers
v0x1400f4580_0 .net "a", 0 0, L_0x11fc98060;  alias, 1 drivers
v0x1400f4690_0 .net "b", 0 0, L_0x11fc98060;  alias, 1 drivers
v0x1400f4720_0 .net8 "o1", 0 0, L_0x11fc91f50;  1 drivers, strength-aware
v0x1400f47c0_0 .net8 "out", 0 0, RS_0x130033e20;  alias, 3 drivers, strength-aware
S_0x1400f49e0 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x1400f0b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400f61f0_0 .net8 "a", 0 0, RS_0x130034000;  alias, 3 drivers, strength-aware
v0x1400f6310_0 .net8 "b", 0 0, RS_0x1300343c0;  alias, 3 drivers, strength-aware
RS_0x130034930 .resolv tri, L_0x11fc93490, L_0x11fc93540, L_0x11fc93690;
v0x1400f6420_0 .net8 "nand_out1", 0 0, RS_0x130034930;  3 drivers, strength-aware
RS_0x130034ab0 .resolv tri, L_0x11fc93830, L_0x11fc938e0, L_0x11fc93a30;
v0x1400f64b0_0 .net8 "nand_out2", 0 0, RS_0x130034ab0;  3 drivers, strength-aware
v0x1400f6580_0 .net8 "out", 0 0, RS_0x130034c30;  alias, 3 drivers, strength-aware
S_0x1400f4c30 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x1400f49e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008c7c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc933e0 .functor NMOS 1, L_0x13008c7c8, RS_0x130034000, C4<0>, C4<0>;
L_0x11fc93490 .functor NMOS 1, L_0x11fc933e0, RS_0x130034000, C4<0>, C4<0>;
L_0x13008c810 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc93540 .functor PMOS 1, L_0x13008c810, RS_0x130034000, C4<0>, C4<0>;
L_0x13008c858 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc93690 .functor PMOS 1, L_0x13008c858, RS_0x130034000, C4<0>, C4<0>;
v0x1400f4e60_0 .net/2s *"_ivl_0", 0 0, L_0x13008c7c8;  1 drivers
v0x1400f4f20_0 .net/2s *"_ivl_2", 0 0, L_0x13008c810;  1 drivers
v0x1400f4fd0_0 .net/2s *"_ivl_4", 0 0, L_0x13008c858;  1 drivers
v0x1400f5090_0 .net8 "a", 0 0, RS_0x130034000;  alias, 3 drivers, strength-aware
v0x1400f5160_0 .net8 "b", 0 0, RS_0x130034000;  alias, 3 drivers, strength-aware
v0x1400f5230_0 .net8 "o1", 0 0, L_0x11fc933e0;  1 drivers, strength-aware
v0x1400f52c0_0 .net8 "out", 0 0, RS_0x130034930;  alias, 3 drivers, strength-aware
S_0x1400f5380 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x1400f49e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008c8a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc93740 .functor NMOS 1, L_0x13008c8a0, RS_0x1300343c0, C4<0>, C4<0>;
L_0x11fc93830 .functor NMOS 1, L_0x11fc93740, RS_0x1300343c0, C4<0>, C4<0>;
L_0x13008c8e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc938e0 .functor PMOS 1, L_0x13008c8e8, RS_0x1300343c0, C4<0>, C4<0>;
L_0x13008c930 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc93a30 .functor PMOS 1, L_0x13008c930, RS_0x1300343c0, C4<0>, C4<0>;
v0x1400f55a0_0 .net/2s *"_ivl_0", 0 0, L_0x13008c8a0;  1 drivers
v0x1400f5650_0 .net/2s *"_ivl_2", 0 0, L_0x13008c8e8;  1 drivers
v0x1400f5700_0 .net/2s *"_ivl_4", 0 0, L_0x13008c930;  1 drivers
v0x1400f57c0_0 .net8 "a", 0 0, RS_0x1300343c0;  alias, 3 drivers, strength-aware
v0x1400f5890_0 .net8 "b", 0 0, RS_0x1300343c0;  alias, 3 drivers, strength-aware
v0x1400f5960_0 .net8 "o1", 0 0, L_0x11fc93740;  1 drivers, strength-aware
v0x1400f59f0_0 .net8 "out", 0 0, RS_0x130034ab0;  alias, 3 drivers, strength-aware
S_0x1400f5ab0 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x1400f49e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008c978 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc93ae0 .functor NMOS 1, L_0x13008c978, RS_0x130034ab0, C4<0>, C4<0>;
L_0x11fc93bd0 .functor NMOS 1, L_0x11fc93ae0, RS_0x130034930, C4<0>, C4<0>;
L_0x13008c9c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc93c80 .functor PMOS 1, L_0x13008c9c0, RS_0x130034930, C4<0>, C4<0>;
L_0x13008ca08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc93d50 .functor PMOS 1, L_0x13008ca08, RS_0x130034ab0, C4<0>, C4<0>;
v0x1400f5ce0_0 .net/2s *"_ivl_0", 0 0, L_0x13008c978;  1 drivers
v0x1400f5d90_0 .net/2s *"_ivl_2", 0 0, L_0x13008c9c0;  1 drivers
v0x1400f5e40_0 .net/2s *"_ivl_4", 0 0, L_0x13008ca08;  1 drivers
v0x1400f5f00_0 .net8 "a", 0 0, RS_0x130034930;  alias, 3 drivers, strength-aware
v0x1400f5fb0_0 .net8 "b", 0 0, RS_0x130034ab0;  alias, 3 drivers, strength-aware
v0x1400f6080_0 .net8 "o1", 0 0, L_0x11fc93ae0;  1 drivers, strength-aware
v0x1400f6110_0 .net8 "out", 0 0, RS_0x130034c30;  alias, 3 drivers, strength-aware
S_0x1400f6fc0 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x1400ef360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x1400fe500_0 .net8 "a", 0 0, RS_0x130034c30;  alias, 3 drivers, strength-aware
v0x1400fe590_0 .net "b", 0 0, L_0x11fc98100;  alias, 1 drivers
v0x1400fe720_0 .net8 "carry", 0 0, RS_0x130035140;  alias, 3 drivers, strength-aware
v0x1400fe7b0_0 .net8 "sum", 0 0, RS_0x130036130;  alias, 3 drivers, strength-aware
S_0x1400f7130 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x1400f6fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400f81f0_0 .net8 "a", 0 0, RS_0x130034c30;  alias, 3 drivers, strength-aware
v0x1400f8290_0 .net "b", 0 0, L_0x11fc98100;  alias, 1 drivers
RS_0x130034fc0 .resolv tri, L_0x1400fe660, L_0x11fc96ec0, L_0x11fc96f70;
v0x1400f8330_0 .net8 "nand_out", 0 0, RS_0x130034fc0;  3 drivers, strength-aware
v0x1400f83e0_0 .net8 "out", 0 0, RS_0x130035140;  alias, 3 drivers, strength-aware
S_0x1400f7340 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400f7130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008d398 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc96b90 .functor NMOS 1, L_0x13008d398, L_0x11fc98100, C4<0>, C4<0>;
L_0x1400fe660 .functor NMOS 1, L_0x11fc96b90, RS_0x130034c30, C4<0>, C4<0>;
L_0x13008d3e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc96ec0 .functor PMOS 1, L_0x13008d3e0, RS_0x130034c30, C4<0>, C4<0>;
L_0x13008d428 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc96f70 .functor PMOS 1, L_0x13008d428, L_0x11fc98100, C4<0>, C4<0>;
v0x1400f7570_0 .net/2s *"_ivl_0", 0 0, L_0x13008d398;  1 drivers
v0x1400f7620_0 .net/2s *"_ivl_2", 0 0, L_0x13008d3e0;  1 drivers
v0x1400f76d0_0 .net/2s *"_ivl_4", 0 0, L_0x13008d428;  1 drivers
v0x1400f7790_0 .net8 "a", 0 0, RS_0x130034c30;  alias, 3 drivers, strength-aware
v0x1400f78a0_0 .net "b", 0 0, L_0x11fc98100;  alias, 1 drivers
v0x1400f7940_0 .net8 "o1", 0 0, L_0x11fc96b90;  1 drivers, strength-aware
v0x1400f79e0_0 .net8 "out", 0 0, RS_0x130034fc0;  alias, 3 drivers, strength-aware
S_0x1400f7ab0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400f7130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008d470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc97040 .functor NMOS 1, L_0x13008d470, RS_0x130034fc0, C4<0>, C4<0>;
L_0x11fc97130 .functor NMOS 1, L_0x11fc97040, RS_0x130034fc0, C4<0>, C4<0>;
L_0x13008d4b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc972e0 .functor PMOS 1, L_0x13008d4b8, RS_0x130034fc0, C4<0>, C4<0>;
L_0x13008d500 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400ff700 .functor PMOS 1, L_0x13008d500, RS_0x130034fc0, C4<0>, C4<0>;
v0x1400f7cd0_0 .net/2s *"_ivl_0", 0 0, L_0x13008d470;  1 drivers
v0x1400f7d80_0 .net/2s *"_ivl_2", 0 0, L_0x13008d4b8;  1 drivers
v0x1400f7e30_0 .net/2s *"_ivl_4", 0 0, L_0x13008d500;  1 drivers
v0x1400f7ef0_0 .net8 "a", 0 0, RS_0x130034fc0;  alias, 3 drivers, strength-aware
v0x1400f7fa0_0 .net8 "b", 0 0, RS_0x130034fc0;  alias, 3 drivers, strength-aware
v0x1400f80b0_0 .net8 "o1", 0 0, L_0x11fc97040;  1 drivers, strength-aware
v0x1400f8140_0 .net8 "out", 0 0, RS_0x130035140;  alias, 3 drivers, strength-aware
S_0x1400f84b0 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x1400f6fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400fdfd0_0 .net8 "a", 0 0, RS_0x130034c30;  alias, 3 drivers, strength-aware
RS_0x130035500 .resolv tri, L_0x11fc95540, L_0x11fc956f0, L_0x11fc95780;
v0x1400fe060_0 .net8 "and1_out", 0 0, RS_0x130035500;  3 drivers, strength-aware
RS_0x1300358c0 .resolv tri, L_0x11fc95dc0, L_0x11fc95f70, L_0x11fc95fe0;
v0x1400fe0f0_0 .net8 "and2_out", 0 0, RS_0x1300358c0;  3 drivers, strength-aware
v0x1400fe180_0 .net "b", 0 0, L_0x11fc98100;  alias, 1 drivers
RS_0x1300356e0 .resolv tri, L_0x11fc94a50, L_0x11fc94b00, L_0x11fc94bf0;
v0x1400fe210_0 .net8 "not_a", 0 0, RS_0x1300356e0;  3 drivers, strength-aware
RS_0x130035320 .resolv tri, L_0x11fc94db0, L_0x11fc94e60, L_0x11fc94f50;
v0x1400fe360_0 .net8 "not_b", 0 0, RS_0x130035320;  3 drivers, strength-aware
v0x1400fe470_0 .net8 "out", 0 0, RS_0x130036130;  alias, 3 drivers, strength-aware
S_0x1400f86c0 .scope module, "and1" "And" 2 30, 2 3 0, S_0x1400f84b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400f9780_0 .net8 "a", 0 0, RS_0x130034c30;  alias, 3 drivers, strength-aware
v0x1400f9820_0 .net8 "b", 0 0, RS_0x130035320;  alias, 3 drivers, strength-aware
RS_0x130035380 .resolv tri, L_0x1400fe3f0, L_0x11fc95290, L_0x11fc95380;
v0x1400f98c0_0 .net8 "nand_out", 0 0, RS_0x130035380;  3 drivers, strength-aware
v0x1400f9970_0 .net8 "out", 0 0, RS_0x130035500;  alias, 3 drivers, strength-aware
S_0x1400f88f0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400f86c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008cdb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc95020 .functor NMOS 1, L_0x13008cdb0, RS_0x130035320, C4<0>, C4<0>;
L_0x1400fe3f0 .functor NMOS 1, L_0x11fc95020, RS_0x130034c30, C4<0>, C4<0>;
L_0x13008cdf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc95290 .functor PMOS 1, L_0x13008cdf8, RS_0x130034c30, C4<0>, C4<0>;
L_0x13008ce40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc95380 .functor PMOS 1, L_0x13008ce40, RS_0x130035320, C4<0>, C4<0>;
v0x1400f8b30_0 .net/2s *"_ivl_0", 0 0, L_0x13008cdb0;  1 drivers
v0x1400f8bf0_0 .net/2s *"_ivl_2", 0 0, L_0x13008cdf8;  1 drivers
v0x1400f8ca0_0 .net/2s *"_ivl_4", 0 0, L_0x13008ce40;  1 drivers
v0x1400f8d60_0 .net8 "a", 0 0, RS_0x130034c30;  alias, 3 drivers, strength-aware
v0x1400f8df0_0 .net8 "b", 0 0, RS_0x130035320;  alias, 3 drivers, strength-aware
v0x1400f8ed0_0 .net8 "o1", 0 0, L_0x11fc95020;  1 drivers, strength-aware
v0x1400f8f70_0 .net8 "out", 0 0, RS_0x130035380;  alias, 3 drivers, strength-aware
S_0x1400f9040 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400f86c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008ce88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc95450 .functor NMOS 1, L_0x13008ce88, RS_0x130035380, C4<0>, C4<0>;
L_0x11fc95540 .functor NMOS 1, L_0x11fc95450, RS_0x130035380, C4<0>, C4<0>;
L_0x13008ced0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc956f0 .functor PMOS 1, L_0x13008ced0, RS_0x130035380, C4<0>, C4<0>;
L_0x13008cf18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc95780 .functor PMOS 1, L_0x13008cf18, RS_0x130035380, C4<0>, C4<0>;
v0x1400f9260_0 .net/2s *"_ivl_0", 0 0, L_0x13008ce88;  1 drivers
v0x1400f9310_0 .net/2s *"_ivl_2", 0 0, L_0x13008ced0;  1 drivers
v0x1400f93c0_0 .net/2s *"_ivl_4", 0 0, L_0x13008cf18;  1 drivers
v0x1400f9480_0 .net8 "a", 0 0, RS_0x130035380;  alias, 3 drivers, strength-aware
v0x1400f9530_0 .net8 "b", 0 0, RS_0x130035380;  alias, 3 drivers, strength-aware
v0x1400f9640_0 .net8 "o1", 0 0, L_0x11fc95450;  1 drivers, strength-aware
v0x1400f96d0_0 .net8 "out", 0 0, RS_0x130035500;  alias, 3 drivers, strength-aware
S_0x1400f9a40 .scope module, "and2" "And" 2 31, 2 3 0, S_0x1400f84b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400faaf0_0 .net8 "a", 0 0, RS_0x1300356e0;  alias, 3 drivers, strength-aware
v0x1400fab90_0 .net "b", 0 0, L_0x11fc98100;  alias, 1 drivers
RS_0x130035740 .resolv tri, L_0x11fc959a0, L_0x11fc95b90, L_0x11fc95c20;
v0x1400fac20_0 .net8 "nand_out", 0 0, RS_0x130035740;  3 drivers, strength-aware
v0x1400facd0_0 .net8 "out", 0 0, RS_0x1300358c0;  alias, 3 drivers, strength-aware
S_0x1400f9c50 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x1400f9a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008cf60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc958f0 .functor NMOS 1, L_0x13008cf60, L_0x11fc98100, C4<0>, C4<0>;
L_0x11fc959a0 .functor NMOS 1, L_0x11fc958f0, RS_0x1300356e0, C4<0>, C4<0>;
L_0x13008cfa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc95b90 .functor PMOS 1, L_0x13008cfa8, RS_0x1300356e0, C4<0>, C4<0>;
L_0x13008cff0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc95c20 .functor PMOS 1, L_0x13008cff0, L_0x11fc98100, C4<0>, C4<0>;
v0x1400f9e80_0 .net/2s *"_ivl_0", 0 0, L_0x13008cf60;  1 drivers
v0x1400f9f40_0 .net/2s *"_ivl_2", 0 0, L_0x13008cfa8;  1 drivers
v0x1400f9ff0_0 .net/2s *"_ivl_4", 0 0, L_0x13008cff0;  1 drivers
v0x1400fa0b0_0 .net8 "a", 0 0, RS_0x1300356e0;  alias, 3 drivers, strength-aware
v0x1400fa150_0 .net "b", 0 0, L_0x11fc98100;  alias, 1 drivers
v0x1400fa260_0 .net8 "o1", 0 0, L_0x11fc958f0;  1 drivers, strength-aware
v0x1400fa2f0_0 .net8 "out", 0 0, RS_0x130035740;  alias, 3 drivers, strength-aware
S_0x1400fa3b0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x1400f9a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008d038 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc95cd0 .functor NMOS 1, L_0x13008d038, RS_0x130035740, C4<0>, C4<0>;
L_0x11fc95dc0 .functor NMOS 1, L_0x11fc95cd0, RS_0x130035740, C4<0>, C4<0>;
L_0x13008d080 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc95f70 .functor PMOS 1, L_0x13008d080, RS_0x130035740, C4<0>, C4<0>;
L_0x13008d0c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc95fe0 .functor PMOS 1, L_0x13008d0c8, RS_0x130035740, C4<0>, C4<0>;
v0x1400fa5d0_0 .net/2s *"_ivl_0", 0 0, L_0x13008d038;  1 drivers
v0x1400fa680_0 .net/2s *"_ivl_2", 0 0, L_0x13008d080;  1 drivers
v0x1400fa730_0 .net/2s *"_ivl_4", 0 0, L_0x13008d0c8;  1 drivers
v0x1400fa7f0_0 .net8 "a", 0 0, RS_0x130035740;  alias, 3 drivers, strength-aware
v0x1400fa8a0_0 .net8 "b", 0 0, RS_0x130035740;  alias, 3 drivers, strength-aware
v0x1400fa9b0_0 .net8 "o1", 0 0, L_0x11fc95cd0;  1 drivers, strength-aware
v0x1400faa40_0 .net8 "out", 0 0, RS_0x1300358c0;  alias, 3 drivers, strength-aware
S_0x1400fada0 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x1400f84b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400fb780_0 .net8 "a", 0 0, RS_0x130034c30;  alias, 3 drivers, strength-aware
v0x1400fb810_0 .net8 "out", 0 0, RS_0x1300356e0;  alias, 3 drivers, strength-aware
S_0x1400faf90 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400fada0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008cc00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc94960 .functor NMOS 1, L_0x13008cc00, RS_0x130034c30, C4<0>, C4<0>;
L_0x11fc94a50 .functor NMOS 1, L_0x11fc94960, RS_0x130034c30, C4<0>, C4<0>;
L_0x13008cc48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc94b00 .functor PMOS 1, L_0x13008cc48, RS_0x130034c30, C4<0>, C4<0>;
L_0x13008cc90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc94bf0 .functor PMOS 1, L_0x13008cc90, RS_0x130034c30, C4<0>, C4<0>;
v0x1400fb1d0_0 .net/2s *"_ivl_0", 0 0, L_0x13008cc00;  1 drivers
v0x1400fb290_0 .net/2s *"_ivl_2", 0 0, L_0x13008cc48;  1 drivers
v0x1400fb340_0 .net/2s *"_ivl_4", 0 0, L_0x13008cc90;  1 drivers
v0x1400fb400_0 .net8 "a", 0 0, RS_0x130034c30;  alias, 3 drivers, strength-aware
v0x1400fb590_0 .net8 "b", 0 0, RS_0x130034c30;  alias, 3 drivers, strength-aware
v0x1400fb660_0 .net8 "o1", 0 0, L_0x11fc94960;  1 drivers, strength-aware
v0x1400fb6f0_0 .net8 "out", 0 0, RS_0x1300356e0;  alias, 3 drivers, strength-aware
S_0x1400fb8a0 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x1400f84b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x1400fc220_0 .net "a", 0 0, L_0x11fc98100;  alias, 1 drivers
v0x1400fc2c0_0 .net8 "out", 0 0, RS_0x130035320;  alias, 3 drivers, strength-aware
S_0x1400fba90 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x1400fb8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008ccd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc94cc0 .functor NMOS 1, L_0x13008ccd8, L_0x11fc98100, C4<0>, C4<0>;
L_0x11fc94db0 .functor NMOS 1, L_0x11fc94cc0, L_0x11fc98100, C4<0>, C4<0>;
L_0x13008cd20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc94e60 .functor PMOS 1, L_0x13008cd20, L_0x11fc98100, C4<0>, C4<0>;
L_0x13008cd68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc94f50 .functor PMOS 1, L_0x13008cd68, L_0x11fc98100, C4<0>, C4<0>;
v0x1400fbcd0_0 .net/2s *"_ivl_0", 0 0, L_0x13008ccd8;  1 drivers
v0x1400fbd90_0 .net/2s *"_ivl_2", 0 0, L_0x13008cd20;  1 drivers
v0x1400fbe40_0 .net/2s *"_ivl_4", 0 0, L_0x13008cd68;  1 drivers
v0x1400fbf00_0 .net "a", 0 0, L_0x11fc98100;  alias, 1 drivers
v0x1400fc010_0 .net "b", 0 0, L_0x11fc98100;  alias, 1 drivers
v0x1400fc0a0_0 .net8 "o1", 0 0, L_0x11fc94cc0;  1 drivers, strength-aware
v0x1400fc140_0 .net8 "out", 0 0, RS_0x130035320;  alias, 3 drivers, strength-aware
S_0x1400fc360 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x1400f84b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x1400fdb70_0 .net8 "a", 0 0, RS_0x130035500;  alias, 3 drivers, strength-aware
v0x1400fdc90_0 .net8 "b", 0 0, RS_0x1300358c0;  alias, 3 drivers, strength-aware
RS_0x130035e30 .resolv tri, L_0x11fc96200, L_0x11fc962b0, L_0x11fc96400;
v0x1400fdda0_0 .net8 "nand_out1", 0 0, RS_0x130035e30;  3 drivers, strength-aware
RS_0x130035fb0 .resolv tri, L_0x11fc965a0, L_0x11fc96650, L_0x11fc967a0;
v0x1400fde30_0 .net8 "nand_out2", 0 0, RS_0x130035fb0;  3 drivers, strength-aware
v0x1400fdf00_0 .net8 "out", 0 0, RS_0x130036130;  alias, 3 drivers, strength-aware
S_0x1400fc5b0 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x1400fc360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008d110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc96150 .functor NMOS 1, L_0x13008d110, RS_0x130035500, C4<0>, C4<0>;
L_0x11fc96200 .functor NMOS 1, L_0x11fc96150, RS_0x130035500, C4<0>, C4<0>;
L_0x13008d158 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc962b0 .functor PMOS 1, L_0x13008d158, RS_0x130035500, C4<0>, C4<0>;
L_0x13008d1a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc96400 .functor PMOS 1, L_0x13008d1a0, RS_0x130035500, C4<0>, C4<0>;
v0x1400fc7e0_0 .net/2s *"_ivl_0", 0 0, L_0x13008d110;  1 drivers
v0x1400fc8a0_0 .net/2s *"_ivl_2", 0 0, L_0x13008d158;  1 drivers
v0x1400fc950_0 .net/2s *"_ivl_4", 0 0, L_0x13008d1a0;  1 drivers
v0x1400fca10_0 .net8 "a", 0 0, RS_0x130035500;  alias, 3 drivers, strength-aware
v0x1400fcae0_0 .net8 "b", 0 0, RS_0x130035500;  alias, 3 drivers, strength-aware
v0x1400fcbb0_0 .net8 "o1", 0 0, L_0x11fc96150;  1 drivers, strength-aware
v0x1400fcc40_0 .net8 "out", 0 0, RS_0x130035e30;  alias, 3 drivers, strength-aware
S_0x1400fcd00 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x1400fc360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008d1e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc964b0 .functor NMOS 1, L_0x13008d1e8, RS_0x1300358c0, C4<0>, C4<0>;
L_0x11fc965a0 .functor NMOS 1, L_0x11fc964b0, RS_0x1300358c0, C4<0>, C4<0>;
L_0x13008d230 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc96650 .functor PMOS 1, L_0x13008d230, RS_0x1300358c0, C4<0>, C4<0>;
L_0x13008d278 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc967a0 .functor PMOS 1, L_0x13008d278, RS_0x1300358c0, C4<0>, C4<0>;
v0x1400fcf20_0 .net/2s *"_ivl_0", 0 0, L_0x13008d1e8;  1 drivers
v0x1400fcfd0_0 .net/2s *"_ivl_2", 0 0, L_0x13008d230;  1 drivers
v0x1400fd080_0 .net/2s *"_ivl_4", 0 0, L_0x13008d278;  1 drivers
v0x1400fd140_0 .net8 "a", 0 0, RS_0x1300358c0;  alias, 3 drivers, strength-aware
v0x1400fd210_0 .net8 "b", 0 0, RS_0x1300358c0;  alias, 3 drivers, strength-aware
v0x1400fd2e0_0 .net8 "o1", 0 0, L_0x11fc964b0;  1 drivers, strength-aware
v0x1400fd370_0 .net8 "out", 0 0, RS_0x130035fb0;  alias, 3 drivers, strength-aware
S_0x1400fd430 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x1400fc360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008d2c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc96850 .functor NMOS 1, L_0x13008d2c0, RS_0x130035fb0, C4<0>, C4<0>;
L_0x11fc96940 .functor NMOS 1, L_0x11fc96850, RS_0x130035e30, C4<0>, C4<0>;
L_0x13008d308 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc969f0 .functor PMOS 1, L_0x13008d308, RS_0x130035e30, C4<0>, C4<0>;
L_0x13008d350 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc96ac0 .functor PMOS 1, L_0x13008d350, RS_0x130035fb0, C4<0>, C4<0>;
v0x1400fd660_0 .net/2s *"_ivl_0", 0 0, L_0x13008d2c0;  1 drivers
v0x1400fd710_0 .net/2s *"_ivl_2", 0 0, L_0x13008d308;  1 drivers
v0x1400fd7c0_0 .net/2s *"_ivl_4", 0 0, L_0x13008d350;  1 drivers
v0x1400fd880_0 .net8 "a", 0 0, RS_0x130035e30;  alias, 3 drivers, strength-aware
v0x1400fd930_0 .net8 "b", 0 0, RS_0x130035fb0;  alias, 3 drivers, strength-aware
v0x1400fda00_0 .net8 "o1", 0 0, L_0x11fc96850;  1 drivers, strength-aware
v0x1400fda90_0 .net8 "out", 0 0, RS_0x130036130;  alias, 3 drivers, strength-aware
S_0x1400fe840 .scope module, "or_gate" "Or" 6 7, 2 9 0, S_0x1400ef360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc04080_0 .net8 "a", 0 0, RS_0x130033c40;  alias, 3 drivers, strength-aware
v0x11fc04110_0 .net8 "b", 0 0, RS_0x130035140;  alias, 3 drivers, strength-aware
RS_0x130036490 .resolv tri, L_0x11fc975a0, L_0x11fc97650, L_0x11fc977a0;
v0x11fc041b0_0 .net8 "nand_out1", 0 0, RS_0x130036490;  3 drivers, strength-aware
RS_0x130036610 .resolv tri, L_0x11fc97940, L_0x11fc979f0, L_0x11fc97b40;
v0x11fc04280_0 .net8 "nand_out2", 0 0, RS_0x130036610;  3 drivers, strength-aware
v0x11fc04350_0 .net8 "out", 0 0, RS_0x130036790;  alias, 3 drivers, strength-aware
S_0x1400fea00 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x1400fe840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008d548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc974b0 .functor NMOS 1, L_0x13008d548, RS_0x130033c40, C4<0>, C4<0>;
L_0x11fc975a0 .functor NMOS 1, L_0x11fc974b0, RS_0x130033c40, C4<0>, C4<0>;
L_0x13008d590 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc97650 .functor PMOS 1, L_0x13008d590, RS_0x130033c40, C4<0>, C4<0>;
L_0x13008d5d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc977a0 .functor PMOS 1, L_0x13008d5d8, RS_0x130033c40, C4<0>, C4<0>;
v0x1400fec30_0 .net/2s *"_ivl_0", 0 0, L_0x13008d548;  1 drivers
v0x1400fece0_0 .net/2s *"_ivl_2", 0 0, L_0x13008d590;  1 drivers
v0x1400fed90_0 .net/2s *"_ivl_4", 0 0, L_0x13008d5d8;  1 drivers
v0x1400fee50_0 .net8 "a", 0 0, RS_0x130033c40;  alias, 3 drivers, strength-aware
v0x1400feee0_0 .net8 "b", 0 0, RS_0x130033c40;  alias, 3 drivers, strength-aware
v0x1400ff030_0 .net8 "o1", 0 0, L_0x11fc974b0;  1 drivers, strength-aware
v0x1400ff0c0_0 .net8 "out", 0 0, RS_0x130036490;  alias, 3 drivers, strength-aware
S_0x1400ff1a0 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x1400fe840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008d620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc97850 .functor NMOS 1, L_0x13008d620, RS_0x130035140, C4<0>, C4<0>;
L_0x11fc97940 .functor NMOS 1, L_0x11fc97850, RS_0x130035140, C4<0>, C4<0>;
L_0x13008d668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc979f0 .functor PMOS 1, L_0x13008d668, RS_0x130035140, C4<0>, C4<0>;
L_0x13008d6b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc97b40 .functor PMOS 1, L_0x13008d6b0, RS_0x130035140, C4<0>, C4<0>;
v0x1400ff3b0_0 .net/2s *"_ivl_0", 0 0, L_0x13008d620;  1 drivers
v0x1400ff440_0 .net/2s *"_ivl_2", 0 0, L_0x13008d668;  1 drivers
v0x1400ff4e0_0 .net/2s *"_ivl_4", 0 0, L_0x13008d6b0;  1 drivers
v0x1400ff5a0_0 .net8 "a", 0 0, RS_0x130035140;  alias, 3 drivers, strength-aware
v0x1400ff630_0 .net8 "b", 0 0, RS_0x130035140;  alias, 3 drivers, strength-aware
v0x1400ff780_0 .net8 "o1", 0 0, L_0x11fc97850;  1 drivers, strength-aware
v0x1400ff810_0 .net8 "out", 0 0, RS_0x130036610;  alias, 3 drivers, strength-aware
S_0x1400ff8f0 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x1400fe840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008d6f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc97bf0 .functor NMOS 1, L_0x13008d6f8, RS_0x130036610, C4<0>, C4<0>;
L_0x11fc97ce0 .functor NMOS 1, L_0x11fc97bf0, RS_0x130036490, C4<0>, C4<0>;
L_0x13008d740 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc97d90 .functor PMOS 1, L_0x13008d740, RS_0x130036490, C4<0>, C4<0>;
L_0x13008d788 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc97ec0 .functor PMOS 1, L_0x13008d788, RS_0x130036610, C4<0>, C4<0>;
v0x1400ffb00_0 .net/2s *"_ivl_0", 0 0, L_0x13008d6f8;  1 drivers
v0x1400ffb90_0 .net/2s *"_ivl_2", 0 0, L_0x13008d740;  1 drivers
v0x1400ffc40_0 .net/2s *"_ivl_4", 0 0, L_0x13008d788;  1 drivers
v0x1400ffd00_0 .net8 "a", 0 0, RS_0x130036490;  alias, 3 drivers, strength-aware
v0x1400ffdb0_0 .net8 "b", 0 0, RS_0x130036610;  alias, 3 drivers, strength-aware
v0x1400ffe80_0 .net8 "o1", 0 0, L_0x11fc97bf0;  1 drivers, strength-aware
v0x1400fff10_0 .net8 "out", 0 0, RS_0x130036790;  alias, 3 drivers, strength-aware
S_0x11fc049d0 .scope module, "fa4" "FullAdder" 5 19, 6 3 0, S_0x140067080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x11fc15a10_0 .net "a", 0 0, L_0x11fc9e500;  1 drivers
v0x11fc15aa0_0 .net "b", 0 0, L_0x11fc9e5a0;  1 drivers
RS_0x130036c70 .resolv tri, L_0x11fc9ab70, L_0x11fc9ad20, L_0x11fc14620;
v0x11fc15b30_0 .net8 "carry1", 0 0, RS_0x130036c70;  3 drivers, strength-aware
RS_0x130038170 .resolv tri, L_0x11fc9d6c0, L_0x11fc9d870, L_0x11fc14d70;
v0x11fc15bc0_0 .net8 "carry2", 0 0, RS_0x130038170;  3 drivers, strength-aware
v0x11fc15c50_0 .net "cin", 0 0, L_0x11fc9e6b0;  1 drivers
v0x11fc15d20_0 .net8 "cout", 0 0, RS_0x1300397c0;  3 drivers, strength-aware
v0x11fc15df0_0 .net8 "sum", 0 0, RS_0x130039160;  3 drivers, strength-aware
RS_0x130037c60 .resolv tri, L_0x11fc9a160, L_0x11fc9a210, L_0x11fc9a2e0;
v0x11fc15f00_0 .net8 "sum1", 0 0, RS_0x130037c60;  3 drivers, strength-aware
S_0x11fc04c10 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x11fc049d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x11fc0c1f0_0 .net "a", 0 0, L_0x11fc9e500;  alias, 1 drivers
v0x11fc0c380_0 .net "b", 0 0, L_0x11fc9e5a0;  alias, 1 drivers
v0x11fc0c510_0 .net8 "carry", 0 0, RS_0x130036c70;  alias, 3 drivers, strength-aware
v0x11fc0c5a0_0 .net8 "sum", 0 0, RS_0x130037c60;  alias, 3 drivers, strength-aware
S_0x11fc04e30 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x11fc04c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc05ef0_0 .net "a", 0 0, L_0x11fc9e500;  alias, 1 drivers
v0x11fc05f90_0 .net "b", 0 0, L_0x11fc9e5a0;  alias, 1 drivers
RS_0x130036af0 .resolv tri, L_0x11fc0c450, L_0x11fc0c280, L_0x11fc9a9f0;
v0x11fc06040_0 .net8 "nand_out", 0 0, RS_0x130036af0;  3 drivers, strength-aware
v0x11fc060f0_0 .net8 "out", 0 0, RS_0x130036c70;  alias, 3 drivers, strength-aware
S_0x11fc05060 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc04e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008df68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc10b60 .functor NMOS 1, L_0x13008df68, L_0x11fc9e5a0, C4<0>, C4<0>;
L_0x11fc0c450 .functor NMOS 1, L_0x11fc10b60, L_0x11fc9e500, C4<0>, C4<0>;
L_0x13008dfb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc0c280 .functor PMOS 1, L_0x13008dfb0, L_0x11fc9e500, C4<0>, C4<0>;
L_0x13008dff8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9a9f0 .functor PMOS 1, L_0x13008dff8, L_0x11fc9e5a0, C4<0>, C4<0>;
v0x11fc05290_0 .net/2s *"_ivl_0", 0 0, L_0x13008df68;  1 drivers
v0x11fc05350_0 .net/2s *"_ivl_2", 0 0, L_0x13008dfb0;  1 drivers
v0x11fc05400_0 .net/2s *"_ivl_4", 0 0, L_0x13008dff8;  1 drivers
v0x11fc054c0_0 .net "a", 0 0, L_0x11fc9e500;  alias, 1 drivers
v0x11fc05560_0 .net "b", 0 0, L_0x11fc9e5a0;  alias, 1 drivers
v0x11fc05640_0 .net8 "o1", 0 0, L_0x11fc10b60;  1 drivers, strength-aware
v0x11fc056e0_0 .net8 "out", 0 0, RS_0x130036af0;  alias, 3 drivers, strength-aware
S_0x11fc057b0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc04e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008e040 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9aaa0 .functor NMOS 1, L_0x13008e040, RS_0x130036af0, C4<0>, C4<0>;
L_0x11fc9ab70 .functor NMOS 1, L_0x11fc9aaa0, RS_0x130036af0, C4<0>, C4<0>;
L_0x13008e088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9ad20 .functor PMOS 1, L_0x13008e088, RS_0x130036af0, C4<0>, C4<0>;
L_0x13008e0d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc14620 .functor PMOS 1, L_0x13008e0d0, RS_0x130036af0, C4<0>, C4<0>;
v0x11fc059d0_0 .net/2s *"_ivl_0", 0 0, L_0x13008e040;  1 drivers
v0x11fc05a80_0 .net/2s *"_ivl_2", 0 0, L_0x13008e088;  1 drivers
v0x11fc05b30_0 .net/2s *"_ivl_4", 0 0, L_0x13008e0d0;  1 drivers
v0x11fc05bf0_0 .net8 "a", 0 0, RS_0x130036af0;  alias, 3 drivers, strength-aware
v0x11fc05ca0_0 .net8 "b", 0 0, RS_0x130036af0;  alias, 3 drivers, strength-aware
v0x11fc05db0_0 .net8 "o1", 0 0, L_0x11fc9aaa0;  1 drivers, strength-aware
v0x11fc05e40_0 .net8 "out", 0 0, RS_0x130036c70;  alias, 3 drivers, strength-aware
S_0x11fc061c0 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x11fc04c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc0bcc0_0 .net "a", 0 0, L_0x11fc9e500;  alias, 1 drivers
RS_0x130037030 .resolv tri, L_0x11fc98d60, L_0x11fc98f10, L_0x11fc98fa0;
v0x11fc0bd50_0 .net8 "and1_out", 0 0, RS_0x130037030;  3 drivers, strength-aware
RS_0x1300373f0 .resolv tri, L_0x11fc995e0, L_0x11fc99790, L_0x11fc99800;
v0x11fc0bde0_0 .net8 "and2_out", 0 0, RS_0x1300373f0;  3 drivers, strength-aware
v0x11fc0be70_0 .net "b", 0 0, L_0x11fc9e5a0;  alias, 1 drivers
RS_0x130037210 .resolv tri, L_0x11fc98270, L_0x11fc98320, L_0x11fc98410;
v0x11fc0bf00_0 .net8 "not_a", 0 0, RS_0x130037210;  3 drivers, strength-aware
RS_0x130036e50 .resolv tri, L_0x11fc985d0, L_0x11fc98680, L_0x11fc98770;
v0x11fc0c050_0 .net8 "not_b", 0 0, RS_0x130036e50;  3 drivers, strength-aware
v0x11fc0c160_0 .net8 "out", 0 0, RS_0x130037c60;  alias, 3 drivers, strength-aware
S_0x11fc063d0 .scope module, "and1" "And" 2 30, 2 3 0, S_0x11fc061c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc074b0_0 .net "a", 0 0, L_0x11fc9e500;  alias, 1 drivers
v0x11fc07550_0 .net8 "b", 0 0, RS_0x130036e50;  alias, 3 drivers, strength-aware
RS_0x130036eb0 .resolv tri, L_0x11fc0c0e0, L_0x11fc98ab0, L_0x11fc98ba0;
v0x11fc075f0_0 .net8 "nand_out", 0 0, RS_0x130036eb0;  3 drivers, strength-aware
v0x11fc076a0_0 .net8 "out", 0 0, RS_0x130037030;  alias, 3 drivers, strength-aware
S_0x11fc06600 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc063d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008d980 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc98840 .functor NMOS 1, L_0x13008d980, RS_0x130036e50, C4<0>, C4<0>;
L_0x11fc0c0e0 .functor NMOS 1, L_0x11fc98840, L_0x11fc9e500, C4<0>, C4<0>;
L_0x13008d9c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc98ab0 .functor PMOS 1, L_0x13008d9c8, L_0x11fc9e500, C4<0>, C4<0>;
L_0x13008da10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc98ba0 .functor PMOS 1, L_0x13008da10, RS_0x130036e50, C4<0>, C4<0>;
v0x11fc06840_0 .net/2s *"_ivl_0", 0 0, L_0x13008d980;  1 drivers
v0x11fc06900_0 .net/2s *"_ivl_2", 0 0, L_0x13008d9c8;  1 drivers
v0x11fc069b0_0 .net/2s *"_ivl_4", 0 0, L_0x13008da10;  1 drivers
v0x11fc06a70_0 .net "a", 0 0, L_0x11fc9e500;  alias, 1 drivers
v0x11fc06b40_0 .net8 "b", 0 0, RS_0x130036e50;  alias, 3 drivers, strength-aware
v0x11fc06c10_0 .net8 "o1", 0 0, L_0x11fc98840;  1 drivers, strength-aware
v0x11fc06ca0_0 .net8 "out", 0 0, RS_0x130036eb0;  alias, 3 drivers, strength-aware
S_0x11fc06d70 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc063d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008da58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc98c70 .functor NMOS 1, L_0x13008da58, RS_0x130036eb0, C4<0>, C4<0>;
L_0x11fc98d60 .functor NMOS 1, L_0x11fc98c70, RS_0x130036eb0, C4<0>, C4<0>;
L_0x13008daa0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc98f10 .functor PMOS 1, L_0x13008daa0, RS_0x130036eb0, C4<0>, C4<0>;
L_0x13008dae8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc98fa0 .functor PMOS 1, L_0x13008dae8, RS_0x130036eb0, C4<0>, C4<0>;
v0x11fc06f90_0 .net/2s *"_ivl_0", 0 0, L_0x13008da58;  1 drivers
v0x11fc07040_0 .net/2s *"_ivl_2", 0 0, L_0x13008daa0;  1 drivers
v0x11fc070f0_0 .net/2s *"_ivl_4", 0 0, L_0x13008dae8;  1 drivers
v0x11fc071b0_0 .net8 "a", 0 0, RS_0x130036eb0;  alias, 3 drivers, strength-aware
v0x11fc07260_0 .net8 "b", 0 0, RS_0x130036eb0;  alias, 3 drivers, strength-aware
v0x11fc07370_0 .net8 "o1", 0 0, L_0x11fc98c70;  1 drivers, strength-aware
v0x11fc07400_0 .net8 "out", 0 0, RS_0x130037030;  alias, 3 drivers, strength-aware
S_0x11fc07770 .scope module, "and2" "And" 2 31, 2 3 0, S_0x11fc061c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc08820_0 .net8 "a", 0 0, RS_0x130037210;  alias, 3 drivers, strength-aware
v0x11fc088c0_0 .net "b", 0 0, L_0x11fc9e5a0;  alias, 1 drivers
RS_0x130037270 .resolv tri, L_0x11fc991c0, L_0x11fc993b0, L_0x11fc99440;
v0x11fc08950_0 .net8 "nand_out", 0 0, RS_0x130037270;  3 drivers, strength-aware
v0x11fc08a00_0 .net8 "out", 0 0, RS_0x1300373f0;  alias, 3 drivers, strength-aware
S_0x11fc07980 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc07770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008db30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc99110 .functor NMOS 1, L_0x13008db30, L_0x11fc9e5a0, C4<0>, C4<0>;
L_0x11fc991c0 .functor NMOS 1, L_0x11fc99110, RS_0x130037210, C4<0>, C4<0>;
L_0x13008db78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc993b0 .functor PMOS 1, L_0x13008db78, RS_0x130037210, C4<0>, C4<0>;
L_0x13008dbc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc99440 .functor PMOS 1, L_0x13008dbc0, L_0x11fc9e5a0, C4<0>, C4<0>;
v0x11fc07bb0_0 .net/2s *"_ivl_0", 0 0, L_0x13008db30;  1 drivers
v0x11fc07c70_0 .net/2s *"_ivl_2", 0 0, L_0x13008db78;  1 drivers
v0x11fc07d20_0 .net/2s *"_ivl_4", 0 0, L_0x13008dbc0;  1 drivers
v0x11fc07de0_0 .net8 "a", 0 0, RS_0x130037210;  alias, 3 drivers, strength-aware
v0x11fc07e80_0 .net "b", 0 0, L_0x11fc9e5a0;  alias, 1 drivers
v0x11fc07f90_0 .net8 "o1", 0 0, L_0x11fc99110;  1 drivers, strength-aware
v0x11fc08020_0 .net8 "out", 0 0, RS_0x130037270;  alias, 3 drivers, strength-aware
S_0x11fc080e0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc07770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008dc08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc994f0 .functor NMOS 1, L_0x13008dc08, RS_0x130037270, C4<0>, C4<0>;
L_0x11fc995e0 .functor NMOS 1, L_0x11fc994f0, RS_0x130037270, C4<0>, C4<0>;
L_0x13008dc50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc99790 .functor PMOS 1, L_0x13008dc50, RS_0x130037270, C4<0>, C4<0>;
L_0x13008dc98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc99800 .functor PMOS 1, L_0x13008dc98, RS_0x130037270, C4<0>, C4<0>;
v0x11fc08300_0 .net/2s *"_ivl_0", 0 0, L_0x13008dc08;  1 drivers
v0x11fc083b0_0 .net/2s *"_ivl_2", 0 0, L_0x13008dc50;  1 drivers
v0x11fc08460_0 .net/2s *"_ivl_4", 0 0, L_0x13008dc98;  1 drivers
v0x11fc08520_0 .net8 "a", 0 0, RS_0x130037270;  alias, 3 drivers, strength-aware
v0x11fc085d0_0 .net8 "b", 0 0, RS_0x130037270;  alias, 3 drivers, strength-aware
v0x11fc086e0_0 .net8 "o1", 0 0, L_0x11fc994f0;  1 drivers, strength-aware
v0x11fc08770_0 .net8 "out", 0 0, RS_0x1300373f0;  alias, 3 drivers, strength-aware
S_0x11fc08ad0 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x11fc061c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc09450_0 .net "a", 0 0, L_0x11fc9e500;  alias, 1 drivers
v0x11fc094f0_0 .net8 "out", 0 0, RS_0x130037210;  alias, 3 drivers, strength-aware
S_0x11fc08cc0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc08ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008d7d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc98200 .functor NMOS 1, L_0x13008d7d0, L_0x11fc9e500, C4<0>, C4<0>;
L_0x11fc98270 .functor NMOS 1, L_0x11fc98200, L_0x11fc9e500, C4<0>, C4<0>;
L_0x13008d818 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc98320 .functor PMOS 1, L_0x13008d818, L_0x11fc9e500, C4<0>, C4<0>;
L_0x13008d860 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc98410 .functor PMOS 1, L_0x13008d860, L_0x11fc9e500, C4<0>, C4<0>;
v0x11fc08f00_0 .net/2s *"_ivl_0", 0 0, L_0x13008d7d0;  1 drivers
v0x11fc08fc0_0 .net/2s *"_ivl_2", 0 0, L_0x13008d818;  1 drivers
v0x11fc09070_0 .net/2s *"_ivl_4", 0 0, L_0x13008d860;  1 drivers
v0x11fc09130_0 .net "a", 0 0, L_0x11fc9e500;  alias, 1 drivers
v0x11fc09240_0 .net "b", 0 0, L_0x11fc9e500;  alias, 1 drivers
v0x11fc092d0_0 .net8 "o1", 0 0, L_0x11fc98200;  1 drivers, strength-aware
v0x11fc09370_0 .net8 "out", 0 0, RS_0x130037210;  alias, 3 drivers, strength-aware
S_0x11fc09590 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x11fc061c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc09f10_0 .net "a", 0 0, L_0x11fc9e5a0;  alias, 1 drivers
v0x11fc09fb0_0 .net8 "out", 0 0, RS_0x130036e50;  alias, 3 drivers, strength-aware
S_0x11fc09780 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc09590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008d8a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc984e0 .functor NMOS 1, L_0x13008d8a8, L_0x11fc9e5a0, C4<0>, C4<0>;
L_0x11fc985d0 .functor NMOS 1, L_0x11fc984e0, L_0x11fc9e5a0, C4<0>, C4<0>;
L_0x13008d8f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc98680 .functor PMOS 1, L_0x13008d8f0, L_0x11fc9e5a0, C4<0>, C4<0>;
L_0x13008d938 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc98770 .functor PMOS 1, L_0x13008d938, L_0x11fc9e5a0, C4<0>, C4<0>;
v0x11fc099c0_0 .net/2s *"_ivl_0", 0 0, L_0x13008d8a8;  1 drivers
v0x11fc09a80_0 .net/2s *"_ivl_2", 0 0, L_0x13008d8f0;  1 drivers
v0x11fc09b30_0 .net/2s *"_ivl_4", 0 0, L_0x13008d938;  1 drivers
v0x11fc09bf0_0 .net "a", 0 0, L_0x11fc9e5a0;  alias, 1 drivers
v0x11fc09d00_0 .net "b", 0 0, L_0x11fc9e5a0;  alias, 1 drivers
v0x11fc09d90_0 .net8 "o1", 0 0, L_0x11fc984e0;  1 drivers, strength-aware
v0x11fc09e30_0 .net8 "out", 0 0, RS_0x130036e50;  alias, 3 drivers, strength-aware
S_0x11fc0a050 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x11fc061c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc0b860_0 .net8 "a", 0 0, RS_0x130037030;  alias, 3 drivers, strength-aware
v0x11fc0b980_0 .net8 "b", 0 0, RS_0x1300373f0;  alias, 3 drivers, strength-aware
RS_0x130037960 .resolv tri, L_0x11fc99a20, L_0x11fc99ad0, L_0x11fc99c20;
v0x11fc0ba90_0 .net8 "nand_out1", 0 0, RS_0x130037960;  3 drivers, strength-aware
RS_0x130037ae0 .resolv tri, L_0x11fc99dc0, L_0x11fc99e70, L_0x11fc99fc0;
v0x11fc0bb20_0 .net8 "nand_out2", 0 0, RS_0x130037ae0;  3 drivers, strength-aware
v0x11fc0bbf0_0 .net8 "out", 0 0, RS_0x130037c60;  alias, 3 drivers, strength-aware
S_0x11fc0a2a0 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x11fc0a050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008dce0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc99970 .functor NMOS 1, L_0x13008dce0, RS_0x130037030, C4<0>, C4<0>;
L_0x11fc99a20 .functor NMOS 1, L_0x11fc99970, RS_0x130037030, C4<0>, C4<0>;
L_0x13008dd28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc99ad0 .functor PMOS 1, L_0x13008dd28, RS_0x130037030, C4<0>, C4<0>;
L_0x13008dd70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc99c20 .functor PMOS 1, L_0x13008dd70, RS_0x130037030, C4<0>, C4<0>;
v0x11fc0a4d0_0 .net/2s *"_ivl_0", 0 0, L_0x13008dce0;  1 drivers
v0x11fc0a590_0 .net/2s *"_ivl_2", 0 0, L_0x13008dd28;  1 drivers
v0x11fc0a640_0 .net/2s *"_ivl_4", 0 0, L_0x13008dd70;  1 drivers
v0x11fc0a700_0 .net8 "a", 0 0, RS_0x130037030;  alias, 3 drivers, strength-aware
v0x11fc0a7d0_0 .net8 "b", 0 0, RS_0x130037030;  alias, 3 drivers, strength-aware
v0x11fc0a8a0_0 .net8 "o1", 0 0, L_0x11fc99970;  1 drivers, strength-aware
v0x11fc0a930_0 .net8 "out", 0 0, RS_0x130037960;  alias, 3 drivers, strength-aware
S_0x11fc0a9f0 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x11fc0a050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008ddb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc99cd0 .functor NMOS 1, L_0x13008ddb8, RS_0x1300373f0, C4<0>, C4<0>;
L_0x11fc99dc0 .functor NMOS 1, L_0x11fc99cd0, RS_0x1300373f0, C4<0>, C4<0>;
L_0x13008de00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc99e70 .functor PMOS 1, L_0x13008de00, RS_0x1300373f0, C4<0>, C4<0>;
L_0x13008de48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc99fc0 .functor PMOS 1, L_0x13008de48, RS_0x1300373f0, C4<0>, C4<0>;
v0x11fc0ac10_0 .net/2s *"_ivl_0", 0 0, L_0x13008ddb8;  1 drivers
v0x11fc0acc0_0 .net/2s *"_ivl_2", 0 0, L_0x13008de00;  1 drivers
v0x11fc0ad70_0 .net/2s *"_ivl_4", 0 0, L_0x13008de48;  1 drivers
v0x11fc0ae30_0 .net8 "a", 0 0, RS_0x1300373f0;  alias, 3 drivers, strength-aware
v0x11fc0af00_0 .net8 "b", 0 0, RS_0x1300373f0;  alias, 3 drivers, strength-aware
v0x11fc0afd0_0 .net8 "o1", 0 0, L_0x11fc99cd0;  1 drivers, strength-aware
v0x11fc0b060_0 .net8 "out", 0 0, RS_0x130037ae0;  alias, 3 drivers, strength-aware
S_0x11fc0b120 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x11fc0a050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008de90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9a070 .functor NMOS 1, L_0x13008de90, RS_0x130037ae0, C4<0>, C4<0>;
L_0x11fc9a160 .functor NMOS 1, L_0x11fc9a070, RS_0x130037960, C4<0>, C4<0>;
L_0x13008ded8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9a210 .functor PMOS 1, L_0x13008ded8, RS_0x130037960, C4<0>, C4<0>;
L_0x13008df20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9a2e0 .functor PMOS 1, L_0x13008df20, RS_0x130037ae0, C4<0>, C4<0>;
v0x11fc0b350_0 .net/2s *"_ivl_0", 0 0, L_0x13008de90;  1 drivers
v0x11fc0b400_0 .net/2s *"_ivl_2", 0 0, L_0x13008ded8;  1 drivers
v0x11fc0b4b0_0 .net/2s *"_ivl_4", 0 0, L_0x13008df20;  1 drivers
v0x11fc0b570_0 .net8 "a", 0 0, RS_0x130037960;  alias, 3 drivers, strength-aware
v0x11fc0b620_0 .net8 "b", 0 0, RS_0x130037ae0;  alias, 3 drivers, strength-aware
v0x11fc0b6f0_0 .net8 "o1", 0 0, L_0x11fc9a070;  1 drivers, strength-aware
v0x11fc0b780_0 .net8 "out", 0 0, RS_0x130037c60;  alias, 3 drivers, strength-aware
S_0x11fc0c630 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x11fc049d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x11fc13b70_0 .net8 "a", 0 0, RS_0x130037c60;  alias, 3 drivers, strength-aware
v0x11fc13c00_0 .net "b", 0 0, L_0x11fc9e6b0;  alias, 1 drivers
v0x11fc13d90_0 .net8 "carry", 0 0, RS_0x130038170;  alias, 3 drivers, strength-aware
v0x11fc13e20_0 .net8 "sum", 0 0, RS_0x130039160;  alias, 3 drivers, strength-aware
S_0x11fc0c7a0 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x11fc0c630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc0d860_0 .net8 "a", 0 0, RS_0x130037c60;  alias, 3 drivers, strength-aware
v0x11fc0d900_0 .net "b", 0 0, L_0x11fc9e6b0;  alias, 1 drivers
RS_0x130037ff0 .resolv tri, L_0x11fc13cd0, L_0x11fc9d450, L_0x11fc9d500;
v0x11fc0d9a0_0 .net8 "nand_out", 0 0, RS_0x130037ff0;  3 drivers, strength-aware
v0x11fc0da50_0 .net8 "out", 0 0, RS_0x130038170;  alias, 3 drivers, strength-aware
S_0x11fc0c9b0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc0c7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008e8b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9d120 .functor NMOS 1, L_0x13008e8b0, L_0x11fc9e6b0, C4<0>, C4<0>;
L_0x11fc13cd0 .functor NMOS 1, L_0x11fc9d120, RS_0x130037c60, C4<0>, C4<0>;
L_0x13008e8f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9d450 .functor PMOS 1, L_0x13008e8f8, RS_0x130037c60, C4<0>, C4<0>;
L_0x13008e940 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9d500 .functor PMOS 1, L_0x13008e940, L_0x11fc9e6b0, C4<0>, C4<0>;
v0x11fc0cbe0_0 .net/2s *"_ivl_0", 0 0, L_0x13008e8b0;  1 drivers
v0x11fc0cc90_0 .net/2s *"_ivl_2", 0 0, L_0x13008e8f8;  1 drivers
v0x11fc0cd40_0 .net/2s *"_ivl_4", 0 0, L_0x13008e940;  1 drivers
v0x11fc0ce00_0 .net8 "a", 0 0, RS_0x130037c60;  alias, 3 drivers, strength-aware
v0x11fc0cf10_0 .net "b", 0 0, L_0x11fc9e6b0;  alias, 1 drivers
v0x11fc0cfb0_0 .net8 "o1", 0 0, L_0x11fc9d120;  1 drivers, strength-aware
v0x11fc0d050_0 .net8 "out", 0 0, RS_0x130037ff0;  alias, 3 drivers, strength-aware
S_0x11fc0d120 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc0c7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008e988 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9d5d0 .functor NMOS 1, L_0x13008e988, RS_0x130037ff0, C4<0>, C4<0>;
L_0x11fc9d6c0 .functor NMOS 1, L_0x11fc9d5d0, RS_0x130037ff0, C4<0>, C4<0>;
L_0x13008e9d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9d870 .functor PMOS 1, L_0x13008e9d0, RS_0x130037ff0, C4<0>, C4<0>;
L_0x13008ea18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc14d70 .functor PMOS 1, L_0x13008ea18, RS_0x130037ff0, C4<0>, C4<0>;
v0x11fc0d340_0 .net/2s *"_ivl_0", 0 0, L_0x13008e988;  1 drivers
v0x11fc0d3f0_0 .net/2s *"_ivl_2", 0 0, L_0x13008e9d0;  1 drivers
v0x11fc0d4a0_0 .net/2s *"_ivl_4", 0 0, L_0x13008ea18;  1 drivers
v0x11fc0d560_0 .net8 "a", 0 0, RS_0x130037ff0;  alias, 3 drivers, strength-aware
v0x11fc0d610_0 .net8 "b", 0 0, RS_0x130037ff0;  alias, 3 drivers, strength-aware
v0x11fc0d720_0 .net8 "o1", 0 0, L_0x11fc9d5d0;  1 drivers, strength-aware
v0x11fc0d7b0_0 .net8 "out", 0 0, RS_0x130038170;  alias, 3 drivers, strength-aware
S_0x11fc0db20 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x11fc0c630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc13640_0 .net8 "a", 0 0, RS_0x130037c60;  alias, 3 drivers, strength-aware
RS_0x130038530 .resolv tri, L_0x11fc9bad0, L_0x11fc9bc80, L_0x11fc9bd10;
v0x11fc136d0_0 .net8 "and1_out", 0 0, RS_0x130038530;  3 drivers, strength-aware
RS_0x1300388f0 .resolv tri, L_0x11fc9c350, L_0x11fc9c500, L_0x11fc9c570;
v0x11fc13760_0 .net8 "and2_out", 0 0, RS_0x1300388f0;  3 drivers, strength-aware
v0x11fc137f0_0 .net "b", 0 0, L_0x11fc9e6b0;  alias, 1 drivers
RS_0x130038710 .resolv tri, L_0x11fc9afe0, L_0x11fc9b090, L_0x11fc9b180;
v0x11fc13880_0 .net8 "not_a", 0 0, RS_0x130038710;  3 drivers, strength-aware
RS_0x130038350 .resolv tri, L_0x11fc9b340, L_0x11fc9b3f0, L_0x11fc9b4e0;
v0x11fc139d0_0 .net8 "not_b", 0 0, RS_0x130038350;  3 drivers, strength-aware
v0x11fc13ae0_0 .net8 "out", 0 0, RS_0x130039160;  alias, 3 drivers, strength-aware
S_0x11fc0dd30 .scope module, "and1" "And" 2 30, 2 3 0, S_0x11fc0db20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc0edf0_0 .net8 "a", 0 0, RS_0x130037c60;  alias, 3 drivers, strength-aware
v0x11fc0ee90_0 .net8 "b", 0 0, RS_0x130038350;  alias, 3 drivers, strength-aware
RS_0x1300383b0 .resolv tri, L_0x11fc13a60, L_0x11fc9b820, L_0x11fc9b910;
v0x11fc0ef30_0 .net8 "nand_out", 0 0, RS_0x1300383b0;  3 drivers, strength-aware
v0x11fc0efe0_0 .net8 "out", 0 0, RS_0x130038530;  alias, 3 drivers, strength-aware
S_0x11fc0df60 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc0dd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008e2c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9b5b0 .functor NMOS 1, L_0x13008e2c8, RS_0x130038350, C4<0>, C4<0>;
L_0x11fc13a60 .functor NMOS 1, L_0x11fc9b5b0, RS_0x130037c60, C4<0>, C4<0>;
L_0x13008e310 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9b820 .functor PMOS 1, L_0x13008e310, RS_0x130037c60, C4<0>, C4<0>;
L_0x13008e358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9b910 .functor PMOS 1, L_0x13008e358, RS_0x130038350, C4<0>, C4<0>;
v0x11fc0e1a0_0 .net/2s *"_ivl_0", 0 0, L_0x13008e2c8;  1 drivers
v0x11fc0e260_0 .net/2s *"_ivl_2", 0 0, L_0x13008e310;  1 drivers
v0x11fc0e310_0 .net/2s *"_ivl_4", 0 0, L_0x13008e358;  1 drivers
v0x11fc0e3d0_0 .net8 "a", 0 0, RS_0x130037c60;  alias, 3 drivers, strength-aware
v0x11fc0e460_0 .net8 "b", 0 0, RS_0x130038350;  alias, 3 drivers, strength-aware
v0x11fc0e540_0 .net8 "o1", 0 0, L_0x11fc9b5b0;  1 drivers, strength-aware
v0x11fc0e5e0_0 .net8 "out", 0 0, RS_0x1300383b0;  alias, 3 drivers, strength-aware
S_0x11fc0e6b0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc0dd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008e3a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9b9e0 .functor NMOS 1, L_0x13008e3a0, RS_0x1300383b0, C4<0>, C4<0>;
L_0x11fc9bad0 .functor NMOS 1, L_0x11fc9b9e0, RS_0x1300383b0, C4<0>, C4<0>;
L_0x13008e3e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9bc80 .functor PMOS 1, L_0x13008e3e8, RS_0x1300383b0, C4<0>, C4<0>;
L_0x13008e430 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9bd10 .functor PMOS 1, L_0x13008e430, RS_0x1300383b0, C4<0>, C4<0>;
v0x11fc0e8d0_0 .net/2s *"_ivl_0", 0 0, L_0x13008e3a0;  1 drivers
v0x11fc0e980_0 .net/2s *"_ivl_2", 0 0, L_0x13008e3e8;  1 drivers
v0x11fc0ea30_0 .net/2s *"_ivl_4", 0 0, L_0x13008e430;  1 drivers
v0x11fc0eaf0_0 .net8 "a", 0 0, RS_0x1300383b0;  alias, 3 drivers, strength-aware
v0x11fc0eba0_0 .net8 "b", 0 0, RS_0x1300383b0;  alias, 3 drivers, strength-aware
v0x11fc0ecb0_0 .net8 "o1", 0 0, L_0x11fc9b9e0;  1 drivers, strength-aware
v0x11fc0ed40_0 .net8 "out", 0 0, RS_0x130038530;  alias, 3 drivers, strength-aware
S_0x11fc0f0b0 .scope module, "and2" "And" 2 31, 2 3 0, S_0x11fc0db20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc10160_0 .net8 "a", 0 0, RS_0x130038710;  alias, 3 drivers, strength-aware
v0x11fc10200_0 .net "b", 0 0, L_0x11fc9e6b0;  alias, 1 drivers
RS_0x130038770 .resolv tri, L_0x11fc9bf30, L_0x11fc9c120, L_0x11fc9c1b0;
v0x11fc10290_0 .net8 "nand_out", 0 0, RS_0x130038770;  3 drivers, strength-aware
v0x11fc10340_0 .net8 "out", 0 0, RS_0x1300388f0;  alias, 3 drivers, strength-aware
S_0x11fc0f2c0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc0f0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008e478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9be80 .functor NMOS 1, L_0x13008e478, L_0x11fc9e6b0, C4<0>, C4<0>;
L_0x11fc9bf30 .functor NMOS 1, L_0x11fc9be80, RS_0x130038710, C4<0>, C4<0>;
L_0x13008e4c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9c120 .functor PMOS 1, L_0x13008e4c0, RS_0x130038710, C4<0>, C4<0>;
L_0x13008e508 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9c1b0 .functor PMOS 1, L_0x13008e508, L_0x11fc9e6b0, C4<0>, C4<0>;
v0x11fc0f4f0_0 .net/2s *"_ivl_0", 0 0, L_0x13008e478;  1 drivers
v0x11fc0f5b0_0 .net/2s *"_ivl_2", 0 0, L_0x13008e4c0;  1 drivers
v0x11fc0f660_0 .net/2s *"_ivl_4", 0 0, L_0x13008e508;  1 drivers
v0x11fc0f720_0 .net8 "a", 0 0, RS_0x130038710;  alias, 3 drivers, strength-aware
v0x11fc0f7c0_0 .net "b", 0 0, L_0x11fc9e6b0;  alias, 1 drivers
v0x11fc0f8d0_0 .net8 "o1", 0 0, L_0x11fc9be80;  1 drivers, strength-aware
v0x11fc0f960_0 .net8 "out", 0 0, RS_0x130038770;  alias, 3 drivers, strength-aware
S_0x11fc0fa20 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc0f0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008e550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9c260 .functor NMOS 1, L_0x13008e550, RS_0x130038770, C4<0>, C4<0>;
L_0x11fc9c350 .functor NMOS 1, L_0x11fc9c260, RS_0x130038770, C4<0>, C4<0>;
L_0x13008e598 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9c500 .functor PMOS 1, L_0x13008e598, RS_0x130038770, C4<0>, C4<0>;
L_0x13008e5e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9c570 .functor PMOS 1, L_0x13008e5e0, RS_0x130038770, C4<0>, C4<0>;
v0x11fc0fc40_0 .net/2s *"_ivl_0", 0 0, L_0x13008e550;  1 drivers
v0x11fc0fcf0_0 .net/2s *"_ivl_2", 0 0, L_0x13008e598;  1 drivers
v0x11fc0fda0_0 .net/2s *"_ivl_4", 0 0, L_0x13008e5e0;  1 drivers
v0x11fc0fe60_0 .net8 "a", 0 0, RS_0x130038770;  alias, 3 drivers, strength-aware
v0x11fc0ff10_0 .net8 "b", 0 0, RS_0x130038770;  alias, 3 drivers, strength-aware
v0x11fc10020_0 .net8 "o1", 0 0, L_0x11fc9c260;  1 drivers, strength-aware
v0x11fc100b0_0 .net8 "out", 0 0, RS_0x1300388f0;  alias, 3 drivers, strength-aware
S_0x11fc10410 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x11fc0db20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc10df0_0 .net8 "a", 0 0, RS_0x130037c60;  alias, 3 drivers, strength-aware
v0x11fc10e80_0 .net8 "out", 0 0, RS_0x130038710;  alias, 3 drivers, strength-aware
S_0x11fc10600 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc10410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008e118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9aef0 .functor NMOS 1, L_0x13008e118, RS_0x130037c60, C4<0>, C4<0>;
L_0x11fc9afe0 .functor NMOS 1, L_0x11fc9aef0, RS_0x130037c60, C4<0>, C4<0>;
L_0x13008e160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9b090 .functor PMOS 1, L_0x13008e160, RS_0x130037c60, C4<0>, C4<0>;
L_0x13008e1a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9b180 .functor PMOS 1, L_0x13008e1a8, RS_0x130037c60, C4<0>, C4<0>;
v0x11fc10840_0 .net/2s *"_ivl_0", 0 0, L_0x13008e118;  1 drivers
v0x11fc10900_0 .net/2s *"_ivl_2", 0 0, L_0x13008e160;  1 drivers
v0x11fc109b0_0 .net/2s *"_ivl_4", 0 0, L_0x13008e1a8;  1 drivers
v0x11fc10a70_0 .net8 "a", 0 0, RS_0x130037c60;  alias, 3 drivers, strength-aware
v0x11fc10c00_0 .net8 "b", 0 0, RS_0x130037c60;  alias, 3 drivers, strength-aware
v0x11fc10cd0_0 .net8 "o1", 0 0, L_0x11fc9aef0;  1 drivers, strength-aware
v0x11fc10d60_0 .net8 "out", 0 0, RS_0x130038710;  alias, 3 drivers, strength-aware
S_0x11fc10f10 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x11fc0db20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc11890_0 .net "a", 0 0, L_0x11fc9e6b0;  alias, 1 drivers
v0x11fc11930_0 .net8 "out", 0 0, RS_0x130038350;  alias, 3 drivers, strength-aware
S_0x11fc11100 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc10f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008e1f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9b250 .functor NMOS 1, L_0x13008e1f0, L_0x11fc9e6b0, C4<0>, C4<0>;
L_0x11fc9b340 .functor NMOS 1, L_0x11fc9b250, L_0x11fc9e6b0, C4<0>, C4<0>;
L_0x13008e238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9b3f0 .functor PMOS 1, L_0x13008e238, L_0x11fc9e6b0, C4<0>, C4<0>;
L_0x13008e280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9b4e0 .functor PMOS 1, L_0x13008e280, L_0x11fc9e6b0, C4<0>, C4<0>;
v0x11fc11340_0 .net/2s *"_ivl_0", 0 0, L_0x13008e1f0;  1 drivers
v0x11fc11400_0 .net/2s *"_ivl_2", 0 0, L_0x13008e238;  1 drivers
v0x11fc114b0_0 .net/2s *"_ivl_4", 0 0, L_0x13008e280;  1 drivers
v0x11fc11570_0 .net "a", 0 0, L_0x11fc9e6b0;  alias, 1 drivers
v0x11fc11680_0 .net "b", 0 0, L_0x11fc9e6b0;  alias, 1 drivers
v0x11fc11710_0 .net8 "o1", 0 0, L_0x11fc9b250;  1 drivers, strength-aware
v0x11fc117b0_0 .net8 "out", 0 0, RS_0x130038350;  alias, 3 drivers, strength-aware
S_0x11fc119d0 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x11fc0db20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc131e0_0 .net8 "a", 0 0, RS_0x130038530;  alias, 3 drivers, strength-aware
v0x11fc13300_0 .net8 "b", 0 0, RS_0x1300388f0;  alias, 3 drivers, strength-aware
RS_0x130038e60 .resolv tri, L_0x11fc9c790, L_0x11fc9c840, L_0x11fc9c990;
v0x11fc13410_0 .net8 "nand_out1", 0 0, RS_0x130038e60;  3 drivers, strength-aware
RS_0x130038fe0 .resolv tri, L_0x11fc9cb30, L_0x11fc9cbe0, L_0x11fc9cd30;
v0x11fc134a0_0 .net8 "nand_out2", 0 0, RS_0x130038fe0;  3 drivers, strength-aware
v0x11fc13570_0 .net8 "out", 0 0, RS_0x130039160;  alias, 3 drivers, strength-aware
S_0x11fc11c20 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x11fc119d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008e628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9c6e0 .functor NMOS 1, L_0x13008e628, RS_0x130038530, C4<0>, C4<0>;
L_0x11fc9c790 .functor NMOS 1, L_0x11fc9c6e0, RS_0x130038530, C4<0>, C4<0>;
L_0x13008e670 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9c840 .functor PMOS 1, L_0x13008e670, RS_0x130038530, C4<0>, C4<0>;
L_0x13008e6b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9c990 .functor PMOS 1, L_0x13008e6b8, RS_0x130038530, C4<0>, C4<0>;
v0x11fc11e50_0 .net/2s *"_ivl_0", 0 0, L_0x13008e628;  1 drivers
v0x11fc11f10_0 .net/2s *"_ivl_2", 0 0, L_0x13008e670;  1 drivers
v0x11fc11fc0_0 .net/2s *"_ivl_4", 0 0, L_0x13008e6b8;  1 drivers
v0x11fc12080_0 .net8 "a", 0 0, RS_0x130038530;  alias, 3 drivers, strength-aware
v0x11fc12150_0 .net8 "b", 0 0, RS_0x130038530;  alias, 3 drivers, strength-aware
v0x11fc12220_0 .net8 "o1", 0 0, L_0x11fc9c6e0;  1 drivers, strength-aware
v0x11fc122b0_0 .net8 "out", 0 0, RS_0x130038e60;  alias, 3 drivers, strength-aware
S_0x11fc12370 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x11fc119d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008e700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9ca40 .functor NMOS 1, L_0x13008e700, RS_0x1300388f0, C4<0>, C4<0>;
L_0x11fc9cb30 .functor NMOS 1, L_0x11fc9ca40, RS_0x1300388f0, C4<0>, C4<0>;
L_0x13008e748 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9cbe0 .functor PMOS 1, L_0x13008e748, RS_0x1300388f0, C4<0>, C4<0>;
L_0x13008e790 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9cd30 .functor PMOS 1, L_0x13008e790, RS_0x1300388f0, C4<0>, C4<0>;
v0x11fc12590_0 .net/2s *"_ivl_0", 0 0, L_0x13008e700;  1 drivers
v0x11fc12640_0 .net/2s *"_ivl_2", 0 0, L_0x13008e748;  1 drivers
v0x11fc126f0_0 .net/2s *"_ivl_4", 0 0, L_0x13008e790;  1 drivers
v0x11fc127b0_0 .net8 "a", 0 0, RS_0x1300388f0;  alias, 3 drivers, strength-aware
v0x11fc12880_0 .net8 "b", 0 0, RS_0x1300388f0;  alias, 3 drivers, strength-aware
v0x11fc12950_0 .net8 "o1", 0 0, L_0x11fc9ca40;  1 drivers, strength-aware
v0x11fc129e0_0 .net8 "out", 0 0, RS_0x130038fe0;  alias, 3 drivers, strength-aware
S_0x11fc12aa0 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x11fc119d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008e7d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9cde0 .functor NMOS 1, L_0x13008e7d8, RS_0x130038fe0, C4<0>, C4<0>;
L_0x11fc9ced0 .functor NMOS 1, L_0x11fc9cde0, RS_0x130038e60, C4<0>, C4<0>;
L_0x13008e820 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9cf80 .functor PMOS 1, L_0x13008e820, RS_0x130038e60, C4<0>, C4<0>;
L_0x13008e868 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9d050 .functor PMOS 1, L_0x13008e868, RS_0x130038fe0, C4<0>, C4<0>;
v0x11fc12cd0_0 .net/2s *"_ivl_0", 0 0, L_0x13008e7d8;  1 drivers
v0x11fc12d80_0 .net/2s *"_ivl_2", 0 0, L_0x13008e820;  1 drivers
v0x11fc12e30_0 .net/2s *"_ivl_4", 0 0, L_0x13008e868;  1 drivers
v0x11fc12ef0_0 .net8 "a", 0 0, RS_0x130038e60;  alias, 3 drivers, strength-aware
v0x11fc12fa0_0 .net8 "b", 0 0, RS_0x130038fe0;  alias, 3 drivers, strength-aware
v0x11fc13070_0 .net8 "o1", 0 0, L_0x11fc9cde0;  1 drivers, strength-aware
v0x11fc13100_0 .net8 "out", 0 0, RS_0x130039160;  alias, 3 drivers, strength-aware
S_0x11fc13eb0 .scope module, "or_gate" "Or" 6 7, 2 9 0, S_0x11fc049d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc15660_0 .net8 "a", 0 0, RS_0x130036c70;  alias, 3 drivers, strength-aware
v0x11fc15700_0 .net8 "b", 0 0, RS_0x130038170;  alias, 3 drivers, strength-aware
RS_0x1300394c0 .resolv tri, L_0x11fc9db30, L_0x11fc9dbe0, L_0x11fc9dd30;
v0x11fc157a0_0 .net8 "nand_out1", 0 0, RS_0x1300394c0;  3 drivers, strength-aware
RS_0x130039640 .resolv tri, L_0x11fc9ded0, L_0x11fc9df80, L_0x11fc9e0d0;
v0x11fc15870_0 .net8 "nand_out2", 0 0, RS_0x130039640;  3 drivers, strength-aware
v0x11fc15940_0 .net8 "out", 0 0, RS_0x1300397c0;  alias, 3 drivers, strength-aware
S_0x11fc14070 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x11fc13eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008ea60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9da40 .functor NMOS 1, L_0x13008ea60, RS_0x130036c70, C4<0>, C4<0>;
L_0x11fc9db30 .functor NMOS 1, L_0x11fc9da40, RS_0x130036c70, C4<0>, C4<0>;
L_0x13008eaa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9dbe0 .functor PMOS 1, L_0x13008eaa8, RS_0x130036c70, C4<0>, C4<0>;
L_0x13008eaf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9dd30 .functor PMOS 1, L_0x13008eaf0, RS_0x130036c70, C4<0>, C4<0>;
v0x11fc142a0_0 .net/2s *"_ivl_0", 0 0, L_0x13008ea60;  1 drivers
v0x11fc14350_0 .net/2s *"_ivl_2", 0 0, L_0x13008eaa8;  1 drivers
v0x11fc14400_0 .net/2s *"_ivl_4", 0 0, L_0x13008eaf0;  1 drivers
v0x11fc144c0_0 .net8 "a", 0 0, RS_0x130036c70;  alias, 3 drivers, strength-aware
v0x11fc14550_0 .net8 "b", 0 0, RS_0x130036c70;  alias, 3 drivers, strength-aware
v0x11fc146a0_0 .net8 "o1", 0 0, L_0x11fc9da40;  1 drivers, strength-aware
v0x11fc14730_0 .net8 "out", 0 0, RS_0x1300394c0;  alias, 3 drivers, strength-aware
S_0x11fc14810 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x11fc13eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008eb38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9dde0 .functor NMOS 1, L_0x13008eb38, RS_0x130038170, C4<0>, C4<0>;
L_0x11fc9ded0 .functor NMOS 1, L_0x11fc9dde0, RS_0x130038170, C4<0>, C4<0>;
L_0x13008eb80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9df80 .functor PMOS 1, L_0x13008eb80, RS_0x130038170, C4<0>, C4<0>;
L_0x13008ebc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9e0d0 .functor PMOS 1, L_0x13008ebc8, RS_0x130038170, C4<0>, C4<0>;
v0x11fc14a20_0 .net/2s *"_ivl_0", 0 0, L_0x13008eb38;  1 drivers
v0x11fc14ab0_0 .net/2s *"_ivl_2", 0 0, L_0x13008eb80;  1 drivers
v0x11fc14b50_0 .net/2s *"_ivl_4", 0 0, L_0x13008ebc8;  1 drivers
v0x11fc14c10_0 .net8 "a", 0 0, RS_0x130038170;  alias, 3 drivers, strength-aware
v0x11fc14ca0_0 .net8 "b", 0 0, RS_0x130038170;  alias, 3 drivers, strength-aware
v0x11fc14df0_0 .net8 "o1", 0 0, L_0x11fc9dde0;  1 drivers, strength-aware
v0x11fc14e80_0 .net8 "out", 0 0, RS_0x130039640;  alias, 3 drivers, strength-aware
S_0x11fc14f60 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x11fc13eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008ec10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9e180 .functor NMOS 1, L_0x13008ec10, RS_0x130039640, C4<0>, C4<0>;
L_0x11fc9e270 .functor NMOS 1, L_0x11fc9e180, RS_0x1300394c0, C4<0>, C4<0>;
L_0x13008ec58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9e320 .functor PMOS 1, L_0x13008ec58, RS_0x1300394c0, C4<0>, C4<0>;
L_0x13008eca0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9e450 .functor PMOS 1, L_0x13008eca0, RS_0x130039640, C4<0>, C4<0>;
v0x11fc15170_0 .net/2s *"_ivl_0", 0 0, L_0x13008ec10;  1 drivers
v0x11fc15200_0 .net/2s *"_ivl_2", 0 0, L_0x13008ec58;  1 drivers
v0x11fc152b0_0 .net/2s *"_ivl_4", 0 0, L_0x13008eca0;  1 drivers
v0x11fc15370_0 .net8 "a", 0 0, RS_0x1300394c0;  alias, 3 drivers, strength-aware
v0x11fc15420_0 .net8 "b", 0 0, RS_0x130039640;  alias, 3 drivers, strength-aware
v0x11fc154f0_0 .net8 "o1", 0 0, L_0x11fc9e180;  1 drivers, strength-aware
v0x11fc15580_0 .net8 "out", 0 0, RS_0x1300397c0;  alias, 3 drivers, strength-aware
S_0x11fc15fc0 .scope module, "fa5" "FullAdder" 5 20, 6 3 0, S_0x140067080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x11fc27000_0 .net "a", 0 0, L_0x11fca4ab0;  1 drivers
v0x11fc27090_0 .net "b", 0 0, L_0x11fca4bd0;  1 drivers
RS_0x130039ca0 .resolv tri, L_0x11fca1120, L_0x11fca12d0, L_0x11fc25c10;
v0x11fc27120_0 .net8 "carry1", 0 0, RS_0x130039ca0;  3 drivers, strength-aware
RS_0x13003b1a0 .resolv tri, L_0x11fca3c70, L_0x11fca3e20, L_0x11fc26360;
v0x11fc271b0_0 .net8 "carry2", 0 0, RS_0x13003b1a0;  3 drivers, strength-aware
v0x11fc27240_0 .net "cin", 0 0, L_0x11fca4c70;  1 drivers
v0x11fc27310_0 .net8 "cout", 0 0, RS_0x13003c7f0;  3 drivers, strength-aware
v0x11fc273e0_0 .net8 "sum", 0 0, RS_0x13003c190;  3 drivers, strength-aware
RS_0x13003ac90 .resolv tri, L_0x11fca0710, L_0x11fca07c0, L_0x11fca0890;
v0x11fc274f0_0 .net8 "sum1", 0 0, RS_0x13003ac90;  3 drivers, strength-aware
S_0x11fc16200 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x11fc15fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x11fc1d7e0_0 .net "a", 0 0, L_0x11fca4ab0;  alias, 1 drivers
v0x11fc1d970_0 .net "b", 0 0, L_0x11fca4bd0;  alias, 1 drivers
v0x11fc1db00_0 .net8 "carry", 0 0, RS_0x130039ca0;  alias, 3 drivers, strength-aware
v0x11fc1db90_0 .net8 "sum", 0 0, RS_0x13003ac90;  alias, 3 drivers, strength-aware
S_0x11fc16420 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x11fc16200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc174e0_0 .net "a", 0 0, L_0x11fca4ab0;  alias, 1 drivers
v0x11fc17580_0 .net "b", 0 0, L_0x11fca4bd0;  alias, 1 drivers
RS_0x130039b20 .resolv tri, L_0x11fc1da40, L_0x11fc1d870, L_0x11fca0fa0;
v0x11fc17630_0 .net8 "nand_out", 0 0, RS_0x130039b20;  3 drivers, strength-aware
v0x11fc176e0_0 .net8 "out", 0 0, RS_0x130039ca0;  alias, 3 drivers, strength-aware
S_0x11fc16650 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc16420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008f480 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc22150 .functor NMOS 1, L_0x13008f480, L_0x11fca4bd0, C4<0>, C4<0>;
L_0x11fc1da40 .functor NMOS 1, L_0x11fc22150, L_0x11fca4ab0, C4<0>, C4<0>;
L_0x13008f4c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc1d870 .functor PMOS 1, L_0x13008f4c8, L_0x11fca4ab0, C4<0>, C4<0>;
L_0x13008f510 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca0fa0 .functor PMOS 1, L_0x13008f510, L_0x11fca4bd0, C4<0>, C4<0>;
v0x11fc16880_0 .net/2s *"_ivl_0", 0 0, L_0x13008f480;  1 drivers
v0x11fc16940_0 .net/2s *"_ivl_2", 0 0, L_0x13008f4c8;  1 drivers
v0x11fc169f0_0 .net/2s *"_ivl_4", 0 0, L_0x13008f510;  1 drivers
v0x11fc16ab0_0 .net "a", 0 0, L_0x11fca4ab0;  alias, 1 drivers
v0x11fc16b50_0 .net "b", 0 0, L_0x11fca4bd0;  alias, 1 drivers
v0x11fc16c30_0 .net8 "o1", 0 0, L_0x11fc22150;  1 drivers, strength-aware
v0x11fc16cd0_0 .net8 "out", 0 0, RS_0x130039b20;  alias, 3 drivers, strength-aware
S_0x11fc16da0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc16420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008f558 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca1050 .functor NMOS 1, L_0x13008f558, RS_0x130039b20, C4<0>, C4<0>;
L_0x11fca1120 .functor NMOS 1, L_0x11fca1050, RS_0x130039b20, C4<0>, C4<0>;
L_0x13008f5a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca12d0 .functor PMOS 1, L_0x13008f5a0, RS_0x130039b20, C4<0>, C4<0>;
L_0x13008f5e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc25c10 .functor PMOS 1, L_0x13008f5e8, RS_0x130039b20, C4<0>, C4<0>;
v0x11fc16fc0_0 .net/2s *"_ivl_0", 0 0, L_0x13008f558;  1 drivers
v0x11fc17070_0 .net/2s *"_ivl_2", 0 0, L_0x13008f5a0;  1 drivers
v0x11fc17120_0 .net/2s *"_ivl_4", 0 0, L_0x13008f5e8;  1 drivers
v0x11fc171e0_0 .net8 "a", 0 0, RS_0x130039b20;  alias, 3 drivers, strength-aware
v0x11fc17290_0 .net8 "b", 0 0, RS_0x130039b20;  alias, 3 drivers, strength-aware
v0x11fc173a0_0 .net8 "o1", 0 0, L_0x11fca1050;  1 drivers, strength-aware
v0x11fc17430_0 .net8 "out", 0 0, RS_0x130039ca0;  alias, 3 drivers, strength-aware
S_0x11fc177b0 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x11fc16200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc1d2b0_0 .net "a", 0 0, L_0x11fca4ab0;  alias, 1 drivers
RS_0x13003a060 .resolv tri, L_0x11fc9f310, L_0x11fc9f4c0, L_0x11fc9f550;
v0x11fc1d340_0 .net8 "and1_out", 0 0, RS_0x13003a060;  3 drivers, strength-aware
RS_0x13003a420 .resolv tri, L_0x11fc9fb90, L_0x11fc9fd40, L_0x11fc9fdb0;
v0x11fc1d3d0_0 .net8 "and2_out", 0 0, RS_0x13003a420;  3 drivers, strength-aware
v0x11fc1d460_0 .net "b", 0 0, L_0x11fca4bd0;  alias, 1 drivers
RS_0x13003a240 .resolv tri, L_0x11fc9e840, L_0x11fc9e8f0, L_0x11fc9e9c0;
v0x11fc1d4f0_0 .net8 "not_a", 0 0, RS_0x13003a240;  3 drivers, strength-aware
RS_0x130039e80 .resolv tri, L_0x11fc9eb80, L_0x11fc9ec30, L_0x11fc9ed20;
v0x11fc1d640_0 .net8 "not_b", 0 0, RS_0x130039e80;  3 drivers, strength-aware
v0x11fc1d750_0 .net8 "out", 0 0, RS_0x13003ac90;  alias, 3 drivers, strength-aware
S_0x11fc179c0 .scope module, "and1" "And" 2 30, 2 3 0, S_0x11fc177b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc18aa0_0 .net "a", 0 0, L_0x11fca4ab0;  alias, 1 drivers
v0x11fc18b40_0 .net8 "b", 0 0, RS_0x130039e80;  alias, 3 drivers, strength-aware
RS_0x130039ee0 .resolv tri, L_0x11fc1d6d0, L_0x11fc9f060, L_0x11fc9f150;
v0x11fc18be0_0 .net8 "nand_out", 0 0, RS_0x130039ee0;  3 drivers, strength-aware
v0x11fc18c90_0 .net8 "out", 0 0, RS_0x13003a060;  alias, 3 drivers, strength-aware
S_0x11fc17bf0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc179c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008ee98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9edf0 .functor NMOS 1, L_0x13008ee98, RS_0x130039e80, C4<0>, C4<0>;
L_0x11fc1d6d0 .functor NMOS 1, L_0x11fc9edf0, L_0x11fca4ab0, C4<0>, C4<0>;
L_0x13008eee0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9f060 .functor PMOS 1, L_0x13008eee0, L_0x11fca4ab0, C4<0>, C4<0>;
L_0x13008ef28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9f150 .functor PMOS 1, L_0x13008ef28, RS_0x130039e80, C4<0>, C4<0>;
v0x11fc17e30_0 .net/2s *"_ivl_0", 0 0, L_0x13008ee98;  1 drivers
v0x11fc17ef0_0 .net/2s *"_ivl_2", 0 0, L_0x13008eee0;  1 drivers
v0x11fc17fa0_0 .net/2s *"_ivl_4", 0 0, L_0x13008ef28;  1 drivers
v0x11fc18060_0 .net "a", 0 0, L_0x11fca4ab0;  alias, 1 drivers
v0x11fc18130_0 .net8 "b", 0 0, RS_0x130039e80;  alias, 3 drivers, strength-aware
v0x11fc18200_0 .net8 "o1", 0 0, L_0x11fc9edf0;  1 drivers, strength-aware
v0x11fc18290_0 .net8 "out", 0 0, RS_0x130039ee0;  alias, 3 drivers, strength-aware
S_0x11fc18360 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc179c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008ef70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9f220 .functor NMOS 1, L_0x13008ef70, RS_0x130039ee0, C4<0>, C4<0>;
L_0x11fc9f310 .functor NMOS 1, L_0x11fc9f220, RS_0x130039ee0, C4<0>, C4<0>;
L_0x13008efb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9f4c0 .functor PMOS 1, L_0x13008efb8, RS_0x130039ee0, C4<0>, C4<0>;
L_0x13008f000 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9f550 .functor PMOS 1, L_0x13008f000, RS_0x130039ee0, C4<0>, C4<0>;
v0x11fc18580_0 .net/2s *"_ivl_0", 0 0, L_0x13008ef70;  1 drivers
v0x11fc18630_0 .net/2s *"_ivl_2", 0 0, L_0x13008efb8;  1 drivers
v0x11fc186e0_0 .net/2s *"_ivl_4", 0 0, L_0x13008f000;  1 drivers
v0x11fc187a0_0 .net8 "a", 0 0, RS_0x130039ee0;  alias, 3 drivers, strength-aware
v0x11fc18850_0 .net8 "b", 0 0, RS_0x130039ee0;  alias, 3 drivers, strength-aware
v0x11fc18960_0 .net8 "o1", 0 0, L_0x11fc9f220;  1 drivers, strength-aware
v0x11fc189f0_0 .net8 "out", 0 0, RS_0x13003a060;  alias, 3 drivers, strength-aware
S_0x11fc18d60 .scope module, "and2" "And" 2 31, 2 3 0, S_0x11fc177b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc19e10_0 .net8 "a", 0 0, RS_0x13003a240;  alias, 3 drivers, strength-aware
v0x11fc19eb0_0 .net "b", 0 0, L_0x11fca4bd0;  alias, 1 drivers
RS_0x13003a2a0 .resolv tri, L_0x11fc9f770, L_0x11fc9f960, L_0x11fc9f9f0;
v0x11fc19f40_0 .net8 "nand_out", 0 0, RS_0x13003a2a0;  3 drivers, strength-aware
v0x11fc19ff0_0 .net8 "out", 0 0, RS_0x13003a420;  alias, 3 drivers, strength-aware
S_0x11fc18f70 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc18d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008f048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9f6c0 .functor NMOS 1, L_0x13008f048, L_0x11fca4bd0, C4<0>, C4<0>;
L_0x11fc9f770 .functor NMOS 1, L_0x11fc9f6c0, RS_0x13003a240, C4<0>, C4<0>;
L_0x13008f090 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9f960 .functor PMOS 1, L_0x13008f090, RS_0x13003a240, C4<0>, C4<0>;
L_0x13008f0d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9f9f0 .functor PMOS 1, L_0x13008f0d8, L_0x11fca4bd0, C4<0>, C4<0>;
v0x11fc191a0_0 .net/2s *"_ivl_0", 0 0, L_0x13008f048;  1 drivers
v0x11fc19260_0 .net/2s *"_ivl_2", 0 0, L_0x13008f090;  1 drivers
v0x11fc19310_0 .net/2s *"_ivl_4", 0 0, L_0x13008f0d8;  1 drivers
v0x11fc193d0_0 .net8 "a", 0 0, RS_0x13003a240;  alias, 3 drivers, strength-aware
v0x11fc19470_0 .net "b", 0 0, L_0x11fca4bd0;  alias, 1 drivers
v0x11fc19580_0 .net8 "o1", 0 0, L_0x11fc9f6c0;  1 drivers, strength-aware
v0x11fc19610_0 .net8 "out", 0 0, RS_0x13003a2a0;  alias, 3 drivers, strength-aware
S_0x11fc196d0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc18d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008f120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9faa0 .functor NMOS 1, L_0x13008f120, RS_0x13003a2a0, C4<0>, C4<0>;
L_0x11fc9fb90 .functor NMOS 1, L_0x11fc9faa0, RS_0x13003a2a0, C4<0>, C4<0>;
L_0x13008f168 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9fd40 .functor PMOS 1, L_0x13008f168, RS_0x13003a2a0, C4<0>, C4<0>;
L_0x13008f1b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9fdb0 .functor PMOS 1, L_0x13008f1b0, RS_0x13003a2a0, C4<0>, C4<0>;
v0x11fc198f0_0 .net/2s *"_ivl_0", 0 0, L_0x13008f120;  1 drivers
v0x11fc199a0_0 .net/2s *"_ivl_2", 0 0, L_0x13008f168;  1 drivers
v0x11fc19a50_0 .net/2s *"_ivl_4", 0 0, L_0x13008f1b0;  1 drivers
v0x11fc19b10_0 .net8 "a", 0 0, RS_0x13003a2a0;  alias, 3 drivers, strength-aware
v0x11fc19bc0_0 .net8 "b", 0 0, RS_0x13003a2a0;  alias, 3 drivers, strength-aware
v0x11fc19cd0_0 .net8 "o1", 0 0, L_0x11fc9faa0;  1 drivers, strength-aware
v0x11fc19d60_0 .net8 "out", 0 0, RS_0x13003a420;  alias, 3 drivers, strength-aware
S_0x11fc1a0c0 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x11fc177b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc1aa40_0 .net "a", 0 0, L_0x11fca4ab0;  alias, 1 drivers
v0x11fc1aae0_0 .net8 "out", 0 0, RS_0x13003a240;  alias, 3 drivers, strength-aware
S_0x11fc1a2b0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc1a0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008ece8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9e7d0 .functor NMOS 1, L_0x13008ece8, L_0x11fca4ab0, C4<0>, C4<0>;
L_0x11fc9e840 .functor NMOS 1, L_0x11fc9e7d0, L_0x11fca4ab0, C4<0>, C4<0>;
L_0x13008ed30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9e8f0 .functor PMOS 1, L_0x13008ed30, L_0x11fca4ab0, C4<0>, C4<0>;
L_0x13008ed78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9e9c0 .functor PMOS 1, L_0x13008ed78, L_0x11fca4ab0, C4<0>, C4<0>;
v0x11fc1a4f0_0 .net/2s *"_ivl_0", 0 0, L_0x13008ece8;  1 drivers
v0x11fc1a5b0_0 .net/2s *"_ivl_2", 0 0, L_0x13008ed30;  1 drivers
v0x11fc1a660_0 .net/2s *"_ivl_4", 0 0, L_0x13008ed78;  1 drivers
v0x11fc1a720_0 .net "a", 0 0, L_0x11fca4ab0;  alias, 1 drivers
v0x11fc1a830_0 .net "b", 0 0, L_0x11fca4ab0;  alias, 1 drivers
v0x11fc1a8c0_0 .net8 "o1", 0 0, L_0x11fc9e7d0;  1 drivers, strength-aware
v0x11fc1a960_0 .net8 "out", 0 0, RS_0x13003a240;  alias, 3 drivers, strength-aware
S_0x11fc1ab80 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x11fc177b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc1b500_0 .net "a", 0 0, L_0x11fca4bd0;  alias, 1 drivers
v0x11fc1b5a0_0 .net8 "out", 0 0, RS_0x130039e80;  alias, 3 drivers, strength-aware
S_0x11fc1ad70 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc1ab80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008edc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9ea90 .functor NMOS 1, L_0x13008edc0, L_0x11fca4bd0, C4<0>, C4<0>;
L_0x11fc9eb80 .functor NMOS 1, L_0x11fc9ea90, L_0x11fca4bd0, C4<0>, C4<0>;
L_0x13008ee08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9ec30 .functor PMOS 1, L_0x13008ee08, L_0x11fca4bd0, C4<0>, C4<0>;
L_0x13008ee50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc9ed20 .functor PMOS 1, L_0x13008ee50, L_0x11fca4bd0, C4<0>, C4<0>;
v0x11fc1afb0_0 .net/2s *"_ivl_0", 0 0, L_0x13008edc0;  1 drivers
v0x11fc1b070_0 .net/2s *"_ivl_2", 0 0, L_0x13008ee08;  1 drivers
v0x11fc1b120_0 .net/2s *"_ivl_4", 0 0, L_0x13008ee50;  1 drivers
v0x11fc1b1e0_0 .net "a", 0 0, L_0x11fca4bd0;  alias, 1 drivers
v0x11fc1b2f0_0 .net "b", 0 0, L_0x11fca4bd0;  alias, 1 drivers
v0x11fc1b380_0 .net8 "o1", 0 0, L_0x11fc9ea90;  1 drivers, strength-aware
v0x11fc1b420_0 .net8 "out", 0 0, RS_0x130039e80;  alias, 3 drivers, strength-aware
S_0x11fc1b640 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x11fc177b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc1ce50_0 .net8 "a", 0 0, RS_0x13003a060;  alias, 3 drivers, strength-aware
v0x11fc1cf70_0 .net8 "b", 0 0, RS_0x13003a420;  alias, 3 drivers, strength-aware
RS_0x13003a990 .resolv tri, L_0x11fc9ffd0, L_0x11fca0080, L_0x11fca01d0;
v0x11fc1d080_0 .net8 "nand_out1", 0 0, RS_0x13003a990;  3 drivers, strength-aware
RS_0x13003ab10 .resolv tri, L_0x11fca0370, L_0x11fca0420, L_0x11fca0570;
v0x11fc1d110_0 .net8 "nand_out2", 0 0, RS_0x13003ab10;  3 drivers, strength-aware
v0x11fc1d1e0_0 .net8 "out", 0 0, RS_0x13003ac90;  alias, 3 drivers, strength-aware
S_0x11fc1b890 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x11fc1b640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008f1f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9ff20 .functor NMOS 1, L_0x13008f1f8, RS_0x13003a060, C4<0>, C4<0>;
L_0x11fc9ffd0 .functor NMOS 1, L_0x11fc9ff20, RS_0x13003a060, C4<0>, C4<0>;
L_0x13008f240 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca0080 .functor PMOS 1, L_0x13008f240, RS_0x13003a060, C4<0>, C4<0>;
L_0x13008f288 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca01d0 .functor PMOS 1, L_0x13008f288, RS_0x13003a060, C4<0>, C4<0>;
v0x11fc1bac0_0 .net/2s *"_ivl_0", 0 0, L_0x13008f1f8;  1 drivers
v0x11fc1bb80_0 .net/2s *"_ivl_2", 0 0, L_0x13008f240;  1 drivers
v0x11fc1bc30_0 .net/2s *"_ivl_4", 0 0, L_0x13008f288;  1 drivers
v0x11fc1bcf0_0 .net8 "a", 0 0, RS_0x13003a060;  alias, 3 drivers, strength-aware
v0x11fc1bdc0_0 .net8 "b", 0 0, RS_0x13003a060;  alias, 3 drivers, strength-aware
v0x11fc1be90_0 .net8 "o1", 0 0, L_0x11fc9ff20;  1 drivers, strength-aware
v0x11fc1bf20_0 .net8 "out", 0 0, RS_0x13003a990;  alias, 3 drivers, strength-aware
S_0x11fc1bfe0 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x11fc1b640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008f2d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca0280 .functor NMOS 1, L_0x13008f2d0, RS_0x13003a420, C4<0>, C4<0>;
L_0x11fca0370 .functor NMOS 1, L_0x11fca0280, RS_0x13003a420, C4<0>, C4<0>;
L_0x13008f318 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca0420 .functor PMOS 1, L_0x13008f318, RS_0x13003a420, C4<0>, C4<0>;
L_0x13008f360 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca0570 .functor PMOS 1, L_0x13008f360, RS_0x13003a420, C4<0>, C4<0>;
v0x11fc1c200_0 .net/2s *"_ivl_0", 0 0, L_0x13008f2d0;  1 drivers
v0x11fc1c2b0_0 .net/2s *"_ivl_2", 0 0, L_0x13008f318;  1 drivers
v0x11fc1c360_0 .net/2s *"_ivl_4", 0 0, L_0x13008f360;  1 drivers
v0x11fc1c420_0 .net8 "a", 0 0, RS_0x13003a420;  alias, 3 drivers, strength-aware
v0x11fc1c4f0_0 .net8 "b", 0 0, RS_0x13003a420;  alias, 3 drivers, strength-aware
v0x11fc1c5c0_0 .net8 "o1", 0 0, L_0x11fca0280;  1 drivers, strength-aware
v0x11fc1c650_0 .net8 "out", 0 0, RS_0x13003ab10;  alias, 3 drivers, strength-aware
S_0x11fc1c710 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x11fc1b640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008f3a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca0620 .functor NMOS 1, L_0x13008f3a8, RS_0x13003ab10, C4<0>, C4<0>;
L_0x11fca0710 .functor NMOS 1, L_0x11fca0620, RS_0x13003a990, C4<0>, C4<0>;
L_0x13008f3f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca07c0 .functor PMOS 1, L_0x13008f3f0, RS_0x13003a990, C4<0>, C4<0>;
L_0x13008f438 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca0890 .functor PMOS 1, L_0x13008f438, RS_0x13003ab10, C4<0>, C4<0>;
v0x11fc1c940_0 .net/2s *"_ivl_0", 0 0, L_0x13008f3a8;  1 drivers
v0x11fc1c9f0_0 .net/2s *"_ivl_2", 0 0, L_0x13008f3f0;  1 drivers
v0x11fc1caa0_0 .net/2s *"_ivl_4", 0 0, L_0x13008f438;  1 drivers
v0x11fc1cb60_0 .net8 "a", 0 0, RS_0x13003a990;  alias, 3 drivers, strength-aware
v0x11fc1cc10_0 .net8 "b", 0 0, RS_0x13003ab10;  alias, 3 drivers, strength-aware
v0x11fc1cce0_0 .net8 "o1", 0 0, L_0x11fca0620;  1 drivers, strength-aware
v0x11fc1cd70_0 .net8 "out", 0 0, RS_0x13003ac90;  alias, 3 drivers, strength-aware
S_0x11fc1dc20 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x11fc15fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x11fc25160_0 .net8 "a", 0 0, RS_0x13003ac90;  alias, 3 drivers, strength-aware
v0x11fc251f0_0 .net "b", 0 0, L_0x11fca4c70;  alias, 1 drivers
v0x11fc25380_0 .net8 "carry", 0 0, RS_0x13003b1a0;  alias, 3 drivers, strength-aware
v0x11fc25410_0 .net8 "sum", 0 0, RS_0x13003c190;  alias, 3 drivers, strength-aware
S_0x11fc1dd90 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x11fc1dc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc1ee50_0 .net8 "a", 0 0, RS_0x13003ac90;  alias, 3 drivers, strength-aware
v0x11fc1eef0_0 .net "b", 0 0, L_0x11fca4c70;  alias, 1 drivers
RS_0x13003b020 .resolv tri, L_0x11fc252c0, L_0x11fca3a00, L_0x11fca3ab0;
v0x11fc1ef90_0 .net8 "nand_out", 0 0, RS_0x13003b020;  3 drivers, strength-aware
v0x11fc1f040_0 .net8 "out", 0 0, RS_0x13003b1a0;  alias, 3 drivers, strength-aware
S_0x11fc1dfa0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc1dd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008fdc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca36d0 .functor NMOS 1, L_0x13008fdc8, L_0x11fca4c70, C4<0>, C4<0>;
L_0x11fc252c0 .functor NMOS 1, L_0x11fca36d0, RS_0x13003ac90, C4<0>, C4<0>;
L_0x13008fe10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca3a00 .functor PMOS 1, L_0x13008fe10, RS_0x13003ac90, C4<0>, C4<0>;
L_0x13008fe58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca3ab0 .functor PMOS 1, L_0x13008fe58, L_0x11fca4c70, C4<0>, C4<0>;
v0x11fc1e1d0_0 .net/2s *"_ivl_0", 0 0, L_0x13008fdc8;  1 drivers
v0x11fc1e280_0 .net/2s *"_ivl_2", 0 0, L_0x13008fe10;  1 drivers
v0x11fc1e330_0 .net/2s *"_ivl_4", 0 0, L_0x13008fe58;  1 drivers
v0x11fc1e3f0_0 .net8 "a", 0 0, RS_0x13003ac90;  alias, 3 drivers, strength-aware
v0x11fc1e500_0 .net "b", 0 0, L_0x11fca4c70;  alias, 1 drivers
v0x11fc1e5a0_0 .net8 "o1", 0 0, L_0x11fca36d0;  1 drivers, strength-aware
v0x11fc1e640_0 .net8 "out", 0 0, RS_0x13003b020;  alias, 3 drivers, strength-aware
S_0x11fc1e710 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc1dd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008fea0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca3b80 .functor NMOS 1, L_0x13008fea0, RS_0x13003b020, C4<0>, C4<0>;
L_0x11fca3c70 .functor NMOS 1, L_0x11fca3b80, RS_0x13003b020, C4<0>, C4<0>;
L_0x13008fee8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca3e20 .functor PMOS 1, L_0x13008fee8, RS_0x13003b020, C4<0>, C4<0>;
L_0x13008ff30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc26360 .functor PMOS 1, L_0x13008ff30, RS_0x13003b020, C4<0>, C4<0>;
v0x11fc1e930_0 .net/2s *"_ivl_0", 0 0, L_0x13008fea0;  1 drivers
v0x11fc1e9e0_0 .net/2s *"_ivl_2", 0 0, L_0x13008fee8;  1 drivers
v0x11fc1ea90_0 .net/2s *"_ivl_4", 0 0, L_0x13008ff30;  1 drivers
v0x11fc1eb50_0 .net8 "a", 0 0, RS_0x13003b020;  alias, 3 drivers, strength-aware
v0x11fc1ec00_0 .net8 "b", 0 0, RS_0x13003b020;  alias, 3 drivers, strength-aware
v0x11fc1ed10_0 .net8 "o1", 0 0, L_0x11fca3b80;  1 drivers, strength-aware
v0x11fc1eda0_0 .net8 "out", 0 0, RS_0x13003b1a0;  alias, 3 drivers, strength-aware
S_0x11fc1f110 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x11fc1dc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc24c30_0 .net8 "a", 0 0, RS_0x13003ac90;  alias, 3 drivers, strength-aware
RS_0x13003b560 .resolv tri, L_0x11fca2080, L_0x11fca2230, L_0x11fca22c0;
v0x11fc24cc0_0 .net8 "and1_out", 0 0, RS_0x13003b560;  3 drivers, strength-aware
RS_0x13003b920 .resolv tri, L_0x11fca2900, L_0x11fca2ab0, L_0x11fca2b20;
v0x11fc24d50_0 .net8 "and2_out", 0 0, RS_0x13003b920;  3 drivers, strength-aware
v0x11fc24de0_0 .net "b", 0 0, L_0x11fca4c70;  alias, 1 drivers
RS_0x13003b740 .resolv tri, L_0x11fca1590, L_0x11fca1640, L_0x11fca1730;
v0x11fc24e70_0 .net8 "not_a", 0 0, RS_0x13003b740;  3 drivers, strength-aware
RS_0x13003b380 .resolv tri, L_0x11fca18f0, L_0x11fca19a0, L_0x11fca1a90;
v0x11fc24fc0_0 .net8 "not_b", 0 0, RS_0x13003b380;  3 drivers, strength-aware
v0x11fc250d0_0 .net8 "out", 0 0, RS_0x13003c190;  alias, 3 drivers, strength-aware
S_0x11fc1f320 .scope module, "and1" "And" 2 30, 2 3 0, S_0x11fc1f110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc203e0_0 .net8 "a", 0 0, RS_0x13003ac90;  alias, 3 drivers, strength-aware
v0x11fc20480_0 .net8 "b", 0 0, RS_0x13003b380;  alias, 3 drivers, strength-aware
RS_0x13003b3e0 .resolv tri, L_0x11fc25050, L_0x11fca1dd0, L_0x11fca1ec0;
v0x11fc20520_0 .net8 "nand_out", 0 0, RS_0x13003b3e0;  3 drivers, strength-aware
v0x11fc205d0_0 .net8 "out", 0 0, RS_0x13003b560;  alias, 3 drivers, strength-aware
S_0x11fc1f550 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc1f320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008f7e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca1b60 .functor NMOS 1, L_0x13008f7e0, RS_0x13003b380, C4<0>, C4<0>;
L_0x11fc25050 .functor NMOS 1, L_0x11fca1b60, RS_0x13003ac90, C4<0>, C4<0>;
L_0x13008f828 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca1dd0 .functor PMOS 1, L_0x13008f828, RS_0x13003ac90, C4<0>, C4<0>;
L_0x13008f870 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca1ec0 .functor PMOS 1, L_0x13008f870, RS_0x13003b380, C4<0>, C4<0>;
v0x11fc1f790_0 .net/2s *"_ivl_0", 0 0, L_0x13008f7e0;  1 drivers
v0x11fc1f850_0 .net/2s *"_ivl_2", 0 0, L_0x13008f828;  1 drivers
v0x11fc1f900_0 .net/2s *"_ivl_4", 0 0, L_0x13008f870;  1 drivers
v0x11fc1f9c0_0 .net8 "a", 0 0, RS_0x13003ac90;  alias, 3 drivers, strength-aware
v0x11fc1fa50_0 .net8 "b", 0 0, RS_0x13003b380;  alias, 3 drivers, strength-aware
v0x11fc1fb30_0 .net8 "o1", 0 0, L_0x11fca1b60;  1 drivers, strength-aware
v0x11fc1fbd0_0 .net8 "out", 0 0, RS_0x13003b3e0;  alias, 3 drivers, strength-aware
S_0x11fc1fca0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc1f320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008f8b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca1f90 .functor NMOS 1, L_0x13008f8b8, RS_0x13003b3e0, C4<0>, C4<0>;
L_0x11fca2080 .functor NMOS 1, L_0x11fca1f90, RS_0x13003b3e0, C4<0>, C4<0>;
L_0x13008f900 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca2230 .functor PMOS 1, L_0x13008f900, RS_0x13003b3e0, C4<0>, C4<0>;
L_0x13008f948 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca22c0 .functor PMOS 1, L_0x13008f948, RS_0x13003b3e0, C4<0>, C4<0>;
v0x11fc1fec0_0 .net/2s *"_ivl_0", 0 0, L_0x13008f8b8;  1 drivers
v0x11fc1ff70_0 .net/2s *"_ivl_2", 0 0, L_0x13008f900;  1 drivers
v0x11fc20020_0 .net/2s *"_ivl_4", 0 0, L_0x13008f948;  1 drivers
v0x11fc200e0_0 .net8 "a", 0 0, RS_0x13003b3e0;  alias, 3 drivers, strength-aware
v0x11fc20190_0 .net8 "b", 0 0, RS_0x13003b3e0;  alias, 3 drivers, strength-aware
v0x11fc202a0_0 .net8 "o1", 0 0, L_0x11fca1f90;  1 drivers, strength-aware
v0x11fc20330_0 .net8 "out", 0 0, RS_0x13003b560;  alias, 3 drivers, strength-aware
S_0x11fc206a0 .scope module, "and2" "And" 2 31, 2 3 0, S_0x11fc1f110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc21750_0 .net8 "a", 0 0, RS_0x13003b740;  alias, 3 drivers, strength-aware
v0x11fc217f0_0 .net "b", 0 0, L_0x11fca4c70;  alias, 1 drivers
RS_0x13003b7a0 .resolv tri, L_0x11fca24e0, L_0x11fca26d0, L_0x11fca2760;
v0x11fc21880_0 .net8 "nand_out", 0 0, RS_0x13003b7a0;  3 drivers, strength-aware
v0x11fc21930_0 .net8 "out", 0 0, RS_0x13003b920;  alias, 3 drivers, strength-aware
S_0x11fc208b0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc206a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008f990 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca2430 .functor NMOS 1, L_0x13008f990, L_0x11fca4c70, C4<0>, C4<0>;
L_0x11fca24e0 .functor NMOS 1, L_0x11fca2430, RS_0x13003b740, C4<0>, C4<0>;
L_0x13008f9d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca26d0 .functor PMOS 1, L_0x13008f9d8, RS_0x13003b740, C4<0>, C4<0>;
L_0x13008fa20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca2760 .functor PMOS 1, L_0x13008fa20, L_0x11fca4c70, C4<0>, C4<0>;
v0x11fc20ae0_0 .net/2s *"_ivl_0", 0 0, L_0x13008f990;  1 drivers
v0x11fc20ba0_0 .net/2s *"_ivl_2", 0 0, L_0x13008f9d8;  1 drivers
v0x11fc20c50_0 .net/2s *"_ivl_4", 0 0, L_0x13008fa20;  1 drivers
v0x11fc20d10_0 .net8 "a", 0 0, RS_0x13003b740;  alias, 3 drivers, strength-aware
v0x11fc20db0_0 .net "b", 0 0, L_0x11fca4c70;  alias, 1 drivers
v0x11fc20ec0_0 .net8 "o1", 0 0, L_0x11fca2430;  1 drivers, strength-aware
v0x11fc20f50_0 .net8 "out", 0 0, RS_0x13003b7a0;  alias, 3 drivers, strength-aware
S_0x11fc21010 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc206a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008fa68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca2810 .functor NMOS 1, L_0x13008fa68, RS_0x13003b7a0, C4<0>, C4<0>;
L_0x11fca2900 .functor NMOS 1, L_0x11fca2810, RS_0x13003b7a0, C4<0>, C4<0>;
L_0x13008fab0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca2ab0 .functor PMOS 1, L_0x13008fab0, RS_0x13003b7a0, C4<0>, C4<0>;
L_0x13008faf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca2b20 .functor PMOS 1, L_0x13008faf8, RS_0x13003b7a0, C4<0>, C4<0>;
v0x11fc21230_0 .net/2s *"_ivl_0", 0 0, L_0x13008fa68;  1 drivers
v0x11fc212e0_0 .net/2s *"_ivl_2", 0 0, L_0x13008fab0;  1 drivers
v0x11fc21390_0 .net/2s *"_ivl_4", 0 0, L_0x13008faf8;  1 drivers
v0x11fc21450_0 .net8 "a", 0 0, RS_0x13003b7a0;  alias, 3 drivers, strength-aware
v0x11fc21500_0 .net8 "b", 0 0, RS_0x13003b7a0;  alias, 3 drivers, strength-aware
v0x11fc21610_0 .net8 "o1", 0 0, L_0x11fca2810;  1 drivers, strength-aware
v0x11fc216a0_0 .net8 "out", 0 0, RS_0x13003b920;  alias, 3 drivers, strength-aware
S_0x11fc21a00 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x11fc1f110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc223e0_0 .net8 "a", 0 0, RS_0x13003ac90;  alias, 3 drivers, strength-aware
v0x11fc22470_0 .net8 "out", 0 0, RS_0x13003b740;  alias, 3 drivers, strength-aware
S_0x11fc21bf0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc21a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008f630 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca14a0 .functor NMOS 1, L_0x13008f630, RS_0x13003ac90, C4<0>, C4<0>;
L_0x11fca1590 .functor NMOS 1, L_0x11fca14a0, RS_0x13003ac90, C4<0>, C4<0>;
L_0x13008f678 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca1640 .functor PMOS 1, L_0x13008f678, RS_0x13003ac90, C4<0>, C4<0>;
L_0x13008f6c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca1730 .functor PMOS 1, L_0x13008f6c0, RS_0x13003ac90, C4<0>, C4<0>;
v0x11fc21e30_0 .net/2s *"_ivl_0", 0 0, L_0x13008f630;  1 drivers
v0x11fc21ef0_0 .net/2s *"_ivl_2", 0 0, L_0x13008f678;  1 drivers
v0x11fc21fa0_0 .net/2s *"_ivl_4", 0 0, L_0x13008f6c0;  1 drivers
v0x11fc22060_0 .net8 "a", 0 0, RS_0x13003ac90;  alias, 3 drivers, strength-aware
v0x11fc221f0_0 .net8 "b", 0 0, RS_0x13003ac90;  alias, 3 drivers, strength-aware
v0x11fc222c0_0 .net8 "o1", 0 0, L_0x11fca14a0;  1 drivers, strength-aware
v0x11fc22350_0 .net8 "out", 0 0, RS_0x13003b740;  alias, 3 drivers, strength-aware
S_0x11fc22500 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x11fc1f110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc22e80_0 .net "a", 0 0, L_0x11fca4c70;  alias, 1 drivers
v0x11fc22f20_0 .net8 "out", 0 0, RS_0x13003b380;  alias, 3 drivers, strength-aware
S_0x11fc226f0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc22500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008f708 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca1800 .functor NMOS 1, L_0x13008f708, L_0x11fca4c70, C4<0>, C4<0>;
L_0x11fca18f0 .functor NMOS 1, L_0x11fca1800, L_0x11fca4c70, C4<0>, C4<0>;
L_0x13008f750 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca19a0 .functor PMOS 1, L_0x13008f750, L_0x11fca4c70, C4<0>, C4<0>;
L_0x13008f798 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca1a90 .functor PMOS 1, L_0x13008f798, L_0x11fca4c70, C4<0>, C4<0>;
v0x11fc22930_0 .net/2s *"_ivl_0", 0 0, L_0x13008f708;  1 drivers
v0x11fc229f0_0 .net/2s *"_ivl_2", 0 0, L_0x13008f750;  1 drivers
v0x11fc22aa0_0 .net/2s *"_ivl_4", 0 0, L_0x13008f798;  1 drivers
v0x11fc22b60_0 .net "a", 0 0, L_0x11fca4c70;  alias, 1 drivers
v0x11fc22c70_0 .net "b", 0 0, L_0x11fca4c70;  alias, 1 drivers
v0x11fc22d00_0 .net8 "o1", 0 0, L_0x11fca1800;  1 drivers, strength-aware
v0x11fc22da0_0 .net8 "out", 0 0, RS_0x13003b380;  alias, 3 drivers, strength-aware
S_0x11fc22fc0 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x11fc1f110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc247d0_0 .net8 "a", 0 0, RS_0x13003b560;  alias, 3 drivers, strength-aware
v0x11fc248f0_0 .net8 "b", 0 0, RS_0x13003b920;  alias, 3 drivers, strength-aware
RS_0x13003be90 .resolv tri, L_0x11fca2d40, L_0x11fca2df0, L_0x11fca2f40;
v0x11fc24a00_0 .net8 "nand_out1", 0 0, RS_0x13003be90;  3 drivers, strength-aware
RS_0x13003c010 .resolv tri, L_0x11fca30e0, L_0x11fca3190, L_0x11fca32e0;
v0x11fc24a90_0 .net8 "nand_out2", 0 0, RS_0x13003c010;  3 drivers, strength-aware
v0x11fc24b60_0 .net8 "out", 0 0, RS_0x13003c190;  alias, 3 drivers, strength-aware
S_0x11fc23210 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x11fc22fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008fb40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca2c90 .functor NMOS 1, L_0x13008fb40, RS_0x13003b560, C4<0>, C4<0>;
L_0x11fca2d40 .functor NMOS 1, L_0x11fca2c90, RS_0x13003b560, C4<0>, C4<0>;
L_0x13008fb88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca2df0 .functor PMOS 1, L_0x13008fb88, RS_0x13003b560, C4<0>, C4<0>;
L_0x13008fbd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca2f40 .functor PMOS 1, L_0x13008fbd0, RS_0x13003b560, C4<0>, C4<0>;
v0x11fc23440_0 .net/2s *"_ivl_0", 0 0, L_0x13008fb40;  1 drivers
v0x11fc23500_0 .net/2s *"_ivl_2", 0 0, L_0x13008fb88;  1 drivers
v0x11fc235b0_0 .net/2s *"_ivl_4", 0 0, L_0x13008fbd0;  1 drivers
v0x11fc23670_0 .net8 "a", 0 0, RS_0x13003b560;  alias, 3 drivers, strength-aware
v0x11fc23740_0 .net8 "b", 0 0, RS_0x13003b560;  alias, 3 drivers, strength-aware
v0x11fc23810_0 .net8 "o1", 0 0, L_0x11fca2c90;  1 drivers, strength-aware
v0x11fc238a0_0 .net8 "out", 0 0, RS_0x13003be90;  alias, 3 drivers, strength-aware
S_0x11fc23960 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x11fc22fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008fc18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca2ff0 .functor NMOS 1, L_0x13008fc18, RS_0x13003b920, C4<0>, C4<0>;
L_0x11fca30e0 .functor NMOS 1, L_0x11fca2ff0, RS_0x13003b920, C4<0>, C4<0>;
L_0x13008fc60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca3190 .functor PMOS 1, L_0x13008fc60, RS_0x13003b920, C4<0>, C4<0>;
L_0x13008fca8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca32e0 .functor PMOS 1, L_0x13008fca8, RS_0x13003b920, C4<0>, C4<0>;
v0x11fc23b80_0 .net/2s *"_ivl_0", 0 0, L_0x13008fc18;  1 drivers
v0x11fc23c30_0 .net/2s *"_ivl_2", 0 0, L_0x13008fc60;  1 drivers
v0x11fc23ce0_0 .net/2s *"_ivl_4", 0 0, L_0x13008fca8;  1 drivers
v0x11fc23da0_0 .net8 "a", 0 0, RS_0x13003b920;  alias, 3 drivers, strength-aware
v0x11fc23e70_0 .net8 "b", 0 0, RS_0x13003b920;  alias, 3 drivers, strength-aware
v0x11fc23f40_0 .net8 "o1", 0 0, L_0x11fca2ff0;  1 drivers, strength-aware
v0x11fc23fd0_0 .net8 "out", 0 0, RS_0x13003c010;  alias, 3 drivers, strength-aware
S_0x11fc24090 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x11fc22fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008fcf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca3390 .functor NMOS 1, L_0x13008fcf0, RS_0x13003c010, C4<0>, C4<0>;
L_0x11fca3480 .functor NMOS 1, L_0x11fca3390, RS_0x13003be90, C4<0>, C4<0>;
L_0x13008fd38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca3530 .functor PMOS 1, L_0x13008fd38, RS_0x13003be90, C4<0>, C4<0>;
L_0x13008fd80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca3600 .functor PMOS 1, L_0x13008fd80, RS_0x13003c010, C4<0>, C4<0>;
v0x11fc242c0_0 .net/2s *"_ivl_0", 0 0, L_0x13008fcf0;  1 drivers
v0x11fc24370_0 .net/2s *"_ivl_2", 0 0, L_0x13008fd38;  1 drivers
v0x11fc24420_0 .net/2s *"_ivl_4", 0 0, L_0x13008fd80;  1 drivers
v0x11fc244e0_0 .net8 "a", 0 0, RS_0x13003be90;  alias, 3 drivers, strength-aware
v0x11fc24590_0 .net8 "b", 0 0, RS_0x13003c010;  alias, 3 drivers, strength-aware
v0x11fc24660_0 .net8 "o1", 0 0, L_0x11fca3390;  1 drivers, strength-aware
v0x11fc246f0_0 .net8 "out", 0 0, RS_0x13003c190;  alias, 3 drivers, strength-aware
S_0x11fc254a0 .scope module, "or_gate" "Or" 6 7, 2 9 0, S_0x11fc15fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc26c50_0 .net8 "a", 0 0, RS_0x130039ca0;  alias, 3 drivers, strength-aware
v0x11fc26cf0_0 .net8 "b", 0 0, RS_0x13003b1a0;  alias, 3 drivers, strength-aware
RS_0x13003c4f0 .resolv tri, L_0x11fca40e0, L_0x11fca4190, L_0x11fca42e0;
v0x11fc26d90_0 .net8 "nand_out1", 0 0, RS_0x13003c4f0;  3 drivers, strength-aware
RS_0x13003c670 .resolv tri, L_0x11fca4480, L_0x11fca4530, L_0x11fca4680;
v0x11fc26e60_0 .net8 "nand_out2", 0 0, RS_0x13003c670;  3 drivers, strength-aware
v0x11fc26f30_0 .net8 "out", 0 0, RS_0x13003c7f0;  alias, 3 drivers, strength-aware
S_0x11fc25660 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x11fc254a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x13008ff78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca3ff0 .functor NMOS 1, L_0x13008ff78, RS_0x130039ca0, C4<0>, C4<0>;
L_0x11fca40e0 .functor NMOS 1, L_0x11fca3ff0, RS_0x130039ca0, C4<0>, C4<0>;
L_0x13008ffc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca4190 .functor PMOS 1, L_0x13008ffc0, RS_0x130039ca0, C4<0>, C4<0>;
L_0x130090008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca42e0 .functor PMOS 1, L_0x130090008, RS_0x130039ca0, C4<0>, C4<0>;
v0x11fc25890_0 .net/2s *"_ivl_0", 0 0, L_0x13008ff78;  1 drivers
v0x11fc25940_0 .net/2s *"_ivl_2", 0 0, L_0x13008ffc0;  1 drivers
v0x11fc259f0_0 .net/2s *"_ivl_4", 0 0, L_0x130090008;  1 drivers
v0x11fc25ab0_0 .net8 "a", 0 0, RS_0x130039ca0;  alias, 3 drivers, strength-aware
v0x11fc25b40_0 .net8 "b", 0 0, RS_0x130039ca0;  alias, 3 drivers, strength-aware
v0x11fc25c90_0 .net8 "o1", 0 0, L_0x11fca3ff0;  1 drivers, strength-aware
v0x11fc25d20_0 .net8 "out", 0 0, RS_0x13003c4f0;  alias, 3 drivers, strength-aware
S_0x11fc25e00 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x11fc254a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130090050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca4390 .functor NMOS 1, L_0x130090050, RS_0x13003b1a0, C4<0>, C4<0>;
L_0x11fca4480 .functor NMOS 1, L_0x11fca4390, RS_0x13003b1a0, C4<0>, C4<0>;
L_0x130090098 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca4530 .functor PMOS 1, L_0x130090098, RS_0x13003b1a0, C4<0>, C4<0>;
L_0x1300900e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca4680 .functor PMOS 1, L_0x1300900e0, RS_0x13003b1a0, C4<0>, C4<0>;
v0x11fc26010_0 .net/2s *"_ivl_0", 0 0, L_0x130090050;  1 drivers
v0x11fc260a0_0 .net/2s *"_ivl_2", 0 0, L_0x130090098;  1 drivers
v0x11fc26140_0 .net/2s *"_ivl_4", 0 0, L_0x1300900e0;  1 drivers
v0x11fc26200_0 .net8 "a", 0 0, RS_0x13003b1a0;  alias, 3 drivers, strength-aware
v0x11fc26290_0 .net8 "b", 0 0, RS_0x13003b1a0;  alias, 3 drivers, strength-aware
v0x11fc263e0_0 .net8 "o1", 0 0, L_0x11fca4390;  1 drivers, strength-aware
v0x11fc26470_0 .net8 "out", 0 0, RS_0x13003c670;  alias, 3 drivers, strength-aware
S_0x11fc26550 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x11fc254a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130090128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca4730 .functor NMOS 1, L_0x130090128, RS_0x13003c670, C4<0>, C4<0>;
L_0x11fca4820 .functor NMOS 1, L_0x11fca4730, RS_0x13003c4f0, C4<0>, C4<0>;
L_0x130090170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca48d0 .functor PMOS 1, L_0x130090170, RS_0x13003c4f0, C4<0>, C4<0>;
L_0x1300901b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca4a00 .functor PMOS 1, L_0x1300901b8, RS_0x13003c670, C4<0>, C4<0>;
v0x11fc26760_0 .net/2s *"_ivl_0", 0 0, L_0x130090128;  1 drivers
v0x11fc267f0_0 .net/2s *"_ivl_2", 0 0, L_0x130090170;  1 drivers
v0x11fc268a0_0 .net/2s *"_ivl_4", 0 0, L_0x1300901b8;  1 drivers
v0x11fc26960_0 .net8 "a", 0 0, RS_0x13003c4f0;  alias, 3 drivers, strength-aware
v0x11fc26a10_0 .net8 "b", 0 0, RS_0x13003c670;  alias, 3 drivers, strength-aware
v0x11fc26ae0_0 .net8 "o1", 0 0, L_0x11fca4730;  1 drivers, strength-aware
v0x11fc26b70_0 .net8 "out", 0 0, RS_0x13003c7f0;  alias, 3 drivers, strength-aware
S_0x11fc275b0 .scope module, "fa6" "FullAdder" 5 21, 6 3 0, S_0x140067080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x11fc385f0_0 .net "a", 0 0, L_0x11fcab030;  1 drivers
v0x11fc38680_0 .net "b", 0 0, L_0x11fcab1d0;  1 drivers
RS_0x13003ccd0 .resolv tri, L_0x11fca76a0, L_0x11fca7850, L_0x11fc37200;
v0x11fc38710_0 .net8 "carry1", 0 0, RS_0x13003ccd0;  3 drivers, strength-aware
RS_0x13003e1d0 .resolv tri, L_0x11fcaa1f0, L_0x11fcaa3a0, L_0x11fc37950;
v0x11fc387a0_0 .net8 "carry2", 0 0, RS_0x13003e1d0;  3 drivers, strength-aware
v0x11fc38830_0 .net "cin", 0 0, L_0x11fcab410;  1 drivers
v0x11fc38900_0 .net8 "cout", 0 0, RS_0x13003f820;  3 drivers, strength-aware
v0x11fc389d0_0 .net8 "sum", 0 0, RS_0x13003f1c0;  3 drivers, strength-aware
RS_0x13003dcc0 .resolv tri, L_0x11fca6c90, L_0x11fca6d40, L_0x11fca6e10;
v0x11fc38ae0_0 .net8 "sum1", 0 0, RS_0x13003dcc0;  3 drivers, strength-aware
S_0x11fc277f0 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x11fc275b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x11fc2edd0_0 .net "a", 0 0, L_0x11fcab030;  alias, 1 drivers
v0x11fc2ef60_0 .net "b", 0 0, L_0x11fcab1d0;  alias, 1 drivers
v0x11fc2f0f0_0 .net8 "carry", 0 0, RS_0x13003ccd0;  alias, 3 drivers, strength-aware
v0x11fc2f180_0 .net8 "sum", 0 0, RS_0x13003dcc0;  alias, 3 drivers, strength-aware
S_0x11fc27a10 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x11fc277f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc28ad0_0 .net "a", 0 0, L_0x11fcab030;  alias, 1 drivers
v0x11fc28b70_0 .net "b", 0 0, L_0x11fcab1d0;  alias, 1 drivers
RS_0x13003cb50 .resolv tri, L_0x11fc2f030, L_0x11fc2ee60, L_0x11fca7520;
v0x11fc28c20_0 .net8 "nand_out", 0 0, RS_0x13003cb50;  3 drivers, strength-aware
v0x11fc28cd0_0 .net8 "out", 0 0, RS_0x13003ccd0;  alias, 3 drivers, strength-aware
S_0x11fc27c40 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc27a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130090998 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc33740 .functor NMOS 1, L_0x130090998, L_0x11fcab1d0, C4<0>, C4<0>;
L_0x11fc2f030 .functor NMOS 1, L_0x11fc33740, L_0x11fcab030, C4<0>, C4<0>;
L_0x1300909e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc2ee60 .functor PMOS 1, L_0x1300909e0, L_0x11fcab030, C4<0>, C4<0>;
L_0x130090a28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca7520 .functor PMOS 1, L_0x130090a28, L_0x11fcab1d0, C4<0>, C4<0>;
v0x11fc27e70_0 .net/2s *"_ivl_0", 0 0, L_0x130090998;  1 drivers
v0x11fc27f30_0 .net/2s *"_ivl_2", 0 0, L_0x1300909e0;  1 drivers
v0x11fc27fe0_0 .net/2s *"_ivl_4", 0 0, L_0x130090a28;  1 drivers
v0x11fc280a0_0 .net "a", 0 0, L_0x11fcab030;  alias, 1 drivers
v0x11fc28140_0 .net "b", 0 0, L_0x11fcab1d0;  alias, 1 drivers
v0x11fc28220_0 .net8 "o1", 0 0, L_0x11fc33740;  1 drivers, strength-aware
v0x11fc282c0_0 .net8 "out", 0 0, RS_0x13003cb50;  alias, 3 drivers, strength-aware
S_0x11fc28390 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc27a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130090a70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca75d0 .functor NMOS 1, L_0x130090a70, RS_0x13003cb50, C4<0>, C4<0>;
L_0x11fca76a0 .functor NMOS 1, L_0x11fca75d0, RS_0x13003cb50, C4<0>, C4<0>;
L_0x130090ab8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca7850 .functor PMOS 1, L_0x130090ab8, RS_0x13003cb50, C4<0>, C4<0>;
L_0x130090b00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc37200 .functor PMOS 1, L_0x130090b00, RS_0x13003cb50, C4<0>, C4<0>;
v0x11fc285b0_0 .net/2s *"_ivl_0", 0 0, L_0x130090a70;  1 drivers
v0x11fc28660_0 .net/2s *"_ivl_2", 0 0, L_0x130090ab8;  1 drivers
v0x11fc28710_0 .net/2s *"_ivl_4", 0 0, L_0x130090b00;  1 drivers
v0x11fc287d0_0 .net8 "a", 0 0, RS_0x13003cb50;  alias, 3 drivers, strength-aware
v0x11fc28880_0 .net8 "b", 0 0, RS_0x13003cb50;  alias, 3 drivers, strength-aware
v0x11fc28990_0 .net8 "o1", 0 0, L_0x11fca75d0;  1 drivers, strength-aware
v0x11fc28a20_0 .net8 "out", 0 0, RS_0x13003ccd0;  alias, 3 drivers, strength-aware
S_0x11fc28da0 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x11fc277f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc2e8a0_0 .net "a", 0 0, L_0x11fcab030;  alias, 1 drivers
RS_0x13003d090 .resolv tri, L_0x11fca5890, L_0x11fca5a40, L_0x11fca5ad0;
v0x11fc2e930_0 .net8 "and1_out", 0 0, RS_0x13003d090;  3 drivers, strength-aware
RS_0x13003d450 .resolv tri, L_0x11fca6110, L_0x11fca62c0, L_0x11fca6330;
v0x11fc2e9c0_0 .net8 "and2_out", 0 0, RS_0x13003d450;  3 drivers, strength-aware
v0x11fc2ea50_0 .net "b", 0 0, L_0x11fcab1d0;  alias, 1 drivers
RS_0x13003d270 .resolv tri, L_0x11fca4dc0, L_0x11fca4e70, L_0x11fca4f40;
v0x11fc2eae0_0 .net8 "not_a", 0 0, RS_0x13003d270;  3 drivers, strength-aware
RS_0x13003ceb0 .resolv tri, L_0x11fca5100, L_0x11fca51b0, L_0x11fca52a0;
v0x11fc2ec30_0 .net8 "not_b", 0 0, RS_0x13003ceb0;  3 drivers, strength-aware
v0x11fc2ed40_0 .net8 "out", 0 0, RS_0x13003dcc0;  alias, 3 drivers, strength-aware
S_0x11fc28fb0 .scope module, "and1" "And" 2 30, 2 3 0, S_0x11fc28da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc2a090_0 .net "a", 0 0, L_0x11fcab030;  alias, 1 drivers
v0x11fc2a130_0 .net8 "b", 0 0, RS_0x13003ceb0;  alias, 3 drivers, strength-aware
RS_0x13003cf10 .resolv tri, L_0x11fc2ecc0, L_0x11fca55e0, L_0x11fca56d0;
v0x11fc2a1d0_0 .net8 "nand_out", 0 0, RS_0x13003cf10;  3 drivers, strength-aware
v0x11fc2a280_0 .net8 "out", 0 0, RS_0x13003d090;  alias, 3 drivers, strength-aware
S_0x11fc291e0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc28fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300903b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca5370 .functor NMOS 1, L_0x1300903b0, RS_0x13003ceb0, C4<0>, C4<0>;
L_0x11fc2ecc0 .functor NMOS 1, L_0x11fca5370, L_0x11fcab030, C4<0>, C4<0>;
L_0x1300903f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca55e0 .functor PMOS 1, L_0x1300903f8, L_0x11fcab030, C4<0>, C4<0>;
L_0x130090440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca56d0 .functor PMOS 1, L_0x130090440, RS_0x13003ceb0, C4<0>, C4<0>;
v0x11fc29420_0 .net/2s *"_ivl_0", 0 0, L_0x1300903b0;  1 drivers
v0x11fc294e0_0 .net/2s *"_ivl_2", 0 0, L_0x1300903f8;  1 drivers
v0x11fc29590_0 .net/2s *"_ivl_4", 0 0, L_0x130090440;  1 drivers
v0x11fc29650_0 .net "a", 0 0, L_0x11fcab030;  alias, 1 drivers
v0x11fc29720_0 .net8 "b", 0 0, RS_0x13003ceb0;  alias, 3 drivers, strength-aware
v0x11fc297f0_0 .net8 "o1", 0 0, L_0x11fca5370;  1 drivers, strength-aware
v0x11fc29880_0 .net8 "out", 0 0, RS_0x13003cf10;  alias, 3 drivers, strength-aware
S_0x11fc29950 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc28fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130090488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca57a0 .functor NMOS 1, L_0x130090488, RS_0x13003cf10, C4<0>, C4<0>;
L_0x11fca5890 .functor NMOS 1, L_0x11fca57a0, RS_0x13003cf10, C4<0>, C4<0>;
L_0x1300904d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca5a40 .functor PMOS 1, L_0x1300904d0, RS_0x13003cf10, C4<0>, C4<0>;
L_0x130090518 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca5ad0 .functor PMOS 1, L_0x130090518, RS_0x13003cf10, C4<0>, C4<0>;
v0x11fc29b70_0 .net/2s *"_ivl_0", 0 0, L_0x130090488;  1 drivers
v0x11fc29c20_0 .net/2s *"_ivl_2", 0 0, L_0x1300904d0;  1 drivers
v0x11fc29cd0_0 .net/2s *"_ivl_4", 0 0, L_0x130090518;  1 drivers
v0x11fc29d90_0 .net8 "a", 0 0, RS_0x13003cf10;  alias, 3 drivers, strength-aware
v0x11fc29e40_0 .net8 "b", 0 0, RS_0x13003cf10;  alias, 3 drivers, strength-aware
v0x11fc29f50_0 .net8 "o1", 0 0, L_0x11fca57a0;  1 drivers, strength-aware
v0x11fc29fe0_0 .net8 "out", 0 0, RS_0x13003d090;  alias, 3 drivers, strength-aware
S_0x11fc2a350 .scope module, "and2" "And" 2 31, 2 3 0, S_0x11fc28da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc2b400_0 .net8 "a", 0 0, RS_0x13003d270;  alias, 3 drivers, strength-aware
v0x11fc2b4a0_0 .net "b", 0 0, L_0x11fcab1d0;  alias, 1 drivers
RS_0x13003d2d0 .resolv tri, L_0x11fca5cf0, L_0x11fca5ee0, L_0x11fca5f70;
v0x11fc2b530_0 .net8 "nand_out", 0 0, RS_0x13003d2d0;  3 drivers, strength-aware
v0x11fc2b5e0_0 .net8 "out", 0 0, RS_0x13003d450;  alias, 3 drivers, strength-aware
S_0x11fc2a560 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc2a350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130090560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca5c40 .functor NMOS 1, L_0x130090560, L_0x11fcab1d0, C4<0>, C4<0>;
L_0x11fca5cf0 .functor NMOS 1, L_0x11fca5c40, RS_0x13003d270, C4<0>, C4<0>;
L_0x1300905a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca5ee0 .functor PMOS 1, L_0x1300905a8, RS_0x13003d270, C4<0>, C4<0>;
L_0x1300905f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca5f70 .functor PMOS 1, L_0x1300905f0, L_0x11fcab1d0, C4<0>, C4<0>;
v0x11fc2a790_0 .net/2s *"_ivl_0", 0 0, L_0x130090560;  1 drivers
v0x11fc2a850_0 .net/2s *"_ivl_2", 0 0, L_0x1300905a8;  1 drivers
v0x11fc2a900_0 .net/2s *"_ivl_4", 0 0, L_0x1300905f0;  1 drivers
v0x11fc2a9c0_0 .net8 "a", 0 0, RS_0x13003d270;  alias, 3 drivers, strength-aware
v0x11fc2aa60_0 .net "b", 0 0, L_0x11fcab1d0;  alias, 1 drivers
v0x11fc2ab70_0 .net8 "o1", 0 0, L_0x11fca5c40;  1 drivers, strength-aware
v0x11fc2ac00_0 .net8 "out", 0 0, RS_0x13003d2d0;  alias, 3 drivers, strength-aware
S_0x11fc2acc0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc2a350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130090638 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca6020 .functor NMOS 1, L_0x130090638, RS_0x13003d2d0, C4<0>, C4<0>;
L_0x11fca6110 .functor NMOS 1, L_0x11fca6020, RS_0x13003d2d0, C4<0>, C4<0>;
L_0x130090680 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca62c0 .functor PMOS 1, L_0x130090680, RS_0x13003d2d0, C4<0>, C4<0>;
L_0x1300906c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca6330 .functor PMOS 1, L_0x1300906c8, RS_0x13003d2d0, C4<0>, C4<0>;
v0x11fc2aee0_0 .net/2s *"_ivl_0", 0 0, L_0x130090638;  1 drivers
v0x11fc2af90_0 .net/2s *"_ivl_2", 0 0, L_0x130090680;  1 drivers
v0x11fc2b040_0 .net/2s *"_ivl_4", 0 0, L_0x1300906c8;  1 drivers
v0x11fc2b100_0 .net8 "a", 0 0, RS_0x13003d2d0;  alias, 3 drivers, strength-aware
v0x11fc2b1b0_0 .net8 "b", 0 0, RS_0x13003d2d0;  alias, 3 drivers, strength-aware
v0x11fc2b2c0_0 .net8 "o1", 0 0, L_0x11fca6020;  1 drivers, strength-aware
v0x11fc2b350_0 .net8 "out", 0 0, RS_0x13003d450;  alias, 3 drivers, strength-aware
S_0x11fc2b6b0 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x11fc28da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc2c030_0 .net "a", 0 0, L_0x11fcab030;  alias, 1 drivers
v0x11fc2c0d0_0 .net8 "out", 0 0, RS_0x13003d270;  alias, 3 drivers, strength-aware
S_0x11fc2b8a0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc2b6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130090200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc9e640 .functor NMOS 1, L_0x130090200, L_0x11fcab030, C4<0>, C4<0>;
L_0x11fca4dc0 .functor NMOS 1, L_0x11fc9e640, L_0x11fcab030, C4<0>, C4<0>;
L_0x130090248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca4e70 .functor PMOS 1, L_0x130090248, L_0x11fcab030, C4<0>, C4<0>;
L_0x130090290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca4f40 .functor PMOS 1, L_0x130090290, L_0x11fcab030, C4<0>, C4<0>;
v0x11fc2bae0_0 .net/2s *"_ivl_0", 0 0, L_0x130090200;  1 drivers
v0x11fc2bba0_0 .net/2s *"_ivl_2", 0 0, L_0x130090248;  1 drivers
v0x11fc2bc50_0 .net/2s *"_ivl_4", 0 0, L_0x130090290;  1 drivers
v0x11fc2bd10_0 .net "a", 0 0, L_0x11fcab030;  alias, 1 drivers
v0x11fc2be20_0 .net "b", 0 0, L_0x11fcab030;  alias, 1 drivers
v0x11fc2beb0_0 .net8 "o1", 0 0, L_0x11fc9e640;  1 drivers, strength-aware
v0x11fc2bf50_0 .net8 "out", 0 0, RS_0x13003d270;  alias, 3 drivers, strength-aware
S_0x11fc2c170 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x11fc28da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc2caf0_0 .net "a", 0 0, L_0x11fcab1d0;  alias, 1 drivers
v0x11fc2cb90_0 .net8 "out", 0 0, RS_0x13003ceb0;  alias, 3 drivers, strength-aware
S_0x11fc2c360 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc2c170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300902d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca5010 .functor NMOS 1, L_0x1300902d8, L_0x11fcab1d0, C4<0>, C4<0>;
L_0x11fca5100 .functor NMOS 1, L_0x11fca5010, L_0x11fcab1d0, C4<0>, C4<0>;
L_0x130090320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca51b0 .functor PMOS 1, L_0x130090320, L_0x11fcab1d0, C4<0>, C4<0>;
L_0x130090368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca52a0 .functor PMOS 1, L_0x130090368, L_0x11fcab1d0, C4<0>, C4<0>;
v0x11fc2c5a0_0 .net/2s *"_ivl_0", 0 0, L_0x1300902d8;  1 drivers
v0x11fc2c660_0 .net/2s *"_ivl_2", 0 0, L_0x130090320;  1 drivers
v0x11fc2c710_0 .net/2s *"_ivl_4", 0 0, L_0x130090368;  1 drivers
v0x11fc2c7d0_0 .net "a", 0 0, L_0x11fcab1d0;  alias, 1 drivers
v0x11fc2c8e0_0 .net "b", 0 0, L_0x11fcab1d0;  alias, 1 drivers
v0x11fc2c970_0 .net8 "o1", 0 0, L_0x11fca5010;  1 drivers, strength-aware
v0x11fc2ca10_0 .net8 "out", 0 0, RS_0x13003ceb0;  alias, 3 drivers, strength-aware
S_0x11fc2cc30 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x11fc28da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc2e440_0 .net8 "a", 0 0, RS_0x13003d090;  alias, 3 drivers, strength-aware
v0x11fc2e560_0 .net8 "b", 0 0, RS_0x13003d450;  alias, 3 drivers, strength-aware
RS_0x13003d9c0 .resolv tri, L_0x11fca6550, L_0x11fca6600, L_0x11fca6750;
v0x11fc2e670_0 .net8 "nand_out1", 0 0, RS_0x13003d9c0;  3 drivers, strength-aware
RS_0x13003db40 .resolv tri, L_0x11fca68f0, L_0x11fca69a0, L_0x11fca6af0;
v0x11fc2e700_0 .net8 "nand_out2", 0 0, RS_0x13003db40;  3 drivers, strength-aware
v0x11fc2e7d0_0 .net8 "out", 0 0, RS_0x13003dcc0;  alias, 3 drivers, strength-aware
S_0x11fc2ce80 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x11fc2cc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130090710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca64a0 .functor NMOS 1, L_0x130090710, RS_0x13003d090, C4<0>, C4<0>;
L_0x11fca6550 .functor NMOS 1, L_0x11fca64a0, RS_0x13003d090, C4<0>, C4<0>;
L_0x130090758 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca6600 .functor PMOS 1, L_0x130090758, RS_0x13003d090, C4<0>, C4<0>;
L_0x1300907a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca6750 .functor PMOS 1, L_0x1300907a0, RS_0x13003d090, C4<0>, C4<0>;
v0x11fc2d0b0_0 .net/2s *"_ivl_0", 0 0, L_0x130090710;  1 drivers
v0x11fc2d170_0 .net/2s *"_ivl_2", 0 0, L_0x130090758;  1 drivers
v0x11fc2d220_0 .net/2s *"_ivl_4", 0 0, L_0x1300907a0;  1 drivers
v0x11fc2d2e0_0 .net8 "a", 0 0, RS_0x13003d090;  alias, 3 drivers, strength-aware
v0x11fc2d3b0_0 .net8 "b", 0 0, RS_0x13003d090;  alias, 3 drivers, strength-aware
v0x11fc2d480_0 .net8 "o1", 0 0, L_0x11fca64a0;  1 drivers, strength-aware
v0x11fc2d510_0 .net8 "out", 0 0, RS_0x13003d9c0;  alias, 3 drivers, strength-aware
S_0x11fc2d5d0 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x11fc2cc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300907e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca6800 .functor NMOS 1, L_0x1300907e8, RS_0x13003d450, C4<0>, C4<0>;
L_0x11fca68f0 .functor NMOS 1, L_0x11fca6800, RS_0x13003d450, C4<0>, C4<0>;
L_0x130090830 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca69a0 .functor PMOS 1, L_0x130090830, RS_0x13003d450, C4<0>, C4<0>;
L_0x130090878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca6af0 .functor PMOS 1, L_0x130090878, RS_0x13003d450, C4<0>, C4<0>;
v0x11fc2d7f0_0 .net/2s *"_ivl_0", 0 0, L_0x1300907e8;  1 drivers
v0x11fc2d8a0_0 .net/2s *"_ivl_2", 0 0, L_0x130090830;  1 drivers
v0x11fc2d950_0 .net/2s *"_ivl_4", 0 0, L_0x130090878;  1 drivers
v0x11fc2da10_0 .net8 "a", 0 0, RS_0x13003d450;  alias, 3 drivers, strength-aware
v0x11fc2dae0_0 .net8 "b", 0 0, RS_0x13003d450;  alias, 3 drivers, strength-aware
v0x11fc2dbb0_0 .net8 "o1", 0 0, L_0x11fca6800;  1 drivers, strength-aware
v0x11fc2dc40_0 .net8 "out", 0 0, RS_0x13003db40;  alias, 3 drivers, strength-aware
S_0x11fc2dd00 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x11fc2cc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300908c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca6ba0 .functor NMOS 1, L_0x1300908c0, RS_0x13003db40, C4<0>, C4<0>;
L_0x11fca6c90 .functor NMOS 1, L_0x11fca6ba0, RS_0x13003d9c0, C4<0>, C4<0>;
L_0x130090908 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca6d40 .functor PMOS 1, L_0x130090908, RS_0x13003d9c0, C4<0>, C4<0>;
L_0x130090950 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca6e10 .functor PMOS 1, L_0x130090950, RS_0x13003db40, C4<0>, C4<0>;
v0x11fc2df30_0 .net/2s *"_ivl_0", 0 0, L_0x1300908c0;  1 drivers
v0x11fc2dfe0_0 .net/2s *"_ivl_2", 0 0, L_0x130090908;  1 drivers
v0x11fc2e090_0 .net/2s *"_ivl_4", 0 0, L_0x130090950;  1 drivers
v0x11fc2e150_0 .net8 "a", 0 0, RS_0x13003d9c0;  alias, 3 drivers, strength-aware
v0x11fc2e200_0 .net8 "b", 0 0, RS_0x13003db40;  alias, 3 drivers, strength-aware
v0x11fc2e2d0_0 .net8 "o1", 0 0, L_0x11fca6ba0;  1 drivers, strength-aware
v0x11fc2e360_0 .net8 "out", 0 0, RS_0x13003dcc0;  alias, 3 drivers, strength-aware
S_0x11fc2f210 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x11fc275b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x11fc36750_0 .net8 "a", 0 0, RS_0x13003dcc0;  alias, 3 drivers, strength-aware
v0x11fc367e0_0 .net "b", 0 0, L_0x11fcab410;  alias, 1 drivers
v0x11fc36970_0 .net8 "carry", 0 0, RS_0x13003e1d0;  alias, 3 drivers, strength-aware
v0x11fc36a00_0 .net8 "sum", 0 0, RS_0x13003f1c0;  alias, 3 drivers, strength-aware
S_0x11fc2f380 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x11fc2f210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc30440_0 .net8 "a", 0 0, RS_0x13003dcc0;  alias, 3 drivers, strength-aware
v0x11fc304e0_0 .net "b", 0 0, L_0x11fcab410;  alias, 1 drivers
RS_0x13003e050 .resolv tri, L_0x11fc368b0, L_0x11fca9f80, L_0x11fcaa030;
v0x11fc30580_0 .net8 "nand_out", 0 0, RS_0x13003e050;  3 drivers, strength-aware
v0x11fc30630_0 .net8 "out", 0 0, RS_0x13003e1d0;  alias, 3 drivers, strength-aware
S_0x11fc2f590 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc2f380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300912e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca9c50 .functor NMOS 1, L_0x1300912e0, L_0x11fcab410, C4<0>, C4<0>;
L_0x11fc368b0 .functor NMOS 1, L_0x11fca9c50, RS_0x13003dcc0, C4<0>, C4<0>;
L_0x130091328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca9f80 .functor PMOS 1, L_0x130091328, RS_0x13003dcc0, C4<0>, C4<0>;
L_0x130091370 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcaa030 .functor PMOS 1, L_0x130091370, L_0x11fcab410, C4<0>, C4<0>;
v0x11fc2f7c0_0 .net/2s *"_ivl_0", 0 0, L_0x1300912e0;  1 drivers
v0x11fc2f870_0 .net/2s *"_ivl_2", 0 0, L_0x130091328;  1 drivers
v0x11fc2f920_0 .net/2s *"_ivl_4", 0 0, L_0x130091370;  1 drivers
v0x11fc2f9e0_0 .net8 "a", 0 0, RS_0x13003dcc0;  alias, 3 drivers, strength-aware
v0x11fc2faf0_0 .net "b", 0 0, L_0x11fcab410;  alias, 1 drivers
v0x11fc2fb90_0 .net8 "o1", 0 0, L_0x11fca9c50;  1 drivers, strength-aware
v0x11fc2fc30_0 .net8 "out", 0 0, RS_0x13003e050;  alias, 3 drivers, strength-aware
S_0x11fc2fd00 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc2f380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300913b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcaa100 .functor NMOS 1, L_0x1300913b8, RS_0x13003e050, C4<0>, C4<0>;
L_0x11fcaa1f0 .functor NMOS 1, L_0x11fcaa100, RS_0x13003e050, C4<0>, C4<0>;
L_0x130091400 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcaa3a0 .functor PMOS 1, L_0x130091400, RS_0x13003e050, C4<0>, C4<0>;
L_0x130091448 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc37950 .functor PMOS 1, L_0x130091448, RS_0x13003e050, C4<0>, C4<0>;
v0x11fc2ff20_0 .net/2s *"_ivl_0", 0 0, L_0x1300913b8;  1 drivers
v0x11fc2ffd0_0 .net/2s *"_ivl_2", 0 0, L_0x130091400;  1 drivers
v0x11fc30080_0 .net/2s *"_ivl_4", 0 0, L_0x130091448;  1 drivers
v0x11fc30140_0 .net8 "a", 0 0, RS_0x13003e050;  alias, 3 drivers, strength-aware
v0x11fc301f0_0 .net8 "b", 0 0, RS_0x13003e050;  alias, 3 drivers, strength-aware
v0x11fc30300_0 .net8 "o1", 0 0, L_0x11fcaa100;  1 drivers, strength-aware
v0x11fc30390_0 .net8 "out", 0 0, RS_0x13003e1d0;  alias, 3 drivers, strength-aware
S_0x11fc30700 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x11fc2f210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc36220_0 .net8 "a", 0 0, RS_0x13003dcc0;  alias, 3 drivers, strength-aware
RS_0x13003e590 .resolv tri, L_0x11fca8600, L_0x11fca87b0, L_0x11fca8840;
v0x11fc362b0_0 .net8 "and1_out", 0 0, RS_0x13003e590;  3 drivers, strength-aware
RS_0x13003e950 .resolv tri, L_0x11fca8e80, L_0x11fca9030, L_0x11fca90a0;
v0x11fc36340_0 .net8 "and2_out", 0 0, RS_0x13003e950;  3 drivers, strength-aware
v0x11fc363d0_0 .net "b", 0 0, L_0x11fcab410;  alias, 1 drivers
RS_0x13003e770 .resolv tri, L_0x11fca7b10, L_0x11fca7bc0, L_0x11fca7cb0;
v0x11fc36460_0 .net8 "not_a", 0 0, RS_0x13003e770;  3 drivers, strength-aware
RS_0x13003e3b0 .resolv tri, L_0x11fca7e70, L_0x11fca7f20, L_0x11fca8010;
v0x11fc365b0_0 .net8 "not_b", 0 0, RS_0x13003e3b0;  3 drivers, strength-aware
v0x11fc366c0_0 .net8 "out", 0 0, RS_0x13003f1c0;  alias, 3 drivers, strength-aware
S_0x11fc30910 .scope module, "and1" "And" 2 30, 2 3 0, S_0x11fc30700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc319d0_0 .net8 "a", 0 0, RS_0x13003dcc0;  alias, 3 drivers, strength-aware
v0x11fc31a70_0 .net8 "b", 0 0, RS_0x13003e3b0;  alias, 3 drivers, strength-aware
RS_0x13003e410 .resolv tri, L_0x11fc36640, L_0x11fca8350, L_0x11fca8440;
v0x11fc31b10_0 .net8 "nand_out", 0 0, RS_0x13003e410;  3 drivers, strength-aware
v0x11fc31bc0_0 .net8 "out", 0 0, RS_0x13003e590;  alias, 3 drivers, strength-aware
S_0x11fc30b40 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc30910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130090cf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca80e0 .functor NMOS 1, L_0x130090cf8, RS_0x13003e3b0, C4<0>, C4<0>;
L_0x11fc36640 .functor NMOS 1, L_0x11fca80e0, RS_0x13003dcc0, C4<0>, C4<0>;
L_0x130090d40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca8350 .functor PMOS 1, L_0x130090d40, RS_0x13003dcc0, C4<0>, C4<0>;
L_0x130090d88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca8440 .functor PMOS 1, L_0x130090d88, RS_0x13003e3b0, C4<0>, C4<0>;
v0x11fc30d80_0 .net/2s *"_ivl_0", 0 0, L_0x130090cf8;  1 drivers
v0x11fc30e40_0 .net/2s *"_ivl_2", 0 0, L_0x130090d40;  1 drivers
v0x11fc30ef0_0 .net/2s *"_ivl_4", 0 0, L_0x130090d88;  1 drivers
v0x11fc30fb0_0 .net8 "a", 0 0, RS_0x13003dcc0;  alias, 3 drivers, strength-aware
v0x11fc31040_0 .net8 "b", 0 0, RS_0x13003e3b0;  alias, 3 drivers, strength-aware
v0x11fc31120_0 .net8 "o1", 0 0, L_0x11fca80e0;  1 drivers, strength-aware
v0x11fc311c0_0 .net8 "out", 0 0, RS_0x13003e410;  alias, 3 drivers, strength-aware
S_0x11fc31290 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc30910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130090dd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca8510 .functor NMOS 1, L_0x130090dd0, RS_0x13003e410, C4<0>, C4<0>;
L_0x11fca8600 .functor NMOS 1, L_0x11fca8510, RS_0x13003e410, C4<0>, C4<0>;
L_0x130090e18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca87b0 .functor PMOS 1, L_0x130090e18, RS_0x13003e410, C4<0>, C4<0>;
L_0x130090e60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca8840 .functor PMOS 1, L_0x130090e60, RS_0x13003e410, C4<0>, C4<0>;
v0x11fc314b0_0 .net/2s *"_ivl_0", 0 0, L_0x130090dd0;  1 drivers
v0x11fc31560_0 .net/2s *"_ivl_2", 0 0, L_0x130090e18;  1 drivers
v0x11fc31610_0 .net/2s *"_ivl_4", 0 0, L_0x130090e60;  1 drivers
v0x11fc316d0_0 .net8 "a", 0 0, RS_0x13003e410;  alias, 3 drivers, strength-aware
v0x11fc31780_0 .net8 "b", 0 0, RS_0x13003e410;  alias, 3 drivers, strength-aware
v0x11fc31890_0 .net8 "o1", 0 0, L_0x11fca8510;  1 drivers, strength-aware
v0x11fc31920_0 .net8 "out", 0 0, RS_0x13003e590;  alias, 3 drivers, strength-aware
S_0x11fc31c90 .scope module, "and2" "And" 2 31, 2 3 0, S_0x11fc30700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc32d40_0 .net8 "a", 0 0, RS_0x13003e770;  alias, 3 drivers, strength-aware
v0x11fc32de0_0 .net "b", 0 0, L_0x11fcab410;  alias, 1 drivers
RS_0x13003e7d0 .resolv tri, L_0x11fca8a60, L_0x11fca8c50, L_0x11fca8ce0;
v0x11fc32e70_0 .net8 "nand_out", 0 0, RS_0x13003e7d0;  3 drivers, strength-aware
v0x11fc32f20_0 .net8 "out", 0 0, RS_0x13003e950;  alias, 3 drivers, strength-aware
S_0x11fc31ea0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc31c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130090ea8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca89b0 .functor NMOS 1, L_0x130090ea8, L_0x11fcab410, C4<0>, C4<0>;
L_0x11fca8a60 .functor NMOS 1, L_0x11fca89b0, RS_0x13003e770, C4<0>, C4<0>;
L_0x130090ef0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca8c50 .functor PMOS 1, L_0x130090ef0, RS_0x13003e770, C4<0>, C4<0>;
L_0x130090f38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca8ce0 .functor PMOS 1, L_0x130090f38, L_0x11fcab410, C4<0>, C4<0>;
v0x11fc320d0_0 .net/2s *"_ivl_0", 0 0, L_0x130090ea8;  1 drivers
v0x11fc32190_0 .net/2s *"_ivl_2", 0 0, L_0x130090ef0;  1 drivers
v0x11fc32240_0 .net/2s *"_ivl_4", 0 0, L_0x130090f38;  1 drivers
v0x11fc32300_0 .net8 "a", 0 0, RS_0x13003e770;  alias, 3 drivers, strength-aware
v0x11fc323a0_0 .net "b", 0 0, L_0x11fcab410;  alias, 1 drivers
v0x11fc324b0_0 .net8 "o1", 0 0, L_0x11fca89b0;  1 drivers, strength-aware
v0x11fc32540_0 .net8 "out", 0 0, RS_0x13003e7d0;  alias, 3 drivers, strength-aware
S_0x11fc32600 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc31c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130090f80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca8d90 .functor NMOS 1, L_0x130090f80, RS_0x13003e7d0, C4<0>, C4<0>;
L_0x11fca8e80 .functor NMOS 1, L_0x11fca8d90, RS_0x13003e7d0, C4<0>, C4<0>;
L_0x130090fc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca9030 .functor PMOS 1, L_0x130090fc8, RS_0x13003e7d0, C4<0>, C4<0>;
L_0x130091010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca90a0 .functor PMOS 1, L_0x130091010, RS_0x13003e7d0, C4<0>, C4<0>;
v0x11fc32820_0 .net/2s *"_ivl_0", 0 0, L_0x130090f80;  1 drivers
v0x11fc328d0_0 .net/2s *"_ivl_2", 0 0, L_0x130090fc8;  1 drivers
v0x11fc32980_0 .net/2s *"_ivl_4", 0 0, L_0x130091010;  1 drivers
v0x11fc32a40_0 .net8 "a", 0 0, RS_0x13003e7d0;  alias, 3 drivers, strength-aware
v0x11fc32af0_0 .net8 "b", 0 0, RS_0x13003e7d0;  alias, 3 drivers, strength-aware
v0x11fc32c00_0 .net8 "o1", 0 0, L_0x11fca8d90;  1 drivers, strength-aware
v0x11fc32c90_0 .net8 "out", 0 0, RS_0x13003e950;  alias, 3 drivers, strength-aware
S_0x11fc32ff0 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x11fc30700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc339d0_0 .net8 "a", 0 0, RS_0x13003dcc0;  alias, 3 drivers, strength-aware
v0x11fc33a60_0 .net8 "out", 0 0, RS_0x13003e770;  alias, 3 drivers, strength-aware
S_0x11fc331e0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc32ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130090b48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca7a20 .functor NMOS 1, L_0x130090b48, RS_0x13003dcc0, C4<0>, C4<0>;
L_0x11fca7b10 .functor NMOS 1, L_0x11fca7a20, RS_0x13003dcc0, C4<0>, C4<0>;
L_0x130090b90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca7bc0 .functor PMOS 1, L_0x130090b90, RS_0x13003dcc0, C4<0>, C4<0>;
L_0x130090bd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca7cb0 .functor PMOS 1, L_0x130090bd8, RS_0x13003dcc0, C4<0>, C4<0>;
v0x11fc33420_0 .net/2s *"_ivl_0", 0 0, L_0x130090b48;  1 drivers
v0x11fc334e0_0 .net/2s *"_ivl_2", 0 0, L_0x130090b90;  1 drivers
v0x11fc33590_0 .net/2s *"_ivl_4", 0 0, L_0x130090bd8;  1 drivers
v0x11fc33650_0 .net8 "a", 0 0, RS_0x13003dcc0;  alias, 3 drivers, strength-aware
v0x11fc337e0_0 .net8 "b", 0 0, RS_0x13003dcc0;  alias, 3 drivers, strength-aware
v0x11fc338b0_0 .net8 "o1", 0 0, L_0x11fca7a20;  1 drivers, strength-aware
v0x11fc33940_0 .net8 "out", 0 0, RS_0x13003e770;  alias, 3 drivers, strength-aware
S_0x11fc33af0 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x11fc30700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc34470_0 .net "a", 0 0, L_0x11fcab410;  alias, 1 drivers
v0x11fc34510_0 .net8 "out", 0 0, RS_0x13003e3b0;  alias, 3 drivers, strength-aware
S_0x11fc33ce0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc33af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130090c20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca7d80 .functor NMOS 1, L_0x130090c20, L_0x11fcab410, C4<0>, C4<0>;
L_0x11fca7e70 .functor NMOS 1, L_0x11fca7d80, L_0x11fcab410, C4<0>, C4<0>;
L_0x130090c68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca7f20 .functor PMOS 1, L_0x130090c68, L_0x11fcab410, C4<0>, C4<0>;
L_0x130090cb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca8010 .functor PMOS 1, L_0x130090cb0, L_0x11fcab410, C4<0>, C4<0>;
v0x11fc33f20_0 .net/2s *"_ivl_0", 0 0, L_0x130090c20;  1 drivers
v0x11fc33fe0_0 .net/2s *"_ivl_2", 0 0, L_0x130090c68;  1 drivers
v0x11fc34090_0 .net/2s *"_ivl_4", 0 0, L_0x130090cb0;  1 drivers
v0x11fc34150_0 .net "a", 0 0, L_0x11fcab410;  alias, 1 drivers
v0x11fc34260_0 .net "b", 0 0, L_0x11fcab410;  alias, 1 drivers
v0x11fc342f0_0 .net8 "o1", 0 0, L_0x11fca7d80;  1 drivers, strength-aware
v0x11fc34390_0 .net8 "out", 0 0, RS_0x13003e3b0;  alias, 3 drivers, strength-aware
S_0x11fc345b0 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x11fc30700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc35dc0_0 .net8 "a", 0 0, RS_0x13003e590;  alias, 3 drivers, strength-aware
v0x11fc35ee0_0 .net8 "b", 0 0, RS_0x13003e950;  alias, 3 drivers, strength-aware
RS_0x13003eec0 .resolv tri, L_0x11fca92c0, L_0x11fca9370, L_0x11fca94c0;
v0x11fc35ff0_0 .net8 "nand_out1", 0 0, RS_0x13003eec0;  3 drivers, strength-aware
RS_0x13003f040 .resolv tri, L_0x11fca9660, L_0x11fca9710, L_0x11fca9860;
v0x11fc36080_0 .net8 "nand_out2", 0 0, RS_0x13003f040;  3 drivers, strength-aware
v0x11fc36150_0 .net8 "out", 0 0, RS_0x13003f1c0;  alias, 3 drivers, strength-aware
S_0x11fc34800 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x11fc345b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130091058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca9210 .functor NMOS 1, L_0x130091058, RS_0x13003e590, C4<0>, C4<0>;
L_0x11fca92c0 .functor NMOS 1, L_0x11fca9210, RS_0x13003e590, C4<0>, C4<0>;
L_0x1300910a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca9370 .functor PMOS 1, L_0x1300910a0, RS_0x13003e590, C4<0>, C4<0>;
L_0x1300910e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca94c0 .functor PMOS 1, L_0x1300910e8, RS_0x13003e590, C4<0>, C4<0>;
v0x11fc34a30_0 .net/2s *"_ivl_0", 0 0, L_0x130091058;  1 drivers
v0x11fc34af0_0 .net/2s *"_ivl_2", 0 0, L_0x1300910a0;  1 drivers
v0x11fc34ba0_0 .net/2s *"_ivl_4", 0 0, L_0x1300910e8;  1 drivers
v0x11fc34c60_0 .net8 "a", 0 0, RS_0x13003e590;  alias, 3 drivers, strength-aware
v0x11fc34d30_0 .net8 "b", 0 0, RS_0x13003e590;  alias, 3 drivers, strength-aware
v0x11fc34e00_0 .net8 "o1", 0 0, L_0x11fca9210;  1 drivers, strength-aware
v0x11fc34e90_0 .net8 "out", 0 0, RS_0x13003eec0;  alias, 3 drivers, strength-aware
S_0x11fc34f50 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x11fc345b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130091130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca9570 .functor NMOS 1, L_0x130091130, RS_0x13003e950, C4<0>, C4<0>;
L_0x11fca9660 .functor NMOS 1, L_0x11fca9570, RS_0x13003e950, C4<0>, C4<0>;
L_0x130091178 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca9710 .functor PMOS 1, L_0x130091178, RS_0x13003e950, C4<0>, C4<0>;
L_0x1300911c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca9860 .functor PMOS 1, L_0x1300911c0, RS_0x13003e950, C4<0>, C4<0>;
v0x11fc35170_0 .net/2s *"_ivl_0", 0 0, L_0x130091130;  1 drivers
v0x11fc35220_0 .net/2s *"_ivl_2", 0 0, L_0x130091178;  1 drivers
v0x11fc352d0_0 .net/2s *"_ivl_4", 0 0, L_0x1300911c0;  1 drivers
v0x11fc35390_0 .net8 "a", 0 0, RS_0x13003e950;  alias, 3 drivers, strength-aware
v0x11fc35460_0 .net8 "b", 0 0, RS_0x13003e950;  alias, 3 drivers, strength-aware
v0x11fc35530_0 .net8 "o1", 0 0, L_0x11fca9570;  1 drivers, strength-aware
v0x11fc355c0_0 .net8 "out", 0 0, RS_0x13003f040;  alias, 3 drivers, strength-aware
S_0x11fc35680 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x11fc345b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130091208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fca9910 .functor NMOS 1, L_0x130091208, RS_0x13003f040, C4<0>, C4<0>;
L_0x11fca9a00 .functor NMOS 1, L_0x11fca9910, RS_0x13003eec0, C4<0>, C4<0>;
L_0x130091250 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca9ab0 .functor PMOS 1, L_0x130091250, RS_0x13003eec0, C4<0>, C4<0>;
L_0x130091298 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fca9b80 .functor PMOS 1, L_0x130091298, RS_0x13003f040, C4<0>, C4<0>;
v0x11fc358b0_0 .net/2s *"_ivl_0", 0 0, L_0x130091208;  1 drivers
v0x11fc35960_0 .net/2s *"_ivl_2", 0 0, L_0x130091250;  1 drivers
v0x11fc35a10_0 .net/2s *"_ivl_4", 0 0, L_0x130091298;  1 drivers
v0x11fc35ad0_0 .net8 "a", 0 0, RS_0x13003eec0;  alias, 3 drivers, strength-aware
v0x11fc35b80_0 .net8 "b", 0 0, RS_0x13003f040;  alias, 3 drivers, strength-aware
v0x11fc35c50_0 .net8 "o1", 0 0, L_0x11fca9910;  1 drivers, strength-aware
v0x11fc35ce0_0 .net8 "out", 0 0, RS_0x13003f1c0;  alias, 3 drivers, strength-aware
S_0x11fc36a90 .scope module, "or_gate" "Or" 6 7, 2 9 0, S_0x11fc275b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc38240_0 .net8 "a", 0 0, RS_0x13003ccd0;  alias, 3 drivers, strength-aware
v0x11fc382e0_0 .net8 "b", 0 0, RS_0x13003e1d0;  alias, 3 drivers, strength-aware
RS_0x13003f520 .resolv tri, L_0x11fcaa660, L_0x11fcaa710, L_0x11fcaa860;
v0x11fc38380_0 .net8 "nand_out1", 0 0, RS_0x13003f520;  3 drivers, strength-aware
RS_0x13003f6a0 .resolv tri, L_0x11fcaaa00, L_0x11fcaaab0, L_0x11fcaac00;
v0x11fc38450_0 .net8 "nand_out2", 0 0, RS_0x13003f6a0;  3 drivers, strength-aware
v0x11fc38520_0 .net8 "out", 0 0, RS_0x13003f820;  alias, 3 drivers, strength-aware
S_0x11fc36c50 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x11fc36a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130091490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcaa570 .functor NMOS 1, L_0x130091490, RS_0x13003ccd0, C4<0>, C4<0>;
L_0x11fcaa660 .functor NMOS 1, L_0x11fcaa570, RS_0x13003ccd0, C4<0>, C4<0>;
L_0x1300914d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcaa710 .functor PMOS 1, L_0x1300914d8, RS_0x13003ccd0, C4<0>, C4<0>;
L_0x130091520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcaa860 .functor PMOS 1, L_0x130091520, RS_0x13003ccd0, C4<0>, C4<0>;
v0x11fc36e80_0 .net/2s *"_ivl_0", 0 0, L_0x130091490;  1 drivers
v0x11fc36f30_0 .net/2s *"_ivl_2", 0 0, L_0x1300914d8;  1 drivers
v0x11fc36fe0_0 .net/2s *"_ivl_4", 0 0, L_0x130091520;  1 drivers
v0x11fc370a0_0 .net8 "a", 0 0, RS_0x13003ccd0;  alias, 3 drivers, strength-aware
v0x11fc37130_0 .net8 "b", 0 0, RS_0x13003ccd0;  alias, 3 drivers, strength-aware
v0x11fc37280_0 .net8 "o1", 0 0, L_0x11fcaa570;  1 drivers, strength-aware
v0x11fc37310_0 .net8 "out", 0 0, RS_0x13003f520;  alias, 3 drivers, strength-aware
S_0x11fc373f0 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x11fc36a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130091568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcaa910 .functor NMOS 1, L_0x130091568, RS_0x13003e1d0, C4<0>, C4<0>;
L_0x11fcaaa00 .functor NMOS 1, L_0x11fcaa910, RS_0x13003e1d0, C4<0>, C4<0>;
L_0x1300915b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcaaab0 .functor PMOS 1, L_0x1300915b0, RS_0x13003e1d0, C4<0>, C4<0>;
L_0x1300915f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcaac00 .functor PMOS 1, L_0x1300915f8, RS_0x13003e1d0, C4<0>, C4<0>;
v0x11fc37600_0 .net/2s *"_ivl_0", 0 0, L_0x130091568;  1 drivers
v0x11fc37690_0 .net/2s *"_ivl_2", 0 0, L_0x1300915b0;  1 drivers
v0x11fc37730_0 .net/2s *"_ivl_4", 0 0, L_0x1300915f8;  1 drivers
v0x11fc377f0_0 .net8 "a", 0 0, RS_0x13003e1d0;  alias, 3 drivers, strength-aware
v0x11fc37880_0 .net8 "b", 0 0, RS_0x13003e1d0;  alias, 3 drivers, strength-aware
v0x11fc379d0_0 .net8 "o1", 0 0, L_0x11fcaa910;  1 drivers, strength-aware
v0x11fc37a60_0 .net8 "out", 0 0, RS_0x13003f6a0;  alias, 3 drivers, strength-aware
S_0x11fc37b40 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x11fc36a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130091640 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcaacb0 .functor NMOS 1, L_0x130091640, RS_0x13003f6a0, C4<0>, C4<0>;
L_0x11fcaada0 .functor NMOS 1, L_0x11fcaacb0, RS_0x13003f520, C4<0>, C4<0>;
L_0x130091688 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcaae50 .functor PMOS 1, L_0x130091688, RS_0x13003f520, C4<0>, C4<0>;
L_0x1300916d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcaaf80 .functor PMOS 1, L_0x1300916d0, RS_0x13003f6a0, C4<0>, C4<0>;
v0x11fc37d50_0 .net/2s *"_ivl_0", 0 0, L_0x130091640;  1 drivers
v0x11fc37de0_0 .net/2s *"_ivl_2", 0 0, L_0x130091688;  1 drivers
v0x11fc37e90_0 .net/2s *"_ivl_4", 0 0, L_0x1300916d0;  1 drivers
v0x11fc37f50_0 .net8 "a", 0 0, RS_0x13003f520;  alias, 3 drivers, strength-aware
v0x11fc38000_0 .net8 "b", 0 0, RS_0x13003f6a0;  alias, 3 drivers, strength-aware
v0x11fc380d0_0 .net8 "o1", 0 0, L_0x11fcaacb0;  1 drivers, strength-aware
v0x11fc38160_0 .net8 "out", 0 0, RS_0x13003f820;  alias, 3 drivers, strength-aware
S_0x11fc38ba0 .scope module, "fa7" "FullAdder" 5 22, 6 3 0, S_0x140067080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x11fc49be0_0 .net "a", 0 0, L_0x11fcb16b0;  1 drivers
v0x11fc49c70_0 .net "b", 0 0, L_0x11fcab370;  1 drivers
RS_0x13003fd00 .resolv tri, L_0x11fcadd20, L_0x11fcaded0, L_0x11fc487f0;
v0x11fc49d00_0 .net8 "carry1", 0 0, RS_0x13003fd00;  3 drivers, strength-aware
RS_0x130041200 .resolv tri, L_0x11fcb0870, L_0x11fcb0a20, L_0x11fc48f40;
v0x11fc49d90_0 .net8 "carry2", 0 0, RS_0x130041200;  3 drivers, strength-aware
v0x11fc49e20_0 .net "cin", 0 0, L_0x11fcb1800;  1 drivers
v0x11fc49ef0_0 .net8 "cout", 0 0, RS_0x130042850;  3 drivers, strength-aware
v0x11fc49fc0_0 .net8 "sum", 0 0, RS_0x1300421f0;  3 drivers, strength-aware
RS_0x130040cf0 .resolv tri, L_0x11fcad310, L_0x11fcad3c0, L_0x11fcad490;
v0x11fc4a0d0_0 .net8 "sum1", 0 0, RS_0x130040cf0;  3 drivers, strength-aware
S_0x11fc38de0 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x11fc38ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x11fc403c0_0 .net "a", 0 0, L_0x11fcb16b0;  alias, 1 drivers
v0x11fc40550_0 .net "b", 0 0, L_0x11fcab370;  alias, 1 drivers
v0x11fc406e0_0 .net8 "carry", 0 0, RS_0x13003fd00;  alias, 3 drivers, strength-aware
v0x11fc40770_0 .net8 "sum", 0 0, RS_0x130040cf0;  alias, 3 drivers, strength-aware
S_0x11fc39000 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x11fc38de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc3a0c0_0 .net "a", 0 0, L_0x11fcb16b0;  alias, 1 drivers
v0x11fc3a160_0 .net "b", 0 0, L_0x11fcab370;  alias, 1 drivers
RS_0x13003fb80 .resolv tri, L_0x11fc40620, L_0x11fc40450, L_0x11fcadba0;
v0x11fc3a210_0 .net8 "nand_out", 0 0, RS_0x13003fb80;  3 drivers, strength-aware
v0x11fc3a2c0_0 .net8 "out", 0 0, RS_0x13003fd00;  alias, 3 drivers, strength-aware
S_0x11fc39230 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc39000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130091eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc44d30 .functor NMOS 1, L_0x130091eb0, L_0x11fcab370, C4<0>, C4<0>;
L_0x11fc40620 .functor NMOS 1, L_0x11fc44d30, L_0x11fcb16b0, C4<0>, C4<0>;
L_0x130091ef8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc40450 .functor PMOS 1, L_0x130091ef8, L_0x11fcb16b0, C4<0>, C4<0>;
L_0x130091f40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcadba0 .functor PMOS 1, L_0x130091f40, L_0x11fcab370, C4<0>, C4<0>;
v0x11fc39460_0 .net/2s *"_ivl_0", 0 0, L_0x130091eb0;  1 drivers
v0x11fc39520_0 .net/2s *"_ivl_2", 0 0, L_0x130091ef8;  1 drivers
v0x11fc395d0_0 .net/2s *"_ivl_4", 0 0, L_0x130091f40;  1 drivers
v0x11fc39690_0 .net "a", 0 0, L_0x11fcb16b0;  alias, 1 drivers
v0x11fc39730_0 .net "b", 0 0, L_0x11fcab370;  alias, 1 drivers
v0x11fc39810_0 .net8 "o1", 0 0, L_0x11fc44d30;  1 drivers, strength-aware
v0x11fc398b0_0 .net8 "out", 0 0, RS_0x13003fb80;  alias, 3 drivers, strength-aware
S_0x11fc39980 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc39000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130091f88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcadc50 .functor NMOS 1, L_0x130091f88, RS_0x13003fb80, C4<0>, C4<0>;
L_0x11fcadd20 .functor NMOS 1, L_0x11fcadc50, RS_0x13003fb80, C4<0>, C4<0>;
L_0x130091fd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcaded0 .functor PMOS 1, L_0x130091fd0, RS_0x13003fb80, C4<0>, C4<0>;
L_0x130092018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc487f0 .functor PMOS 1, L_0x130092018, RS_0x13003fb80, C4<0>, C4<0>;
v0x11fc39ba0_0 .net/2s *"_ivl_0", 0 0, L_0x130091f88;  1 drivers
v0x11fc39c50_0 .net/2s *"_ivl_2", 0 0, L_0x130091fd0;  1 drivers
v0x11fc39d00_0 .net/2s *"_ivl_4", 0 0, L_0x130092018;  1 drivers
v0x11fc39dc0_0 .net8 "a", 0 0, RS_0x13003fb80;  alias, 3 drivers, strength-aware
v0x11fc39e70_0 .net8 "b", 0 0, RS_0x13003fb80;  alias, 3 drivers, strength-aware
v0x11fc39f80_0 .net8 "o1", 0 0, L_0x11fcadc50;  1 drivers, strength-aware
v0x11fc3a010_0 .net8 "out", 0 0, RS_0x13003fd00;  alias, 3 drivers, strength-aware
S_0x11fc3a390 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x11fc38de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc3fe90_0 .net "a", 0 0, L_0x11fcb16b0;  alias, 1 drivers
RS_0x1300400c0 .resolv tri, L_0x11fcabf10, L_0x11fcac0c0, L_0x11fcac150;
v0x11fc3ff20_0 .net8 "and1_out", 0 0, RS_0x1300400c0;  3 drivers, strength-aware
RS_0x130040480 .resolv tri, L_0x11fcac790, L_0x11fcac940, L_0x11fcac9b0;
v0x11fc3ffb0_0 .net8 "and2_out", 0 0, RS_0x130040480;  3 drivers, strength-aware
v0x11fc40040_0 .net "b", 0 0, L_0x11fcab370;  alias, 1 drivers
RS_0x1300402a0 .resolv tri, L_0x11fca4d10, L_0x11fcab4f0, L_0x11fcab5c0;
v0x11fc400d0_0 .net8 "not_a", 0 0, RS_0x1300402a0;  3 drivers, strength-aware
RS_0x13003fee0 .resolv tri, L_0x11fcab780, L_0x11fcab830, L_0x11fcab920;
v0x11fc40220_0 .net8 "not_b", 0 0, RS_0x13003fee0;  3 drivers, strength-aware
v0x11fc40330_0 .net8 "out", 0 0, RS_0x130040cf0;  alias, 3 drivers, strength-aware
S_0x11fc3a5a0 .scope module, "and1" "And" 2 30, 2 3 0, S_0x11fc3a390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc3b680_0 .net "a", 0 0, L_0x11fcb16b0;  alias, 1 drivers
v0x11fc3b720_0 .net8 "b", 0 0, RS_0x13003fee0;  alias, 3 drivers, strength-aware
RS_0x13003ff40 .resolv tri, L_0x11fc402b0, L_0x11fcabc60, L_0x11fcabd50;
v0x11fc3b7c0_0 .net8 "nand_out", 0 0, RS_0x13003ff40;  3 drivers, strength-aware
v0x11fc3b870_0 .net8 "out", 0 0, RS_0x1300400c0;  alias, 3 drivers, strength-aware
S_0x11fc3a7d0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc3a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300918c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcab9f0 .functor NMOS 1, L_0x1300918c8, RS_0x13003fee0, C4<0>, C4<0>;
L_0x11fc402b0 .functor NMOS 1, L_0x11fcab9f0, L_0x11fcb16b0, C4<0>, C4<0>;
L_0x130091910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcabc60 .functor PMOS 1, L_0x130091910, L_0x11fcb16b0, C4<0>, C4<0>;
L_0x130091958 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcabd50 .functor PMOS 1, L_0x130091958, RS_0x13003fee0, C4<0>, C4<0>;
v0x11fc3aa10_0 .net/2s *"_ivl_0", 0 0, L_0x1300918c8;  1 drivers
v0x11fc3aad0_0 .net/2s *"_ivl_2", 0 0, L_0x130091910;  1 drivers
v0x11fc3ab80_0 .net/2s *"_ivl_4", 0 0, L_0x130091958;  1 drivers
v0x11fc3ac40_0 .net "a", 0 0, L_0x11fcb16b0;  alias, 1 drivers
v0x11fc3ad10_0 .net8 "b", 0 0, RS_0x13003fee0;  alias, 3 drivers, strength-aware
v0x11fc3ade0_0 .net8 "o1", 0 0, L_0x11fcab9f0;  1 drivers, strength-aware
v0x11fc3ae70_0 .net8 "out", 0 0, RS_0x13003ff40;  alias, 3 drivers, strength-aware
S_0x11fc3af40 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc3a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300919a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcabe20 .functor NMOS 1, L_0x1300919a0, RS_0x13003ff40, C4<0>, C4<0>;
L_0x11fcabf10 .functor NMOS 1, L_0x11fcabe20, RS_0x13003ff40, C4<0>, C4<0>;
L_0x1300919e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcac0c0 .functor PMOS 1, L_0x1300919e8, RS_0x13003ff40, C4<0>, C4<0>;
L_0x130091a30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcac150 .functor PMOS 1, L_0x130091a30, RS_0x13003ff40, C4<0>, C4<0>;
v0x11fc3b160_0 .net/2s *"_ivl_0", 0 0, L_0x1300919a0;  1 drivers
v0x11fc3b210_0 .net/2s *"_ivl_2", 0 0, L_0x1300919e8;  1 drivers
v0x11fc3b2c0_0 .net/2s *"_ivl_4", 0 0, L_0x130091a30;  1 drivers
v0x11fc3b380_0 .net8 "a", 0 0, RS_0x13003ff40;  alias, 3 drivers, strength-aware
v0x11fc3b430_0 .net8 "b", 0 0, RS_0x13003ff40;  alias, 3 drivers, strength-aware
v0x11fc3b540_0 .net8 "o1", 0 0, L_0x11fcabe20;  1 drivers, strength-aware
v0x11fc3b5d0_0 .net8 "out", 0 0, RS_0x1300400c0;  alias, 3 drivers, strength-aware
S_0x11fc3b940 .scope module, "and2" "And" 2 31, 2 3 0, S_0x11fc3a390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc3c9f0_0 .net8 "a", 0 0, RS_0x1300402a0;  alias, 3 drivers, strength-aware
v0x11fc3ca90_0 .net "b", 0 0, L_0x11fcab370;  alias, 1 drivers
RS_0x130040300 .resolv tri, L_0x11fcac370, L_0x11fcac560, L_0x11fcac5f0;
v0x11fc3cb20_0 .net8 "nand_out", 0 0, RS_0x130040300;  3 drivers, strength-aware
v0x11fc3cbd0_0 .net8 "out", 0 0, RS_0x130040480;  alias, 3 drivers, strength-aware
S_0x11fc3bb50 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc3b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130091a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcac2c0 .functor NMOS 1, L_0x130091a78, L_0x11fcab370, C4<0>, C4<0>;
L_0x11fcac370 .functor NMOS 1, L_0x11fcac2c0, RS_0x1300402a0, C4<0>, C4<0>;
L_0x130091ac0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcac560 .functor PMOS 1, L_0x130091ac0, RS_0x1300402a0, C4<0>, C4<0>;
L_0x130091b08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcac5f0 .functor PMOS 1, L_0x130091b08, L_0x11fcab370, C4<0>, C4<0>;
v0x11fc3bd80_0 .net/2s *"_ivl_0", 0 0, L_0x130091a78;  1 drivers
v0x11fc3be40_0 .net/2s *"_ivl_2", 0 0, L_0x130091ac0;  1 drivers
v0x11fc3bef0_0 .net/2s *"_ivl_4", 0 0, L_0x130091b08;  1 drivers
v0x11fc3bfb0_0 .net8 "a", 0 0, RS_0x1300402a0;  alias, 3 drivers, strength-aware
v0x11fc3c050_0 .net "b", 0 0, L_0x11fcab370;  alias, 1 drivers
v0x11fc3c160_0 .net8 "o1", 0 0, L_0x11fcac2c0;  1 drivers, strength-aware
v0x11fc3c1f0_0 .net8 "out", 0 0, RS_0x130040300;  alias, 3 drivers, strength-aware
S_0x11fc3c2b0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc3b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130091b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcac6a0 .functor NMOS 1, L_0x130091b50, RS_0x130040300, C4<0>, C4<0>;
L_0x11fcac790 .functor NMOS 1, L_0x11fcac6a0, RS_0x130040300, C4<0>, C4<0>;
L_0x130091b98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcac940 .functor PMOS 1, L_0x130091b98, RS_0x130040300, C4<0>, C4<0>;
L_0x130091be0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcac9b0 .functor PMOS 1, L_0x130091be0, RS_0x130040300, C4<0>, C4<0>;
v0x11fc3c4d0_0 .net/2s *"_ivl_0", 0 0, L_0x130091b50;  1 drivers
v0x11fc3c580_0 .net/2s *"_ivl_2", 0 0, L_0x130091b98;  1 drivers
v0x11fc3c630_0 .net/2s *"_ivl_4", 0 0, L_0x130091be0;  1 drivers
v0x11fc3c6f0_0 .net8 "a", 0 0, RS_0x130040300;  alias, 3 drivers, strength-aware
v0x11fc3c7a0_0 .net8 "b", 0 0, RS_0x130040300;  alias, 3 drivers, strength-aware
v0x11fc3c8b0_0 .net8 "o1", 0 0, L_0x11fcac6a0;  1 drivers, strength-aware
v0x11fc3c940_0 .net8 "out", 0 0, RS_0x130040480;  alias, 3 drivers, strength-aware
S_0x11fc3cca0 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x11fc3a390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc3d620_0 .net "a", 0 0, L_0x11fcb16b0;  alias, 1 drivers
v0x11fc3d6c0_0 .net8 "out", 0 0, RS_0x1300402a0;  alias, 3 drivers, strength-aware
S_0x11fc3ce90 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc3cca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130091718 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc91b10 .functor NMOS 1, L_0x130091718, L_0x11fcb16b0, C4<0>, C4<0>;
L_0x11fca4d10 .functor NMOS 1, L_0x11fc91b10, L_0x11fcb16b0, C4<0>, C4<0>;
L_0x130091760 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcab4f0 .functor PMOS 1, L_0x130091760, L_0x11fcb16b0, C4<0>, C4<0>;
L_0x1300917a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcab5c0 .functor PMOS 1, L_0x1300917a8, L_0x11fcb16b0, C4<0>, C4<0>;
v0x11fc3d0d0_0 .net/2s *"_ivl_0", 0 0, L_0x130091718;  1 drivers
v0x11fc3d190_0 .net/2s *"_ivl_2", 0 0, L_0x130091760;  1 drivers
v0x11fc3d240_0 .net/2s *"_ivl_4", 0 0, L_0x1300917a8;  1 drivers
v0x11fc3d300_0 .net "a", 0 0, L_0x11fcb16b0;  alias, 1 drivers
v0x11fc3d410_0 .net "b", 0 0, L_0x11fcb16b0;  alias, 1 drivers
v0x11fc3d4a0_0 .net8 "o1", 0 0, L_0x11fc91b10;  1 drivers, strength-aware
v0x11fc3d540_0 .net8 "out", 0 0, RS_0x1300402a0;  alias, 3 drivers, strength-aware
S_0x11fc3d760 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x11fc3a390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc3e0e0_0 .net "a", 0 0, L_0x11fcab370;  alias, 1 drivers
v0x11fc3e180_0 .net8 "out", 0 0, RS_0x13003fee0;  alias, 3 drivers, strength-aware
S_0x11fc3d950 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc3d760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300917f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcab690 .functor NMOS 1, L_0x1300917f0, L_0x11fcab370, C4<0>, C4<0>;
L_0x11fcab780 .functor NMOS 1, L_0x11fcab690, L_0x11fcab370, C4<0>, C4<0>;
L_0x130091838 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcab830 .functor PMOS 1, L_0x130091838, L_0x11fcab370, C4<0>, C4<0>;
L_0x130091880 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcab920 .functor PMOS 1, L_0x130091880, L_0x11fcab370, C4<0>, C4<0>;
v0x11fc3db90_0 .net/2s *"_ivl_0", 0 0, L_0x1300917f0;  1 drivers
v0x11fc3dc50_0 .net/2s *"_ivl_2", 0 0, L_0x130091838;  1 drivers
v0x11fc3dd00_0 .net/2s *"_ivl_4", 0 0, L_0x130091880;  1 drivers
v0x11fc3ddc0_0 .net "a", 0 0, L_0x11fcab370;  alias, 1 drivers
v0x11fc3ded0_0 .net "b", 0 0, L_0x11fcab370;  alias, 1 drivers
v0x11fc3df60_0 .net8 "o1", 0 0, L_0x11fcab690;  1 drivers, strength-aware
v0x11fc3e000_0 .net8 "out", 0 0, RS_0x13003fee0;  alias, 3 drivers, strength-aware
S_0x11fc3e220 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x11fc3a390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc3fa30_0 .net8 "a", 0 0, RS_0x1300400c0;  alias, 3 drivers, strength-aware
v0x11fc3fb50_0 .net8 "b", 0 0, RS_0x130040480;  alias, 3 drivers, strength-aware
RS_0x1300409f0 .resolv tri, L_0x11fcacbd0, L_0x11fcacc80, L_0x11fcacdd0;
v0x11fc3fc60_0 .net8 "nand_out1", 0 0, RS_0x1300409f0;  3 drivers, strength-aware
RS_0x130040b70 .resolv tri, L_0x11fcacf70, L_0x11fcad020, L_0x11fcad170;
v0x11fc3fcf0_0 .net8 "nand_out2", 0 0, RS_0x130040b70;  3 drivers, strength-aware
v0x11fc3fdc0_0 .net8 "out", 0 0, RS_0x130040cf0;  alias, 3 drivers, strength-aware
S_0x11fc3e470 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x11fc3e220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130091c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcacb20 .functor NMOS 1, L_0x130091c28, RS_0x1300400c0, C4<0>, C4<0>;
L_0x11fcacbd0 .functor NMOS 1, L_0x11fcacb20, RS_0x1300400c0, C4<0>, C4<0>;
L_0x130091c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcacc80 .functor PMOS 1, L_0x130091c70, RS_0x1300400c0, C4<0>, C4<0>;
L_0x130091cb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcacdd0 .functor PMOS 1, L_0x130091cb8, RS_0x1300400c0, C4<0>, C4<0>;
v0x11fc3e6a0_0 .net/2s *"_ivl_0", 0 0, L_0x130091c28;  1 drivers
v0x11fc3e760_0 .net/2s *"_ivl_2", 0 0, L_0x130091c70;  1 drivers
v0x11fc3e810_0 .net/2s *"_ivl_4", 0 0, L_0x130091cb8;  1 drivers
v0x11fc3e8d0_0 .net8 "a", 0 0, RS_0x1300400c0;  alias, 3 drivers, strength-aware
v0x11fc3e9a0_0 .net8 "b", 0 0, RS_0x1300400c0;  alias, 3 drivers, strength-aware
v0x11fc3ea70_0 .net8 "o1", 0 0, L_0x11fcacb20;  1 drivers, strength-aware
v0x11fc3eb00_0 .net8 "out", 0 0, RS_0x1300409f0;  alias, 3 drivers, strength-aware
S_0x11fc3ebc0 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x11fc3e220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130091d00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcace80 .functor NMOS 1, L_0x130091d00, RS_0x130040480, C4<0>, C4<0>;
L_0x11fcacf70 .functor NMOS 1, L_0x11fcace80, RS_0x130040480, C4<0>, C4<0>;
L_0x130091d48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcad020 .functor PMOS 1, L_0x130091d48, RS_0x130040480, C4<0>, C4<0>;
L_0x130091d90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcad170 .functor PMOS 1, L_0x130091d90, RS_0x130040480, C4<0>, C4<0>;
v0x11fc3ede0_0 .net/2s *"_ivl_0", 0 0, L_0x130091d00;  1 drivers
v0x11fc3ee90_0 .net/2s *"_ivl_2", 0 0, L_0x130091d48;  1 drivers
v0x11fc3ef40_0 .net/2s *"_ivl_4", 0 0, L_0x130091d90;  1 drivers
v0x11fc3f000_0 .net8 "a", 0 0, RS_0x130040480;  alias, 3 drivers, strength-aware
v0x11fc3f0d0_0 .net8 "b", 0 0, RS_0x130040480;  alias, 3 drivers, strength-aware
v0x11fc3f1a0_0 .net8 "o1", 0 0, L_0x11fcace80;  1 drivers, strength-aware
v0x11fc3f230_0 .net8 "out", 0 0, RS_0x130040b70;  alias, 3 drivers, strength-aware
S_0x11fc3f2f0 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x11fc3e220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130091dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcad220 .functor NMOS 1, L_0x130091dd8, RS_0x130040b70, C4<0>, C4<0>;
L_0x11fcad310 .functor NMOS 1, L_0x11fcad220, RS_0x1300409f0, C4<0>, C4<0>;
L_0x130091e20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcad3c0 .functor PMOS 1, L_0x130091e20, RS_0x1300409f0, C4<0>, C4<0>;
L_0x130091e68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcad490 .functor PMOS 1, L_0x130091e68, RS_0x130040b70, C4<0>, C4<0>;
v0x11fc3f520_0 .net/2s *"_ivl_0", 0 0, L_0x130091dd8;  1 drivers
v0x11fc3f5d0_0 .net/2s *"_ivl_2", 0 0, L_0x130091e20;  1 drivers
v0x11fc3f680_0 .net/2s *"_ivl_4", 0 0, L_0x130091e68;  1 drivers
v0x11fc3f740_0 .net8 "a", 0 0, RS_0x1300409f0;  alias, 3 drivers, strength-aware
v0x11fc3f7f0_0 .net8 "b", 0 0, RS_0x130040b70;  alias, 3 drivers, strength-aware
v0x11fc3f8c0_0 .net8 "o1", 0 0, L_0x11fcad220;  1 drivers, strength-aware
v0x11fc3f950_0 .net8 "out", 0 0, RS_0x130040cf0;  alias, 3 drivers, strength-aware
S_0x11fc40800 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x11fc38ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x11fc47d40_0 .net8 "a", 0 0, RS_0x130040cf0;  alias, 3 drivers, strength-aware
v0x11fc47dd0_0 .net "b", 0 0, L_0x11fcb1800;  alias, 1 drivers
v0x11fc47f60_0 .net8 "carry", 0 0, RS_0x130041200;  alias, 3 drivers, strength-aware
v0x11fc47ff0_0 .net8 "sum", 0 0, RS_0x1300421f0;  alias, 3 drivers, strength-aware
S_0x11fc40970 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x11fc40800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc41a30_0 .net8 "a", 0 0, RS_0x130040cf0;  alias, 3 drivers, strength-aware
v0x11fc41ad0_0 .net "b", 0 0, L_0x11fcb1800;  alias, 1 drivers
RS_0x130041080 .resolv tri, L_0x11fc47ea0, L_0x11fcb0600, L_0x11fcb06b0;
v0x11fc41b70_0 .net8 "nand_out", 0 0, RS_0x130041080;  3 drivers, strength-aware
v0x11fc41c20_0 .net8 "out", 0 0, RS_0x130041200;  alias, 3 drivers, strength-aware
S_0x11fc40b80 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc40970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300927f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb02d0 .functor NMOS 1, L_0x1300927f8, L_0x11fcb1800, C4<0>, C4<0>;
L_0x11fc47ea0 .functor NMOS 1, L_0x11fcb02d0, RS_0x130040cf0, C4<0>, C4<0>;
L_0x130092840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb0600 .functor PMOS 1, L_0x130092840, RS_0x130040cf0, C4<0>, C4<0>;
L_0x130092888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb06b0 .functor PMOS 1, L_0x130092888, L_0x11fcb1800, C4<0>, C4<0>;
v0x11fc40db0_0 .net/2s *"_ivl_0", 0 0, L_0x1300927f8;  1 drivers
v0x11fc40e60_0 .net/2s *"_ivl_2", 0 0, L_0x130092840;  1 drivers
v0x11fc40f10_0 .net/2s *"_ivl_4", 0 0, L_0x130092888;  1 drivers
v0x11fc40fd0_0 .net8 "a", 0 0, RS_0x130040cf0;  alias, 3 drivers, strength-aware
v0x11fc410e0_0 .net "b", 0 0, L_0x11fcb1800;  alias, 1 drivers
v0x11fc41180_0 .net8 "o1", 0 0, L_0x11fcb02d0;  1 drivers, strength-aware
v0x11fc41220_0 .net8 "out", 0 0, RS_0x130041080;  alias, 3 drivers, strength-aware
S_0x11fc412f0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc40970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300928d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb0780 .functor NMOS 1, L_0x1300928d0, RS_0x130041080, C4<0>, C4<0>;
L_0x11fcb0870 .functor NMOS 1, L_0x11fcb0780, RS_0x130041080, C4<0>, C4<0>;
L_0x130092918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb0a20 .functor PMOS 1, L_0x130092918, RS_0x130041080, C4<0>, C4<0>;
L_0x130092960 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc48f40 .functor PMOS 1, L_0x130092960, RS_0x130041080, C4<0>, C4<0>;
v0x11fc41510_0 .net/2s *"_ivl_0", 0 0, L_0x1300928d0;  1 drivers
v0x11fc415c0_0 .net/2s *"_ivl_2", 0 0, L_0x130092918;  1 drivers
v0x11fc41670_0 .net/2s *"_ivl_4", 0 0, L_0x130092960;  1 drivers
v0x11fc41730_0 .net8 "a", 0 0, RS_0x130041080;  alias, 3 drivers, strength-aware
v0x11fc417e0_0 .net8 "b", 0 0, RS_0x130041080;  alias, 3 drivers, strength-aware
v0x11fc418f0_0 .net8 "o1", 0 0, L_0x11fcb0780;  1 drivers, strength-aware
v0x11fc41980_0 .net8 "out", 0 0, RS_0x130041200;  alias, 3 drivers, strength-aware
S_0x11fc41cf0 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x11fc40800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc47810_0 .net8 "a", 0 0, RS_0x130040cf0;  alias, 3 drivers, strength-aware
RS_0x1300415c0 .resolv tri, L_0x11fcaec80, L_0x11fcaee30, L_0x11fcaeec0;
v0x11fc478a0_0 .net8 "and1_out", 0 0, RS_0x1300415c0;  3 drivers, strength-aware
RS_0x130041980 .resolv tri, L_0x11fcaf500, L_0x11fcaf6b0, L_0x11fcaf720;
v0x11fc47930_0 .net8 "and2_out", 0 0, RS_0x130041980;  3 drivers, strength-aware
v0x11fc479c0_0 .net "b", 0 0, L_0x11fcb1800;  alias, 1 drivers
RS_0x1300417a0 .resolv tri, L_0x11fcae190, L_0x11fcae240, L_0x11fcae330;
v0x11fc47a50_0 .net8 "not_a", 0 0, RS_0x1300417a0;  3 drivers, strength-aware
RS_0x1300413e0 .resolv tri, L_0x11fcae4f0, L_0x11fcae5a0, L_0x11fcae690;
v0x11fc47ba0_0 .net8 "not_b", 0 0, RS_0x1300413e0;  3 drivers, strength-aware
v0x11fc47cb0_0 .net8 "out", 0 0, RS_0x1300421f0;  alias, 3 drivers, strength-aware
S_0x11fc41f00 .scope module, "and1" "And" 2 30, 2 3 0, S_0x11fc41cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc42fc0_0 .net8 "a", 0 0, RS_0x130040cf0;  alias, 3 drivers, strength-aware
v0x11fc43060_0 .net8 "b", 0 0, RS_0x1300413e0;  alias, 3 drivers, strength-aware
RS_0x130041440 .resolv tri, L_0x11fc47c30, L_0x11fcae9d0, L_0x11fcaeac0;
v0x11fc43100_0 .net8 "nand_out", 0 0, RS_0x130041440;  3 drivers, strength-aware
v0x11fc431b0_0 .net8 "out", 0 0, RS_0x1300415c0;  alias, 3 drivers, strength-aware
S_0x11fc42130 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc41f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130092210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcae760 .functor NMOS 1, L_0x130092210, RS_0x1300413e0, C4<0>, C4<0>;
L_0x11fc47c30 .functor NMOS 1, L_0x11fcae760, RS_0x130040cf0, C4<0>, C4<0>;
L_0x130092258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcae9d0 .functor PMOS 1, L_0x130092258, RS_0x130040cf0, C4<0>, C4<0>;
L_0x1300922a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcaeac0 .functor PMOS 1, L_0x1300922a0, RS_0x1300413e0, C4<0>, C4<0>;
v0x11fc42370_0 .net/2s *"_ivl_0", 0 0, L_0x130092210;  1 drivers
v0x11fc42430_0 .net/2s *"_ivl_2", 0 0, L_0x130092258;  1 drivers
v0x11fc424e0_0 .net/2s *"_ivl_4", 0 0, L_0x1300922a0;  1 drivers
v0x11fc425a0_0 .net8 "a", 0 0, RS_0x130040cf0;  alias, 3 drivers, strength-aware
v0x11fc42630_0 .net8 "b", 0 0, RS_0x1300413e0;  alias, 3 drivers, strength-aware
v0x11fc42710_0 .net8 "o1", 0 0, L_0x11fcae760;  1 drivers, strength-aware
v0x11fc427b0_0 .net8 "out", 0 0, RS_0x130041440;  alias, 3 drivers, strength-aware
S_0x11fc42880 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc41f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300922e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcaeb90 .functor NMOS 1, L_0x1300922e8, RS_0x130041440, C4<0>, C4<0>;
L_0x11fcaec80 .functor NMOS 1, L_0x11fcaeb90, RS_0x130041440, C4<0>, C4<0>;
L_0x130092330 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcaee30 .functor PMOS 1, L_0x130092330, RS_0x130041440, C4<0>, C4<0>;
L_0x130092378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcaeec0 .functor PMOS 1, L_0x130092378, RS_0x130041440, C4<0>, C4<0>;
v0x11fc42aa0_0 .net/2s *"_ivl_0", 0 0, L_0x1300922e8;  1 drivers
v0x11fc42b50_0 .net/2s *"_ivl_2", 0 0, L_0x130092330;  1 drivers
v0x11fc42c00_0 .net/2s *"_ivl_4", 0 0, L_0x130092378;  1 drivers
v0x11fc42cc0_0 .net8 "a", 0 0, RS_0x130041440;  alias, 3 drivers, strength-aware
v0x11fc42d70_0 .net8 "b", 0 0, RS_0x130041440;  alias, 3 drivers, strength-aware
v0x11fc42e80_0 .net8 "o1", 0 0, L_0x11fcaeb90;  1 drivers, strength-aware
v0x11fc42f10_0 .net8 "out", 0 0, RS_0x1300415c0;  alias, 3 drivers, strength-aware
S_0x11fc43280 .scope module, "and2" "And" 2 31, 2 3 0, S_0x11fc41cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc44330_0 .net8 "a", 0 0, RS_0x1300417a0;  alias, 3 drivers, strength-aware
v0x11fc443d0_0 .net "b", 0 0, L_0x11fcb1800;  alias, 1 drivers
RS_0x130041800 .resolv tri, L_0x11fcaf0e0, L_0x11fcaf2d0, L_0x11fcaf360;
v0x11fc44460_0 .net8 "nand_out", 0 0, RS_0x130041800;  3 drivers, strength-aware
v0x11fc44510_0 .net8 "out", 0 0, RS_0x130041980;  alias, 3 drivers, strength-aware
S_0x11fc43490 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc43280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300923c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcaf030 .functor NMOS 1, L_0x1300923c0, L_0x11fcb1800, C4<0>, C4<0>;
L_0x11fcaf0e0 .functor NMOS 1, L_0x11fcaf030, RS_0x1300417a0, C4<0>, C4<0>;
L_0x130092408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcaf2d0 .functor PMOS 1, L_0x130092408, RS_0x1300417a0, C4<0>, C4<0>;
L_0x130092450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcaf360 .functor PMOS 1, L_0x130092450, L_0x11fcb1800, C4<0>, C4<0>;
v0x11fc436c0_0 .net/2s *"_ivl_0", 0 0, L_0x1300923c0;  1 drivers
v0x11fc43780_0 .net/2s *"_ivl_2", 0 0, L_0x130092408;  1 drivers
v0x11fc43830_0 .net/2s *"_ivl_4", 0 0, L_0x130092450;  1 drivers
v0x11fc438f0_0 .net8 "a", 0 0, RS_0x1300417a0;  alias, 3 drivers, strength-aware
v0x11fc43990_0 .net "b", 0 0, L_0x11fcb1800;  alias, 1 drivers
v0x11fc43aa0_0 .net8 "o1", 0 0, L_0x11fcaf030;  1 drivers, strength-aware
v0x11fc43b30_0 .net8 "out", 0 0, RS_0x130041800;  alias, 3 drivers, strength-aware
S_0x11fc43bf0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc43280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130092498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcaf410 .functor NMOS 1, L_0x130092498, RS_0x130041800, C4<0>, C4<0>;
L_0x11fcaf500 .functor NMOS 1, L_0x11fcaf410, RS_0x130041800, C4<0>, C4<0>;
L_0x1300924e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcaf6b0 .functor PMOS 1, L_0x1300924e0, RS_0x130041800, C4<0>, C4<0>;
L_0x130092528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcaf720 .functor PMOS 1, L_0x130092528, RS_0x130041800, C4<0>, C4<0>;
v0x11fc43e10_0 .net/2s *"_ivl_0", 0 0, L_0x130092498;  1 drivers
v0x11fc43ec0_0 .net/2s *"_ivl_2", 0 0, L_0x1300924e0;  1 drivers
v0x11fc43f70_0 .net/2s *"_ivl_4", 0 0, L_0x130092528;  1 drivers
v0x11fc44030_0 .net8 "a", 0 0, RS_0x130041800;  alias, 3 drivers, strength-aware
v0x11fc440e0_0 .net8 "b", 0 0, RS_0x130041800;  alias, 3 drivers, strength-aware
v0x11fc441f0_0 .net8 "o1", 0 0, L_0x11fcaf410;  1 drivers, strength-aware
v0x11fc44280_0 .net8 "out", 0 0, RS_0x130041980;  alias, 3 drivers, strength-aware
S_0x11fc445e0 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x11fc41cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc44fc0_0 .net8 "a", 0 0, RS_0x130040cf0;  alias, 3 drivers, strength-aware
v0x11fc45050_0 .net8 "out", 0 0, RS_0x1300417a0;  alias, 3 drivers, strength-aware
S_0x11fc447d0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc445e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130092060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcae0a0 .functor NMOS 1, L_0x130092060, RS_0x130040cf0, C4<0>, C4<0>;
L_0x11fcae190 .functor NMOS 1, L_0x11fcae0a0, RS_0x130040cf0, C4<0>, C4<0>;
L_0x1300920a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcae240 .functor PMOS 1, L_0x1300920a8, RS_0x130040cf0, C4<0>, C4<0>;
L_0x1300920f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcae330 .functor PMOS 1, L_0x1300920f0, RS_0x130040cf0, C4<0>, C4<0>;
v0x11fc44a10_0 .net/2s *"_ivl_0", 0 0, L_0x130092060;  1 drivers
v0x11fc44ad0_0 .net/2s *"_ivl_2", 0 0, L_0x1300920a8;  1 drivers
v0x11fc44b80_0 .net/2s *"_ivl_4", 0 0, L_0x1300920f0;  1 drivers
v0x11fc44c40_0 .net8 "a", 0 0, RS_0x130040cf0;  alias, 3 drivers, strength-aware
v0x11fc44dd0_0 .net8 "b", 0 0, RS_0x130040cf0;  alias, 3 drivers, strength-aware
v0x11fc44ea0_0 .net8 "o1", 0 0, L_0x11fcae0a0;  1 drivers, strength-aware
v0x11fc44f30_0 .net8 "out", 0 0, RS_0x1300417a0;  alias, 3 drivers, strength-aware
S_0x11fc450e0 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x11fc41cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc45a60_0 .net "a", 0 0, L_0x11fcb1800;  alias, 1 drivers
v0x11fc45b00_0 .net8 "out", 0 0, RS_0x1300413e0;  alias, 3 drivers, strength-aware
S_0x11fc452d0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc450e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130092138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcae400 .functor NMOS 1, L_0x130092138, L_0x11fcb1800, C4<0>, C4<0>;
L_0x11fcae4f0 .functor NMOS 1, L_0x11fcae400, L_0x11fcb1800, C4<0>, C4<0>;
L_0x130092180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcae5a0 .functor PMOS 1, L_0x130092180, L_0x11fcb1800, C4<0>, C4<0>;
L_0x1300921c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcae690 .functor PMOS 1, L_0x1300921c8, L_0x11fcb1800, C4<0>, C4<0>;
v0x11fc45510_0 .net/2s *"_ivl_0", 0 0, L_0x130092138;  1 drivers
v0x11fc455d0_0 .net/2s *"_ivl_2", 0 0, L_0x130092180;  1 drivers
v0x11fc45680_0 .net/2s *"_ivl_4", 0 0, L_0x1300921c8;  1 drivers
v0x11fc45740_0 .net "a", 0 0, L_0x11fcb1800;  alias, 1 drivers
v0x11fc45850_0 .net "b", 0 0, L_0x11fcb1800;  alias, 1 drivers
v0x11fc458e0_0 .net8 "o1", 0 0, L_0x11fcae400;  1 drivers, strength-aware
v0x11fc45980_0 .net8 "out", 0 0, RS_0x1300413e0;  alias, 3 drivers, strength-aware
S_0x11fc45ba0 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x11fc41cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc473b0_0 .net8 "a", 0 0, RS_0x1300415c0;  alias, 3 drivers, strength-aware
v0x11fc474d0_0 .net8 "b", 0 0, RS_0x130041980;  alias, 3 drivers, strength-aware
RS_0x130041ef0 .resolv tri, L_0x11fcaf940, L_0x11fcaf9f0, L_0x11fcafb40;
v0x11fc475e0_0 .net8 "nand_out1", 0 0, RS_0x130041ef0;  3 drivers, strength-aware
RS_0x130042070 .resolv tri, L_0x11fcafce0, L_0x11fcafd90, L_0x11fcafee0;
v0x11fc47670_0 .net8 "nand_out2", 0 0, RS_0x130042070;  3 drivers, strength-aware
v0x11fc47740_0 .net8 "out", 0 0, RS_0x1300421f0;  alias, 3 drivers, strength-aware
S_0x11fc45df0 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x11fc45ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130092570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcaf890 .functor NMOS 1, L_0x130092570, RS_0x1300415c0, C4<0>, C4<0>;
L_0x11fcaf940 .functor NMOS 1, L_0x11fcaf890, RS_0x1300415c0, C4<0>, C4<0>;
L_0x1300925b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcaf9f0 .functor PMOS 1, L_0x1300925b8, RS_0x1300415c0, C4<0>, C4<0>;
L_0x130092600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcafb40 .functor PMOS 1, L_0x130092600, RS_0x1300415c0, C4<0>, C4<0>;
v0x11fc46020_0 .net/2s *"_ivl_0", 0 0, L_0x130092570;  1 drivers
v0x11fc460e0_0 .net/2s *"_ivl_2", 0 0, L_0x1300925b8;  1 drivers
v0x11fc46190_0 .net/2s *"_ivl_4", 0 0, L_0x130092600;  1 drivers
v0x11fc46250_0 .net8 "a", 0 0, RS_0x1300415c0;  alias, 3 drivers, strength-aware
v0x11fc46320_0 .net8 "b", 0 0, RS_0x1300415c0;  alias, 3 drivers, strength-aware
v0x11fc463f0_0 .net8 "o1", 0 0, L_0x11fcaf890;  1 drivers, strength-aware
v0x11fc46480_0 .net8 "out", 0 0, RS_0x130041ef0;  alias, 3 drivers, strength-aware
S_0x11fc46540 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x11fc45ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130092648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcafbf0 .functor NMOS 1, L_0x130092648, RS_0x130041980, C4<0>, C4<0>;
L_0x11fcafce0 .functor NMOS 1, L_0x11fcafbf0, RS_0x130041980, C4<0>, C4<0>;
L_0x130092690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcafd90 .functor PMOS 1, L_0x130092690, RS_0x130041980, C4<0>, C4<0>;
L_0x1300926d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcafee0 .functor PMOS 1, L_0x1300926d8, RS_0x130041980, C4<0>, C4<0>;
v0x11fc46760_0 .net/2s *"_ivl_0", 0 0, L_0x130092648;  1 drivers
v0x11fc46810_0 .net/2s *"_ivl_2", 0 0, L_0x130092690;  1 drivers
v0x11fc468c0_0 .net/2s *"_ivl_4", 0 0, L_0x1300926d8;  1 drivers
v0x11fc46980_0 .net8 "a", 0 0, RS_0x130041980;  alias, 3 drivers, strength-aware
v0x11fc46a50_0 .net8 "b", 0 0, RS_0x130041980;  alias, 3 drivers, strength-aware
v0x11fc46b20_0 .net8 "o1", 0 0, L_0x11fcafbf0;  1 drivers, strength-aware
v0x11fc46bb0_0 .net8 "out", 0 0, RS_0x130042070;  alias, 3 drivers, strength-aware
S_0x11fc46c70 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x11fc45ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130092720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcaff90 .functor NMOS 1, L_0x130092720, RS_0x130042070, C4<0>, C4<0>;
L_0x11fcb0080 .functor NMOS 1, L_0x11fcaff90, RS_0x130041ef0, C4<0>, C4<0>;
L_0x130092768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb0130 .functor PMOS 1, L_0x130092768, RS_0x130041ef0, C4<0>, C4<0>;
L_0x1300927b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb0200 .functor PMOS 1, L_0x1300927b0, RS_0x130042070, C4<0>, C4<0>;
v0x11fc46ea0_0 .net/2s *"_ivl_0", 0 0, L_0x130092720;  1 drivers
v0x11fc46f50_0 .net/2s *"_ivl_2", 0 0, L_0x130092768;  1 drivers
v0x11fc47000_0 .net/2s *"_ivl_4", 0 0, L_0x1300927b0;  1 drivers
v0x11fc470c0_0 .net8 "a", 0 0, RS_0x130041ef0;  alias, 3 drivers, strength-aware
v0x11fc47170_0 .net8 "b", 0 0, RS_0x130042070;  alias, 3 drivers, strength-aware
v0x11fc47240_0 .net8 "o1", 0 0, L_0x11fcaff90;  1 drivers, strength-aware
v0x11fc472d0_0 .net8 "out", 0 0, RS_0x1300421f0;  alias, 3 drivers, strength-aware
S_0x11fc48080 .scope module, "or_gate" "Or" 6 7, 2 9 0, S_0x11fc38ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc49830_0 .net8 "a", 0 0, RS_0x13003fd00;  alias, 3 drivers, strength-aware
v0x11fc498d0_0 .net8 "b", 0 0, RS_0x130041200;  alias, 3 drivers, strength-aware
RS_0x130042550 .resolv tri, L_0x11fcb0ce0, L_0x11fcb0d90, L_0x11fcb0ee0;
v0x11fc49970_0 .net8 "nand_out1", 0 0, RS_0x130042550;  3 drivers, strength-aware
RS_0x1300426d0 .resolv tri, L_0x11fcb1080, L_0x11fcb1130, L_0x11fcb1280;
v0x11fc49a40_0 .net8 "nand_out2", 0 0, RS_0x1300426d0;  3 drivers, strength-aware
v0x11fc49b10_0 .net8 "out", 0 0, RS_0x130042850;  alias, 3 drivers, strength-aware
S_0x11fc48240 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x11fc48080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300929a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb0bf0 .functor NMOS 1, L_0x1300929a8, RS_0x13003fd00, C4<0>, C4<0>;
L_0x11fcb0ce0 .functor NMOS 1, L_0x11fcb0bf0, RS_0x13003fd00, C4<0>, C4<0>;
L_0x1300929f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb0d90 .functor PMOS 1, L_0x1300929f0, RS_0x13003fd00, C4<0>, C4<0>;
L_0x130092a38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb0ee0 .functor PMOS 1, L_0x130092a38, RS_0x13003fd00, C4<0>, C4<0>;
v0x11fc48470_0 .net/2s *"_ivl_0", 0 0, L_0x1300929a8;  1 drivers
v0x11fc48520_0 .net/2s *"_ivl_2", 0 0, L_0x1300929f0;  1 drivers
v0x11fc485d0_0 .net/2s *"_ivl_4", 0 0, L_0x130092a38;  1 drivers
v0x11fc48690_0 .net8 "a", 0 0, RS_0x13003fd00;  alias, 3 drivers, strength-aware
v0x11fc48720_0 .net8 "b", 0 0, RS_0x13003fd00;  alias, 3 drivers, strength-aware
v0x11fc48870_0 .net8 "o1", 0 0, L_0x11fcb0bf0;  1 drivers, strength-aware
v0x11fc48900_0 .net8 "out", 0 0, RS_0x130042550;  alias, 3 drivers, strength-aware
S_0x11fc489e0 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x11fc48080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130092a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb0f90 .functor NMOS 1, L_0x130092a80, RS_0x130041200, C4<0>, C4<0>;
L_0x11fcb1080 .functor NMOS 1, L_0x11fcb0f90, RS_0x130041200, C4<0>, C4<0>;
L_0x130092ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb1130 .functor PMOS 1, L_0x130092ac8, RS_0x130041200, C4<0>, C4<0>;
L_0x130092b10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb1280 .functor PMOS 1, L_0x130092b10, RS_0x130041200, C4<0>, C4<0>;
v0x11fc48bf0_0 .net/2s *"_ivl_0", 0 0, L_0x130092a80;  1 drivers
v0x11fc48c80_0 .net/2s *"_ivl_2", 0 0, L_0x130092ac8;  1 drivers
v0x11fc48d20_0 .net/2s *"_ivl_4", 0 0, L_0x130092b10;  1 drivers
v0x11fc48de0_0 .net8 "a", 0 0, RS_0x130041200;  alias, 3 drivers, strength-aware
v0x11fc48e70_0 .net8 "b", 0 0, RS_0x130041200;  alias, 3 drivers, strength-aware
v0x11fc48fc0_0 .net8 "o1", 0 0, L_0x11fcb0f90;  1 drivers, strength-aware
v0x11fc49050_0 .net8 "out", 0 0, RS_0x1300426d0;  alias, 3 drivers, strength-aware
S_0x11fc49130 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x11fc48080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130092b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb1330 .functor NMOS 1, L_0x130092b58, RS_0x1300426d0, C4<0>, C4<0>;
L_0x11fcb1420 .functor NMOS 1, L_0x11fcb1330, RS_0x130042550, C4<0>, C4<0>;
L_0x130092ba0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb14d0 .functor PMOS 1, L_0x130092ba0, RS_0x130042550, C4<0>, C4<0>;
L_0x130092be8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb1600 .functor PMOS 1, L_0x130092be8, RS_0x1300426d0, C4<0>, C4<0>;
v0x11fc49340_0 .net/2s *"_ivl_0", 0 0, L_0x130092b58;  1 drivers
v0x11fc493d0_0 .net/2s *"_ivl_2", 0 0, L_0x130092ba0;  1 drivers
v0x11fc49480_0 .net/2s *"_ivl_4", 0 0, L_0x130092be8;  1 drivers
v0x11fc49540_0 .net8 "a", 0 0, RS_0x130042550;  alias, 3 drivers, strength-aware
v0x11fc495f0_0 .net8 "b", 0 0, RS_0x1300426d0;  alias, 3 drivers, strength-aware
v0x11fc496c0_0 .net8 "o1", 0 0, L_0x11fcb1330;  1 drivers, strength-aware
v0x11fc49750_0 .net8 "out", 0 0, RS_0x130042850;  alias, 3 drivers, strength-aware
S_0x11fc4a190 .scope module, "fa8" "FullAdder" 5 23, 6 3 0, S_0x140067080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x11fc5b1d0_0 .net "a", 0 0, L_0x11fcb7c40;  1 drivers
v0x11fc5b260_0 .net "b", 0 0, L_0x11fcb7ce0;  1 drivers
RS_0x130042d30 .resolv tri, L_0x11fcb42b0, L_0x11fcb4460, L_0x11fc59de0;
v0x11fc5b2f0_0 .net8 "carry1", 0 0, RS_0x130042d30;  3 drivers, strength-aware
RS_0x130044230 .resolv tri, L_0x11fcb6e00, L_0x11fcb6fb0, L_0x11fc5a530;
v0x11fc5b380_0 .net8 "carry2", 0 0, RS_0x130044230;  3 drivers, strength-aware
v0x11fc5b410_0 .net "cin", 0 0, L_0x11fcb7e50;  1 drivers
v0x11fc5b4e0_0 .net8 "cout", 0 0, RS_0x130045880;  3 drivers, strength-aware
v0x11fc5b5b0_0 .net8 "sum", 0 0, RS_0x130045220;  3 drivers, strength-aware
RS_0x130043d20 .resolv tri, L_0x11fcb38a0, L_0x11fcb3950, L_0x11fcb3a20;
v0x11fc5b6c0_0 .net8 "sum1", 0 0, RS_0x130043d20;  3 drivers, strength-aware
S_0x11fc4a3d0 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x11fc4a190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x11fc519b0_0 .net "a", 0 0, L_0x11fcb7c40;  alias, 1 drivers
v0x11fc51b40_0 .net "b", 0 0, L_0x11fcb7ce0;  alias, 1 drivers
v0x11fc51cd0_0 .net8 "carry", 0 0, RS_0x130042d30;  alias, 3 drivers, strength-aware
v0x11fc51d60_0 .net8 "sum", 0 0, RS_0x130043d20;  alias, 3 drivers, strength-aware
S_0x11fc4a5f0 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x11fc4a3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc4b6b0_0 .net "a", 0 0, L_0x11fcb7c40;  alias, 1 drivers
v0x11fc4b750_0 .net "b", 0 0, L_0x11fcb7ce0;  alias, 1 drivers
RS_0x130042bb0 .resolv tri, L_0x11fc51c10, L_0x11fc51a40, L_0x11fcb4130;
v0x11fc4b800_0 .net8 "nand_out", 0 0, RS_0x130042bb0;  3 drivers, strength-aware
v0x11fc4b8b0_0 .net8 "out", 0 0, RS_0x130042d30;  alias, 3 drivers, strength-aware
S_0x11fc4a820 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc4a5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300933c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc56320 .functor NMOS 1, L_0x1300933c8, L_0x11fcb7ce0, C4<0>, C4<0>;
L_0x11fc51c10 .functor NMOS 1, L_0x11fc56320, L_0x11fcb7c40, C4<0>, C4<0>;
L_0x130093410 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc51a40 .functor PMOS 1, L_0x130093410, L_0x11fcb7c40, C4<0>, C4<0>;
L_0x130093458 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb4130 .functor PMOS 1, L_0x130093458, L_0x11fcb7ce0, C4<0>, C4<0>;
v0x11fc4aa50_0 .net/2s *"_ivl_0", 0 0, L_0x1300933c8;  1 drivers
v0x11fc4ab10_0 .net/2s *"_ivl_2", 0 0, L_0x130093410;  1 drivers
v0x11fc4abc0_0 .net/2s *"_ivl_4", 0 0, L_0x130093458;  1 drivers
v0x11fc4ac80_0 .net "a", 0 0, L_0x11fcb7c40;  alias, 1 drivers
v0x11fc4ad20_0 .net "b", 0 0, L_0x11fcb7ce0;  alias, 1 drivers
v0x11fc4ae00_0 .net8 "o1", 0 0, L_0x11fc56320;  1 drivers, strength-aware
v0x11fc4aea0_0 .net8 "out", 0 0, RS_0x130042bb0;  alias, 3 drivers, strength-aware
S_0x11fc4af70 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc4a5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300934a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb41e0 .functor NMOS 1, L_0x1300934a0, RS_0x130042bb0, C4<0>, C4<0>;
L_0x11fcb42b0 .functor NMOS 1, L_0x11fcb41e0, RS_0x130042bb0, C4<0>, C4<0>;
L_0x1300934e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb4460 .functor PMOS 1, L_0x1300934e8, RS_0x130042bb0, C4<0>, C4<0>;
L_0x130093530 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc59de0 .functor PMOS 1, L_0x130093530, RS_0x130042bb0, C4<0>, C4<0>;
v0x11fc4b190_0 .net/2s *"_ivl_0", 0 0, L_0x1300934a0;  1 drivers
v0x11fc4b240_0 .net/2s *"_ivl_2", 0 0, L_0x1300934e8;  1 drivers
v0x11fc4b2f0_0 .net/2s *"_ivl_4", 0 0, L_0x130093530;  1 drivers
v0x11fc4b3b0_0 .net8 "a", 0 0, RS_0x130042bb0;  alias, 3 drivers, strength-aware
v0x11fc4b460_0 .net8 "b", 0 0, RS_0x130042bb0;  alias, 3 drivers, strength-aware
v0x11fc4b570_0 .net8 "o1", 0 0, L_0x11fcb41e0;  1 drivers, strength-aware
v0x11fc4b600_0 .net8 "out", 0 0, RS_0x130042d30;  alias, 3 drivers, strength-aware
S_0x11fc4b980 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x11fc4a3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc51480_0 .net "a", 0 0, L_0x11fcb7c40;  alias, 1 drivers
RS_0x1300430f0 .resolv tri, L_0x11fcb24a0, L_0x11fcb2650, L_0x11fcb26e0;
v0x11fc51510_0 .net8 "and1_out", 0 0, RS_0x1300430f0;  3 drivers, strength-aware
RS_0x1300434b0 .resolv tri, L_0x11fcb2d20, L_0x11fcb2ed0, L_0x11fcb2f40;
v0x11fc515a0_0 .net8 "and2_out", 0 0, RS_0x1300434b0;  3 drivers, strength-aware
v0x11fc51630_0 .net "b", 0 0, L_0x11fcb7ce0;  alias, 1 drivers
RS_0x1300432d0 .resolv tri, L_0x11fcb19f0, L_0x11fcb1a60, L_0x11fcb1b50;
v0x11fc516c0_0 .net8 "not_a", 0 0, RS_0x1300432d0;  3 drivers, strength-aware
RS_0x130042f10 .resolv tri, L_0x11fcb1d10, L_0x11fcb1dc0, L_0x11fcb1eb0;
v0x11fc51810_0 .net8 "not_b", 0 0, RS_0x130042f10;  3 drivers, strength-aware
v0x11fc51920_0 .net8 "out", 0 0, RS_0x130043d20;  alias, 3 drivers, strength-aware
S_0x11fc4bb90 .scope module, "and1" "And" 2 30, 2 3 0, S_0x11fc4b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc4cc70_0 .net "a", 0 0, L_0x11fcb7c40;  alias, 1 drivers
v0x11fc4cd10_0 .net8 "b", 0 0, RS_0x130042f10;  alias, 3 drivers, strength-aware
RS_0x130042f70 .resolv tri, L_0x11fc518a0, L_0x11fcb21f0, L_0x11fcb22e0;
v0x11fc4cdb0_0 .net8 "nand_out", 0 0, RS_0x130042f70;  3 drivers, strength-aware
v0x11fc4ce60_0 .net8 "out", 0 0, RS_0x1300430f0;  alias, 3 drivers, strength-aware
S_0x11fc4bdc0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc4bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130092de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb1f80 .functor NMOS 1, L_0x130092de0, RS_0x130042f10, C4<0>, C4<0>;
L_0x11fc518a0 .functor NMOS 1, L_0x11fcb1f80, L_0x11fcb7c40, C4<0>, C4<0>;
L_0x130092e28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb21f0 .functor PMOS 1, L_0x130092e28, L_0x11fcb7c40, C4<0>, C4<0>;
L_0x130092e70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb22e0 .functor PMOS 1, L_0x130092e70, RS_0x130042f10, C4<0>, C4<0>;
v0x11fc4c000_0 .net/2s *"_ivl_0", 0 0, L_0x130092de0;  1 drivers
v0x11fc4c0c0_0 .net/2s *"_ivl_2", 0 0, L_0x130092e28;  1 drivers
v0x11fc4c170_0 .net/2s *"_ivl_4", 0 0, L_0x130092e70;  1 drivers
v0x11fc4c230_0 .net "a", 0 0, L_0x11fcb7c40;  alias, 1 drivers
v0x11fc4c300_0 .net8 "b", 0 0, RS_0x130042f10;  alias, 3 drivers, strength-aware
v0x11fc4c3d0_0 .net8 "o1", 0 0, L_0x11fcb1f80;  1 drivers, strength-aware
v0x11fc4c460_0 .net8 "out", 0 0, RS_0x130042f70;  alias, 3 drivers, strength-aware
S_0x11fc4c530 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc4bb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130092eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb23b0 .functor NMOS 1, L_0x130092eb8, RS_0x130042f70, C4<0>, C4<0>;
L_0x11fcb24a0 .functor NMOS 1, L_0x11fcb23b0, RS_0x130042f70, C4<0>, C4<0>;
L_0x130092f00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb2650 .functor PMOS 1, L_0x130092f00, RS_0x130042f70, C4<0>, C4<0>;
L_0x130092f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb26e0 .functor PMOS 1, L_0x130092f48, RS_0x130042f70, C4<0>, C4<0>;
v0x11fc4c750_0 .net/2s *"_ivl_0", 0 0, L_0x130092eb8;  1 drivers
v0x11fc4c800_0 .net/2s *"_ivl_2", 0 0, L_0x130092f00;  1 drivers
v0x11fc4c8b0_0 .net/2s *"_ivl_4", 0 0, L_0x130092f48;  1 drivers
v0x11fc4c970_0 .net8 "a", 0 0, RS_0x130042f70;  alias, 3 drivers, strength-aware
v0x11fc4ca20_0 .net8 "b", 0 0, RS_0x130042f70;  alias, 3 drivers, strength-aware
v0x11fc4cb30_0 .net8 "o1", 0 0, L_0x11fcb23b0;  1 drivers, strength-aware
v0x11fc4cbc0_0 .net8 "out", 0 0, RS_0x1300430f0;  alias, 3 drivers, strength-aware
S_0x11fc4cf30 .scope module, "and2" "And" 2 31, 2 3 0, S_0x11fc4b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc4dfe0_0 .net8 "a", 0 0, RS_0x1300432d0;  alias, 3 drivers, strength-aware
v0x11fc4e080_0 .net "b", 0 0, L_0x11fcb7ce0;  alias, 1 drivers
RS_0x130043330 .resolv tri, L_0x11fcb2900, L_0x11fcb2af0, L_0x11fcb2b80;
v0x11fc4e110_0 .net8 "nand_out", 0 0, RS_0x130043330;  3 drivers, strength-aware
v0x11fc4e1c0_0 .net8 "out", 0 0, RS_0x1300434b0;  alias, 3 drivers, strength-aware
S_0x11fc4d140 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc4cf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130092f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb2850 .functor NMOS 1, L_0x130092f90, L_0x11fcb7ce0, C4<0>, C4<0>;
L_0x11fcb2900 .functor NMOS 1, L_0x11fcb2850, RS_0x1300432d0, C4<0>, C4<0>;
L_0x130092fd8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb2af0 .functor PMOS 1, L_0x130092fd8, RS_0x1300432d0, C4<0>, C4<0>;
L_0x130093020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb2b80 .functor PMOS 1, L_0x130093020, L_0x11fcb7ce0, C4<0>, C4<0>;
v0x11fc4d370_0 .net/2s *"_ivl_0", 0 0, L_0x130092f90;  1 drivers
v0x11fc4d430_0 .net/2s *"_ivl_2", 0 0, L_0x130092fd8;  1 drivers
v0x11fc4d4e0_0 .net/2s *"_ivl_4", 0 0, L_0x130093020;  1 drivers
v0x11fc4d5a0_0 .net8 "a", 0 0, RS_0x1300432d0;  alias, 3 drivers, strength-aware
v0x11fc4d640_0 .net "b", 0 0, L_0x11fcb7ce0;  alias, 1 drivers
v0x11fc4d750_0 .net8 "o1", 0 0, L_0x11fcb2850;  1 drivers, strength-aware
v0x11fc4d7e0_0 .net8 "out", 0 0, RS_0x130043330;  alias, 3 drivers, strength-aware
S_0x11fc4d8a0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc4cf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130093068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb2c30 .functor NMOS 1, L_0x130093068, RS_0x130043330, C4<0>, C4<0>;
L_0x11fcb2d20 .functor NMOS 1, L_0x11fcb2c30, RS_0x130043330, C4<0>, C4<0>;
L_0x1300930b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb2ed0 .functor PMOS 1, L_0x1300930b0, RS_0x130043330, C4<0>, C4<0>;
L_0x1300930f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb2f40 .functor PMOS 1, L_0x1300930f8, RS_0x130043330, C4<0>, C4<0>;
v0x11fc4dac0_0 .net/2s *"_ivl_0", 0 0, L_0x130093068;  1 drivers
v0x11fc4db70_0 .net/2s *"_ivl_2", 0 0, L_0x1300930b0;  1 drivers
v0x11fc4dc20_0 .net/2s *"_ivl_4", 0 0, L_0x1300930f8;  1 drivers
v0x11fc4dce0_0 .net8 "a", 0 0, RS_0x130043330;  alias, 3 drivers, strength-aware
v0x11fc4dd90_0 .net8 "b", 0 0, RS_0x130043330;  alias, 3 drivers, strength-aware
v0x11fc4dea0_0 .net8 "o1", 0 0, L_0x11fcb2c30;  1 drivers, strength-aware
v0x11fc4df30_0 .net8 "out", 0 0, RS_0x1300434b0;  alias, 3 drivers, strength-aware
S_0x11fc4e290 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x11fc4b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc4ec10_0 .net "a", 0 0, L_0x11fcb7c40;  alias, 1 drivers
v0x11fc4ecb0_0 .net8 "out", 0 0, RS_0x1300432d0;  alias, 3 drivers, strength-aware
S_0x11fc4e480 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc4e290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130092c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb1960 .functor NMOS 1, L_0x130092c30, L_0x11fcb7c40, C4<0>, C4<0>;
L_0x11fcb19f0 .functor NMOS 1, L_0x11fcb1960, L_0x11fcb7c40, C4<0>, C4<0>;
L_0x130092c78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb1a60 .functor PMOS 1, L_0x130092c78, L_0x11fcb7c40, C4<0>, C4<0>;
L_0x130092cc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb1b50 .functor PMOS 1, L_0x130092cc0, L_0x11fcb7c40, C4<0>, C4<0>;
v0x11fc4e6c0_0 .net/2s *"_ivl_0", 0 0, L_0x130092c30;  1 drivers
v0x11fc4e780_0 .net/2s *"_ivl_2", 0 0, L_0x130092c78;  1 drivers
v0x11fc4e830_0 .net/2s *"_ivl_4", 0 0, L_0x130092cc0;  1 drivers
v0x11fc4e8f0_0 .net "a", 0 0, L_0x11fcb7c40;  alias, 1 drivers
v0x11fc4ea00_0 .net "b", 0 0, L_0x11fcb7c40;  alias, 1 drivers
v0x11fc4ea90_0 .net8 "o1", 0 0, L_0x11fcb1960;  1 drivers, strength-aware
v0x11fc4eb30_0 .net8 "out", 0 0, RS_0x1300432d0;  alias, 3 drivers, strength-aware
S_0x11fc4ed50 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x11fc4b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc4f6d0_0 .net "a", 0 0, L_0x11fcb7ce0;  alias, 1 drivers
v0x11fc4f770_0 .net8 "out", 0 0, RS_0x130042f10;  alias, 3 drivers, strength-aware
S_0x11fc4ef40 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc4ed50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130092d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb1c20 .functor NMOS 1, L_0x130092d08, L_0x11fcb7ce0, C4<0>, C4<0>;
L_0x11fcb1d10 .functor NMOS 1, L_0x11fcb1c20, L_0x11fcb7ce0, C4<0>, C4<0>;
L_0x130092d50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb1dc0 .functor PMOS 1, L_0x130092d50, L_0x11fcb7ce0, C4<0>, C4<0>;
L_0x130092d98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb1eb0 .functor PMOS 1, L_0x130092d98, L_0x11fcb7ce0, C4<0>, C4<0>;
v0x11fc4f180_0 .net/2s *"_ivl_0", 0 0, L_0x130092d08;  1 drivers
v0x11fc4f240_0 .net/2s *"_ivl_2", 0 0, L_0x130092d50;  1 drivers
v0x11fc4f2f0_0 .net/2s *"_ivl_4", 0 0, L_0x130092d98;  1 drivers
v0x11fc4f3b0_0 .net "a", 0 0, L_0x11fcb7ce0;  alias, 1 drivers
v0x11fc4f4c0_0 .net "b", 0 0, L_0x11fcb7ce0;  alias, 1 drivers
v0x11fc4f550_0 .net8 "o1", 0 0, L_0x11fcb1c20;  1 drivers, strength-aware
v0x11fc4f5f0_0 .net8 "out", 0 0, RS_0x130042f10;  alias, 3 drivers, strength-aware
S_0x11fc4f810 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x11fc4b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc51020_0 .net8 "a", 0 0, RS_0x1300430f0;  alias, 3 drivers, strength-aware
v0x11fc51140_0 .net8 "b", 0 0, RS_0x1300434b0;  alias, 3 drivers, strength-aware
RS_0x130043a20 .resolv tri, L_0x11fcb3160, L_0x11fcb3210, L_0x11fcb3360;
v0x11fc51250_0 .net8 "nand_out1", 0 0, RS_0x130043a20;  3 drivers, strength-aware
RS_0x130043ba0 .resolv tri, L_0x11fcb3500, L_0x11fcb35b0, L_0x11fcb3700;
v0x11fc512e0_0 .net8 "nand_out2", 0 0, RS_0x130043ba0;  3 drivers, strength-aware
v0x11fc513b0_0 .net8 "out", 0 0, RS_0x130043d20;  alias, 3 drivers, strength-aware
S_0x11fc4fa60 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x11fc4f810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130093140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb30b0 .functor NMOS 1, L_0x130093140, RS_0x1300430f0, C4<0>, C4<0>;
L_0x11fcb3160 .functor NMOS 1, L_0x11fcb30b0, RS_0x1300430f0, C4<0>, C4<0>;
L_0x130093188 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb3210 .functor PMOS 1, L_0x130093188, RS_0x1300430f0, C4<0>, C4<0>;
L_0x1300931d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb3360 .functor PMOS 1, L_0x1300931d0, RS_0x1300430f0, C4<0>, C4<0>;
v0x11fc4fc90_0 .net/2s *"_ivl_0", 0 0, L_0x130093140;  1 drivers
v0x11fc4fd50_0 .net/2s *"_ivl_2", 0 0, L_0x130093188;  1 drivers
v0x11fc4fe00_0 .net/2s *"_ivl_4", 0 0, L_0x1300931d0;  1 drivers
v0x11fc4fec0_0 .net8 "a", 0 0, RS_0x1300430f0;  alias, 3 drivers, strength-aware
v0x11fc4ff90_0 .net8 "b", 0 0, RS_0x1300430f0;  alias, 3 drivers, strength-aware
v0x11fc50060_0 .net8 "o1", 0 0, L_0x11fcb30b0;  1 drivers, strength-aware
v0x11fc500f0_0 .net8 "out", 0 0, RS_0x130043a20;  alias, 3 drivers, strength-aware
S_0x11fc501b0 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x11fc4f810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130093218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb3410 .functor NMOS 1, L_0x130093218, RS_0x1300434b0, C4<0>, C4<0>;
L_0x11fcb3500 .functor NMOS 1, L_0x11fcb3410, RS_0x1300434b0, C4<0>, C4<0>;
L_0x130093260 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb35b0 .functor PMOS 1, L_0x130093260, RS_0x1300434b0, C4<0>, C4<0>;
L_0x1300932a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb3700 .functor PMOS 1, L_0x1300932a8, RS_0x1300434b0, C4<0>, C4<0>;
v0x11fc503d0_0 .net/2s *"_ivl_0", 0 0, L_0x130093218;  1 drivers
v0x11fc50480_0 .net/2s *"_ivl_2", 0 0, L_0x130093260;  1 drivers
v0x11fc50530_0 .net/2s *"_ivl_4", 0 0, L_0x1300932a8;  1 drivers
v0x11fc505f0_0 .net8 "a", 0 0, RS_0x1300434b0;  alias, 3 drivers, strength-aware
v0x11fc506c0_0 .net8 "b", 0 0, RS_0x1300434b0;  alias, 3 drivers, strength-aware
v0x11fc50790_0 .net8 "o1", 0 0, L_0x11fcb3410;  1 drivers, strength-aware
v0x11fc50820_0 .net8 "out", 0 0, RS_0x130043ba0;  alias, 3 drivers, strength-aware
S_0x11fc508e0 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x11fc4f810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300932f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb37b0 .functor NMOS 1, L_0x1300932f0, RS_0x130043ba0, C4<0>, C4<0>;
L_0x11fcb38a0 .functor NMOS 1, L_0x11fcb37b0, RS_0x130043a20, C4<0>, C4<0>;
L_0x130093338 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb3950 .functor PMOS 1, L_0x130093338, RS_0x130043a20, C4<0>, C4<0>;
L_0x130093380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb3a20 .functor PMOS 1, L_0x130093380, RS_0x130043ba0, C4<0>, C4<0>;
v0x11fc50b10_0 .net/2s *"_ivl_0", 0 0, L_0x1300932f0;  1 drivers
v0x11fc50bc0_0 .net/2s *"_ivl_2", 0 0, L_0x130093338;  1 drivers
v0x11fc50c70_0 .net/2s *"_ivl_4", 0 0, L_0x130093380;  1 drivers
v0x11fc50d30_0 .net8 "a", 0 0, RS_0x130043a20;  alias, 3 drivers, strength-aware
v0x11fc50de0_0 .net8 "b", 0 0, RS_0x130043ba0;  alias, 3 drivers, strength-aware
v0x11fc50eb0_0 .net8 "o1", 0 0, L_0x11fcb37b0;  1 drivers, strength-aware
v0x11fc50f40_0 .net8 "out", 0 0, RS_0x130043d20;  alias, 3 drivers, strength-aware
S_0x11fc51df0 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x11fc4a190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x11fc59330_0 .net8 "a", 0 0, RS_0x130043d20;  alias, 3 drivers, strength-aware
v0x11fc593c0_0 .net "b", 0 0, L_0x11fcb7e50;  alias, 1 drivers
v0x11fc59550_0 .net8 "carry", 0 0, RS_0x130044230;  alias, 3 drivers, strength-aware
v0x11fc595e0_0 .net8 "sum", 0 0, RS_0x130045220;  alias, 3 drivers, strength-aware
S_0x11fc51f60 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x11fc51df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc53020_0 .net8 "a", 0 0, RS_0x130043d20;  alias, 3 drivers, strength-aware
v0x11fc530c0_0 .net "b", 0 0, L_0x11fcb7e50;  alias, 1 drivers
RS_0x1300440b0 .resolv tri, L_0x11fc59490, L_0x11fcb6b90, L_0x11fcb6c40;
v0x11fc53160_0 .net8 "nand_out", 0 0, RS_0x1300440b0;  3 drivers, strength-aware
v0x11fc53210_0 .net8 "out", 0 0, RS_0x130044230;  alias, 3 drivers, strength-aware
S_0x11fc52170 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc51f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130093d10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb6860 .functor NMOS 1, L_0x130093d10, L_0x11fcb7e50, C4<0>, C4<0>;
L_0x11fc59490 .functor NMOS 1, L_0x11fcb6860, RS_0x130043d20, C4<0>, C4<0>;
L_0x130093d58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb6b90 .functor PMOS 1, L_0x130093d58, RS_0x130043d20, C4<0>, C4<0>;
L_0x130093da0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb6c40 .functor PMOS 1, L_0x130093da0, L_0x11fcb7e50, C4<0>, C4<0>;
v0x11fc523a0_0 .net/2s *"_ivl_0", 0 0, L_0x130093d10;  1 drivers
v0x11fc52450_0 .net/2s *"_ivl_2", 0 0, L_0x130093d58;  1 drivers
v0x11fc52500_0 .net/2s *"_ivl_4", 0 0, L_0x130093da0;  1 drivers
v0x11fc525c0_0 .net8 "a", 0 0, RS_0x130043d20;  alias, 3 drivers, strength-aware
v0x11fc526d0_0 .net "b", 0 0, L_0x11fcb7e50;  alias, 1 drivers
v0x11fc52770_0 .net8 "o1", 0 0, L_0x11fcb6860;  1 drivers, strength-aware
v0x11fc52810_0 .net8 "out", 0 0, RS_0x1300440b0;  alias, 3 drivers, strength-aware
S_0x11fc528e0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc51f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130093de8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb6d10 .functor NMOS 1, L_0x130093de8, RS_0x1300440b0, C4<0>, C4<0>;
L_0x11fcb6e00 .functor NMOS 1, L_0x11fcb6d10, RS_0x1300440b0, C4<0>, C4<0>;
L_0x130093e30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb6fb0 .functor PMOS 1, L_0x130093e30, RS_0x1300440b0, C4<0>, C4<0>;
L_0x130093e78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc5a530 .functor PMOS 1, L_0x130093e78, RS_0x1300440b0, C4<0>, C4<0>;
v0x11fc52b00_0 .net/2s *"_ivl_0", 0 0, L_0x130093de8;  1 drivers
v0x11fc52bb0_0 .net/2s *"_ivl_2", 0 0, L_0x130093e30;  1 drivers
v0x11fc52c60_0 .net/2s *"_ivl_4", 0 0, L_0x130093e78;  1 drivers
v0x11fc52d20_0 .net8 "a", 0 0, RS_0x1300440b0;  alias, 3 drivers, strength-aware
v0x11fc52dd0_0 .net8 "b", 0 0, RS_0x1300440b0;  alias, 3 drivers, strength-aware
v0x11fc52ee0_0 .net8 "o1", 0 0, L_0x11fcb6d10;  1 drivers, strength-aware
v0x11fc52f70_0 .net8 "out", 0 0, RS_0x130044230;  alias, 3 drivers, strength-aware
S_0x11fc532e0 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x11fc51df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc58e00_0 .net8 "a", 0 0, RS_0x130043d20;  alias, 3 drivers, strength-aware
RS_0x1300445f0 .resolv tri, L_0x11fcb5210, L_0x11fcb53c0, L_0x11fcb5450;
v0x11fc58e90_0 .net8 "and1_out", 0 0, RS_0x1300445f0;  3 drivers, strength-aware
RS_0x1300449b0 .resolv tri, L_0x11fcb5a90, L_0x11fcb5c40, L_0x11fcb5cb0;
v0x11fc58f20_0 .net8 "and2_out", 0 0, RS_0x1300449b0;  3 drivers, strength-aware
v0x11fc58fb0_0 .net "b", 0 0, L_0x11fcb7e50;  alias, 1 drivers
RS_0x1300447d0 .resolv tri, L_0x11fcb4720, L_0x11fcb47d0, L_0x11fcb48c0;
v0x11fc59040_0 .net8 "not_a", 0 0, RS_0x1300447d0;  3 drivers, strength-aware
RS_0x130044410 .resolv tri, L_0x11fcb4a80, L_0x11fcb4b30, L_0x11fcb4c20;
v0x11fc59190_0 .net8 "not_b", 0 0, RS_0x130044410;  3 drivers, strength-aware
v0x11fc592a0_0 .net8 "out", 0 0, RS_0x130045220;  alias, 3 drivers, strength-aware
S_0x11fc534f0 .scope module, "and1" "And" 2 30, 2 3 0, S_0x11fc532e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc545b0_0 .net8 "a", 0 0, RS_0x130043d20;  alias, 3 drivers, strength-aware
v0x11fc54650_0 .net8 "b", 0 0, RS_0x130044410;  alias, 3 drivers, strength-aware
RS_0x130044470 .resolv tri, L_0x11fc59220, L_0x11fcb4f60, L_0x11fcb5050;
v0x11fc546f0_0 .net8 "nand_out", 0 0, RS_0x130044470;  3 drivers, strength-aware
v0x11fc547a0_0 .net8 "out", 0 0, RS_0x1300445f0;  alias, 3 drivers, strength-aware
S_0x11fc53720 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc534f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130093728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb4cf0 .functor NMOS 1, L_0x130093728, RS_0x130044410, C4<0>, C4<0>;
L_0x11fc59220 .functor NMOS 1, L_0x11fcb4cf0, RS_0x130043d20, C4<0>, C4<0>;
L_0x130093770 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb4f60 .functor PMOS 1, L_0x130093770, RS_0x130043d20, C4<0>, C4<0>;
L_0x1300937b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb5050 .functor PMOS 1, L_0x1300937b8, RS_0x130044410, C4<0>, C4<0>;
v0x11fc53960_0 .net/2s *"_ivl_0", 0 0, L_0x130093728;  1 drivers
v0x11fc53a20_0 .net/2s *"_ivl_2", 0 0, L_0x130093770;  1 drivers
v0x11fc53ad0_0 .net/2s *"_ivl_4", 0 0, L_0x1300937b8;  1 drivers
v0x11fc53b90_0 .net8 "a", 0 0, RS_0x130043d20;  alias, 3 drivers, strength-aware
v0x11fc53c20_0 .net8 "b", 0 0, RS_0x130044410;  alias, 3 drivers, strength-aware
v0x11fc53d00_0 .net8 "o1", 0 0, L_0x11fcb4cf0;  1 drivers, strength-aware
v0x11fc53da0_0 .net8 "out", 0 0, RS_0x130044470;  alias, 3 drivers, strength-aware
S_0x11fc53e70 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc534f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130093800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb5120 .functor NMOS 1, L_0x130093800, RS_0x130044470, C4<0>, C4<0>;
L_0x11fcb5210 .functor NMOS 1, L_0x11fcb5120, RS_0x130044470, C4<0>, C4<0>;
L_0x130093848 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb53c0 .functor PMOS 1, L_0x130093848, RS_0x130044470, C4<0>, C4<0>;
L_0x130093890 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb5450 .functor PMOS 1, L_0x130093890, RS_0x130044470, C4<0>, C4<0>;
v0x11fc54090_0 .net/2s *"_ivl_0", 0 0, L_0x130093800;  1 drivers
v0x11fc54140_0 .net/2s *"_ivl_2", 0 0, L_0x130093848;  1 drivers
v0x11fc541f0_0 .net/2s *"_ivl_4", 0 0, L_0x130093890;  1 drivers
v0x11fc542b0_0 .net8 "a", 0 0, RS_0x130044470;  alias, 3 drivers, strength-aware
v0x11fc54360_0 .net8 "b", 0 0, RS_0x130044470;  alias, 3 drivers, strength-aware
v0x11fc54470_0 .net8 "o1", 0 0, L_0x11fcb5120;  1 drivers, strength-aware
v0x11fc54500_0 .net8 "out", 0 0, RS_0x1300445f0;  alias, 3 drivers, strength-aware
S_0x11fc54870 .scope module, "and2" "And" 2 31, 2 3 0, S_0x11fc532e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc55920_0 .net8 "a", 0 0, RS_0x1300447d0;  alias, 3 drivers, strength-aware
v0x11fc559c0_0 .net "b", 0 0, L_0x11fcb7e50;  alias, 1 drivers
RS_0x130044830 .resolv tri, L_0x11fcb5670, L_0x11fcb5860, L_0x11fcb58f0;
v0x11fc55a50_0 .net8 "nand_out", 0 0, RS_0x130044830;  3 drivers, strength-aware
v0x11fc55b00_0 .net8 "out", 0 0, RS_0x1300449b0;  alias, 3 drivers, strength-aware
S_0x11fc54a80 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc54870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300938d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb55c0 .functor NMOS 1, L_0x1300938d8, L_0x11fcb7e50, C4<0>, C4<0>;
L_0x11fcb5670 .functor NMOS 1, L_0x11fcb55c0, RS_0x1300447d0, C4<0>, C4<0>;
L_0x130093920 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb5860 .functor PMOS 1, L_0x130093920, RS_0x1300447d0, C4<0>, C4<0>;
L_0x130093968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb58f0 .functor PMOS 1, L_0x130093968, L_0x11fcb7e50, C4<0>, C4<0>;
v0x11fc54cb0_0 .net/2s *"_ivl_0", 0 0, L_0x1300938d8;  1 drivers
v0x11fc54d70_0 .net/2s *"_ivl_2", 0 0, L_0x130093920;  1 drivers
v0x11fc54e20_0 .net/2s *"_ivl_4", 0 0, L_0x130093968;  1 drivers
v0x11fc54ee0_0 .net8 "a", 0 0, RS_0x1300447d0;  alias, 3 drivers, strength-aware
v0x11fc54f80_0 .net "b", 0 0, L_0x11fcb7e50;  alias, 1 drivers
v0x11fc55090_0 .net8 "o1", 0 0, L_0x11fcb55c0;  1 drivers, strength-aware
v0x11fc55120_0 .net8 "out", 0 0, RS_0x130044830;  alias, 3 drivers, strength-aware
S_0x11fc551e0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc54870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300939b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb59a0 .functor NMOS 1, L_0x1300939b0, RS_0x130044830, C4<0>, C4<0>;
L_0x11fcb5a90 .functor NMOS 1, L_0x11fcb59a0, RS_0x130044830, C4<0>, C4<0>;
L_0x1300939f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb5c40 .functor PMOS 1, L_0x1300939f8, RS_0x130044830, C4<0>, C4<0>;
L_0x130093a40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb5cb0 .functor PMOS 1, L_0x130093a40, RS_0x130044830, C4<0>, C4<0>;
v0x11fc55400_0 .net/2s *"_ivl_0", 0 0, L_0x1300939b0;  1 drivers
v0x11fc554b0_0 .net/2s *"_ivl_2", 0 0, L_0x1300939f8;  1 drivers
v0x11fc55560_0 .net/2s *"_ivl_4", 0 0, L_0x130093a40;  1 drivers
v0x11fc55620_0 .net8 "a", 0 0, RS_0x130044830;  alias, 3 drivers, strength-aware
v0x11fc556d0_0 .net8 "b", 0 0, RS_0x130044830;  alias, 3 drivers, strength-aware
v0x11fc557e0_0 .net8 "o1", 0 0, L_0x11fcb59a0;  1 drivers, strength-aware
v0x11fc55870_0 .net8 "out", 0 0, RS_0x1300449b0;  alias, 3 drivers, strength-aware
S_0x11fc55bd0 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x11fc532e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc565b0_0 .net8 "a", 0 0, RS_0x130043d20;  alias, 3 drivers, strength-aware
v0x11fc56640_0 .net8 "out", 0 0, RS_0x1300447d0;  alias, 3 drivers, strength-aware
S_0x11fc55dc0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc55bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130093578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb4630 .functor NMOS 1, L_0x130093578, RS_0x130043d20, C4<0>, C4<0>;
L_0x11fcb4720 .functor NMOS 1, L_0x11fcb4630, RS_0x130043d20, C4<0>, C4<0>;
L_0x1300935c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb47d0 .functor PMOS 1, L_0x1300935c0, RS_0x130043d20, C4<0>, C4<0>;
L_0x130093608 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb48c0 .functor PMOS 1, L_0x130093608, RS_0x130043d20, C4<0>, C4<0>;
v0x11fc56000_0 .net/2s *"_ivl_0", 0 0, L_0x130093578;  1 drivers
v0x11fc560c0_0 .net/2s *"_ivl_2", 0 0, L_0x1300935c0;  1 drivers
v0x11fc56170_0 .net/2s *"_ivl_4", 0 0, L_0x130093608;  1 drivers
v0x11fc56230_0 .net8 "a", 0 0, RS_0x130043d20;  alias, 3 drivers, strength-aware
v0x11fc563c0_0 .net8 "b", 0 0, RS_0x130043d20;  alias, 3 drivers, strength-aware
v0x11fc56490_0 .net8 "o1", 0 0, L_0x11fcb4630;  1 drivers, strength-aware
v0x11fc56520_0 .net8 "out", 0 0, RS_0x1300447d0;  alias, 3 drivers, strength-aware
S_0x11fc566d0 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x11fc532e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc57050_0 .net "a", 0 0, L_0x11fcb7e50;  alias, 1 drivers
v0x11fc570f0_0 .net8 "out", 0 0, RS_0x130044410;  alias, 3 drivers, strength-aware
S_0x11fc568c0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc566d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130093650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb4990 .functor NMOS 1, L_0x130093650, L_0x11fcb7e50, C4<0>, C4<0>;
L_0x11fcb4a80 .functor NMOS 1, L_0x11fcb4990, L_0x11fcb7e50, C4<0>, C4<0>;
L_0x130093698 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb4b30 .functor PMOS 1, L_0x130093698, L_0x11fcb7e50, C4<0>, C4<0>;
L_0x1300936e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb4c20 .functor PMOS 1, L_0x1300936e0, L_0x11fcb7e50, C4<0>, C4<0>;
v0x11fc56b00_0 .net/2s *"_ivl_0", 0 0, L_0x130093650;  1 drivers
v0x11fc56bc0_0 .net/2s *"_ivl_2", 0 0, L_0x130093698;  1 drivers
v0x11fc56c70_0 .net/2s *"_ivl_4", 0 0, L_0x1300936e0;  1 drivers
v0x11fc56d30_0 .net "a", 0 0, L_0x11fcb7e50;  alias, 1 drivers
v0x11fc56e40_0 .net "b", 0 0, L_0x11fcb7e50;  alias, 1 drivers
v0x11fc56ed0_0 .net8 "o1", 0 0, L_0x11fcb4990;  1 drivers, strength-aware
v0x11fc56f70_0 .net8 "out", 0 0, RS_0x130044410;  alias, 3 drivers, strength-aware
S_0x11fc57190 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x11fc532e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc589a0_0 .net8 "a", 0 0, RS_0x1300445f0;  alias, 3 drivers, strength-aware
v0x11fc58ac0_0 .net8 "b", 0 0, RS_0x1300449b0;  alias, 3 drivers, strength-aware
RS_0x130044f20 .resolv tri, L_0x11fcb5ed0, L_0x11fcb5f80, L_0x11fcb60d0;
v0x11fc58bd0_0 .net8 "nand_out1", 0 0, RS_0x130044f20;  3 drivers, strength-aware
RS_0x1300450a0 .resolv tri, L_0x11fcb6270, L_0x11fcb6320, L_0x11fcb6470;
v0x11fc58c60_0 .net8 "nand_out2", 0 0, RS_0x1300450a0;  3 drivers, strength-aware
v0x11fc58d30_0 .net8 "out", 0 0, RS_0x130045220;  alias, 3 drivers, strength-aware
S_0x11fc573e0 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x11fc57190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130093a88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb5e20 .functor NMOS 1, L_0x130093a88, RS_0x1300445f0, C4<0>, C4<0>;
L_0x11fcb5ed0 .functor NMOS 1, L_0x11fcb5e20, RS_0x1300445f0, C4<0>, C4<0>;
L_0x130093ad0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb5f80 .functor PMOS 1, L_0x130093ad0, RS_0x1300445f0, C4<0>, C4<0>;
L_0x130093b18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb60d0 .functor PMOS 1, L_0x130093b18, RS_0x1300445f0, C4<0>, C4<0>;
v0x11fc57610_0 .net/2s *"_ivl_0", 0 0, L_0x130093a88;  1 drivers
v0x11fc576d0_0 .net/2s *"_ivl_2", 0 0, L_0x130093ad0;  1 drivers
v0x11fc57780_0 .net/2s *"_ivl_4", 0 0, L_0x130093b18;  1 drivers
v0x11fc57840_0 .net8 "a", 0 0, RS_0x1300445f0;  alias, 3 drivers, strength-aware
v0x11fc57910_0 .net8 "b", 0 0, RS_0x1300445f0;  alias, 3 drivers, strength-aware
v0x11fc579e0_0 .net8 "o1", 0 0, L_0x11fcb5e20;  1 drivers, strength-aware
v0x11fc57a70_0 .net8 "out", 0 0, RS_0x130044f20;  alias, 3 drivers, strength-aware
S_0x11fc57b30 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x11fc57190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130093b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb6180 .functor NMOS 1, L_0x130093b60, RS_0x1300449b0, C4<0>, C4<0>;
L_0x11fcb6270 .functor NMOS 1, L_0x11fcb6180, RS_0x1300449b0, C4<0>, C4<0>;
L_0x130093ba8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb6320 .functor PMOS 1, L_0x130093ba8, RS_0x1300449b0, C4<0>, C4<0>;
L_0x130093bf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb6470 .functor PMOS 1, L_0x130093bf0, RS_0x1300449b0, C4<0>, C4<0>;
v0x11fc57d50_0 .net/2s *"_ivl_0", 0 0, L_0x130093b60;  1 drivers
v0x11fc57e00_0 .net/2s *"_ivl_2", 0 0, L_0x130093ba8;  1 drivers
v0x11fc57eb0_0 .net/2s *"_ivl_4", 0 0, L_0x130093bf0;  1 drivers
v0x11fc57f70_0 .net8 "a", 0 0, RS_0x1300449b0;  alias, 3 drivers, strength-aware
v0x11fc58040_0 .net8 "b", 0 0, RS_0x1300449b0;  alias, 3 drivers, strength-aware
v0x11fc58110_0 .net8 "o1", 0 0, L_0x11fcb6180;  1 drivers, strength-aware
v0x11fc581a0_0 .net8 "out", 0 0, RS_0x1300450a0;  alias, 3 drivers, strength-aware
S_0x11fc58260 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x11fc57190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130093c38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb6520 .functor NMOS 1, L_0x130093c38, RS_0x1300450a0, C4<0>, C4<0>;
L_0x11fcb6610 .functor NMOS 1, L_0x11fcb6520, RS_0x130044f20, C4<0>, C4<0>;
L_0x130093c80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb66c0 .functor PMOS 1, L_0x130093c80, RS_0x130044f20, C4<0>, C4<0>;
L_0x130093cc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb6790 .functor PMOS 1, L_0x130093cc8, RS_0x1300450a0, C4<0>, C4<0>;
v0x11fc58490_0 .net/2s *"_ivl_0", 0 0, L_0x130093c38;  1 drivers
v0x11fc58540_0 .net/2s *"_ivl_2", 0 0, L_0x130093c80;  1 drivers
v0x11fc585f0_0 .net/2s *"_ivl_4", 0 0, L_0x130093cc8;  1 drivers
v0x11fc586b0_0 .net8 "a", 0 0, RS_0x130044f20;  alias, 3 drivers, strength-aware
v0x11fc58760_0 .net8 "b", 0 0, RS_0x1300450a0;  alias, 3 drivers, strength-aware
v0x11fc58830_0 .net8 "o1", 0 0, L_0x11fcb6520;  1 drivers, strength-aware
v0x11fc588c0_0 .net8 "out", 0 0, RS_0x130045220;  alias, 3 drivers, strength-aware
S_0x11fc59670 .scope module, "or_gate" "Or" 6 7, 2 9 0, S_0x11fc4a190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc5ae20_0 .net8 "a", 0 0, RS_0x130042d30;  alias, 3 drivers, strength-aware
v0x11fc5aec0_0 .net8 "b", 0 0, RS_0x130044230;  alias, 3 drivers, strength-aware
RS_0x130045580 .resolv tri, L_0x11fcb7270, L_0x11fcb7320, L_0x11fcb7470;
v0x11fc5af60_0 .net8 "nand_out1", 0 0, RS_0x130045580;  3 drivers, strength-aware
RS_0x130045700 .resolv tri, L_0x11fcb7610, L_0x11fcb76c0, L_0x11fcb7810;
v0x11fc5b030_0 .net8 "nand_out2", 0 0, RS_0x130045700;  3 drivers, strength-aware
v0x11fc5b100_0 .net8 "out", 0 0, RS_0x130045880;  alias, 3 drivers, strength-aware
S_0x11fc59830 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x11fc59670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130093ec0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb7180 .functor NMOS 1, L_0x130093ec0, RS_0x130042d30, C4<0>, C4<0>;
L_0x11fcb7270 .functor NMOS 1, L_0x11fcb7180, RS_0x130042d30, C4<0>, C4<0>;
L_0x130093f08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb7320 .functor PMOS 1, L_0x130093f08, RS_0x130042d30, C4<0>, C4<0>;
L_0x130093f50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb7470 .functor PMOS 1, L_0x130093f50, RS_0x130042d30, C4<0>, C4<0>;
v0x11fc59a60_0 .net/2s *"_ivl_0", 0 0, L_0x130093ec0;  1 drivers
v0x11fc59b10_0 .net/2s *"_ivl_2", 0 0, L_0x130093f08;  1 drivers
v0x11fc59bc0_0 .net/2s *"_ivl_4", 0 0, L_0x130093f50;  1 drivers
v0x11fc59c80_0 .net8 "a", 0 0, RS_0x130042d30;  alias, 3 drivers, strength-aware
v0x11fc59d10_0 .net8 "b", 0 0, RS_0x130042d30;  alias, 3 drivers, strength-aware
v0x11fc59e60_0 .net8 "o1", 0 0, L_0x11fcb7180;  1 drivers, strength-aware
v0x11fc59ef0_0 .net8 "out", 0 0, RS_0x130045580;  alias, 3 drivers, strength-aware
S_0x11fc59fd0 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x11fc59670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130093f98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb7520 .functor NMOS 1, L_0x130093f98, RS_0x130044230, C4<0>, C4<0>;
L_0x11fcb7610 .functor NMOS 1, L_0x11fcb7520, RS_0x130044230, C4<0>, C4<0>;
L_0x130093fe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb76c0 .functor PMOS 1, L_0x130093fe0, RS_0x130044230, C4<0>, C4<0>;
L_0x130094028 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb7810 .functor PMOS 1, L_0x130094028, RS_0x130044230, C4<0>, C4<0>;
v0x11fc5a1e0_0 .net/2s *"_ivl_0", 0 0, L_0x130093f98;  1 drivers
v0x11fc5a270_0 .net/2s *"_ivl_2", 0 0, L_0x130093fe0;  1 drivers
v0x11fc5a310_0 .net/2s *"_ivl_4", 0 0, L_0x130094028;  1 drivers
v0x11fc5a3d0_0 .net8 "a", 0 0, RS_0x130044230;  alias, 3 drivers, strength-aware
v0x11fc5a460_0 .net8 "b", 0 0, RS_0x130044230;  alias, 3 drivers, strength-aware
v0x11fc5a5b0_0 .net8 "o1", 0 0, L_0x11fcb7520;  1 drivers, strength-aware
v0x11fc5a640_0 .net8 "out", 0 0, RS_0x130045700;  alias, 3 drivers, strength-aware
S_0x11fc5a720 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x11fc59670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130094070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb78c0 .functor NMOS 1, L_0x130094070, RS_0x130045700, C4<0>, C4<0>;
L_0x11fcb79b0 .functor NMOS 1, L_0x11fcb78c0, RS_0x130045580, C4<0>, C4<0>;
L_0x1300940b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb7a60 .functor PMOS 1, L_0x1300940b8, RS_0x130045580, C4<0>, C4<0>;
L_0x130094100 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb7b90 .functor PMOS 1, L_0x130094100, RS_0x130045700, C4<0>, C4<0>;
v0x11fc5a930_0 .net/2s *"_ivl_0", 0 0, L_0x130094070;  1 drivers
v0x11fc5a9c0_0 .net/2s *"_ivl_2", 0 0, L_0x1300940b8;  1 drivers
v0x11fc5aa70_0 .net/2s *"_ivl_4", 0 0, L_0x130094100;  1 drivers
v0x11fc5ab30_0 .net8 "a", 0 0, RS_0x130045580;  alias, 3 drivers, strength-aware
v0x11fc5abe0_0 .net8 "b", 0 0, RS_0x130045700;  alias, 3 drivers, strength-aware
v0x11fc5acb0_0 .net8 "o1", 0 0, L_0x11fcb78c0;  1 drivers, strength-aware
v0x11fc5ad40_0 .net8 "out", 0 0, RS_0x130045880;  alias, 3 drivers, strength-aware
S_0x11fc5b780 .scope module, "fa9" "FullAdder" 5 24, 6 3 0, S_0x140067080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x11fc7c7c0_0 .net "a", 0 0, L_0x11fcbe240;  1 drivers
v0x11fc7c850_0 .net "b", 0 0, L_0x11fcbe3c0;  1 drivers
RS_0x130045d60 .resolv tri, L_0x11fcba8b0, L_0x11fcbaa60, L_0x11fc7b3d0;
v0x11fc7c8e0_0 .net8 "carry1", 0 0, RS_0x130045d60;  3 drivers, strength-aware
RS_0x130047260 .resolv tri, L_0x11fcbd400, L_0x11fcbd5b0, L_0x11fc7bb20;
v0x11fc7c970_0 .net8 "carry2", 0 0, RS_0x130047260;  3 drivers, strength-aware
v0x11fc7ca00_0 .net "cin", 0 0, L_0x11fcbe460;  1 drivers
v0x11fc7cad0_0 .net8 "cout", 0 0, RS_0x1300508b0;  3 drivers, strength-aware
v0x11fc7cba0_0 .net8 "sum", 0 0, RS_0x130050250;  3 drivers, strength-aware
RS_0x130046d50 .resolv tri, L_0x11fcb9ea0, L_0x11fcb9f50, L_0x11fcba020;
v0x11fc7ccb0_0 .net8 "sum1", 0 0, RS_0x130046d50;  3 drivers, strength-aware
S_0x11fc5b9c0 .scope module, "ha1" "HalfAdder" 6 5, 7 3 0, S_0x11fc5b780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x11fc62fa0_0 .net "a", 0 0, L_0x11fcbe240;  alias, 1 drivers
v0x11fc63130_0 .net "b", 0 0, L_0x11fcbe3c0;  alias, 1 drivers
v0x11fc632c0_0 .net8 "carry", 0 0, RS_0x130045d60;  alias, 3 drivers, strength-aware
v0x11fc63350_0 .net8 "sum", 0 0, RS_0x130046d50;  alias, 3 drivers, strength-aware
S_0x11fc5bbe0 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x11fc5b9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc5cca0_0 .net "a", 0 0, L_0x11fcbe240;  alias, 1 drivers
v0x11fc5cd40_0 .net "b", 0 0, L_0x11fcbe3c0;  alias, 1 drivers
RS_0x130045be0 .resolv tri, L_0x11fc63200, L_0x11fc63030, L_0x11fcba730;
v0x11fc5cdf0_0 .net8 "nand_out", 0 0, RS_0x130045be0;  3 drivers, strength-aware
v0x11fc5cea0_0 .net8 "out", 0 0, RS_0x130045d60;  alias, 3 drivers, strength-aware
S_0x11fc5be10 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc5bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300948e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fc67910 .functor NMOS 1, L_0x1300948e0, L_0x11fcbe3c0, C4<0>, C4<0>;
L_0x11fc63200 .functor NMOS 1, L_0x11fc67910, L_0x11fcbe240, C4<0>, C4<0>;
L_0x130094928 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc63030 .functor PMOS 1, L_0x130094928, L_0x11fcbe240, C4<0>, C4<0>;
L_0x130094970 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcba730 .functor PMOS 1, L_0x130094970, L_0x11fcbe3c0, C4<0>, C4<0>;
v0x11fc5c040_0 .net/2s *"_ivl_0", 0 0, L_0x1300948e0;  1 drivers
v0x11fc5c100_0 .net/2s *"_ivl_2", 0 0, L_0x130094928;  1 drivers
v0x11fc5c1b0_0 .net/2s *"_ivl_4", 0 0, L_0x130094970;  1 drivers
v0x11fc5c270_0 .net "a", 0 0, L_0x11fcbe240;  alias, 1 drivers
v0x11fc5c310_0 .net "b", 0 0, L_0x11fcbe3c0;  alias, 1 drivers
v0x11fc5c3f0_0 .net8 "o1", 0 0, L_0x11fc67910;  1 drivers, strength-aware
v0x11fc5c490_0 .net8 "out", 0 0, RS_0x130045be0;  alias, 3 drivers, strength-aware
S_0x11fc5c560 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc5bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300949b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcba7e0 .functor NMOS 1, L_0x1300949b8, RS_0x130045be0, C4<0>, C4<0>;
L_0x11fcba8b0 .functor NMOS 1, L_0x11fcba7e0, RS_0x130045be0, C4<0>, C4<0>;
L_0x130094a00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbaa60 .functor PMOS 1, L_0x130094a00, RS_0x130045be0, C4<0>, C4<0>;
L_0x130094a48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc7b3d0 .functor PMOS 1, L_0x130094a48, RS_0x130045be0, C4<0>, C4<0>;
v0x11fc5c780_0 .net/2s *"_ivl_0", 0 0, L_0x1300949b8;  1 drivers
v0x11fc5c830_0 .net/2s *"_ivl_2", 0 0, L_0x130094a00;  1 drivers
v0x11fc5c8e0_0 .net/2s *"_ivl_4", 0 0, L_0x130094a48;  1 drivers
v0x11fc5c9a0_0 .net8 "a", 0 0, RS_0x130045be0;  alias, 3 drivers, strength-aware
v0x11fc5ca50_0 .net8 "b", 0 0, RS_0x130045be0;  alias, 3 drivers, strength-aware
v0x11fc5cb60_0 .net8 "o1", 0 0, L_0x11fcba7e0;  1 drivers, strength-aware
v0x11fc5cbf0_0 .net8 "out", 0 0, RS_0x130045d60;  alias, 3 drivers, strength-aware
S_0x11fc5cf70 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x11fc5b9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc62a70_0 .net "a", 0 0, L_0x11fcbe240;  alias, 1 drivers
RS_0x130046120 .resolv tri, L_0x11fcb8aa0, L_0x11fcb8c50, L_0x11fcb8ce0;
v0x11fc62b00_0 .net8 "and1_out", 0 0, RS_0x130046120;  3 drivers, strength-aware
RS_0x1300464e0 .resolv tri, L_0x11fcb9320, L_0x11fcb94d0, L_0x11fcb9540;
v0x11fc62b90_0 .net8 "and2_out", 0 0, RS_0x1300464e0;  3 drivers, strength-aware
v0x11fc62c20_0 .net "b", 0 0, L_0x11fcbe3c0;  alias, 1 drivers
RS_0x130046300 .resolv tri, L_0x11fcb7ff0, L_0x11fcb8060, L_0x11fcb8150;
v0x11fc62cb0_0 .net8 "not_a", 0 0, RS_0x130046300;  3 drivers, strength-aware
RS_0x130045f40 .resolv tri, L_0x11fcb8310, L_0x11fcb83c0, L_0x11fcb84b0;
v0x11fc62e00_0 .net8 "not_b", 0 0, RS_0x130045f40;  3 drivers, strength-aware
v0x11fc62f10_0 .net8 "out", 0 0, RS_0x130046d50;  alias, 3 drivers, strength-aware
S_0x11fc5d180 .scope module, "and1" "And" 2 30, 2 3 0, S_0x11fc5cf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc5e260_0 .net "a", 0 0, L_0x11fcbe240;  alias, 1 drivers
v0x11fc5e300_0 .net8 "b", 0 0, RS_0x130045f40;  alias, 3 drivers, strength-aware
RS_0x130045fa0 .resolv tri, L_0x11fc62e90, L_0x11fcb87f0, L_0x11fcb88e0;
v0x11fc5e3a0_0 .net8 "nand_out", 0 0, RS_0x130045fa0;  3 drivers, strength-aware
v0x11fc5e450_0 .net8 "out", 0 0, RS_0x130046120;  alias, 3 drivers, strength-aware
S_0x11fc5d3b0 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc5d180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300942f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb8580 .functor NMOS 1, L_0x1300942f8, RS_0x130045f40, C4<0>, C4<0>;
L_0x11fc62e90 .functor NMOS 1, L_0x11fcb8580, L_0x11fcbe240, C4<0>, C4<0>;
L_0x130094340 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb87f0 .functor PMOS 1, L_0x130094340, L_0x11fcbe240, C4<0>, C4<0>;
L_0x130094388 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb88e0 .functor PMOS 1, L_0x130094388, RS_0x130045f40, C4<0>, C4<0>;
v0x11fc5d5f0_0 .net/2s *"_ivl_0", 0 0, L_0x1300942f8;  1 drivers
v0x11fc5d6b0_0 .net/2s *"_ivl_2", 0 0, L_0x130094340;  1 drivers
v0x11fc5d760_0 .net/2s *"_ivl_4", 0 0, L_0x130094388;  1 drivers
v0x11fc5d820_0 .net "a", 0 0, L_0x11fcbe240;  alias, 1 drivers
v0x11fc5d8f0_0 .net8 "b", 0 0, RS_0x130045f40;  alias, 3 drivers, strength-aware
v0x11fc5d9c0_0 .net8 "o1", 0 0, L_0x11fcb8580;  1 drivers, strength-aware
v0x11fc5da50_0 .net8 "out", 0 0, RS_0x130045fa0;  alias, 3 drivers, strength-aware
S_0x11fc5db20 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc5d180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300943d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb89b0 .functor NMOS 1, L_0x1300943d0, RS_0x130045fa0, C4<0>, C4<0>;
L_0x11fcb8aa0 .functor NMOS 1, L_0x11fcb89b0, RS_0x130045fa0, C4<0>, C4<0>;
L_0x130094418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb8c50 .functor PMOS 1, L_0x130094418, RS_0x130045fa0, C4<0>, C4<0>;
L_0x130094460 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb8ce0 .functor PMOS 1, L_0x130094460, RS_0x130045fa0, C4<0>, C4<0>;
v0x11fc5dd40_0 .net/2s *"_ivl_0", 0 0, L_0x1300943d0;  1 drivers
v0x11fc5ddf0_0 .net/2s *"_ivl_2", 0 0, L_0x130094418;  1 drivers
v0x11fc5dea0_0 .net/2s *"_ivl_4", 0 0, L_0x130094460;  1 drivers
v0x11fc5df60_0 .net8 "a", 0 0, RS_0x130045fa0;  alias, 3 drivers, strength-aware
v0x11fc5e010_0 .net8 "b", 0 0, RS_0x130045fa0;  alias, 3 drivers, strength-aware
v0x11fc5e120_0 .net8 "o1", 0 0, L_0x11fcb89b0;  1 drivers, strength-aware
v0x11fc5e1b0_0 .net8 "out", 0 0, RS_0x130046120;  alias, 3 drivers, strength-aware
S_0x11fc5e520 .scope module, "and2" "And" 2 31, 2 3 0, S_0x11fc5cf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc5f5d0_0 .net8 "a", 0 0, RS_0x130046300;  alias, 3 drivers, strength-aware
v0x11fc5f670_0 .net "b", 0 0, L_0x11fcbe3c0;  alias, 1 drivers
RS_0x130046360 .resolv tri, L_0x11fcb8f00, L_0x11fcb90f0, L_0x11fcb9180;
v0x11fc5f700_0 .net8 "nand_out", 0 0, RS_0x130046360;  3 drivers, strength-aware
v0x11fc5f7b0_0 .net8 "out", 0 0, RS_0x1300464e0;  alias, 3 drivers, strength-aware
S_0x11fc5e730 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc5e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300944a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb8e50 .functor NMOS 1, L_0x1300944a8, L_0x11fcbe3c0, C4<0>, C4<0>;
L_0x11fcb8f00 .functor NMOS 1, L_0x11fcb8e50, RS_0x130046300, C4<0>, C4<0>;
L_0x1300944f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb90f0 .functor PMOS 1, L_0x1300944f0, RS_0x130046300, C4<0>, C4<0>;
L_0x130094538 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb9180 .functor PMOS 1, L_0x130094538, L_0x11fcbe3c0, C4<0>, C4<0>;
v0x11fc5e960_0 .net/2s *"_ivl_0", 0 0, L_0x1300944a8;  1 drivers
v0x11fc5ea20_0 .net/2s *"_ivl_2", 0 0, L_0x1300944f0;  1 drivers
v0x11fc5ead0_0 .net/2s *"_ivl_4", 0 0, L_0x130094538;  1 drivers
v0x11fc5eb90_0 .net8 "a", 0 0, RS_0x130046300;  alias, 3 drivers, strength-aware
v0x11fc5ec30_0 .net "b", 0 0, L_0x11fcbe3c0;  alias, 1 drivers
v0x11fc5ed40_0 .net8 "o1", 0 0, L_0x11fcb8e50;  1 drivers, strength-aware
v0x11fc5edd0_0 .net8 "out", 0 0, RS_0x130046360;  alias, 3 drivers, strength-aware
S_0x11fc5ee90 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc5e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130094580 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb9230 .functor NMOS 1, L_0x130094580, RS_0x130046360, C4<0>, C4<0>;
L_0x11fcb9320 .functor NMOS 1, L_0x11fcb9230, RS_0x130046360, C4<0>, C4<0>;
L_0x1300945c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb94d0 .functor PMOS 1, L_0x1300945c8, RS_0x130046360, C4<0>, C4<0>;
L_0x130094610 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb9540 .functor PMOS 1, L_0x130094610, RS_0x130046360, C4<0>, C4<0>;
v0x11fc5f0b0_0 .net/2s *"_ivl_0", 0 0, L_0x130094580;  1 drivers
v0x11fc5f160_0 .net/2s *"_ivl_2", 0 0, L_0x1300945c8;  1 drivers
v0x11fc5f210_0 .net/2s *"_ivl_4", 0 0, L_0x130094610;  1 drivers
v0x11fc5f2d0_0 .net8 "a", 0 0, RS_0x130046360;  alias, 3 drivers, strength-aware
v0x11fc5f380_0 .net8 "b", 0 0, RS_0x130046360;  alias, 3 drivers, strength-aware
v0x11fc5f490_0 .net8 "o1", 0 0, L_0x11fcb9230;  1 drivers, strength-aware
v0x11fc5f520_0 .net8 "out", 0 0, RS_0x1300464e0;  alias, 3 drivers, strength-aware
S_0x11fc5f880 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x11fc5cf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc60200_0 .net "a", 0 0, L_0x11fcbe240;  alias, 1 drivers
v0x11fc602a0_0 .net8 "out", 0 0, RS_0x130046300;  alias, 3 drivers, strength-aware
S_0x11fc5fa70 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc5f880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130094148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb18a0 .functor NMOS 1, L_0x130094148, L_0x11fcbe240, C4<0>, C4<0>;
L_0x11fcb7ff0 .functor NMOS 1, L_0x11fcb18a0, L_0x11fcbe240, C4<0>, C4<0>;
L_0x130094190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb8060 .functor PMOS 1, L_0x130094190, L_0x11fcbe240, C4<0>, C4<0>;
L_0x1300941d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb8150 .functor PMOS 1, L_0x1300941d8, L_0x11fcbe240, C4<0>, C4<0>;
v0x11fc5fcb0_0 .net/2s *"_ivl_0", 0 0, L_0x130094148;  1 drivers
v0x11fc5fd70_0 .net/2s *"_ivl_2", 0 0, L_0x130094190;  1 drivers
v0x11fc5fe20_0 .net/2s *"_ivl_4", 0 0, L_0x1300941d8;  1 drivers
v0x11fc5fee0_0 .net "a", 0 0, L_0x11fcbe240;  alias, 1 drivers
v0x11fc5fff0_0 .net "b", 0 0, L_0x11fcbe240;  alias, 1 drivers
v0x11fc60080_0 .net8 "o1", 0 0, L_0x11fcb18a0;  1 drivers, strength-aware
v0x11fc60120_0 .net8 "out", 0 0, RS_0x130046300;  alias, 3 drivers, strength-aware
S_0x11fc60340 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x11fc5cf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc60cc0_0 .net "a", 0 0, L_0x11fcbe3c0;  alias, 1 drivers
v0x11fc60d60_0 .net8 "out", 0 0, RS_0x130045f40;  alias, 3 drivers, strength-aware
S_0x11fc60530 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc60340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130094220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb8220 .functor NMOS 1, L_0x130094220, L_0x11fcbe3c0, C4<0>, C4<0>;
L_0x11fcb8310 .functor NMOS 1, L_0x11fcb8220, L_0x11fcbe3c0, C4<0>, C4<0>;
L_0x130094268 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb83c0 .functor PMOS 1, L_0x130094268, L_0x11fcbe3c0, C4<0>, C4<0>;
L_0x1300942b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb84b0 .functor PMOS 1, L_0x1300942b0, L_0x11fcbe3c0, C4<0>, C4<0>;
v0x11fc60770_0 .net/2s *"_ivl_0", 0 0, L_0x130094220;  1 drivers
v0x11fc60830_0 .net/2s *"_ivl_2", 0 0, L_0x130094268;  1 drivers
v0x11fc608e0_0 .net/2s *"_ivl_4", 0 0, L_0x1300942b0;  1 drivers
v0x11fc609a0_0 .net "a", 0 0, L_0x11fcbe3c0;  alias, 1 drivers
v0x11fc60ab0_0 .net "b", 0 0, L_0x11fcbe3c0;  alias, 1 drivers
v0x11fc60b40_0 .net8 "o1", 0 0, L_0x11fcb8220;  1 drivers, strength-aware
v0x11fc60be0_0 .net8 "out", 0 0, RS_0x130045f40;  alias, 3 drivers, strength-aware
S_0x11fc60e00 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x11fc5cf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc62610_0 .net8 "a", 0 0, RS_0x130046120;  alias, 3 drivers, strength-aware
v0x11fc62730_0 .net8 "b", 0 0, RS_0x1300464e0;  alias, 3 drivers, strength-aware
RS_0x130046a50 .resolv tri, L_0x11fcb9760, L_0x11fcb9810, L_0x11fcb9960;
v0x11fc62840_0 .net8 "nand_out1", 0 0, RS_0x130046a50;  3 drivers, strength-aware
RS_0x130046bd0 .resolv tri, L_0x11fcb9b00, L_0x11fcb9bb0, L_0x11fcb9d00;
v0x11fc628d0_0 .net8 "nand_out2", 0 0, RS_0x130046bd0;  3 drivers, strength-aware
v0x11fc629a0_0 .net8 "out", 0 0, RS_0x130046d50;  alias, 3 drivers, strength-aware
S_0x11fc61050 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x11fc60e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130094658 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb96b0 .functor NMOS 1, L_0x130094658, RS_0x130046120, C4<0>, C4<0>;
L_0x11fcb9760 .functor NMOS 1, L_0x11fcb96b0, RS_0x130046120, C4<0>, C4<0>;
L_0x1300946a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb9810 .functor PMOS 1, L_0x1300946a0, RS_0x130046120, C4<0>, C4<0>;
L_0x1300946e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb9960 .functor PMOS 1, L_0x1300946e8, RS_0x130046120, C4<0>, C4<0>;
v0x11fc61280_0 .net/2s *"_ivl_0", 0 0, L_0x130094658;  1 drivers
v0x11fc61340_0 .net/2s *"_ivl_2", 0 0, L_0x1300946a0;  1 drivers
v0x11fc613f0_0 .net/2s *"_ivl_4", 0 0, L_0x1300946e8;  1 drivers
v0x11fc614b0_0 .net8 "a", 0 0, RS_0x130046120;  alias, 3 drivers, strength-aware
v0x11fc61580_0 .net8 "b", 0 0, RS_0x130046120;  alias, 3 drivers, strength-aware
v0x11fc61650_0 .net8 "o1", 0 0, L_0x11fcb96b0;  1 drivers, strength-aware
v0x11fc616e0_0 .net8 "out", 0 0, RS_0x130046a50;  alias, 3 drivers, strength-aware
S_0x11fc617a0 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x11fc60e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130094730 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb9a10 .functor NMOS 1, L_0x130094730, RS_0x1300464e0, C4<0>, C4<0>;
L_0x11fcb9b00 .functor NMOS 1, L_0x11fcb9a10, RS_0x1300464e0, C4<0>, C4<0>;
L_0x130094778 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb9bb0 .functor PMOS 1, L_0x130094778, RS_0x1300464e0, C4<0>, C4<0>;
L_0x1300947c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb9d00 .functor PMOS 1, L_0x1300947c0, RS_0x1300464e0, C4<0>, C4<0>;
v0x11fc619c0_0 .net/2s *"_ivl_0", 0 0, L_0x130094730;  1 drivers
v0x11fc61a70_0 .net/2s *"_ivl_2", 0 0, L_0x130094778;  1 drivers
v0x11fc61b20_0 .net/2s *"_ivl_4", 0 0, L_0x1300947c0;  1 drivers
v0x11fc61be0_0 .net8 "a", 0 0, RS_0x1300464e0;  alias, 3 drivers, strength-aware
v0x11fc61cb0_0 .net8 "b", 0 0, RS_0x1300464e0;  alias, 3 drivers, strength-aware
v0x11fc61d80_0 .net8 "o1", 0 0, L_0x11fcb9a10;  1 drivers, strength-aware
v0x11fc61e10_0 .net8 "out", 0 0, RS_0x130046bd0;  alias, 3 drivers, strength-aware
S_0x11fc61ed0 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x11fc60e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130094808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcb9db0 .functor NMOS 1, L_0x130094808, RS_0x130046bd0, C4<0>, C4<0>;
L_0x11fcb9ea0 .functor NMOS 1, L_0x11fcb9db0, RS_0x130046a50, C4<0>, C4<0>;
L_0x130094850 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcb9f50 .functor PMOS 1, L_0x130094850, RS_0x130046a50, C4<0>, C4<0>;
L_0x130094898 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcba020 .functor PMOS 1, L_0x130094898, RS_0x130046bd0, C4<0>, C4<0>;
v0x11fc62100_0 .net/2s *"_ivl_0", 0 0, L_0x130094808;  1 drivers
v0x11fc621b0_0 .net/2s *"_ivl_2", 0 0, L_0x130094850;  1 drivers
v0x11fc62260_0 .net/2s *"_ivl_4", 0 0, L_0x130094898;  1 drivers
v0x11fc62320_0 .net8 "a", 0 0, RS_0x130046a50;  alias, 3 drivers, strength-aware
v0x11fc623d0_0 .net8 "b", 0 0, RS_0x130046bd0;  alias, 3 drivers, strength-aware
v0x11fc624a0_0 .net8 "o1", 0 0, L_0x11fcb9db0;  1 drivers, strength-aware
v0x11fc62530_0 .net8 "out", 0 0, RS_0x130046d50;  alias, 3 drivers, strength-aware
S_0x11fc633e0 .scope module, "ha2" "HalfAdder" 6 6, 7 3 0, S_0x11fc5b780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
v0x11fc7a920_0 .net8 "a", 0 0, RS_0x130046d50;  alias, 3 drivers, strength-aware
v0x11fc7a9b0_0 .net "b", 0 0, L_0x11fcbe460;  alias, 1 drivers
v0x11fc7ab40_0 .net8 "carry", 0 0, RS_0x130047260;  alias, 3 drivers, strength-aware
v0x11fc7abd0_0 .net8 "sum", 0 0, RS_0x130050250;  alias, 3 drivers, strength-aware
S_0x11fc63550 .scope module, "and_gate" "And" 7 6, 2 3 0, S_0x11fc633e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc64610_0 .net8 "a", 0 0, RS_0x130046d50;  alias, 3 drivers, strength-aware
v0x11fc646b0_0 .net "b", 0 0, L_0x11fcbe460;  alias, 1 drivers
RS_0x1300470e0 .resolv tri, L_0x11fc7aa80, L_0x11fcbd190, L_0x11fcbd240;
v0x11fc64750_0 .net8 "nand_out", 0 0, RS_0x1300470e0;  3 drivers, strength-aware
v0x11fc64800_0 .net8 "out", 0 0, RS_0x130047260;  alias, 3 drivers, strength-aware
S_0x11fc63760 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc63550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130095228 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcbce60 .functor NMOS 1, L_0x130095228, L_0x11fcbe460, C4<0>, C4<0>;
L_0x11fc7aa80 .functor NMOS 1, L_0x11fcbce60, RS_0x130046d50, C4<0>, C4<0>;
L_0x130095270 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbd190 .functor PMOS 1, L_0x130095270, RS_0x130046d50, C4<0>, C4<0>;
L_0x1300952b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbd240 .functor PMOS 1, L_0x1300952b8, L_0x11fcbe460, C4<0>, C4<0>;
v0x11fc63990_0 .net/2s *"_ivl_0", 0 0, L_0x130095228;  1 drivers
v0x11fc63a40_0 .net/2s *"_ivl_2", 0 0, L_0x130095270;  1 drivers
v0x11fc63af0_0 .net/2s *"_ivl_4", 0 0, L_0x1300952b8;  1 drivers
v0x11fc63bb0_0 .net8 "a", 0 0, RS_0x130046d50;  alias, 3 drivers, strength-aware
v0x11fc63cc0_0 .net "b", 0 0, L_0x11fcbe460;  alias, 1 drivers
v0x11fc63d60_0 .net8 "o1", 0 0, L_0x11fcbce60;  1 drivers, strength-aware
v0x11fc63e00_0 .net8 "out", 0 0, RS_0x1300470e0;  alias, 3 drivers, strength-aware
S_0x11fc63ed0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc63550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130095300 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcbd310 .functor NMOS 1, L_0x130095300, RS_0x1300470e0, C4<0>, C4<0>;
L_0x11fcbd400 .functor NMOS 1, L_0x11fcbd310, RS_0x1300470e0, C4<0>, C4<0>;
L_0x130095348 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbd5b0 .functor PMOS 1, L_0x130095348, RS_0x1300470e0, C4<0>, C4<0>;
L_0x130095390 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fc7bb20 .functor PMOS 1, L_0x130095390, RS_0x1300470e0, C4<0>, C4<0>;
v0x11fc640f0_0 .net/2s *"_ivl_0", 0 0, L_0x130095300;  1 drivers
v0x11fc641a0_0 .net/2s *"_ivl_2", 0 0, L_0x130095348;  1 drivers
v0x11fc64250_0 .net/2s *"_ivl_4", 0 0, L_0x130095390;  1 drivers
v0x11fc64310_0 .net8 "a", 0 0, RS_0x1300470e0;  alias, 3 drivers, strength-aware
v0x11fc643c0_0 .net8 "b", 0 0, RS_0x1300470e0;  alias, 3 drivers, strength-aware
v0x11fc644d0_0 .net8 "o1", 0 0, L_0x11fcbd310;  1 drivers, strength-aware
v0x11fc64560_0 .net8 "out", 0 0, RS_0x130047260;  alias, 3 drivers, strength-aware
S_0x11fc648d0 .scope module, "xor_gate" "Xor" 7 5, 2 26 0, S_0x11fc633e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc7a3f0_0 .net8 "a", 0 0, RS_0x130046d50;  alias, 3 drivers, strength-aware
RS_0x130047620 .resolv tri, L_0x11fcbb810, L_0x11fcbb9c0, L_0x11fcbba50;
v0x11fc7a480_0 .net8 "and1_out", 0 0, RS_0x130047620;  3 drivers, strength-aware
RS_0x1300479e0 .resolv tri, L_0x11fcbc090, L_0x11fcbc240, L_0x11fcbc2b0;
v0x11fc7a510_0 .net8 "and2_out", 0 0, RS_0x1300479e0;  3 drivers, strength-aware
v0x11fc7a5a0_0 .net "b", 0 0, L_0x11fcbe460;  alias, 1 drivers
RS_0x130047800 .resolv tri, L_0x11fcbad20, L_0x11fcbadd0, L_0x11fcbaec0;
v0x11fc7a630_0 .net8 "not_a", 0 0, RS_0x130047800;  3 drivers, strength-aware
RS_0x130047440 .resolv tri, L_0x11fcbb080, L_0x11fcbb130, L_0x11fcbb220;
v0x11fc7a780_0 .net8 "not_b", 0 0, RS_0x130047440;  3 drivers, strength-aware
v0x11fc7a890_0 .net8 "out", 0 0, RS_0x130050250;  alias, 3 drivers, strength-aware
S_0x11fc64ae0 .scope module, "and1" "And" 2 30, 2 3 0, S_0x11fc648d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc65ba0_0 .net8 "a", 0 0, RS_0x130046d50;  alias, 3 drivers, strength-aware
v0x11fc65c40_0 .net8 "b", 0 0, RS_0x130047440;  alias, 3 drivers, strength-aware
RS_0x1300474a0 .resolv tri, L_0x11fc7a810, L_0x11fcbb560, L_0x11fcbb650;
v0x11fc65ce0_0 .net8 "nand_out", 0 0, RS_0x1300474a0;  3 drivers, strength-aware
v0x11fc65d90_0 .net8 "out", 0 0, RS_0x130047620;  alias, 3 drivers, strength-aware
S_0x11fc64d10 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc64ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130094c40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcbb2f0 .functor NMOS 1, L_0x130094c40, RS_0x130047440, C4<0>, C4<0>;
L_0x11fc7a810 .functor NMOS 1, L_0x11fcbb2f0, RS_0x130046d50, C4<0>, C4<0>;
L_0x130094c88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbb560 .functor PMOS 1, L_0x130094c88, RS_0x130046d50, C4<0>, C4<0>;
L_0x130094cd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbb650 .functor PMOS 1, L_0x130094cd0, RS_0x130047440, C4<0>, C4<0>;
v0x11fc64f50_0 .net/2s *"_ivl_0", 0 0, L_0x130094c40;  1 drivers
v0x11fc65010_0 .net/2s *"_ivl_2", 0 0, L_0x130094c88;  1 drivers
v0x11fc650c0_0 .net/2s *"_ivl_4", 0 0, L_0x130094cd0;  1 drivers
v0x11fc65180_0 .net8 "a", 0 0, RS_0x130046d50;  alias, 3 drivers, strength-aware
v0x11fc65210_0 .net8 "b", 0 0, RS_0x130047440;  alias, 3 drivers, strength-aware
v0x11fc652f0_0 .net8 "o1", 0 0, L_0x11fcbb2f0;  1 drivers, strength-aware
v0x11fc65390_0 .net8 "out", 0 0, RS_0x1300474a0;  alias, 3 drivers, strength-aware
S_0x11fc65460 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc64ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130094d18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcbb720 .functor NMOS 1, L_0x130094d18, RS_0x1300474a0, C4<0>, C4<0>;
L_0x11fcbb810 .functor NMOS 1, L_0x11fcbb720, RS_0x1300474a0, C4<0>, C4<0>;
L_0x130094d60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbb9c0 .functor PMOS 1, L_0x130094d60, RS_0x1300474a0, C4<0>, C4<0>;
L_0x130094da8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbba50 .functor PMOS 1, L_0x130094da8, RS_0x1300474a0, C4<0>, C4<0>;
v0x11fc65680_0 .net/2s *"_ivl_0", 0 0, L_0x130094d18;  1 drivers
v0x11fc65730_0 .net/2s *"_ivl_2", 0 0, L_0x130094d60;  1 drivers
v0x11fc657e0_0 .net/2s *"_ivl_4", 0 0, L_0x130094da8;  1 drivers
v0x11fc658a0_0 .net8 "a", 0 0, RS_0x1300474a0;  alias, 3 drivers, strength-aware
v0x11fc65950_0 .net8 "b", 0 0, RS_0x1300474a0;  alias, 3 drivers, strength-aware
v0x11fc65a60_0 .net8 "o1", 0 0, L_0x11fcbb720;  1 drivers, strength-aware
v0x11fc65af0_0 .net8 "out", 0 0, RS_0x130047620;  alias, 3 drivers, strength-aware
S_0x11fc65e60 .scope module, "and2" "And" 2 31, 2 3 0, S_0x11fc648d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc66f10_0 .net8 "a", 0 0, RS_0x130047800;  alias, 3 drivers, strength-aware
v0x11fc66fb0_0 .net "b", 0 0, L_0x11fcbe460;  alias, 1 drivers
RS_0x130047860 .resolv tri, L_0x11fcbbc70, L_0x11fcbbe60, L_0x11fcbbef0;
v0x11fc67040_0 .net8 "nand_out", 0 0, RS_0x130047860;  3 drivers, strength-aware
v0x11fc670f0_0 .net8 "out", 0 0, RS_0x1300479e0;  alias, 3 drivers, strength-aware
S_0x11fc66070 .scope module, "nand1" "Nand" 2 5, 3 1 0, S_0x11fc65e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130094df0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcbbbc0 .functor NMOS 1, L_0x130094df0, L_0x11fcbe460, C4<0>, C4<0>;
L_0x11fcbbc70 .functor NMOS 1, L_0x11fcbbbc0, RS_0x130047800, C4<0>, C4<0>;
L_0x130094e38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbbe60 .functor PMOS 1, L_0x130094e38, RS_0x130047800, C4<0>, C4<0>;
L_0x130094e80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbbef0 .functor PMOS 1, L_0x130094e80, L_0x11fcbe460, C4<0>, C4<0>;
v0x11fc662a0_0 .net/2s *"_ivl_0", 0 0, L_0x130094df0;  1 drivers
v0x11fc66360_0 .net/2s *"_ivl_2", 0 0, L_0x130094e38;  1 drivers
v0x11fc66410_0 .net/2s *"_ivl_4", 0 0, L_0x130094e80;  1 drivers
v0x11fc664d0_0 .net8 "a", 0 0, RS_0x130047800;  alias, 3 drivers, strength-aware
v0x11fc66570_0 .net "b", 0 0, L_0x11fcbe460;  alias, 1 drivers
v0x11fc66680_0 .net8 "o1", 0 0, L_0x11fcbbbc0;  1 drivers, strength-aware
v0x11fc66710_0 .net8 "out", 0 0, RS_0x130047860;  alias, 3 drivers, strength-aware
S_0x11fc667d0 .scope module, "nand2" "Nand" 2 6, 3 1 0, S_0x11fc65e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130094ec8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcbbfa0 .functor NMOS 1, L_0x130094ec8, RS_0x130047860, C4<0>, C4<0>;
L_0x11fcbc090 .functor NMOS 1, L_0x11fcbbfa0, RS_0x130047860, C4<0>, C4<0>;
L_0x130094f10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbc240 .functor PMOS 1, L_0x130094f10, RS_0x130047860, C4<0>, C4<0>;
L_0x130094f58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbc2b0 .functor PMOS 1, L_0x130094f58, RS_0x130047860, C4<0>, C4<0>;
v0x11fc669f0_0 .net/2s *"_ivl_0", 0 0, L_0x130094ec8;  1 drivers
v0x11fc66aa0_0 .net/2s *"_ivl_2", 0 0, L_0x130094f10;  1 drivers
v0x11fc66b50_0 .net/2s *"_ivl_4", 0 0, L_0x130094f58;  1 drivers
v0x11fc66c10_0 .net8 "a", 0 0, RS_0x130047860;  alias, 3 drivers, strength-aware
v0x11fc66cc0_0 .net8 "b", 0 0, RS_0x130047860;  alias, 3 drivers, strength-aware
v0x11fc66dd0_0 .net8 "o1", 0 0, L_0x11fcbbfa0;  1 drivers, strength-aware
v0x11fc66e60_0 .net8 "out", 0 0, RS_0x1300479e0;  alias, 3 drivers, strength-aware
S_0x11fc671c0 .scope module, "not1" "Not" 2 28, 2 16 0, S_0x11fc648d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc67ba0_0 .net8 "a", 0 0, RS_0x130046d50;  alias, 3 drivers, strength-aware
v0x11fc67c30_0 .net8 "out", 0 0, RS_0x130047800;  alias, 3 drivers, strength-aware
S_0x11fc673b0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc671c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130094a90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcbac30 .functor NMOS 1, L_0x130094a90, RS_0x130046d50, C4<0>, C4<0>;
L_0x11fcbad20 .functor NMOS 1, L_0x11fcbac30, RS_0x130046d50, C4<0>, C4<0>;
L_0x130094ad8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbadd0 .functor PMOS 1, L_0x130094ad8, RS_0x130046d50, C4<0>, C4<0>;
L_0x130094b20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbaec0 .functor PMOS 1, L_0x130094b20, RS_0x130046d50, C4<0>, C4<0>;
v0x11fc675f0_0 .net/2s *"_ivl_0", 0 0, L_0x130094a90;  1 drivers
v0x11fc676b0_0 .net/2s *"_ivl_2", 0 0, L_0x130094ad8;  1 drivers
v0x11fc67760_0 .net/2s *"_ivl_4", 0 0, L_0x130094b20;  1 drivers
v0x11fc67820_0 .net8 "a", 0 0, RS_0x130046d50;  alias, 3 drivers, strength-aware
v0x11fc679b0_0 .net8 "b", 0 0, RS_0x130046d50;  alias, 3 drivers, strength-aware
v0x11fc67a80_0 .net8 "o1", 0 0, L_0x11fcbac30;  1 drivers, strength-aware
v0x11fc67b10_0 .net8 "out", 0 0, RS_0x130047800;  alias, 3 drivers, strength-aware
S_0x11fc67cc0 .scope module, "not2" "Not" 2 29, 2 16 0, S_0x11fc648d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
v0x11fc68640_0 .net "a", 0 0, L_0x11fcbe460;  alias, 1 drivers
v0x11fc686e0_0 .net8 "out", 0 0, RS_0x130047440;  alias, 3 drivers, strength-aware
S_0x11fc67eb0 .scope module, "nand1" "Nand" 2 17, 3 1 0, S_0x11fc67cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130094b68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcbaf90 .functor NMOS 1, L_0x130094b68, L_0x11fcbe460, C4<0>, C4<0>;
L_0x11fcbb080 .functor NMOS 1, L_0x11fcbaf90, L_0x11fcbe460, C4<0>, C4<0>;
L_0x130094bb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbb130 .functor PMOS 1, L_0x130094bb0, L_0x11fcbe460, C4<0>, C4<0>;
L_0x130094bf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbb220 .functor PMOS 1, L_0x130094bf8, L_0x11fcbe460, C4<0>, C4<0>;
v0x11fc680f0_0 .net/2s *"_ivl_0", 0 0, L_0x130094b68;  1 drivers
v0x11fc681b0_0 .net/2s *"_ivl_2", 0 0, L_0x130094bb0;  1 drivers
v0x11fc68260_0 .net/2s *"_ivl_4", 0 0, L_0x130094bf8;  1 drivers
v0x11fc68320_0 .net "a", 0 0, L_0x11fcbe460;  alias, 1 drivers
v0x11fc68430_0 .net "b", 0 0, L_0x11fcbe460;  alias, 1 drivers
v0x11fc684c0_0 .net8 "o1", 0 0, L_0x11fcbaf90;  1 drivers, strength-aware
v0x11fc68560_0 .net8 "out", 0 0, RS_0x130047440;  alias, 3 drivers, strength-aware
S_0x11fc68780 .scope module, "or1" "Or" 2 32, 2 9 0, S_0x11fc648d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc79f90_0 .net8 "a", 0 0, RS_0x130047620;  alias, 3 drivers, strength-aware
v0x11fc7a0b0_0 .net8 "b", 0 0, RS_0x1300479e0;  alias, 3 drivers, strength-aware
RS_0x130047f50 .resolv tri, L_0x11fcbc4d0, L_0x11fcbc580, L_0x11fcbc6d0;
v0x11fc7a1c0_0 .net8 "nand_out1", 0 0, RS_0x130047f50;  3 drivers, strength-aware
RS_0x1300500d0 .resolv tri, L_0x11fcbc870, L_0x11fcbc920, L_0x11fcbca70;
v0x11fc7a250_0 .net8 "nand_out2", 0 0, RS_0x1300500d0;  3 drivers, strength-aware
v0x11fc7a320_0 .net8 "out", 0 0, RS_0x130050250;  alias, 3 drivers, strength-aware
S_0x11fc689d0 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x11fc68780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130094fa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcbc420 .functor NMOS 1, L_0x130094fa0, RS_0x130047620, C4<0>, C4<0>;
L_0x11fcbc4d0 .functor NMOS 1, L_0x11fcbc420, RS_0x130047620, C4<0>, C4<0>;
L_0x130094fe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbc580 .functor PMOS 1, L_0x130094fe8, RS_0x130047620, C4<0>, C4<0>;
L_0x130095030 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbc6d0 .functor PMOS 1, L_0x130095030, RS_0x130047620, C4<0>, C4<0>;
v0x11fc68c00_0 .net/2s *"_ivl_0", 0 0, L_0x130094fa0;  1 drivers
v0x11fc68cc0_0 .net/2s *"_ivl_2", 0 0, L_0x130094fe8;  1 drivers
v0x11fc68d70_0 .net/2s *"_ivl_4", 0 0, L_0x130095030;  1 drivers
v0x11fc68e30_0 .net8 "a", 0 0, RS_0x130047620;  alias, 3 drivers, strength-aware
v0x11fc68f00_0 .net8 "b", 0 0, RS_0x130047620;  alias, 3 drivers, strength-aware
v0x11fc68fd0_0 .net8 "o1", 0 0, L_0x11fcbc420;  1 drivers, strength-aware
v0x11fc69060_0 .net8 "out", 0 0, RS_0x130047f50;  alias, 3 drivers, strength-aware
S_0x11fc69120 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x11fc68780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130095078 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcbc780 .functor NMOS 1, L_0x130095078, RS_0x1300479e0, C4<0>, C4<0>;
L_0x11fcbc870 .functor NMOS 1, L_0x11fcbc780, RS_0x1300479e0, C4<0>, C4<0>;
L_0x1300950c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbc920 .functor PMOS 1, L_0x1300950c0, RS_0x1300479e0, C4<0>, C4<0>;
L_0x130095108 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbca70 .functor PMOS 1, L_0x130095108, RS_0x1300479e0, C4<0>, C4<0>;
v0x11fc69340_0 .net/2s *"_ivl_0", 0 0, L_0x130095078;  1 drivers
v0x11fc793f0_0 .net/2s *"_ivl_2", 0 0, L_0x1300950c0;  1 drivers
v0x11fc794a0_0 .net/2s *"_ivl_4", 0 0, L_0x130095108;  1 drivers
v0x11fc79560_0 .net8 "a", 0 0, RS_0x1300479e0;  alias, 3 drivers, strength-aware
v0x11fc79630_0 .net8 "b", 0 0, RS_0x1300479e0;  alias, 3 drivers, strength-aware
v0x11fc79700_0 .net8 "o1", 0 0, L_0x11fcbc780;  1 drivers, strength-aware
v0x11fc79790_0 .net8 "out", 0 0, RS_0x1300500d0;  alias, 3 drivers, strength-aware
S_0x11fc79850 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x11fc68780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130095150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcbcb20 .functor NMOS 1, L_0x130095150, RS_0x1300500d0, C4<0>, C4<0>;
L_0x11fcbcc10 .functor NMOS 1, L_0x11fcbcb20, RS_0x130047f50, C4<0>, C4<0>;
L_0x130095198 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbccc0 .functor PMOS 1, L_0x130095198, RS_0x130047f50, C4<0>, C4<0>;
L_0x1300951e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbcd90 .functor PMOS 1, L_0x1300951e0, RS_0x1300500d0, C4<0>, C4<0>;
v0x11fc79a80_0 .net/2s *"_ivl_0", 0 0, L_0x130095150;  1 drivers
v0x11fc79b30_0 .net/2s *"_ivl_2", 0 0, L_0x130095198;  1 drivers
v0x11fc79be0_0 .net/2s *"_ivl_4", 0 0, L_0x1300951e0;  1 drivers
v0x11fc79ca0_0 .net8 "a", 0 0, RS_0x130047f50;  alias, 3 drivers, strength-aware
v0x11fc79d50_0 .net8 "b", 0 0, RS_0x1300500d0;  alias, 3 drivers, strength-aware
v0x11fc79e20_0 .net8 "o1", 0 0, L_0x11fcbcb20;  1 drivers, strength-aware
v0x11fc79eb0_0 .net8 "out", 0 0, RS_0x130050250;  alias, 3 drivers, strength-aware
S_0x11fc7ac60 .scope module, "or_gate" "Or" 6 7, 2 9 0, S_0x11fc5b780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
v0x11fc7c410_0 .net8 "a", 0 0, RS_0x130045d60;  alias, 3 drivers, strength-aware
v0x11fc7c4b0_0 .net8 "b", 0 0, RS_0x130047260;  alias, 3 drivers, strength-aware
RS_0x1300505b0 .resolv tri, L_0x11fcbd870, L_0x11fcbd920, L_0x11fcbda70;
v0x11fc7c550_0 .net8 "nand_out1", 0 0, RS_0x1300505b0;  3 drivers, strength-aware
RS_0x130050730 .resolv tri, L_0x11fcbdc10, L_0x11fcbdcc0, L_0x11fcbde10;
v0x11fc7c620_0 .net8 "nand_out2", 0 0, RS_0x130050730;  3 drivers, strength-aware
v0x11fc7c6f0_0 .net8 "out", 0 0, RS_0x1300508b0;  alias, 3 drivers, strength-aware
S_0x11fc7ae20 .scope module, "nand1" "Nand" 2 11, 3 1 0, S_0x11fc7ac60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300953d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcbd780 .functor NMOS 1, L_0x1300953d8, RS_0x130045d60, C4<0>, C4<0>;
L_0x11fcbd870 .functor NMOS 1, L_0x11fcbd780, RS_0x130045d60, C4<0>, C4<0>;
L_0x130095420 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbd920 .functor PMOS 1, L_0x130095420, RS_0x130045d60, C4<0>, C4<0>;
L_0x130095468 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbda70 .functor PMOS 1, L_0x130095468, RS_0x130045d60, C4<0>, C4<0>;
v0x11fc7b050_0 .net/2s *"_ivl_0", 0 0, L_0x1300953d8;  1 drivers
v0x11fc7b100_0 .net/2s *"_ivl_2", 0 0, L_0x130095420;  1 drivers
v0x11fc7b1b0_0 .net/2s *"_ivl_4", 0 0, L_0x130095468;  1 drivers
v0x11fc7b270_0 .net8 "a", 0 0, RS_0x130045d60;  alias, 3 drivers, strength-aware
v0x11fc7b300_0 .net8 "b", 0 0, RS_0x130045d60;  alias, 3 drivers, strength-aware
v0x11fc7b450_0 .net8 "o1", 0 0, L_0x11fcbd780;  1 drivers, strength-aware
v0x11fc7b4e0_0 .net8 "out", 0 0, RS_0x1300505b0;  alias, 3 drivers, strength-aware
S_0x11fc7b5c0 .scope module, "nand2" "Nand" 2 12, 3 1 0, S_0x11fc7ac60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1300954b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcbdb20 .functor NMOS 1, L_0x1300954b0, RS_0x130047260, C4<0>, C4<0>;
L_0x11fcbdc10 .functor NMOS 1, L_0x11fcbdb20, RS_0x130047260, C4<0>, C4<0>;
L_0x1300954f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbdcc0 .functor PMOS 1, L_0x1300954f8, RS_0x130047260, C4<0>, C4<0>;
L_0x130095540 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbde10 .functor PMOS 1, L_0x130095540, RS_0x130047260, C4<0>, C4<0>;
v0x11fc7b7d0_0 .net/2s *"_ivl_0", 0 0, L_0x1300954b0;  1 drivers
v0x11fc7b860_0 .net/2s *"_ivl_2", 0 0, L_0x1300954f8;  1 drivers
v0x11fc7b900_0 .net/2s *"_ivl_4", 0 0, L_0x130095540;  1 drivers
v0x11fc7b9c0_0 .net8 "a", 0 0, RS_0x130047260;  alias, 3 drivers, strength-aware
v0x11fc7ba50_0 .net8 "b", 0 0, RS_0x130047260;  alias, 3 drivers, strength-aware
v0x11fc7bba0_0 .net8 "o1", 0 0, L_0x11fcbdb20;  1 drivers, strength-aware
v0x11fc7bc30_0 .net8 "out", 0 0, RS_0x130050730;  alias, 3 drivers, strength-aware
S_0x11fc7bd10 .scope module, "nand3" "Nand" 2 13, 3 1 0, S_0x11fc7ac60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x130095588 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x11fcbdec0 .functor NMOS 1, L_0x130095588, RS_0x130050730, C4<0>, C4<0>;
L_0x11fcbdfb0 .functor NMOS 1, L_0x11fcbdec0, RS_0x1300505b0, C4<0>, C4<0>;
L_0x1300955d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbe060 .functor PMOS 1, L_0x1300955d0, RS_0x1300505b0, C4<0>, C4<0>;
L_0x130095618 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x11fcbe190 .functor PMOS 1, L_0x130095618, RS_0x130050730, C4<0>, C4<0>;
v0x11fc7bf20_0 .net/2s *"_ivl_0", 0 0, L_0x130095588;  1 drivers
v0x11fc7bfb0_0 .net/2s *"_ivl_2", 0 0, L_0x1300955d0;  1 drivers
v0x11fc7c060_0 .net/2s *"_ivl_4", 0 0, L_0x130095618;  1 drivers
v0x11fc7c120_0 .net8 "a", 0 0, RS_0x1300505b0;  alias, 3 drivers, strength-aware
v0x11fc7c1d0_0 .net8 "b", 0 0, RS_0x130050730;  alias, 3 drivers, strength-aware
v0x11fc7c2a0_0 .net8 "o1", 0 0, L_0x11fcbdec0;  1 drivers, strength-aware
v0x11fc7c330_0 .net8 "out", 0 0, RS_0x1300508b0;  alias, 3 drivers, strength-aware
S_0x11fc7d1b0 .scope task, "test_addition" "test_addition" 4 71, 4 71 0, S_0x14004d940;
 .timescale 0 0;
v0x11fc7d370_0 .var "test_name", 1600 1;
v0x11fc7d400_0 .var "val_a", 15 0;
v0x11fc7d490_0 .var "val_b", 15 0;
v0x11fc7d550_0 .var "val_cin", 0 0;
TD_ripple_carry_adder_16bit_test.test_addition ;
    %load/vec4 v0x11fc7db10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11fc7db10_0, 0, 32;
    %load/vec4 v0x11fc7d400_0;
    %store/vec4 v0x11fc7d5f0_0, 0, 16;
    %load/vec4 v0x11fc7d490_0;
    %store/vec4 v0x11fc7d6c0_0, 0, 16;
    %load/vec4 v0x11fc7d550_0;
    %store/vec4 v0x11fc7d770_0, 0, 1;
    %load/vec4 v0x11fc7d400_0;
    %pad/u 17;
    %load/vec4 v0x11fc7d490_0;
    %pad/u 17;
    %add;
    %load/vec4 v0x11fc7d550_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x11fc7d930_0, 0, 17;
    %delay 10, 0;
    %load/vec4 v0x11fc7d820_0;
    %load/vec4 v0x11fc7da70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11fc7d930_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x11fc7d9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11fc7d9c0_0, 0, 32;
    %vpi_call 4 89 "$display", "\342\234\223 PASS: %s", v0x11fc7d370_0 {0 0 0};
    %vpi_call 4 90 "$display", "   %d + %d + %d = %d (hex: %04X + %04X + %X = %05X)", v0x11fc7d400_0, v0x11fc7d490_0, v0x11fc7d550_0, v0x11fc7d930_0, v0x11fc7d400_0, v0x11fc7d490_0, v0x11fc7d550_0, v0x11fc7d930_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 4 93 "$display", "\342\234\227 FAIL: %s", v0x11fc7d370_0 {0 0 0};
    %vpi_call 4 94 "$display", "   Expected: %d (hex: %05X)", v0x11fc7d930_0, v0x11fc7d930_0 {0 0 0};
    %load/vec4 v0x11fc7d820_0;
    %load/vec4 v0x11fc7da70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11fc7d820_0;
    %load/vec4 v0x11fc7da70_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call 4 95 "$display", "   Got:      %d (hex: %05X)", S<1,vec4,u17>, S<0,vec4,u17> {2 0 0};
    %vpi_call 4 96 "$display", "   Inputs:   %d + %d + %d", v0x11fc7d400_0, v0x11fc7d490_0, v0x11fc7d550_0 {0 0 0};
T_0.1 ;
    %vpi_call 4 98 "$display", "\000" {0 0 0};
    %end;
    .scope S_0x14004d940;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11fc7db10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11fc7d9c0_0, 0, 32;
    %vpi_call 4 19 "$display", "Testing 16-bit Ripple Carry Adder" {0 0 0};
    %vpi_call 4 20 "$display", "===================================" {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11fc7d400_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11fc7d490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fc7d550_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5924210, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1864379168, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1516597871, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x11fc7d370_0, 0, 1600;
    %fork TD_ripple_carry_adder_16bit_test.test_addition, S_0x11fc7d1b0;
    %join;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11fc7d400_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11fc7d490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fc7d550_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539697201, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x11fc7d370_0, 0, 1600;
    %fork TD_ripple_carry_adder_16bit_test.test_addition, S_0x11fc7d1b0;
    %join;
    %pushi/vec4 255, 0, 16;
    %store/vec4 v0x11fc7d400_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11fc7d490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fc7d550_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 3290421, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539697201, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x11fc7d370_0, 0, 1600;
    %fork TD_ripple_carry_adder_16bit_test.test_addition, S_0x11fc7d1b0;
    %join;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x11fc7d400_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11fc7d490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fc7d550_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 17990, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1179000875, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 540090408, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1835104288, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 723530025, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x11fc7d370_0, 0, 1600;
    %fork TD_ripple_carry_adder_16bit_test.test_addition, S_0x11fc7d1b0;
    %join;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x11fc7d400_0, 0, 16;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x11fc7d490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fc7d550_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 3682352, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 807414560, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 942682160, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x11fc7d370_0, 0, 1600;
    %fork TD_ripple_carry_adder_16bit_test.test_addition, S_0x11fc7d1b0;
    %join;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0x11fc7d400_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11fc7d490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fc7d550_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 927352390, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539697201, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x11fc7d370_0, 0, 1600;
    %fork TD_ripple_carry_adder_16bit_test.test_addition, S_0x11fc7d1b0;
    %join;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11fc7d400_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11fc7d490_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11fc7d550_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 48, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539697200, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539697251, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1634890361, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x11fc7d370_0, 0, 1600;
    %fork TD_ripple_carry_adder_16bit_test.test_addition, S_0x11fc7d1b0;
    %join;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x11fc7d400_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11fc7d490_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11fc7d550_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1179010630, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539697200, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539697251, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1634890361, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x11fc7d370_0, 0, 1600;
    %fork TD_ripple_carry_adder_16bit_test.test_addition, S_0x11fc7d1b0;
    %join;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x11fc7d400_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x11fc7d490_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11fc7d550_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4605510, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1176513312, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1179010630, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539697251, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1634890361, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x11fc7d370_0, 0, 1600;
    %fork TD_ripple_carry_adder_16bit_test.test_addition, S_0x11fc7d1b0;
    %join;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x11fc7d400_0, 0, 16;
    %pushi/vec4 22136, 0, 16;
    %store/vec4 v0x11fc7d490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fc7d550_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 3224115, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 874523424, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 892745528, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x11fc7d370_0, 0, 1600;
    %fork TD_ripple_carry_adder_16bit_test.test_addition, S_0x11fc7d1b0;
    %join;
    %pushi/vec4 43981, 0, 16;
    %store/vec4 v0x11fc7d400_0, 0, 16;
    %pushi/vec4 4660, 0, 16;
    %store/vec4 v0x11fc7d490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fc7d550_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4276803, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1142958880, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 825373492, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x11fc7d370_0, 0, 1600;
    %fork TD_ripple_carry_adder_16bit_test.test_addition, S_0x11fc7d1b0;
    %join;
    %pushi/vec4 57005, 0, 16;
    %store/vec4 v0x11fc7d400_0, 0, 16;
    %pushi/vec4 48879, 0, 16;
    %store/vec4 v0x11fc7d490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fc7d550_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4474177, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1142958880, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1111835974, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x11fc7d370_0, 0, 1600;
    %fork TD_ripple_carry_adder_16bit_test.test_addition, S_0x11fc7d1b0;
    %join;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11fc7d400_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11fc7d490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fc7d550_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1580212267, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 540171824, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x11fc7d370_0, 0, 1600;
    %fork TD_ripple_carry_adder_16bit_test.test_addition, S_0x11fc7d1b0;
    %join;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0x11fc7d400_0, 0, 16;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v0x11fc7d490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fc7d550_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1580736555, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 540171832, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x11fc7d370_0, 0, 1600;
    %fork TD_ripple_carry_adder_16bit_test.test_addition, S_0x11fc7d1b0;
    %join;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x11fc7d400_0, 0, 16;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x11fc7d490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fc7d550_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 3300913, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 874523424, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 845033780, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x11fc7d370_0, 0, 1600;
    %fork TD_ripple_carry_adder_16bit_test.test_addition, S_0x11fc7d1b0;
    %join;
    %vpi_call 4 48 "$display", "\012===================================" {0 0 0};
    %vpi_call 4 49 "$display", "Test Summary: %0d/%0d tests passed", v0x11fc7d9c0_0, v0x11fc7db10_0 {0 0 0};
    %load/vec4 v0x11fc7d9c0_0;
    %load/vec4 v0x11fc7db10_0;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 4 51 "$display", "\342\234\223 All tests PASSED!" {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %vpi_call 4 53 "$display", "\342\234\227 Some tests FAILED!" {0 0 0};
T_1.1 ;
    %vpi_call 4 56 "$display", "\012Overflow Examples:" {0 0 0};
    %vpi_call 4 57 "$display", "Note: 16-bit adder can only represent 0-65535" {0 0 0};
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x11fc7d5f0_0, 0, 16;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x11fc7d6c0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fc7d770_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x11fc7d820_0;
    %load/vec4 v0x11fc7da70_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call 4 60 "$display", "32768 + 32768 = %0d (actual: %0d, carry: %b)", 32'sb00000000000000010000000000000000, S<0,vec4,u17>, v0x11fc7d820_0 {1 0 0};
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x11fc7d5f0_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x11fc7d6c0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11fc7d770_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x11fc7d820_0;
    %load/vec4 v0x11fc7da70_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call 4 64 "$display", "65535 + 65535 = %0d (actual: %0d, carry: %b)", 32'sb00000000000000011111111111111110, S<0,vec4,u17>, v0x11fc7d820_0 {1 0 0};
    %vpi_call 4 67 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "./logic-gates/others.v";
    "./logic-gates/nand.v";
    "adders/ripple_carry_adder_16bit_test.v";
    "./adders/ripple_carry_adder_16bit.v";
    "./adders/full_adder.v";
    "./adders/half_adder.v";
