Active-HDL 15.0.261.9132 2025-09-07 23:24:55

Elaboration top modules:
Verilog Module                tb_registro_paralelo_serie


----------------------------------------------------------------------------------------------
Verilog Module             | Library | Info | Compiler Version          | Compilation Options
----------------------------------------------------------------------------------------------
tb_registro_paralelo_serie | tarea1  |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
registro_paralelo_serie    | tarea1  |      | 15.0.261.9132 (Windows64) | -O2 -sv2k17
----------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------
Library                    | Comment
----------------------------------------------------------------------------------------------
tarea1                     | None
----------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+tb_registro_paralelo_serie tb_registro_paralelo_serie


The performance of simulation is reduced. Version Student Edition
