.ALIASES
R_R1            R1(1=N00101 2=DC ) CN @TEST.SCHEMATIC1(sch_1):INS69@ANALOG.R.Normal(chips)
R_R2            R2(1=0 2=N00101 ) CN @TEST.SCHEMATIC1(sch_1):INS85@ANALOG.R.Normal(chips)
V_V1            V1(+=DC -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS125@SOURCE.VDC.Normal(chips)
R_R3            R3(1=N00390 2=N00408 ) CN @TEST.SCHEMATIC1(sch_1):INS197@ANALOG.R.Normal(chips)
R_R4            R4(1=N00390 2=VREF ) CN @TEST.SCHEMATIC1(sch_1):INS213@ANALOG.R.Normal(chips)
R_R5            R5(1=N00439 2=N00454 ) CN @TEST.SCHEMATIC1(sch_1):INS229@ANALOG.R.Normal(chips)
R_R6            R6(1=N00408 2=N00412 ) CN @TEST.SCHEMATIC1(sch_1):INS319@ANALOG.R.Normal(chips)
R_R7            R7(1=N00412 2=N00491 ) CN @TEST.SCHEMATIC1(sch_1):INS335@ANALOG.R.Normal(chips)
R_R8            R8(1=N02107 2=N00491 ) CN @TEST.SCHEMATIC1(sch_1):INS351@ANALOG.R.Normal(chips)
R_R9            R9(1=N00599 2=DC ) CN @TEST.SCHEMATIC1(sch_1):INS367@ANALOG.R.Normal(chips)
Q_Q1            Q1(c=N00599 b=N005830 e=0 ) CN @TEST.SCHEMATIC1(sch_1):INS571@BIPOLAR.PN2221.Normal(chips)
R_R10           R10(1=0 2=N00439 ) CN @TEST.SCHEMATIC1(sch_1):INS623@ANALOG.R.Normal(chips)
R_R11           R11(1=N00733 2=0 ) CN @TEST.SCHEMATIC1(sch_1):INS639@ANALOG.R.Normal(chips)
R_R12           R12(1=DC 2=N00737 ) CN @TEST.SCHEMATIC1(sch_1):INS655@ANALOG.R.Normal(chips)
Q_Q2            Q2(c=N02081 b=N02013 e=N00733 ) CN @TEST.SCHEMATIC1(sch_1):INS682@BIPOLAR.PN5137.Normal(chips)
Q_Q3            Q3(c=N00737 b=N02013 e=N02013 ) CN @TEST.SCHEMATIC1(sch_1):INS711@BIPOLAR.PN2221.Normal(chips)
R_R13           R13(1=N02081 2=DC ) CN @TEST.SCHEMATIC1(sch_1):INS2045@ANALOG.R.Normal(chips)
R_R14           R14(1=0 2=N02013 ) CN @TEST.SCHEMATIC1(sch_1):INS2061@ANALOG.R.Normal(chips)
V_V2            V2(+=-VDC -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS2510@SOURCE.VDC.Normal(chips)
V_V3            V3(+=VDC -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS2526@SOURCE.VDC.Normal(chips)
R_R15           R15(1=N00491 2=N005830 ) CN @TEST.SCHEMATIC1(sch_1):INS3651@ANALOG.R.Normal(chips)
D_D2            D2(1=N02107 2=0 ) CN @TEST.SCHEMATIC1(sch_1):INS3689@BREAKOUT.Dbreak.Normal(chips)
X_U1A           U1A(+=VREF -=N00412 V+=-VDC V-=VDC OUT=N00491 ) CN @TEST.SCHEMATIC1(sch_1):INS5436@OPAMP.TL084.Normal(chips)
X_U1B           U1B(+=N00390 -=N00439 V+=VDC V-=-VDC OUT=N00408 ) CN @TEST.SCHEMATIC1(sch_1):INS5502@OPAMP.TL084.Normal(chips)
X_U1C           U1C(+=N00733 -=N00454 V+=VDC V-=-VDC OUT=N00454 ) CN @TEST.SCHEMATIC1(sch_1):INS5566@OPAMP.TL084.Normal(chips)
X_U1D           U1D(+=N00101 -=VREF V+=VDC V-=-VDC OUT=VREF ) CN @TEST.SCHEMATIC1(sch_1):INS5628@OPAMP.TL084.Normal(chips)
_    _(-VDC=-VDC)
_    _(DC=DC)
_    _(VDC=VDC)
_    _(Vref=VREF)
.ENDALIASES
