[2025-09-16 22:04:49] START suite=cs trace=cloud9_phase4_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2298186 heartbeat IPC: 4.351 cumulative IPC: 4.351 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4452294 heartbeat IPC: 4.642 cumulative IPC: 4.492 (Simulation time: 00 hr 00 min 58 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4452294 cumulative IPC: 4.492 (Simulation time: 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4452294 cumulative IPC: 4.492 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 15110547 heartbeat IPC: 0.9382 cumulative IPC: 0.9382 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 26018839 heartbeat IPC: 0.9167 cumulative IPC: 0.9274 (Simulation time: 00 hr 03 min 09 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 37060103 heartbeat IPC: 0.9057 cumulative IPC: 0.92 (Simulation time: 00 hr 04 min 16 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 48231934 heartbeat IPC: 0.8951 cumulative IPC: 0.9137 (Simulation time: 00 hr 05 min 15 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 59439227 heartbeat IPC: 0.8923 cumulative IPC: 0.9093 (Simulation time: 00 hr 06 min 22 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 70596990 heartbeat IPC: 0.8962 cumulative IPC: 0.9071 (Simulation time: 00 hr 07 min 25 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 81822078 heartbeat IPC: 0.8909 cumulative IPC: 0.9047 (Simulation time: 00 hr 08 min 26 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000015 cycles: 93004631 heartbeat IPC: 0.8943 cumulative IPC: 0.9034 (Simulation time: 00 hr 09 min 30 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 103852299 heartbeat IPC: 0.9219 cumulative IPC: 0.9054 (Simulation time: 00 hr 10 min 37 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 110246023 cumulative IPC: 0.9071 (Simulation time: 00 hr 11 min 39 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 110246023 cumulative IPC: 0.9071 (Simulation time: 00 hr 11 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9071 instructions: 100000004 cycles: 110246023
CPU 0 Branch Prediction Accuracy: 96.39% MPKI: 0.635 Average ROB Occupancy at Mispredict: 784.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.6317
BRANCH_INDIRECT: 7e-05
BRANCH_CONDITIONAL: 0.00324
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 20201
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 153.34782
REPLAY_LOAD: 86.291664
NON_REPLAY_LOAD: 41.771084

== Total ==
ADDR_TRANS: 7054
REPLAY_LOAD: 6213
NON_REPLAY_LOAD: 6934

== Counts ==
ADDR_TRANS: 46
REPLAY_LOAD: 72
NON_REPLAY_LOAD: 166

cpu0->cpu0_STLB TOTAL        ACCESS:      88006 HIT:      86163 MISS:       1843 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      88006 HIT:      86163 MISS:       1843 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 263.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     328123 HIT:     141426 MISS:     186697 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     208963 HIT:      28309 MISS:     180654 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:       4151 HIT:       1720 MISS:       2431 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     111347 HIT:     111302 MISS:         45 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3662 HIT:         95 MISS:       3567 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 81.43 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12413300 HIT:   12413252 MISS:         48 MSHR_MERGE:         15
cpu0->cpu0_L1I LOAD         ACCESS:   12413300 HIT:   12413252 MISS:         48 MSHR_MERGE:         15
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 173.4 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   18936157 HIT:   18672566 MISS:     263591 MSHR_MERGE:      46848
cpu0->cpu0_L1D LOAD         ACCESS:   12854200 HIT:   12604027 MISS:     250173 MSHR_MERGE:      41243
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6077977 HIT:    6068237 MISS:       9740 MSHR_MERGE:       5589
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3980 HIT:        302 MISS:       3678 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 80.94 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10584489 HIT:   10584470 MISS:         19 MSHR_MERGE:          3
cpu0->cpu0_ITLB LOAD         ACCESS:   10584489 HIT:   10584470 MISS:         19 MSHR_MERGE:          3
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 127.1 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   18814255 HIT:   18720212 MISS:      94043 MSHR_MERGE:       6053
cpu0->cpu0_DTLB LOAD         ACCESS:   18814255 HIT:   18720212 MISS:      94043 MSHR_MERGE:       6053
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 10.45 cycles
cpu0->LLC TOTAL        ACCESS:     286933 HIT:     164062 MISS:     122871 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     180654 HIT:      62702 MISS:     117952 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       2431 HIT:        515 MISS:       1916 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     100281 HIT:     100223 MISS:         58 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3567 HIT:        622 MISS:       2945 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 82.39 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        193
  ROW_BUFFER_MISS:     122618
  AVG DBUS CONGESTED CYCLE: 6.738
Channel 0 WQ ROW_BUFFER_HIT:       5068
  ROW_BUFFER_MISS:      61253
  FULL:          0
Channel 0 REFRESHES ISSUED:       9187

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        26741        13641        24871        23407
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4            1          101          514
  STLB miss resolved @ L2C                0            6            2           44          161
  STLB miss resolved @ LLC                0           11            4          177          635
  STLB miss resolved @ MEM                0           19           10          604         2691

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                 13            0            0            0            1
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            3
  STLB miss resolved @ LLC                1            0            0            0            0
  STLB miss resolved @ MEM                2            0            0            1            7
[2025-09-16 22:16:28] END   suite=cs trace=cloud9_phase4_core3 (rc=0)
