
reserach_dc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a630  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  0800a810  0800a810  0000b810  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800abc4  0800abc4  0000c1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800abc4  0800abc4  0000bbc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800abcc  0800abcc  0000c1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800abcc  0800abcc  0000bbcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800abd0  0800abd0  0000bbd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800abd4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000478  200001dc  0800adb0  0000c1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000654  0800adb0  0000c654  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019a1f  00000000  00000000  0000c20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f94  00000000  00000000  00025c2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001758  00000000  00000000  00028bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001234  00000000  00000000  0002a318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029dbb  00000000  00000000  0002b54c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a27a  00000000  00000000  00055307  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00116f96  00000000  00000000  0006f581  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00186517  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007574  00000000  00000000  0018655c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0018dad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001dc 	.word	0x200001dc
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a7f8 	.word	0x0800a7f8

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e0 	.word	0x200001e0
 800021c:	0800a7f8 	.word	0x0800a7f8

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <sign>:
    HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
}

//функция sign

float sign(float x) {
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	ed87 0a01 	vstr	s0, [r7, #4]
    if (x > 0) return 1.0f;
 8000f2e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f32:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f3a:	dd02      	ble.n	8000f42 <sign+0x1e>
 8000f3c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000f40:	e00a      	b.n	8000f58 <sign+0x34>
    if (x < 0) return -1.0f;
 8000f42:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f46:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f4e:	d501      	bpl.n	8000f54 <sign+0x30>
 8000f50:	4b06      	ldr	r3, [pc, #24]	@ (8000f6c <sign+0x48>)
 8000f52:	e001      	b.n	8000f58 <sign+0x34>
    return 0.0f;
 8000f54:	f04f 0300 	mov.w	r3, #0
}
 8000f58:	ee07 3a90 	vmov	s15, r3
 8000f5c:	eeb0 0a67 	vmov.f32	s0, s15
 8000f60:	370c      	adds	r7, #12
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
 8000f6a:	bf00      	nop
 8000f6c:	bf800000 	.word	0xbf800000

08000f70 <Prev_angle_Init>:

 float Prev_angle_Init () {
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af02      	add	r7, sp, #8

		command = 0xFFFF;
 8000f76:	4b2b      	ldr	r3, [pc, #172]	@ (8001024 <Prev_angle_Init+0xb4>)
 8000f78:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f7c:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); // CS LOW
 8000f7e:	2200      	movs	r2, #0
 8000f80:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f88:	f003 f96a 	bl	8004260 <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&command, (uint8_t*)&feedback, 1, 100);
 8000f8c:	2364      	movs	r3, #100	@ 0x64
 8000f8e:	9300      	str	r3, [sp, #0]
 8000f90:	2301      	movs	r3, #1
 8000f92:	4a25      	ldr	r2, [pc, #148]	@ (8001028 <Prev_angle_Init+0xb8>)
 8000f94:	4923      	ldr	r1, [pc, #140]	@ (8001024 <Prev_angle_Init+0xb4>)
 8000f96:	4825      	ldr	r0, [pc, #148]	@ (800102c <Prev_angle_Init+0xbc>)
 8000f98:	f004 fa55 	bl	8005446 <HAL_SPI_TransmitReceive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);   // CS HIGH
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fa2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fa6:	f003 f95b 	bl	8004260 <HAL_GPIO_WritePin>

		command = 0xFFFF;
 8000faa:	4b1e      	ldr	r3, [pc, #120]	@ (8001024 <Prev_angle_Init+0xb4>)
 8000fac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000fb0:	801a      	strh	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); // CS LOW
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fbc:	f003 f950 	bl	8004260 <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&command, (uint8_t*)&feedback, 1, 100);
 8000fc0:	2364      	movs	r3, #100	@ 0x64
 8000fc2:	9300      	str	r3, [sp, #0]
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	4a18      	ldr	r2, [pc, #96]	@ (8001028 <Prev_angle_Init+0xb8>)
 8000fc8:	4916      	ldr	r1, [pc, #88]	@ (8001024 <Prev_angle_Init+0xb4>)
 8000fca:	4818      	ldr	r0, [pc, #96]	@ (800102c <Prev_angle_Init+0xbc>)
 8000fcc:	f004 fa3b 	bl	8005446 <HAL_SPI_TransmitReceive>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);   // CS HIGH
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fd6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fda:	f003 f941 	bl	8004260 <HAL_GPIO_WritePin>

		uint16_t raw = feedback & 0x3FFF; // 14 бит
 8000fde:	4b12      	ldr	r3, [pc, #72]	@ (8001028 <Prev_angle_Init+0xb8>)
 8000fe0:	881b      	ldrh	r3, [r3, #0]
 8000fe2:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8000fe6:	80fb      	strh	r3, [r7, #6]
		angle_deg = (raw * 360.0f) / 16384.0f;
 8000fe8:	88fb      	ldrh	r3, [r7, #6]
 8000fea:	ee07 3a90 	vmov	s15, r3
 8000fee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ff2:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001030 <Prev_angle_Init+0xc0>
 8000ff6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000ffa:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8001034 <Prev_angle_Init+0xc4>
 8000ffe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001002:	4b0d      	ldr	r3, [pc, #52]	@ (8001038 <Prev_angle_Init+0xc8>)
 8001004:	edc3 7a00 	vstr	s15, [r3]
		prev_angle_deg = angle_deg;
 8001008:	4b0b      	ldr	r3, [pc, #44]	@ (8001038 <Prev_angle_Init+0xc8>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a0b      	ldr	r2, [pc, #44]	@ (800103c <Prev_angle_Init+0xcc>)
 800100e:	6013      	str	r3, [r2, #0]

	  return (prev_angle_deg);
 8001010:	4b0a      	ldr	r3, [pc, #40]	@ (800103c <Prev_angle_Init+0xcc>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	ee07 3a90 	vmov	s15, r3
}
 8001018:	eeb0 0a67 	vmov.f32	s0, s15
 800101c:	3708      	adds	r7, #8
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	200004d4 	.word	0x200004d4
 8001028:	200004d6 	.word	0x200004d6
 800102c:	200002c4 	.word	0x200002c4
 8001030:	43b40000 	.word	0x43b40000
 8001034:	46800000 	.word	0x46800000
 8001038:	200004e4 	.word	0x200004e4
 800103c:	200004d8 	.word	0x200004d8

08001040 <mode_direction>:

void mode_direction(float u){
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	ed87 0a01 	vstr	s0, [r7, #4]
	if (u >= 0.0f){
 800104a:	edd7 7a01 	vldr	s15, [r7, #4]
 800104e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001056:	db06      	blt.n	8001066 <mode_direction+0x26>
		HAL_GPIO_WritePin(GPIOA, DIR1_Pin, GPIO_PIN_RESET); //forward
 8001058:	2200      	movs	r2, #0
 800105a:	2180      	movs	r1, #128	@ 0x80
 800105c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001060:	f003 f8fe 	bl	8004260 <HAL_GPIO_WritePin>
		}
	else {
		HAL_GPIO_WritePin(GPIOA, DIR1_Pin, GPIO_PIN_SET); //reverse
	}
}
 8001064:	e005      	b.n	8001072 <mode_direction+0x32>
		HAL_GPIO_WritePin(GPIOA, DIR1_Pin, GPIO_PIN_SET); //reverse
 8001066:	2201      	movs	r2, #1
 8001068:	2180      	movs	r1, #128	@ 0x80
 800106a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800106e:	f003 f8f7 	bl	8004260 <HAL_GPIO_WritePin>
}
 8001072:	bf00      	nop
 8001074:	3708      	adds	r7, #8
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
	...

0800107c <saturation>:

float saturation(float x){
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	ed87 0a01 	vstr	s0, [r7, #4]
if (fabsf(x) >= 0.95f){
 8001086:	edd7 7a01 	vldr	s15, [r7, #4]
 800108a:	eef0 7ae7 	vabs.f32	s15, s15
 800108e:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80010c4 <saturation+0x48>
 8001092:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001096:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800109a:	db0b      	blt.n	80010b4 <saturation+0x38>
	x = 0.95f * sign(x);
 800109c:	ed97 0a01 	vldr	s0, [r7, #4]
 80010a0:	f7ff ff40 	bl	8000f24 <sign>
 80010a4:	eef0 7a40 	vmov.f32	s15, s0
 80010a8:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 80010c4 <saturation+0x48>
 80010ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010b0:	edc7 7a01 	vstr	s15, [r7, #4]
}
return x;
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	ee07 3a90 	vmov	s15, r3
}
 80010ba:	eeb0 0a67 	vmov.f32	s0, s15
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	3f733333 	.word	0x3f733333

080010c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	ed2d 8b02 	vpush	{d8}
 80010ce:	b086      	sub	sp, #24
 80010d0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010d2:	f000 fee2 	bl	8001e9a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010d6:	f000 f94d 	bl	8001374 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010da:	f000 fb3d 	bl	8001758 <MX_GPIO_Init>
  MX_DMA_Init();
 80010de:	f000 fb11 	bl	8001704 <MX_DMA_Init>
  MX_ADC1_Init();
 80010e2:	f000 f993 	bl	800140c <MX_ADC1_Init>
  MX_TIM3_Init();
 80010e6:	f000 fa49 	bl	800157c <MX_TIM3_Init>
  MX_USART2_UART_Init();
 80010ea:	f000 fabf 	bl	800166c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80010ee:	f000 fa07 	bl	8001500 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */


  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80010f2:	217f      	movs	r1, #127	@ 0x7f
 80010f4:	4886      	ldr	r0, [pc, #536]	@ (8001310 <main+0x248>)
 80010f6:	f002 fa45 	bl	8003584 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcbuf, adc_arr_n);
 80010fa:	2264      	movs	r2, #100	@ 0x64
 80010fc:	4985      	ldr	r1, [pc, #532]	@ (8001314 <main+0x24c>)
 80010fe:	4884      	ldr	r0, [pc, #528]	@ (8001310 <main+0x248>)
 8001100:	f001 fb3c 	bl	800277c <HAL_ADC_Start_DMA>
  HAL_TIM_Base_Start_IT(&htim3);
 8001104:	4884      	ldr	r0, [pc, #528]	@ (8001318 <main+0x250>)
 8001106:	f004 fd7d 	bl	8005c04 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800110a:	2100      	movs	r1, #0
 800110c:	4882      	ldr	r0, [pc, #520]	@ (8001318 <main+0x250>)
 800110e:	f004 fe53 	bl	8005db8 <HAL_TIM_PWM_Start>

  Prev_angle_Init(); // кладем в prev_angle_deg угол, переменная != 0
 8001112:	f7ff ff2d 	bl	8000f70 <Prev_angle_Init>
	  	  		  uprintf(" %u \r\n", adcbuf[i]);
  }
 }*/
	  static uint16_t uart_div = 0;

	  if(tick) {
 8001116:	4b81      	ldr	r3, [pc, #516]	@ (800131c <main+0x254>)
 8001118:	781b      	ldrb	r3, [r3, #0]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d03d      	beq.n	800119a <main+0xd2>
		  tick = 0;
 800111e:	4b7f      	ldr	r3, [pc, #508]	@ (800131c <main+0x254>)
 8001120:	2200      	movs	r2, #0
 8001122:	701a      	strb	r2, [r3, #0]
		  meow ++;
 8001124:	4b7e      	ldr	r3, [pc, #504]	@ (8001320 <main+0x258>)
 8001126:	881b      	ldrh	r3, [r3, #0]
 8001128:	3301      	adds	r3, #1
 800112a:	b29a      	uxth	r2, r3
 800112c:	4b7c      	ldr	r3, [pc, #496]	@ (8001320 <main+0x258>)
 800112e:	801a      	strh	r2, [r3, #0]
		  tick_counter ++;
 8001130:	4b7c      	ldr	r3, [pc, #496]	@ (8001324 <main+0x25c>)
 8001132:	881b      	ldrh	r3, [r3, #0]
 8001134:	3301      	adds	r3, #1
 8001136:	b29a      	uxth	r2, r3
 8001138:	4b7a      	ldr	r3, [pc, #488]	@ (8001324 <main+0x25c>)
 800113a:	801a      	strh	r2, [r3, #0]
		  command = 0xFFFF; // READ ANGLE
 800113c:	4b7a      	ldr	r3, [pc, #488]	@ (8001328 <main+0x260>)
 800113e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001142:	801a      	strh	r2, [r3, #0]
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); // CS LOW
 8001144:	2200      	movs	r2, #0
 8001146:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800114a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800114e:	f003 f887 	bl	8004260 <HAL_GPIO_WritePin>
		  HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&command, (uint8_t*)&feedback, 1, 100);
 8001152:	2364      	movs	r3, #100	@ 0x64
 8001154:	9300      	str	r3, [sp, #0]
 8001156:	2301      	movs	r3, #1
 8001158:	4a74      	ldr	r2, [pc, #464]	@ (800132c <main+0x264>)
 800115a:	4973      	ldr	r1, [pc, #460]	@ (8001328 <main+0x260>)
 800115c:	4874      	ldr	r0, [pc, #464]	@ (8001330 <main+0x268>)
 800115e:	f004 f972 	bl	8005446 <HAL_SPI_TransmitReceive>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);   // CS HIGH
 8001162:	2201      	movs	r2, #1
 8001164:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001168:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800116c:	f003 f878 	bl	8004260 <HAL_GPIO_WritePin>

		  /*command = 0xAAAA; // NOP
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET); // CS LOW
		  HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&command, (uint8_t*)&feedback, 1, 100);
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);   // CS HIGH */
		  uint16_t raw = feedback & 0x3FFF; // 14 бит
 8001170:	4b6e      	ldr	r3, [pc, #440]	@ (800132c <main+0x264>)
 8001172:	881b      	ldrh	r3, [r3, #0]
 8001174:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001178:	81fb      	strh	r3, [r7, #14]
		  angle_deg = (raw * 360.0f) / 16384.0f;
 800117a:	89fb      	ldrh	r3, [r7, #14]
 800117c:	ee07 3a90 	vmov	s15, r3
 8001180:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001184:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8001334 <main+0x26c>
 8001188:	ee27 7a87 	vmul.f32	s14, s15, s14
 800118c:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 8001338 <main+0x270>
 8001190:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001194:	4b69      	ldr	r3, [pc, #420]	@ (800133c <main+0x274>)
 8001196:	edc3 7a00 	vstr	s15, [r3]

	  	 }

	  if (tick_counter >= 20) {
 800119a:	4b62      	ldr	r3, [pc, #392]	@ (8001324 <main+0x25c>)
 800119c:	881b      	ldrh	r3, [r3, #0]
 800119e:	2b13      	cmp	r3, #19
 80011a0:	d9b9      	bls.n	8001116 <main+0x4e>
		  tick_counter = 0;
 80011a2:	4b60      	ldr	r3, [pc, #384]	@ (8001324 <main+0x25c>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	801a      	strh	r2, [r3, #0]

		  delta_grad = (angle_deg - prev_angle_deg); //
 80011a8:	4b64      	ldr	r3, [pc, #400]	@ (800133c <main+0x274>)
 80011aa:	ed93 7a00 	vldr	s14, [r3]
 80011ae:	4b64      	ldr	r3, [pc, #400]	@ (8001340 <main+0x278>)
 80011b0:	edd3 7a00 	vldr	s15, [r3]
 80011b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80011b8:	4b62      	ldr	r3, [pc, #392]	@ (8001344 <main+0x27c>)
 80011ba:	edc3 7a00 	vstr	s15, [r3]
// нужно убрать пульсации при расчете скорости. для этотго выше мы определяем дельту исключительно как разность текущего и предыдущего
// когда оборот проходит 360 градусов, разность текущего и предыдущего становится максимальной так как вычитается 0.
// корректируем в соответствии со знаком
		  // if (fabsf(delta_grad) > 180.0f)
		  if (abs(delta_grad) > 180.0f){
 80011be:	4b61      	ldr	r3, [pc, #388]	@ (8001344 <main+0x27c>)
 80011c0:	edd3 7a00 	vldr	s15, [r3]
 80011c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011c8:	ee17 3a90 	vmov	r3, s15
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	bfb8      	it	lt
 80011d0:	425b      	neglt	r3, r3
 80011d2:	ee07 3a90 	vmov	s15, r3
 80011d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011da:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8001348 <main+0x280>
 80011de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011e6:	dd14      	ble.n	8001212 <main+0x14a>
			  delta_grad = delta_grad - 360.0f * sign(delta_grad); //легендарная формула
 80011e8:	4b56      	ldr	r3, [pc, #344]	@ (8001344 <main+0x27c>)
 80011ea:	ed93 8a00 	vldr	s16, [r3]
 80011ee:	4b55      	ldr	r3, [pc, #340]	@ (8001344 <main+0x27c>)
 80011f0:	edd3 7a00 	vldr	s15, [r3]
 80011f4:	eeb0 0a67 	vmov.f32	s0, s15
 80011f8:	f7ff fe94 	bl	8000f24 <sign>
 80011fc:	eef0 7a40 	vmov.f32	s15, s0
 8001200:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8001334 <main+0x26c>
 8001204:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001208:	ee78 7a67 	vsub.f32	s15, s16, s15
 800120c:	4b4d      	ldr	r3, [pc, #308]	@ (8001344 <main+0x27c>)
 800120e:	edc3 7a00 	vstr	s15, [r3]
		  }
		  delta = (delta_grad * 500.0f) * 60.0f / 360.0f; //об/мин
 8001212:	4b4c      	ldr	r3, [pc, #304]	@ (8001344 <main+0x27c>)
 8001214:	edd3 7a00 	vldr	s15, [r3]
 8001218:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 800134c <main+0x284>
 800121c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001220:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8001350 <main+0x288>
 8001224:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001228:	eddf 6a42 	vldr	s13, [pc, #264]	@ 8001334 <main+0x26c>
 800122c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001230:	4b48      	ldr	r3, [pc, #288]	@ (8001354 <main+0x28c>)
 8001232:	edc3 7a00 	vstr	s15, [r3]
		  prev_angle_deg = angle_deg;
 8001236:	4b41      	ldr	r3, [pc, #260]	@ (800133c <main+0x274>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a41      	ldr	r2, [pc, #260]	@ (8001340 <main+0x278>)
 800123c:	6013      	str	r3, [r2, #0]

		  n_ref = -700; // ob/min
 800123e:	4b46      	ldr	r3, [pc, #280]	@ (8001358 <main+0x290>)
 8001240:	4a46      	ldr	r2, [pc, #280]	@ (800135c <main+0x294>)
 8001242:	601a      	str	r2, [r3, #0]
		  er = n_ref - delta;
 8001244:	4b44      	ldr	r3, [pc, #272]	@ (8001358 <main+0x290>)
 8001246:	ed93 7a00 	vldr	s14, [r3]
 800124a:	4b42      	ldr	r3, [pc, #264]	@ (8001354 <main+0x28c>)
 800124c:	edd3 7a00 	vldr	s15, [r3]
 8001250:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001254:	4b42      	ldr	r3, [pc, #264]	@ (8001360 <main+0x298>)
 8001256:	edc3 7a00 	vstr	s15, [r3]
		  Int_e += Ki * er;
 800125a:	4b42      	ldr	r3, [pc, #264]	@ (8001364 <main+0x29c>)
 800125c:	ed93 7a00 	vldr	s14, [r3]
 8001260:	4b3f      	ldr	r3, [pc, #252]	@ (8001360 <main+0x298>)
 8001262:	edd3 7a00 	vldr	s15, [r3]
 8001266:	ee27 7a27 	vmul.f32	s14, s14, s15
 800126a:	4b3f      	ldr	r3, [pc, #252]	@ (8001368 <main+0x2a0>)
 800126c:	edd3 7a00 	vldr	s15, [r3]
 8001270:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001274:	4b3c      	ldr	r3, [pc, #240]	@ (8001368 <main+0x2a0>)
 8001276:	edc3 7a00 	vstr	s15, [r3]
		  Int_e = saturation(Int_e);
 800127a:	4b3b      	ldr	r3, [pc, #236]	@ (8001368 <main+0x2a0>)
 800127c:	edd3 7a00 	vldr	s15, [r3]
 8001280:	eeb0 0a67 	vmov.f32	s0, s15
 8001284:	f7ff fefa 	bl	800107c <saturation>
 8001288:	eef0 7a40 	vmov.f32	s15, s0
 800128c:	4b36      	ldr	r3, [pc, #216]	@ (8001368 <main+0x2a0>)
 800128e:	edc3 7a00 	vstr	s15, [r3]
		  u = Kp * er + Int_e;
 8001292:	4b36      	ldr	r3, [pc, #216]	@ (800136c <main+0x2a4>)
 8001294:	ed93 7a00 	vldr	s14, [r3]
 8001298:	4b31      	ldr	r3, [pc, #196]	@ (8001360 <main+0x298>)
 800129a:	edd3 7a00 	vldr	s15, [r3]
 800129e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012a2:	4b31      	ldr	r3, [pc, #196]	@ (8001368 <main+0x2a0>)
 80012a4:	edd3 7a00 	vldr	s15, [r3]
 80012a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ac:	4b30      	ldr	r3, [pc, #192]	@ (8001370 <main+0x2a8>)
 80012ae:	edc3 7a00 	vstr	s15, [r3]
		  u = saturation(u);
 80012b2:	4b2f      	ldr	r3, [pc, #188]	@ (8001370 <main+0x2a8>)
 80012b4:	edd3 7a00 	vldr	s15, [r3]
 80012b8:	eeb0 0a67 	vmov.f32	s0, s15
 80012bc:	f7ff fede 	bl	800107c <saturation>
 80012c0:	eef0 7a40 	vmov.f32	s15, s0
 80012c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001370 <main+0x2a8>)
 80012c6:	edc3 7a00 	vstr	s15, [r3]
		  uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim3);
 80012ca:	4b13      	ldr	r3, [pc, #76]	@ (8001318 <main+0x250>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012d0:	60bb      	str	r3, [r7, #8]
		  mode_direction(u);
 80012d2:	4b27      	ldr	r3, [pc, #156]	@ (8001370 <main+0x2a8>)
 80012d4:	edd3 7a00 	vldr	s15, [r3]
 80012d8:	eeb0 0a67 	vmov.f32	s0, s15
 80012dc:	f7ff feb0 	bl	8001040 <mode_direction>

		  uint32_t pulse = (uint32_t)(fabsf(u) * (arr + 1));
 80012e0:	4b23      	ldr	r3, [pc, #140]	@ (8001370 <main+0x2a8>)
 80012e2:	edd3 7a00 	vldr	s15, [r3]
 80012e6:	eeb0 7ae7 	vabs.f32	s14, s15
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	3301      	adds	r3, #1
 80012ee:	ee07 3a90 	vmov	s15, r3
 80012f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012fe:	ee17 3a90 	vmov	r3, s15
 8001302:	607b      	str	r3, [r7, #4]
		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pulse);
 8001304:	4b04      	ldr	r3, [pc, #16]	@ (8001318 <main+0x250>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	687a      	ldr	r2, [r7, #4]
 800130a:	635a      	str	r2, [r3, #52]	@ 0x34
  {
 800130c:	e703      	b.n	8001116 <main+0x4e>
 800130e:	bf00      	nop
 8001310:	200001f8 	.word	0x200001f8
 8001314:	20000408 	.word	0x20000408
 8001318:	20000328 	.word	0x20000328
 800131c:	200004d1 	.word	0x200004d1
 8001320:	200004e0 	.word	0x200004e0
 8001324:	200004fc 	.word	0x200004fc
 8001328:	200004d4 	.word	0x200004d4
 800132c:	200004d6 	.word	0x200004d6
 8001330:	200002c4 	.word	0x200002c4
 8001334:	43b40000 	.word	0x43b40000
 8001338:	46800000 	.word	0x46800000
 800133c:	200004e4 	.word	0x200004e4
 8001340:	200004d8 	.word	0x200004d8
 8001344:	200004e8 	.word	0x200004e8
 8001348:	43340000 	.word	0x43340000
 800134c:	43fa0000 	.word	0x43fa0000
 8001350:	42700000 	.word	0x42700000
 8001354:	200004dc 	.word	0x200004dc
 8001358:	200004ec 	.word	0x200004ec
 800135c:	c42f0000 	.word	0xc42f0000
 8001360:	200004f0 	.word	0x200004f0
 8001364:	20000004 	.word	0x20000004
 8001368:	200004f8 	.word	0x200004f8
 800136c:	20000000 	.word	0x20000000
 8001370:	200004f4 	.word	0x200004f4

08001374 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b094      	sub	sp, #80	@ 0x50
 8001378:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800137a:	f107 0318 	add.w	r3, r7, #24
 800137e:	2238      	movs	r2, #56	@ 0x38
 8001380:	2100      	movs	r1, #0
 8001382:	4618      	mov	r0, r3
 8001384:	f007 fb11 	bl	80089aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001388:	1d3b      	adds	r3, r7, #4
 800138a:	2200      	movs	r2, #0
 800138c:	601a      	str	r2, [r3, #0]
 800138e:	605a      	str	r2, [r3, #4]
 8001390:	609a      	str	r2, [r3, #8]
 8001392:	60da      	str	r2, [r3, #12]
 8001394:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001396:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800139a:	f002 ff79 	bl	8004290 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800139e:	2302      	movs	r3, #2
 80013a0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013a6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013a8:	2340      	movs	r3, #64	@ 0x40
 80013aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013ac:	2302      	movs	r3, #2
 80013ae:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013b0:	2302      	movs	r3, #2
 80013b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80013b4:	2301      	movs	r3, #1
 80013b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 15;
 80013b8:	230f      	movs	r3, #15
 80013ba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013bc:	2302      	movs	r3, #2
 80013be:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013c0:	2302      	movs	r3, #2
 80013c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013c4:	2302      	movs	r3, #2
 80013c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013c8:	f107 0318 	add.w	r3, r7, #24
 80013cc:	4618      	mov	r0, r3
 80013ce:	f003 f813 	bl	80043f8 <HAL_RCC_OscConfig>
 80013d2:	4603      	mov	r3, r0
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <SystemClock_Config+0x68>
  {
    Error_Handler();
 80013d8:	f000 fa58 	bl	800188c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013dc:	230f      	movs	r3, #15
 80013de:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013e0:	2303      	movs	r3, #3
 80013e2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013e4:	2300      	movs	r3, #0
 80013e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013e8:	2300      	movs	r3, #0
 80013ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013ec:	2300      	movs	r3, #0
 80013ee:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80013f0:	1d3b      	adds	r3, r7, #4
 80013f2:	2103      	movs	r1, #3
 80013f4:	4618      	mov	r0, r3
 80013f6:	f003 fb11 	bl	8004a1c <HAL_RCC_ClockConfig>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001400:	f000 fa44 	bl	800188c <Error_Handler>
  }
}
 8001404:	bf00      	nop
 8001406:	3750      	adds	r7, #80	@ 0x50
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}

0800140c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b08c      	sub	sp, #48	@ 0x30
 8001410:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001412:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
 800141a:	605a      	str	r2, [r3, #4]
 800141c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800141e:	1d3b      	adds	r3, r7, #4
 8001420:	2220      	movs	r2, #32
 8001422:	2100      	movs	r1, #0
 8001424:	4618      	mov	r0, r3
 8001426:	f007 fac0 	bl	80089aa <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800142a:	4b33      	ldr	r3, [pc, #204]	@ (80014f8 <MX_ADC1_Init+0xec>)
 800142c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001430:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001432:	4b31      	ldr	r3, [pc, #196]	@ (80014f8 <MX_ADC1_Init+0xec>)
 8001434:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001438:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800143a:	4b2f      	ldr	r3, [pc, #188]	@ (80014f8 <MX_ADC1_Init+0xec>)
 800143c:	2200      	movs	r2, #0
 800143e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001440:	4b2d      	ldr	r3, [pc, #180]	@ (80014f8 <MX_ADC1_Init+0xec>)
 8001442:	2200      	movs	r2, #0
 8001444:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001446:	4b2c      	ldr	r3, [pc, #176]	@ (80014f8 <MX_ADC1_Init+0xec>)
 8001448:	2200      	movs	r2, #0
 800144a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800144c:	4b2a      	ldr	r3, [pc, #168]	@ (80014f8 <MX_ADC1_Init+0xec>)
 800144e:	2200      	movs	r2, #0
 8001450:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001452:	4b29      	ldr	r3, [pc, #164]	@ (80014f8 <MX_ADC1_Init+0xec>)
 8001454:	2204      	movs	r2, #4
 8001456:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001458:	4b27      	ldr	r3, [pc, #156]	@ (80014f8 <MX_ADC1_Init+0xec>)
 800145a:	2200      	movs	r2, #0
 800145c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800145e:	4b26      	ldr	r3, [pc, #152]	@ (80014f8 <MX_ADC1_Init+0xec>)
 8001460:	2200      	movs	r2, #0
 8001462:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001464:	4b24      	ldr	r3, [pc, #144]	@ (80014f8 <MX_ADC1_Init+0xec>)
 8001466:	2201      	movs	r2, #1
 8001468:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800146a:	4b23      	ldr	r3, [pc, #140]	@ (80014f8 <MX_ADC1_Init+0xec>)
 800146c:	2200      	movs	r2, #0
 800146e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8001472:	4b21      	ldr	r3, [pc, #132]	@ (80014f8 <MX_ADC1_Init+0xec>)
 8001474:	f44f 6290 	mov.w	r2, #1152	@ 0x480
 8001478:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800147a:	4b1f      	ldr	r3, [pc, #124]	@ (80014f8 <MX_ADC1_Init+0xec>)
 800147c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001480:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001482:	4b1d      	ldr	r3, [pc, #116]	@ (80014f8 <MX_ADC1_Init+0xec>)
 8001484:	2201      	movs	r2, #1
 8001486:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800148a:	4b1b      	ldr	r3, [pc, #108]	@ (80014f8 <MX_ADC1_Init+0xec>)
 800148c:	2200      	movs	r2, #0
 800148e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001490:	4b19      	ldr	r3, [pc, #100]	@ (80014f8 <MX_ADC1_Init+0xec>)
 8001492:	2200      	movs	r2, #0
 8001494:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001498:	4817      	ldr	r0, [pc, #92]	@ (80014f8 <MX_ADC1_Init+0xec>)
 800149a:	f000 ffb3 	bl	8002404 <HAL_ADC_Init>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 80014a4:	f000 f9f2 	bl	800188c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80014a8:	2300      	movs	r3, #0
 80014aa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80014ac:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014b0:	4619      	mov	r1, r3
 80014b2:	4811      	ldr	r0, [pc, #68]	@ (80014f8 <MX_ADC1_Init+0xec>)
 80014b4:	f002 f8c8 	bl	8003648 <HAL_ADCEx_MultiModeConfigChannel>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80014be:	f000 f9e5 	bl	800188c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80014c2:	4b0e      	ldr	r3, [pc, #56]	@ (80014fc <MX_ADC1_Init+0xf0>)
 80014c4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014c6:	2306      	movs	r3, #6
 80014c8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 80014ca:	2303      	movs	r3, #3
 80014cc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80014ce:	237f      	movs	r3, #127	@ 0x7f
 80014d0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80014d2:	2304      	movs	r3, #4
 80014d4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80014d6:	2300      	movs	r3, #0
 80014d8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014da:	1d3b      	adds	r3, r7, #4
 80014dc:	4619      	mov	r1, r3
 80014de:	4806      	ldr	r0, [pc, #24]	@ (80014f8 <MX_ADC1_Init+0xec>)
 80014e0:	f001 fa34 	bl	800294c <HAL_ADC_ConfigChannel>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 80014ea:	f000 f9cf 	bl	800188c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80014ee:	bf00      	nop
 80014f0:	3730      	adds	r7, #48	@ 0x30
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	200001f8 	.word	0x200001f8
 80014fc:	04300002 	.word	0x04300002

08001500 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001504:	4b1b      	ldr	r3, [pc, #108]	@ (8001574 <MX_SPI1_Init+0x74>)
 8001506:	4a1c      	ldr	r2, [pc, #112]	@ (8001578 <MX_SPI1_Init+0x78>)
 8001508:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800150a:	4b1a      	ldr	r3, [pc, #104]	@ (8001574 <MX_SPI1_Init+0x74>)
 800150c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001510:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001512:	4b18      	ldr	r3, [pc, #96]	@ (8001574 <MX_SPI1_Init+0x74>)
 8001514:	2200      	movs	r2, #0
 8001516:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001518:	4b16      	ldr	r3, [pc, #88]	@ (8001574 <MX_SPI1_Init+0x74>)
 800151a:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 800151e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001520:	4b14      	ldr	r3, [pc, #80]	@ (8001574 <MX_SPI1_Init+0x74>)
 8001522:	2200      	movs	r2, #0
 8001524:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001526:	4b13      	ldr	r3, [pc, #76]	@ (8001574 <MX_SPI1_Init+0x74>)
 8001528:	2201      	movs	r2, #1
 800152a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800152c:	4b11      	ldr	r3, [pc, #68]	@ (8001574 <MX_SPI1_Init+0x74>)
 800152e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001532:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001534:	4b0f      	ldr	r3, [pc, #60]	@ (8001574 <MX_SPI1_Init+0x74>)
 8001536:	2210      	movs	r2, #16
 8001538:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800153a:	4b0e      	ldr	r3, [pc, #56]	@ (8001574 <MX_SPI1_Init+0x74>)
 800153c:	2200      	movs	r2, #0
 800153e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001540:	4b0c      	ldr	r3, [pc, #48]	@ (8001574 <MX_SPI1_Init+0x74>)
 8001542:	2200      	movs	r2, #0
 8001544:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001546:	4b0b      	ldr	r3, [pc, #44]	@ (8001574 <MX_SPI1_Init+0x74>)
 8001548:	2200      	movs	r2, #0
 800154a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800154c:	4b09      	ldr	r3, [pc, #36]	@ (8001574 <MX_SPI1_Init+0x74>)
 800154e:	2207      	movs	r2, #7
 8001550:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001552:	4b08      	ldr	r3, [pc, #32]	@ (8001574 <MX_SPI1_Init+0x74>)
 8001554:	2200      	movs	r2, #0
 8001556:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001558:	4b06      	ldr	r3, [pc, #24]	@ (8001574 <MX_SPI1_Init+0x74>)
 800155a:	2200      	movs	r2, #0
 800155c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800155e:	4805      	ldr	r0, [pc, #20]	@ (8001574 <MX_SPI1_Init+0x74>)
 8001560:	f003 fec6 	bl	80052f0 <HAL_SPI_Init>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800156a:	f000 f98f 	bl	800188c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800156e:	bf00      	nop
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	200002c4 	.word	0x200002c4
 8001578:	40013000 	.word	0x40013000

0800157c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b08e      	sub	sp, #56	@ 0x38
 8001580:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001582:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]
 800158c:	609a      	str	r2, [r3, #8]
 800158e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001590:	f107 031c 	add.w	r3, r7, #28
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
 8001598:	605a      	str	r2, [r3, #4]
 800159a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800159c:	463b      	mov	r3, r7
 800159e:	2200      	movs	r2, #0
 80015a0:	601a      	str	r2, [r3, #0]
 80015a2:	605a      	str	r2, [r3, #4]
 80015a4:	609a      	str	r2, [r3, #8]
 80015a6:	60da      	str	r2, [r3, #12]
 80015a8:	611a      	str	r2, [r3, #16]
 80015aa:	615a      	str	r2, [r3, #20]
 80015ac:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015ae:	4b2d      	ldr	r3, [pc, #180]	@ (8001664 <MX_TIM3_Init+0xe8>)
 80015b0:	4a2d      	ldr	r2, [pc, #180]	@ (8001668 <MX_TIM3_Init+0xec>)
 80015b2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 11;
 80015b4:	4b2b      	ldr	r3, [pc, #172]	@ (8001664 <MX_TIM3_Init+0xe8>)
 80015b6:	220b      	movs	r2, #11
 80015b8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001664 <MX_TIM3_Init+0xe8>)
 80015bc:	2200      	movs	r2, #0
 80015be:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80015c0:	4b28      	ldr	r3, [pc, #160]	@ (8001664 <MX_TIM3_Init+0xe8>)
 80015c2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015c6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015c8:	4b26      	ldr	r3, [pc, #152]	@ (8001664 <MX_TIM3_Init+0xe8>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015ce:	4b25      	ldr	r3, [pc, #148]	@ (8001664 <MX_TIM3_Init+0xe8>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80015d4:	4823      	ldr	r0, [pc, #140]	@ (8001664 <MX_TIM3_Init+0xe8>)
 80015d6:	f004 fabd 	bl	8005b54 <HAL_TIM_Base_Init>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80015e0:	f000 f954 	bl	800188c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80015ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015ee:	4619      	mov	r1, r3
 80015f0:	481c      	ldr	r0, [pc, #112]	@ (8001664 <MX_TIM3_Init+0xe8>)
 80015f2:	f004 ff57 	bl	80064a4 <HAL_TIM_ConfigClockSource>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80015fc:	f000 f946 	bl	800188c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001600:	4818      	ldr	r0, [pc, #96]	@ (8001664 <MX_TIM3_Init+0xe8>)
 8001602:	f004 fb77 	bl	8005cf4 <HAL_TIM_PWM_Init>
 8001606:	4603      	mov	r3, r0
 8001608:	2b00      	cmp	r3, #0
 800160a:	d001      	beq.n	8001610 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 800160c:	f000 f93e 	bl	800188c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001610:	2320      	movs	r3, #32
 8001612:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001614:	2300      	movs	r3, #0
 8001616:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001618:	f107 031c 	add.w	r3, r7, #28
 800161c:	4619      	mov	r1, r3
 800161e:	4811      	ldr	r0, [pc, #68]	@ (8001664 <MX_TIM3_Init+0xe8>)
 8001620:	f005 fd1e 	bl	8007060 <HAL_TIMEx_MasterConfigSynchronization>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800162a:	f000 f92f 	bl	800188c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800162e:	2360      	movs	r3, #96	@ 0x60
 8001630:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 500;
 8001632:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001636:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001638:	2300      	movs	r3, #0
 800163a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800163c:	2300      	movs	r3, #0
 800163e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001640:	463b      	mov	r3, r7
 8001642:	2200      	movs	r2, #0
 8001644:	4619      	mov	r1, r3
 8001646:	4807      	ldr	r0, [pc, #28]	@ (8001664 <MX_TIM3_Init+0xe8>)
 8001648:	f004 fe18 	bl	800627c <HAL_TIM_PWM_ConfigChannel>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 8001652:	f000 f91b 	bl	800188c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001656:	4803      	ldr	r0, [pc, #12]	@ (8001664 <MX_TIM3_Init+0xe8>)
 8001658:	f000 fa4a 	bl	8001af0 <HAL_TIM_MspPostInit>

}
 800165c:	bf00      	nop
 800165e:	3738      	adds	r7, #56	@ 0x38
 8001660:	46bd      	mov	sp, r7
 8001662:	bd80      	pop	{r7, pc}
 8001664:	20000328 	.word	0x20000328
 8001668:	40000400 	.word	0x40000400

0800166c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001670:	4b22      	ldr	r3, [pc, #136]	@ (80016fc <MX_USART2_UART_Init+0x90>)
 8001672:	4a23      	ldr	r2, [pc, #140]	@ (8001700 <MX_USART2_UART_Init+0x94>)
 8001674:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001676:	4b21      	ldr	r3, [pc, #132]	@ (80016fc <MX_USART2_UART_Init+0x90>)
 8001678:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800167c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800167e:	4b1f      	ldr	r3, [pc, #124]	@ (80016fc <MX_USART2_UART_Init+0x90>)
 8001680:	2200      	movs	r2, #0
 8001682:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001684:	4b1d      	ldr	r3, [pc, #116]	@ (80016fc <MX_USART2_UART_Init+0x90>)
 8001686:	2200      	movs	r2, #0
 8001688:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800168a:	4b1c      	ldr	r3, [pc, #112]	@ (80016fc <MX_USART2_UART_Init+0x90>)
 800168c:	2200      	movs	r2, #0
 800168e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001690:	4b1a      	ldr	r3, [pc, #104]	@ (80016fc <MX_USART2_UART_Init+0x90>)
 8001692:	220c      	movs	r2, #12
 8001694:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001696:	4b19      	ldr	r3, [pc, #100]	@ (80016fc <MX_USART2_UART_Init+0x90>)
 8001698:	2200      	movs	r2, #0
 800169a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800169c:	4b17      	ldr	r3, [pc, #92]	@ (80016fc <MX_USART2_UART_Init+0x90>)
 800169e:	2200      	movs	r2, #0
 80016a0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016a2:	4b16      	ldr	r3, [pc, #88]	@ (80016fc <MX_USART2_UART_Init+0x90>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80016a8:	4b14      	ldr	r3, [pc, #80]	@ (80016fc <MX_USART2_UART_Init+0x90>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016ae:	4b13      	ldr	r3, [pc, #76]	@ (80016fc <MX_USART2_UART_Init+0x90>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016b4:	4811      	ldr	r0, [pc, #68]	@ (80016fc <MX_USART2_UART_Init+0x90>)
 80016b6:	f005 fdaf 	bl	8007218 <HAL_UART_Init>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80016c0:	f000 f8e4 	bl	800188c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016c4:	2100      	movs	r1, #0
 80016c6:	480d      	ldr	r0, [pc, #52]	@ (80016fc <MX_USART2_UART_Init+0x90>)
 80016c8:	f006 fb4a 	bl	8007d60 <HAL_UARTEx_SetTxFifoThreshold>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80016d2:	f000 f8db 	bl	800188c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80016d6:	2100      	movs	r1, #0
 80016d8:	4808      	ldr	r0, [pc, #32]	@ (80016fc <MX_USART2_UART_Init+0x90>)
 80016da:	f006 fb7f 	bl	8007ddc <HAL_UARTEx_SetRxFifoThreshold>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80016e4:	f000 f8d2 	bl	800188c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80016e8:	4804      	ldr	r0, [pc, #16]	@ (80016fc <MX_USART2_UART_Init+0x90>)
 80016ea:	f006 fb00 	bl	8007cee <HAL_UARTEx_DisableFifoMode>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80016f4:	f000 f8ca 	bl	800188c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80016f8:	bf00      	nop
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	20000374 	.word	0x20000374
 8001700:	40004400 	.word	0x40004400

08001704 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800170a:	4b12      	ldr	r3, [pc, #72]	@ (8001754 <MX_DMA_Init+0x50>)
 800170c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800170e:	4a11      	ldr	r2, [pc, #68]	@ (8001754 <MX_DMA_Init+0x50>)
 8001710:	f043 0304 	orr.w	r3, r3, #4
 8001714:	6493      	str	r3, [r2, #72]	@ 0x48
 8001716:	4b0f      	ldr	r3, [pc, #60]	@ (8001754 <MX_DMA_Init+0x50>)
 8001718:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800171a:	f003 0304 	and.w	r3, r3, #4
 800171e:	607b      	str	r3, [r7, #4]
 8001720:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001722:	4b0c      	ldr	r3, [pc, #48]	@ (8001754 <MX_DMA_Init+0x50>)
 8001724:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001726:	4a0b      	ldr	r2, [pc, #44]	@ (8001754 <MX_DMA_Init+0x50>)
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	6493      	str	r3, [r2, #72]	@ 0x48
 800172e:	4b09      	ldr	r3, [pc, #36]	@ (8001754 <MX_DMA_Init+0x50>)
 8001730:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	603b      	str	r3, [r7, #0]
 8001738:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800173a:	2200      	movs	r2, #0
 800173c:	2100      	movs	r1, #0
 800173e:	200b      	movs	r0, #11
 8001740:	f002 f965 	bl	8003a0e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001744:	200b      	movs	r0, #11
 8001746:	f002 f97c 	bl	8003a42 <HAL_NVIC_EnableIRQ>

}
 800174a:	bf00      	nop
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	40021000 	.word	0x40021000

08001758 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b08a      	sub	sp, #40	@ 0x28
 800175c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800175e:	f107 0314 	add.w	r3, r7, #20
 8001762:	2200      	movs	r2, #0
 8001764:	601a      	str	r2, [r3, #0]
 8001766:	605a      	str	r2, [r3, #4]
 8001768:	609a      	str	r2, [r3, #8]
 800176a:	60da      	str	r2, [r3, #12]
 800176c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800176e:	4b2d      	ldr	r3, [pc, #180]	@ (8001824 <MX_GPIO_Init+0xcc>)
 8001770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001772:	4a2c      	ldr	r2, [pc, #176]	@ (8001824 <MX_GPIO_Init+0xcc>)
 8001774:	f043 0320 	orr.w	r3, r3, #32
 8001778:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800177a:	4b2a      	ldr	r3, [pc, #168]	@ (8001824 <MX_GPIO_Init+0xcc>)
 800177c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177e:	f003 0320 	and.w	r3, r3, #32
 8001782:	613b      	str	r3, [r7, #16]
 8001784:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001786:	4b27      	ldr	r3, [pc, #156]	@ (8001824 <MX_GPIO_Init+0xcc>)
 8001788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800178a:	4a26      	ldr	r2, [pc, #152]	@ (8001824 <MX_GPIO_Init+0xcc>)
 800178c:	f043 0301 	orr.w	r3, r3, #1
 8001790:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001792:	4b24      	ldr	r3, [pc, #144]	@ (8001824 <MX_GPIO_Init+0xcc>)
 8001794:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	60fb      	str	r3, [r7, #12]
 800179c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800179e:	4b21      	ldr	r3, [pc, #132]	@ (8001824 <MX_GPIO_Init+0xcc>)
 80017a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017a2:	4a20      	ldr	r2, [pc, #128]	@ (8001824 <MX_GPIO_Init+0xcc>)
 80017a4:	f043 0304 	orr.w	r3, r3, #4
 80017a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017aa:	4b1e      	ldr	r3, [pc, #120]	@ (8001824 <MX_GPIO_Init+0xcc>)
 80017ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ae:	f003 0304 	and.w	r3, r3, #4
 80017b2:	60bb      	str	r3, [r7, #8]
 80017b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b6:	4b1b      	ldr	r3, [pc, #108]	@ (8001824 <MX_GPIO_Init+0xcc>)
 80017b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017ba:	4a1a      	ldr	r2, [pc, #104]	@ (8001824 <MX_GPIO_Init+0xcc>)
 80017bc:	f043 0302 	orr.w	r3, r3, #2
 80017c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017c2:	4b18      	ldr	r3, [pc, #96]	@ (8001824 <MX_GPIO_Init+0xcc>)
 80017c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017c6:	f003 0302 	and.w	r3, r3, #2
 80017ca:	607b      	str	r3, [r7, #4]
 80017cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR1_Pin|Interrupt_TIM_3_Pin|CS_Pin, GPIO_PIN_RESET);
 80017ce:	2200      	movs	r2, #0
 80017d0:	f44f 7160 	mov.w	r1, #896	@ 0x380
 80017d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017d8:	f002 fd42 	bl	8004260 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DIR1_Pin Interrupt_TIM_3_Pin */
  GPIO_InitStruct.Pin = DIR1_Pin|Interrupt_TIM_3_Pin;
 80017dc:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80017e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017e2:	2301      	movs	r3, #1
 80017e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e6:	2300      	movs	r3, #0
 80017e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ea:	2300      	movs	r3, #0
 80017ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017ee:	f107 0314 	add.w	r3, r7, #20
 80017f2:	4619      	mov	r1, r3
 80017f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017f8:	f002 fbb0 	bl	8003f5c <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 80017fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001800:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001802:	2301      	movs	r3, #1
 8001804:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001806:	2300      	movs	r3, #0
 8001808:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800180a:	2303      	movs	r3, #3
 800180c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 800180e:	f107 0314 	add.w	r3, r7, #20
 8001812:	4619      	mov	r1, r3
 8001814:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001818:	f002 fba0 	bl	8003f5c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800181c:	bf00      	nop
 800181e:	3728      	adds	r7, #40	@ 0x28
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	40021000 	.word	0x40021000

08001828 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a08      	ldr	r2, [pc, #32]	@ (8001858 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d108      	bne.n	800184c <HAL_TIM_PeriodElapsedCallback+0x24>
    {
    	tick = 1;
 800183a:	4b08      	ldr	r3, [pc, #32]	@ (800185c <HAL_TIM_PeriodElapsedCallback+0x34>)
 800183c:	2201      	movs	r2, #1
 800183e:	701a      	strb	r2, [r3, #0]
    	ticks_init ++;
 8001840:	4b07      	ldr	r3, [pc, #28]	@ (8001860 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	3301      	adds	r3, #1
 8001846:	b2da      	uxtb	r2, r3
 8001848:	4b05      	ldr	r3, [pc, #20]	@ (8001860 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800184a:	701a      	strb	r2, [r3, #0]


    }
}
 800184c:	bf00      	nop
 800184e:	370c      	adds	r7, #12
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr
 8001858:	40000400 	.word	0x40000400
 800185c:	200004d1 	.word	0x200004d1
 8001860:	200004d2 	.word	0x200004d2

08001864 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1) {
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001874:	d102      	bne.n	800187c <HAL_ADC_ConvCpltCallback+0x18>
        buffer_complete = 1;
 8001876:	4b04      	ldr	r3, [pc, #16]	@ (8001888 <HAL_ADC_ConvCpltCallback+0x24>)
 8001878:	2201      	movs	r2, #1
 800187a:	701a      	strb	r2, [r3, #0]


    }
}
 800187c:	bf00      	nop
 800187e:	370c      	adds	r7, #12
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr
 8001888:	200004d0 	.word	0x200004d0

0800188c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001890:	b672      	cpsid	i
}
 8001892:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001894:	bf00      	nop
 8001896:	e7fd      	b.n	8001894 <Error_Handler+0x8>

08001898 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800189e:	4b0f      	ldr	r3, [pc, #60]	@ (80018dc <HAL_MspInit+0x44>)
 80018a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018a2:	4a0e      	ldr	r2, [pc, #56]	@ (80018dc <HAL_MspInit+0x44>)
 80018a4:	f043 0301 	orr.w	r3, r3, #1
 80018a8:	6613      	str	r3, [r2, #96]	@ 0x60
 80018aa:	4b0c      	ldr	r3, [pc, #48]	@ (80018dc <HAL_MspInit+0x44>)
 80018ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018ae:	f003 0301 	and.w	r3, r3, #1
 80018b2:	607b      	str	r3, [r7, #4]
 80018b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018b6:	4b09      	ldr	r3, [pc, #36]	@ (80018dc <HAL_MspInit+0x44>)
 80018b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ba:	4a08      	ldr	r2, [pc, #32]	@ (80018dc <HAL_MspInit+0x44>)
 80018bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80018c2:	4b06      	ldr	r3, [pc, #24]	@ (80018dc <HAL_MspInit+0x44>)
 80018c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ca:	603b      	str	r3, [r7, #0]
 80018cc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80018ce:	f002 fd83 	bl	80043d8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018d2:	bf00      	nop
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	40021000 	.word	0x40021000

080018e0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b09e      	sub	sp, #120	@ 0x78
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80018ec:	2200      	movs	r2, #0
 80018ee:	601a      	str	r2, [r3, #0]
 80018f0:	605a      	str	r2, [r3, #4]
 80018f2:	609a      	str	r2, [r3, #8]
 80018f4:	60da      	str	r2, [r3, #12]
 80018f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018f8:	f107 0310 	add.w	r3, r7, #16
 80018fc:	2254      	movs	r2, #84	@ 0x54
 80018fe:	2100      	movs	r1, #0
 8001900:	4618      	mov	r0, r3
 8001902:	f007 f852 	bl	80089aa <memset>
  if(hadc->Instance==ADC1)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800190e:	d15f      	bne.n	80019d0 <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001910:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001914:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001916:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800191a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800191c:	f107 0310 	add.w	r3, r7, #16
 8001920:	4618      	mov	r0, r3
 8001922:	f003 fa97 	bl	8004e54 <HAL_RCCEx_PeriphCLKConfig>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800192c:	f7ff ffae 	bl	800188c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001930:	4b29      	ldr	r3, [pc, #164]	@ (80019d8 <HAL_ADC_MspInit+0xf8>)
 8001932:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001934:	4a28      	ldr	r2, [pc, #160]	@ (80019d8 <HAL_ADC_MspInit+0xf8>)
 8001936:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800193a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800193c:	4b26      	ldr	r3, [pc, #152]	@ (80019d8 <HAL_ADC_MspInit+0xf8>)
 800193e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001940:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001944:	60fb      	str	r3, [r7, #12]
 8001946:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001948:	4b23      	ldr	r3, [pc, #140]	@ (80019d8 <HAL_ADC_MspInit+0xf8>)
 800194a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800194c:	4a22      	ldr	r2, [pc, #136]	@ (80019d8 <HAL_ADC_MspInit+0xf8>)
 800194e:	f043 0301 	orr.w	r3, r3, #1
 8001952:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001954:	4b20      	ldr	r3, [pc, #128]	@ (80019d8 <HAL_ADC_MspInit+0xf8>)
 8001956:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001958:	f003 0301 	and.w	r3, r3, #1
 800195c:	60bb      	str	r3, [r7, #8]
 800195e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001960:	2301      	movs	r3, #1
 8001962:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001964:	2303      	movs	r3, #3
 8001966:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001968:	2300      	movs	r3, #0
 800196a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800196c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001970:	4619      	mov	r1, r3
 8001972:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001976:	f002 faf1 	bl	8003f5c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800197a:	4b18      	ldr	r3, [pc, #96]	@ (80019dc <HAL_ADC_MspInit+0xfc>)
 800197c:	4a18      	ldr	r2, [pc, #96]	@ (80019e0 <HAL_ADC_MspInit+0x100>)
 800197e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001980:	4b16      	ldr	r3, [pc, #88]	@ (80019dc <HAL_ADC_MspInit+0xfc>)
 8001982:	2205      	movs	r2, #5
 8001984:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001986:	4b15      	ldr	r3, [pc, #84]	@ (80019dc <HAL_ADC_MspInit+0xfc>)
 8001988:	2200      	movs	r2, #0
 800198a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800198c:	4b13      	ldr	r3, [pc, #76]	@ (80019dc <HAL_ADC_MspInit+0xfc>)
 800198e:	2200      	movs	r2, #0
 8001990:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001992:	4b12      	ldr	r3, [pc, #72]	@ (80019dc <HAL_ADC_MspInit+0xfc>)
 8001994:	2280      	movs	r2, #128	@ 0x80
 8001996:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001998:	4b10      	ldr	r3, [pc, #64]	@ (80019dc <HAL_ADC_MspInit+0xfc>)
 800199a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800199e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80019a0:	4b0e      	ldr	r3, [pc, #56]	@ (80019dc <HAL_ADC_MspInit+0xfc>)
 80019a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019a6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80019a8:	4b0c      	ldr	r3, [pc, #48]	@ (80019dc <HAL_ADC_MspInit+0xfc>)
 80019aa:	2220      	movs	r2, #32
 80019ac:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80019ae:	4b0b      	ldr	r3, [pc, #44]	@ (80019dc <HAL_ADC_MspInit+0xfc>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80019b4:	4809      	ldr	r0, [pc, #36]	@ (80019dc <HAL_ADC_MspInit+0xfc>)
 80019b6:	f002 f85f 	bl	8003a78 <HAL_DMA_Init>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 80019c0:	f7ff ff64 	bl	800188c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	4a05      	ldr	r2, [pc, #20]	@ (80019dc <HAL_ADC_MspInit+0xfc>)
 80019c8:	655a      	str	r2, [r3, #84]	@ 0x54
 80019ca:	4a04      	ldr	r2, [pc, #16]	@ (80019dc <HAL_ADC_MspInit+0xfc>)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80019d0:	bf00      	nop
 80019d2:	3778      	adds	r7, #120	@ 0x78
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}
 80019d8:	40021000 	.word	0x40021000
 80019dc:	20000264 	.word	0x20000264
 80019e0:	40020008 	.word	0x40020008

080019e4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b08a      	sub	sp, #40	@ 0x28
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ec:	f107 0314 	add.w	r3, r7, #20
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	605a      	str	r2, [r3, #4]
 80019f6:	609a      	str	r2, [r3, #8]
 80019f8:	60da      	str	r2, [r3, #12]
 80019fa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a25      	ldr	r2, [pc, #148]	@ (8001a98 <HAL_SPI_MspInit+0xb4>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d144      	bne.n	8001a90 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a06:	4b25      	ldr	r3, [pc, #148]	@ (8001a9c <HAL_SPI_MspInit+0xb8>)
 8001a08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a0a:	4a24      	ldr	r2, [pc, #144]	@ (8001a9c <HAL_SPI_MspInit+0xb8>)
 8001a0c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a10:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a12:	4b22      	ldr	r3, [pc, #136]	@ (8001a9c <HAL_SPI_MspInit+0xb8>)
 8001a14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a16:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a1a:	613b      	str	r3, [r7, #16]
 8001a1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a1e:	4b1f      	ldr	r3, [pc, #124]	@ (8001a9c <HAL_SPI_MspInit+0xb8>)
 8001a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a22:	4a1e      	ldr	r2, [pc, #120]	@ (8001a9c <HAL_SPI_MspInit+0xb8>)
 8001a24:	f043 0301 	orr.w	r3, r3, #1
 8001a28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a2a:	4b1c      	ldr	r3, [pc, #112]	@ (8001a9c <HAL_SPI_MspInit+0xb8>)
 8001a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a2e:	f003 0301 	and.w	r3, r3, #1
 8001a32:	60fb      	str	r3, [r7, #12]
 8001a34:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a36:	4b19      	ldr	r3, [pc, #100]	@ (8001a9c <HAL_SPI_MspInit+0xb8>)
 8001a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a3a:	4a18      	ldr	r2, [pc, #96]	@ (8001a9c <HAL_SPI_MspInit+0xb8>)
 8001a3c:	f043 0302 	orr.w	r3, r3, #2
 8001a40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a42:	4b16      	ldr	r3, [pc, #88]	@ (8001a9c <HAL_SPI_MspInit+0xb8>)
 8001a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a46:	f003 0302 	and.w	r3, r3, #2
 8001a4a:	60bb      	str	r3, [r7, #8]
 8001a4c:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001a4e:	2360      	movs	r3, #96	@ 0x60
 8001a50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a52:	2302      	movs	r3, #2
 8001a54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a56:	2300      	movs	r3, #0
 8001a58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a5e:	2305      	movs	r3, #5
 8001a60:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a62:	f107 0314 	add.w	r3, r7, #20
 8001a66:	4619      	mov	r1, r3
 8001a68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a6c:	f002 fa76 	bl	8003f5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001a70:	2320      	movs	r3, #32
 8001a72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a74:	2302      	movs	r3, #2
 8001a76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a80:	2305      	movs	r3, #5
 8001a82:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a84:	f107 0314 	add.w	r3, r7, #20
 8001a88:	4619      	mov	r1, r3
 8001a8a:	4805      	ldr	r0, [pc, #20]	@ (8001aa0 <HAL_SPI_MspInit+0xbc>)
 8001a8c:	f002 fa66 	bl	8003f5c <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001a90:	bf00      	nop
 8001a92:	3728      	adds	r7, #40	@ 0x28
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	40013000 	.word	0x40013000
 8001a9c:	40021000 	.word	0x40021000
 8001aa0:	48000400 	.word	0x48000400

08001aa4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b084      	sub	sp, #16
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ae8 <HAL_TIM_Base_MspInit+0x44>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d113      	bne.n	8001ade <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8001aec <HAL_TIM_Base_MspInit+0x48>)
 8001ab8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aba:	4a0c      	ldr	r2, [pc, #48]	@ (8001aec <HAL_TIM_Base_MspInit+0x48>)
 8001abc:	f043 0302 	orr.w	r3, r3, #2
 8001ac0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ac2:	4b0a      	ldr	r3, [pc, #40]	@ (8001aec <HAL_TIM_Base_MspInit+0x48>)
 8001ac4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ac6:	f003 0302 	and.w	r3, r3, #2
 8001aca:	60fb      	str	r3, [r7, #12]
 8001acc:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001ace:	2200      	movs	r2, #0
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	201d      	movs	r0, #29
 8001ad4:	f001 ff9b 	bl	8003a0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001ad8:	201d      	movs	r0, #29
 8001ada:	f001 ffb2 	bl	8003a42 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001ade:	bf00      	nop
 8001ae0:	3710      	adds	r7, #16
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	40000400 	.word	0x40000400
 8001aec:	40021000 	.word	0x40021000

08001af0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b088      	sub	sp, #32
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af8:	f107 030c 	add.w	r3, r7, #12
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	605a      	str	r2, [r3, #4]
 8001b02:	609a      	str	r2, [r3, #8]
 8001b04:	60da      	str	r2, [r3, #12]
 8001b06:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	4a11      	ldr	r2, [pc, #68]	@ (8001b54 <HAL_TIM_MspPostInit+0x64>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d11b      	bne.n	8001b4a <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b12:	4b11      	ldr	r3, [pc, #68]	@ (8001b58 <HAL_TIM_MspPostInit+0x68>)
 8001b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b16:	4a10      	ldr	r2, [pc, #64]	@ (8001b58 <HAL_TIM_MspPostInit+0x68>)
 8001b18:	f043 0304 	orr.w	r3, r3, #4
 8001b1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b1e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b58 <HAL_TIM_MspPostInit+0x68>)
 8001b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b22:	f003 0304 	and.w	r3, r3, #4
 8001b26:	60bb      	str	r3, [r7, #8]
 8001b28:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b2a:	2340      	movs	r3, #64	@ 0x40
 8001b2c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b2e:	2302      	movs	r3, #2
 8001b30:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b32:	2300      	movs	r3, #0
 8001b34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b36:	2300      	movs	r3, #0
 8001b38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b3e:	f107 030c 	add.w	r3, r7, #12
 8001b42:	4619      	mov	r1, r3
 8001b44:	4805      	ldr	r0, [pc, #20]	@ (8001b5c <HAL_TIM_MspPostInit+0x6c>)
 8001b46:	f002 fa09 	bl	8003f5c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001b4a:	bf00      	nop
 8001b4c:	3720      	adds	r7, #32
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40000400 	.word	0x40000400
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	48000800 	.word	0x48000800

08001b60 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b09e      	sub	sp, #120	@ 0x78
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b68:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
 8001b70:	605a      	str	r2, [r3, #4]
 8001b72:	609a      	str	r2, [r3, #8]
 8001b74:	60da      	str	r2, [r3, #12]
 8001b76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b78:	f107 0310 	add.w	r3, r7, #16
 8001b7c:	2254      	movs	r2, #84	@ 0x54
 8001b7e:	2100      	movs	r1, #0
 8001b80:	4618      	mov	r0, r3
 8001b82:	f006 ff12 	bl	80089aa <memset>
  if(huart->Instance==USART2)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a1f      	ldr	r2, [pc, #124]	@ (8001c08 <HAL_UART_MspInit+0xa8>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d136      	bne.n	8001bfe <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001b90:	2302      	movs	r3, #2
 8001b92:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001b94:	2300      	movs	r3, #0
 8001b96:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b98:	f107 0310 	add.w	r3, r7, #16
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f003 f959 	bl	8004e54 <HAL_RCCEx_PeriphCLKConfig>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d001      	beq.n	8001bac <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001ba8:	f7ff fe70 	bl	800188c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001bac:	4b17      	ldr	r3, [pc, #92]	@ (8001c0c <HAL_UART_MspInit+0xac>)
 8001bae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bb0:	4a16      	ldr	r2, [pc, #88]	@ (8001c0c <HAL_UART_MspInit+0xac>)
 8001bb2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bb6:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bb8:	4b14      	ldr	r3, [pc, #80]	@ (8001c0c <HAL_UART_MspInit+0xac>)
 8001bba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bc0:	60fb      	str	r3, [r7, #12]
 8001bc2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc4:	4b11      	ldr	r3, [pc, #68]	@ (8001c0c <HAL_UART_MspInit+0xac>)
 8001bc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bc8:	4a10      	ldr	r2, [pc, #64]	@ (8001c0c <HAL_UART_MspInit+0xac>)
 8001bca:	f043 0301 	orr.w	r3, r3, #1
 8001bce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bd0:	4b0e      	ldr	r3, [pc, #56]	@ (8001c0c <HAL_UART_MspInit+0xac>)
 8001bd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bd4:	f003 0301 	and.w	r3, r3, #1
 8001bd8:	60bb      	str	r3, [r7, #8]
 8001bda:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001bdc:	230c      	movs	r3, #12
 8001bde:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be0:	2302      	movs	r3, #2
 8001be2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be4:	2300      	movs	r3, #0
 8001be6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be8:	2300      	movs	r3, #0
 8001bea:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bec:	2307      	movs	r3, #7
 8001bee:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bfa:	f002 f9af 	bl	8003f5c <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001bfe:	bf00      	nop
 8001c00:	3778      	adds	r7, #120	@ 0x78
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	40004400 	.word	0x40004400
 8001c0c:	40021000 	.word	0x40021000

08001c10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c14:	bf00      	nop
 8001c16:	e7fd      	b.n	8001c14 <NMI_Handler+0x4>

08001c18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c1c:	bf00      	nop
 8001c1e:	e7fd      	b.n	8001c1c <HardFault_Handler+0x4>

08001c20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c24:	bf00      	nop
 8001c26:	e7fd      	b.n	8001c24 <MemManage_Handler+0x4>

08001c28 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c2c:	bf00      	nop
 8001c2e:	e7fd      	b.n	8001c2c <BusFault_Handler+0x4>

08001c30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c34:	bf00      	nop
 8001c36:	e7fd      	b.n	8001c34 <UsageFault_Handler+0x4>

08001c38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c3c:	bf00      	nop
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr

08001c46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c46:	b480      	push	{r7}
 8001c48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c52:	4770      	bx	lr

08001c54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c58:	bf00      	nop
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr

08001c62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c66:	f000 f96b 	bl	8001f40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c6a:	bf00      	nop
 8001c6c:	bd80      	pop	{r7, pc}
	...

08001c70 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c74:	4802      	ldr	r0, [pc, #8]	@ (8001c80 <DMA1_Channel1_IRQHandler+0x10>)
 8001c76:	f002 f822 	bl	8003cbe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001c7a:	bf00      	nop
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	20000264 	.word	0x20000264

08001c84 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001c88:	4802      	ldr	r0, [pc, #8]	@ (8001c94 <TIM3_IRQHandler+0x10>)
 8001c8a:	f004 f9a7 	bl	8005fdc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001c8e:	bf00      	nop
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	20000328 	.word	0x20000328

08001c98 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  return 1;
 8001c9c:	2301      	movs	r3, #1
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <_kill>:

int _kill(int pid, int sig)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001cb2:	f006 fecd 	bl	8008a50 <__errno>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2216      	movs	r2, #22
 8001cba:	601a      	str	r2, [r3, #0]
  return -1;
 8001cbc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3708      	adds	r7, #8
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <_exit>:

void _exit (int status)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001cd0:	f04f 31ff 	mov.w	r1, #4294967295
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f7ff ffe7 	bl	8001ca8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cda:	bf00      	nop
 8001cdc:	e7fd      	b.n	8001cda <_exit+0x12>

08001cde <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cde:	b580      	push	{r7, lr}
 8001ce0:	b086      	sub	sp, #24
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	60f8      	str	r0, [r7, #12]
 8001ce6:	60b9      	str	r1, [r7, #8]
 8001ce8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cea:	2300      	movs	r3, #0
 8001cec:	617b      	str	r3, [r7, #20]
 8001cee:	e00a      	b.n	8001d06 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cf0:	f3af 8000 	nop.w
 8001cf4:	4601      	mov	r1, r0
 8001cf6:	68bb      	ldr	r3, [r7, #8]
 8001cf8:	1c5a      	adds	r2, r3, #1
 8001cfa:	60ba      	str	r2, [r7, #8]
 8001cfc:	b2ca      	uxtb	r2, r1
 8001cfe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	3301      	adds	r3, #1
 8001d04:	617b      	str	r3, [r7, #20]
 8001d06:	697a      	ldr	r2, [r7, #20]
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	dbf0      	blt.n	8001cf0 <_read+0x12>
  }

  return len;
 8001d0e:	687b      	ldr	r3, [r7, #4]
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3718      	adds	r7, #24
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}

08001d18 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b086      	sub	sp, #24
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	60f8      	str	r0, [r7, #12]
 8001d20:	60b9      	str	r1, [r7, #8]
 8001d22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d24:	2300      	movs	r3, #0
 8001d26:	617b      	str	r3, [r7, #20]
 8001d28:	e009      	b.n	8001d3e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	1c5a      	adds	r2, r3, #1
 8001d2e:	60ba      	str	r2, [r7, #8]
 8001d30:	781b      	ldrb	r3, [r3, #0]
 8001d32:	4618      	mov	r0, r3
 8001d34:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	3301      	adds	r3, #1
 8001d3c:	617b      	str	r3, [r7, #20]
 8001d3e:	697a      	ldr	r2, [r7, #20]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	429a      	cmp	r2, r3
 8001d44:	dbf1      	blt.n	8001d2a <_write+0x12>
  }
  return len;
 8001d46:	687b      	ldr	r3, [r7, #4]
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3718      	adds	r7, #24
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}

08001d50 <_close>:

int _close(int file)
{
 8001d50:	b480      	push	{r7}
 8001d52:	b083      	sub	sp, #12
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	370c      	adds	r7, #12
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr

08001d68 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d78:	605a      	str	r2, [r3, #4]
  return 0;
 8001d7a:	2300      	movs	r3, #0
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	370c      	adds	r7, #12
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr

08001d88 <_isatty>:

int _isatty(int file)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d90:	2301      	movs	r3, #1
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	370c      	adds	r7, #12
 8001d96:	46bd      	mov	sp, r7
 8001d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9c:	4770      	bx	lr

08001d9e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d9e:	b480      	push	{r7}
 8001da0:	b085      	sub	sp, #20
 8001da2:	af00      	add	r7, sp, #0
 8001da4:	60f8      	str	r0, [r7, #12]
 8001da6:	60b9      	str	r1, [r7, #8]
 8001da8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001daa:	2300      	movs	r3, #0
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3714      	adds	r7, #20
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr

08001db8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dc0:	4a14      	ldr	r2, [pc, #80]	@ (8001e14 <_sbrk+0x5c>)
 8001dc2:	4b15      	ldr	r3, [pc, #84]	@ (8001e18 <_sbrk+0x60>)
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dcc:	4b13      	ldr	r3, [pc, #76]	@ (8001e1c <_sbrk+0x64>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d102      	bne.n	8001dda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dd4:	4b11      	ldr	r3, [pc, #68]	@ (8001e1c <_sbrk+0x64>)
 8001dd6:	4a12      	ldr	r2, [pc, #72]	@ (8001e20 <_sbrk+0x68>)
 8001dd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dda:	4b10      	ldr	r3, [pc, #64]	@ (8001e1c <_sbrk+0x64>)
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4413      	add	r3, r2
 8001de2:	693a      	ldr	r2, [r7, #16]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d207      	bcs.n	8001df8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001de8:	f006 fe32 	bl	8008a50 <__errno>
 8001dec:	4603      	mov	r3, r0
 8001dee:	220c      	movs	r2, #12
 8001df0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001df2:	f04f 33ff 	mov.w	r3, #4294967295
 8001df6:	e009      	b.n	8001e0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001df8:	4b08      	ldr	r3, [pc, #32]	@ (8001e1c <_sbrk+0x64>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dfe:	4b07      	ldr	r3, [pc, #28]	@ (8001e1c <_sbrk+0x64>)
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4413      	add	r3, r2
 8001e06:	4a05      	ldr	r2, [pc, #20]	@ (8001e1c <_sbrk+0x64>)
 8001e08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3718      	adds	r7, #24
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	20020000 	.word	0x20020000
 8001e18:	00000400 	.word	0x00000400
 8001e1c:	20000500 	.word	0x20000500
 8001e20:	20000658 	.word	0x20000658

08001e24 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001e28:	4b06      	ldr	r3, [pc, #24]	@ (8001e44 <SystemInit+0x20>)
 8001e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e2e:	4a05      	ldr	r2, [pc, #20]	@ (8001e44 <SystemInit+0x20>)
 8001e30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e38:	bf00      	nop
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	e000ed00 	.word	0xe000ed00

08001e48 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001e48:	480d      	ldr	r0, [pc, #52]	@ (8001e80 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001e4a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e4c:	f7ff ffea 	bl	8001e24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e50:	480c      	ldr	r0, [pc, #48]	@ (8001e84 <LoopForever+0x6>)
  ldr r1, =_edata
 8001e52:	490d      	ldr	r1, [pc, #52]	@ (8001e88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e54:	4a0d      	ldr	r2, [pc, #52]	@ (8001e8c <LoopForever+0xe>)
  movs r3, #0
 8001e56:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001e58:	e002      	b.n	8001e60 <LoopCopyDataInit>

08001e5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e5e:	3304      	adds	r3, #4

08001e60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e64:	d3f9      	bcc.n	8001e5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e66:	4a0a      	ldr	r2, [pc, #40]	@ (8001e90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e68:	4c0a      	ldr	r4, [pc, #40]	@ (8001e94 <LoopForever+0x16>)
  movs r3, #0
 8001e6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e6c:	e001      	b.n	8001e72 <LoopFillZerobss>

08001e6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e70:	3204      	adds	r2, #4

08001e72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e74:	d3fb      	bcc.n	8001e6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e76:	f006 fdf1 	bl	8008a5c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e7a:	f7ff f925 	bl	80010c8 <main>

08001e7e <LoopForever>:

LoopForever:
    b LoopForever
 8001e7e:	e7fe      	b.n	8001e7e <LoopForever>
  ldr   r0, =_estack
 8001e80:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e88:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001e8c:	0800abd4 	.word	0x0800abd4
  ldr r2, =_sbss
 8001e90:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001e94:	20000654 	.word	0x20000654

08001e98 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e98:	e7fe      	b.n	8001e98 <ADC1_2_IRQHandler>

08001e9a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e9a:	b580      	push	{r7, lr}
 8001e9c:	b082      	sub	sp, #8
 8001e9e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ea4:	2003      	movs	r0, #3
 8001ea6:	f001 fda7 	bl	80039f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001eaa:	200f      	movs	r0, #15
 8001eac:	f000 f80e 	bl	8001ecc <HAL_InitTick>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d002      	beq.n	8001ebc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	71fb      	strb	r3, [r7, #7]
 8001eba:	e001      	b.n	8001ec0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ebc:	f7ff fcec 	bl	8001898 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ec0:	79fb      	ldrb	r3, [r7, #7]

}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3708      	adds	r7, #8
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
	...

08001ecc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b084      	sub	sp, #16
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001ed8:	4b16      	ldr	r3, [pc, #88]	@ (8001f34 <HAL_InitTick+0x68>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d022      	beq.n	8001f26 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001ee0:	4b15      	ldr	r3, [pc, #84]	@ (8001f38 <HAL_InitTick+0x6c>)
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	4b13      	ldr	r3, [pc, #76]	@ (8001f34 <HAL_InitTick+0x68>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001eec:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ef0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f001 fdb2 	bl	8003a5e <HAL_SYSTICK_Config>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d10f      	bne.n	8001f20 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2b0f      	cmp	r3, #15
 8001f04:	d809      	bhi.n	8001f1a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f06:	2200      	movs	r2, #0
 8001f08:	6879      	ldr	r1, [r7, #4]
 8001f0a:	f04f 30ff 	mov.w	r0, #4294967295
 8001f0e:	f001 fd7e 	bl	8003a0e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001f12:	4a0a      	ldr	r2, [pc, #40]	@ (8001f3c <HAL_InitTick+0x70>)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6013      	str	r3, [r2, #0]
 8001f18:	e007      	b.n	8001f2a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	73fb      	strb	r3, [r7, #15]
 8001f1e:	e004      	b.n	8001f2a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	73fb      	strb	r3, [r7, #15]
 8001f24:	e001      	b.n	8001f2a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3710      	adds	r7, #16
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	20000010 	.word	0x20000010
 8001f38:	20000008 	.word	0x20000008
 8001f3c:	2000000c 	.word	0x2000000c

08001f40 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f44:	4b05      	ldr	r3, [pc, #20]	@ (8001f5c <HAL_IncTick+0x1c>)
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	4b05      	ldr	r3, [pc, #20]	@ (8001f60 <HAL_IncTick+0x20>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4413      	add	r3, r2
 8001f4e:	4a03      	ldr	r2, [pc, #12]	@ (8001f5c <HAL_IncTick+0x1c>)
 8001f50:	6013      	str	r3, [r2, #0]
}
 8001f52:	bf00      	nop
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr
 8001f5c:	20000504 	.word	0x20000504
 8001f60:	20000010 	.word	0x20000010

08001f64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0
  return uwTick;
 8001f68:	4b03      	ldr	r3, [pc, #12]	@ (8001f78 <HAL_GetTick+0x14>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	20000504 	.word	0x20000504

08001f7c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b083      	sub	sp, #12
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	689b      	ldr	r3, [r3, #8]
 8001f8a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	431a      	orrs	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	609a      	str	r2, [r3, #8]
}
 8001f96:	bf00      	nop
 8001f98:	370c      	adds	r7, #12
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr

08001fa2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b083      	sub	sp, #12
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
 8001faa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	431a      	orrs	r2, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	609a      	str	r2, [r3, #8]
}
 8001fbc:	bf00      	nop
 8001fbe:	370c      	adds	r7, #12
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b087      	sub	sp, #28
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
 8001ff0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	3360      	adds	r3, #96	@ 0x60
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	009b      	lsls	r3, r3, #2
 8001ffc:	4413      	add	r3, r2
 8001ffe:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	4b08      	ldr	r3, [pc, #32]	@ (8002028 <LL_ADC_SetOffset+0x44>)
 8002006:	4013      	ands	r3, r2
 8002008:	687a      	ldr	r2, [r7, #4]
 800200a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800200e:	683a      	ldr	r2, [r7, #0]
 8002010:	430a      	orrs	r2, r1
 8002012:	4313      	orrs	r3, r2
 8002014:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800201c:	bf00      	nop
 800201e:	371c      	adds	r7, #28
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr
 8002028:	03fff000 	.word	0x03fff000

0800202c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800202c:	b480      	push	{r7}
 800202e:	b085      	sub	sp, #20
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	3360      	adds	r3, #96	@ 0x60
 800203a:	461a      	mov	r2, r3
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	4413      	add	r3, r2
 8002042:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800204c:	4618      	mov	r0, r3
 800204e:	3714      	adds	r7, #20
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr

08002058 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002058:	b480      	push	{r7}
 800205a:	b087      	sub	sp, #28
 800205c:	af00      	add	r7, sp, #0
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	60b9      	str	r1, [r7, #8]
 8002062:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	3360      	adds	r3, #96	@ 0x60
 8002068:	461a      	mov	r2, r3
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	4413      	add	r3, r2
 8002070:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	431a      	orrs	r2, r3
 800207e:	697b      	ldr	r3, [r7, #20]
 8002080:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002082:	bf00      	nop
 8002084:	371c      	adds	r7, #28
 8002086:	46bd      	mov	sp, r7
 8002088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208c:	4770      	bx	lr

0800208e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800208e:	b480      	push	{r7}
 8002090:	b087      	sub	sp, #28
 8002092:	af00      	add	r7, sp, #0
 8002094:	60f8      	str	r0, [r7, #12]
 8002096:	60b9      	str	r1, [r7, #8]
 8002098:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	3360      	adds	r3, #96	@ 0x60
 800209e:	461a      	mov	r2, r3
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	4413      	add	r3, r2
 80020a6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	431a      	orrs	r2, r3
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80020b8:	bf00      	nop
 80020ba:	371c      	adds	r7, #28
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr

080020c4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b087      	sub	sp, #28
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	60f8      	str	r0, [r7, #12]
 80020cc:	60b9      	str	r1, [r7, #8]
 80020ce:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	3360      	adds	r3, #96	@ 0x60
 80020d4:	461a      	mov	r2, r3
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	4413      	add	r3, r2
 80020dc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	431a      	orrs	r2, r3
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80020ee:	bf00      	nop
 80020f0:	371c      	adds	r7, #28
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr

080020fa <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80020fa:	b480      	push	{r7}
 80020fc:	b083      	sub	sp, #12
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]
 8002102:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	695b      	ldr	r3, [r3, #20]
 8002108:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	431a      	orrs	r2, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	615a      	str	r2, [r3, #20]
}
 8002114:	bf00      	nop
 8002116:	370c      	adds	r7, #12
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002130:	2b00      	cmp	r3, #0
 8002132:	d101      	bne.n	8002138 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002134:	2301      	movs	r3, #1
 8002136:	e000      	b.n	800213a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002138:	2300      	movs	r3, #0
}
 800213a:	4618      	mov	r0, r3
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002146:	b480      	push	{r7}
 8002148:	b087      	sub	sp, #28
 800214a:	af00      	add	r7, sp, #0
 800214c:	60f8      	str	r0, [r7, #12]
 800214e:	60b9      	str	r1, [r7, #8]
 8002150:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	3330      	adds	r3, #48	@ 0x30
 8002156:	461a      	mov	r2, r3
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	0a1b      	lsrs	r3, r3, #8
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	f003 030c 	and.w	r3, r3, #12
 8002162:	4413      	add	r3, r2
 8002164:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	f003 031f 	and.w	r3, r3, #31
 8002170:	211f      	movs	r1, #31
 8002172:	fa01 f303 	lsl.w	r3, r1, r3
 8002176:	43db      	mvns	r3, r3
 8002178:	401a      	ands	r2, r3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	0e9b      	lsrs	r3, r3, #26
 800217e:	f003 011f 	and.w	r1, r3, #31
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	f003 031f 	and.w	r3, r3, #31
 8002188:	fa01 f303 	lsl.w	r3, r1, r3
 800218c:	431a      	orrs	r2, r3
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002192:	bf00      	nop
 8002194:	371c      	adds	r7, #28
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr

0800219e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800219e:	b480      	push	{r7}
 80021a0:	b087      	sub	sp, #28
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	60f8      	str	r0, [r7, #12]
 80021a6:	60b9      	str	r1, [r7, #8]
 80021a8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	3314      	adds	r3, #20
 80021ae:	461a      	mov	r2, r3
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	0e5b      	lsrs	r3, r3, #25
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	f003 0304 	and.w	r3, r3, #4
 80021ba:	4413      	add	r3, r2
 80021bc:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	0d1b      	lsrs	r3, r3, #20
 80021c6:	f003 031f 	and.w	r3, r3, #31
 80021ca:	2107      	movs	r1, #7
 80021cc:	fa01 f303 	lsl.w	r3, r1, r3
 80021d0:	43db      	mvns	r3, r3
 80021d2:	401a      	ands	r2, r3
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	0d1b      	lsrs	r3, r3, #20
 80021d8:	f003 031f 	and.w	r3, r3, #31
 80021dc:	6879      	ldr	r1, [r7, #4]
 80021de:	fa01 f303 	lsl.w	r3, r1, r3
 80021e2:	431a      	orrs	r2, r3
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80021e8:	bf00      	nop
 80021ea:	371c      	adds	r7, #28
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr

080021f4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b085      	sub	sp, #20
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	60f8      	str	r0, [r7, #12]
 80021fc:	60b9      	str	r1, [r7, #8]
 80021fe:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800220c:	43db      	mvns	r3, r3
 800220e:	401a      	ands	r2, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	f003 0318 	and.w	r3, r3, #24
 8002216:	4908      	ldr	r1, [pc, #32]	@ (8002238 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002218:	40d9      	lsrs	r1, r3
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	400b      	ands	r3, r1
 800221e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002222:	431a      	orrs	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800222a:	bf00      	nop
 800222c:	3714      	adds	r7, #20
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	0007ffff 	.word	0x0007ffff

0800223c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	f003 031f 	and.w	r3, r3, #31
}
 800224c:	4618      	mov	r0, r3
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002268:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	6093      	str	r3, [r2, #8]
}
 8002270:	bf00      	nop
 8002272:	370c      	adds	r7, #12
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800228c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002290:	d101      	bne.n	8002296 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002292:	2301      	movs	r3, #1
 8002294:	e000      	b.n	8002298 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002296:	2300      	movs	r3, #0
}
 8002298:	4618      	mov	r0, r3
 800229a:	370c      	adds	r7, #12
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	689b      	ldr	r3, [r3, #8]
 80022b0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80022b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80022b8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80022c0:	bf00      	nop
 80022c2:	370c      	adds	r7, #12
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	689b      	ldr	r3, [r3, #8]
 80022d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80022e0:	d101      	bne.n	80022e6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80022e2:	2301      	movs	r3, #1
 80022e4:	e000      	b.n	80022e8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80022e6:	2300      	movs	r3, #0
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	370c      	adds	r7, #12
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr

080022f4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002304:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002308:	f043 0201 	orr.w	r2, r3, #1
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002310:	bf00      	nop
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800232c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002330:	f043 0202 	orr.w	r2, r3, #2
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002338:	bf00      	nop
 800233a:	370c      	adds	r7, #12
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr

08002344 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	f003 0301 	and.w	r3, r3, #1
 8002354:	2b01      	cmp	r3, #1
 8002356:	d101      	bne.n	800235c <LL_ADC_IsEnabled+0x18>
 8002358:	2301      	movs	r3, #1
 800235a:	e000      	b.n	800235e <LL_ADC_IsEnabled+0x1a>
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr

0800236a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800236a:	b480      	push	{r7}
 800236c:	b083      	sub	sp, #12
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	f003 0302 	and.w	r3, r3, #2
 800237a:	2b02      	cmp	r3, #2
 800237c:	d101      	bne.n	8002382 <LL_ADC_IsDisableOngoing+0x18>
 800237e:	2301      	movs	r3, #1
 8002380:	e000      	b.n	8002384 <LL_ADC_IsDisableOngoing+0x1a>
 8002382:	2300      	movs	r3, #0
}
 8002384:	4618      	mov	r0, r3
 8002386:	370c      	adds	r7, #12
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80023a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80023a4:	f043 0204 	orr.w	r2, r3, #4
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80023ac:	bf00      	nop
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	f003 0304 	and.w	r3, r3, #4
 80023c8:	2b04      	cmp	r3, #4
 80023ca:	d101      	bne.n	80023d0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80023cc:	2301      	movs	r3, #1
 80023ce:	e000      	b.n	80023d2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	370c      	adds	r7, #12
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr

080023de <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80023de:	b480      	push	{r7}
 80023e0:	b083      	sub	sp, #12
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	f003 0308 	and.w	r3, r3, #8
 80023ee:	2b08      	cmp	r3, #8
 80023f0:	d101      	bne.n	80023f6 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80023f2:	2301      	movs	r3, #1
 80023f4:	e000      	b.n	80023f8 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80023f6:	2300      	movs	r3, #0
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	370c      	adds	r7, #12
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr

08002404 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002404:	b590      	push	{r4, r7, lr}
 8002406:	b089      	sub	sp, #36	@ 0x24
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800240c:	2300      	movs	r3, #0
 800240e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002410:	2300      	movs	r3, #0
 8002412:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d101      	bne.n	800241e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e1a9      	b.n	8002772 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	695b      	ldr	r3, [r3, #20]
 8002422:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002428:	2b00      	cmp	r3, #0
 800242a:	d109      	bne.n	8002440 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f7ff fa57 	bl	80018e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4618      	mov	r0, r3
 8002446:	f7ff ff19 	bl	800227c <LL_ADC_IsDeepPowerDownEnabled>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d004      	beq.n	800245a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4618      	mov	r0, r3
 8002456:	f7ff feff 	bl	8002258 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4618      	mov	r0, r3
 8002460:	f7ff ff34 	bl	80022cc <LL_ADC_IsInternalRegulatorEnabled>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d115      	bne.n	8002496 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4618      	mov	r0, r3
 8002470:	f7ff ff18 	bl	80022a4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002474:	4b9c      	ldr	r3, [pc, #624]	@ (80026e8 <HAL_ADC_Init+0x2e4>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	099b      	lsrs	r3, r3, #6
 800247a:	4a9c      	ldr	r2, [pc, #624]	@ (80026ec <HAL_ADC_Init+0x2e8>)
 800247c:	fba2 2303 	umull	r2, r3, r2, r3
 8002480:	099b      	lsrs	r3, r3, #6
 8002482:	3301      	adds	r3, #1
 8002484:	005b      	lsls	r3, r3, #1
 8002486:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002488:	e002      	b.n	8002490 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	3b01      	subs	r3, #1
 800248e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d1f9      	bne.n	800248a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4618      	mov	r0, r3
 800249c:	f7ff ff16 	bl	80022cc <LL_ADC_IsInternalRegulatorEnabled>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d10d      	bne.n	80024c2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024aa:	f043 0210 	orr.w	r2, r3, #16
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024b6:	f043 0201 	orr.w	r2, r3, #1
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7ff ff76 	bl	80023b8 <LL_ADC_REG_IsConversionOngoing>
 80024cc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d2:	f003 0310 	and.w	r3, r3, #16
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	f040 8142 	bne.w	8002760 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	2b00      	cmp	r3, #0
 80024e0:	f040 813e 	bne.w	8002760 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024e8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80024ec:	f043 0202 	orr.w	r2, r3, #2
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4618      	mov	r0, r3
 80024fa:	f7ff ff23 	bl	8002344 <LL_ADC_IsEnabled>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d141      	bne.n	8002588 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800250c:	d004      	beq.n	8002518 <HAL_ADC_Init+0x114>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a77      	ldr	r2, [pc, #476]	@ (80026f0 <HAL_ADC_Init+0x2ec>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d10f      	bne.n	8002538 <HAL_ADC_Init+0x134>
 8002518:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800251c:	f7ff ff12 	bl	8002344 <LL_ADC_IsEnabled>
 8002520:	4604      	mov	r4, r0
 8002522:	4873      	ldr	r0, [pc, #460]	@ (80026f0 <HAL_ADC_Init+0x2ec>)
 8002524:	f7ff ff0e 	bl	8002344 <LL_ADC_IsEnabled>
 8002528:	4603      	mov	r3, r0
 800252a:	4323      	orrs	r3, r4
 800252c:	2b00      	cmp	r3, #0
 800252e:	bf0c      	ite	eq
 8002530:	2301      	moveq	r3, #1
 8002532:	2300      	movne	r3, #0
 8002534:	b2db      	uxtb	r3, r3
 8002536:	e012      	b.n	800255e <HAL_ADC_Init+0x15a>
 8002538:	486e      	ldr	r0, [pc, #440]	@ (80026f4 <HAL_ADC_Init+0x2f0>)
 800253a:	f7ff ff03 	bl	8002344 <LL_ADC_IsEnabled>
 800253e:	4604      	mov	r4, r0
 8002540:	486d      	ldr	r0, [pc, #436]	@ (80026f8 <HAL_ADC_Init+0x2f4>)
 8002542:	f7ff feff 	bl	8002344 <LL_ADC_IsEnabled>
 8002546:	4603      	mov	r3, r0
 8002548:	431c      	orrs	r4, r3
 800254a:	486c      	ldr	r0, [pc, #432]	@ (80026fc <HAL_ADC_Init+0x2f8>)
 800254c:	f7ff fefa 	bl	8002344 <LL_ADC_IsEnabled>
 8002550:	4603      	mov	r3, r0
 8002552:	4323      	orrs	r3, r4
 8002554:	2b00      	cmp	r3, #0
 8002556:	bf0c      	ite	eq
 8002558:	2301      	moveq	r3, #1
 800255a:	2300      	movne	r3, #0
 800255c:	b2db      	uxtb	r3, r3
 800255e:	2b00      	cmp	r3, #0
 8002560:	d012      	beq.n	8002588 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800256a:	d004      	beq.n	8002576 <HAL_ADC_Init+0x172>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a5f      	ldr	r2, [pc, #380]	@ (80026f0 <HAL_ADC_Init+0x2ec>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d101      	bne.n	800257a <HAL_ADC_Init+0x176>
 8002576:	4a62      	ldr	r2, [pc, #392]	@ (8002700 <HAL_ADC_Init+0x2fc>)
 8002578:	e000      	b.n	800257c <HAL_ADC_Init+0x178>
 800257a:	4a62      	ldr	r2, [pc, #392]	@ (8002704 <HAL_ADC_Init+0x300>)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	4619      	mov	r1, r3
 8002582:	4610      	mov	r0, r2
 8002584:	f7ff fcfa 	bl	8001f7c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	7f5b      	ldrb	r3, [r3, #29]
 800258c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002592:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002598:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800259e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80025a6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80025a8:	4313      	orrs	r3, r2
 80025aa:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d106      	bne.n	80025c4 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025ba:	3b01      	subs	r3, #1
 80025bc:	045b      	lsls	r3, r3, #17
 80025be:	69ba      	ldr	r2, [r7, #24]
 80025c0:	4313      	orrs	r3, r2
 80025c2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d009      	beq.n	80025e0 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025d0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80025da:	69ba      	ldr	r2, [r7, #24]
 80025dc:	4313      	orrs	r3, r2
 80025de:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	68da      	ldr	r2, [r3, #12]
 80025e6:	4b48      	ldr	r3, [pc, #288]	@ (8002708 <HAL_ADC_Init+0x304>)
 80025e8:	4013      	ands	r3, r2
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	6812      	ldr	r2, [r2, #0]
 80025ee:	69b9      	ldr	r1, [r7, #24]
 80025f0:	430b      	orrs	r3, r1
 80025f2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	691b      	ldr	r3, [r3, #16]
 80025fa:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	430a      	orrs	r2, r1
 8002608:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4618      	mov	r0, r3
 8002610:	f7ff fee5 	bl	80023de <LL_ADC_INJ_IsConversionOngoing>
 8002614:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d17f      	bne.n	800271c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d17c      	bne.n	800271c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002626:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800262e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002630:	4313      	orrs	r3, r2
 8002632:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	68db      	ldr	r3, [r3, #12]
 800263a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800263e:	f023 0302 	bic.w	r3, r3, #2
 8002642:	687a      	ldr	r2, [r7, #4]
 8002644:	6812      	ldr	r2, [r2, #0]
 8002646:	69b9      	ldr	r1, [r7, #24]
 8002648:	430b      	orrs	r3, r1
 800264a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	691b      	ldr	r3, [r3, #16]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d017      	beq.n	8002684 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	691a      	ldr	r2, [r3, #16]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002662:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800266c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002670:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002674:	687a      	ldr	r2, [r7, #4]
 8002676:	6911      	ldr	r1, [r2, #16]
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	6812      	ldr	r2, [r2, #0]
 800267c:	430b      	orrs	r3, r1
 800267e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002682:	e013      	b.n	80026ac <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	691a      	ldr	r2, [r3, #16]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002692:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800269c:	687a      	ldr	r2, [r7, #4]
 800269e:	6812      	ldr	r2, [r2, #0]
 80026a0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80026a4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026a8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d12a      	bne.n	800270c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	691b      	ldr	r3, [r3, #16]
 80026bc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80026c0:	f023 0304 	bic.w	r3, r3, #4
 80026c4:	687a      	ldr	r2, [r7, #4]
 80026c6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80026cc:	4311      	orrs	r1, r2
 80026ce:	687a      	ldr	r2, [r7, #4]
 80026d0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80026d2:	4311      	orrs	r1, r2
 80026d4:	687a      	ldr	r2, [r7, #4]
 80026d6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80026d8:	430a      	orrs	r2, r1
 80026da:	431a      	orrs	r2, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f042 0201 	orr.w	r2, r2, #1
 80026e4:	611a      	str	r2, [r3, #16]
 80026e6:	e019      	b.n	800271c <HAL_ADC_Init+0x318>
 80026e8:	20000008 	.word	0x20000008
 80026ec:	053e2d63 	.word	0x053e2d63
 80026f0:	50000100 	.word	0x50000100
 80026f4:	50000400 	.word	0x50000400
 80026f8:	50000500 	.word	0x50000500
 80026fc:	50000600 	.word	0x50000600
 8002700:	50000300 	.word	0x50000300
 8002704:	50000700 	.word	0x50000700
 8002708:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	691a      	ldr	r2, [r3, #16]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f022 0201 	bic.w	r2, r2, #1
 800271a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	695b      	ldr	r3, [r3, #20]
 8002720:	2b01      	cmp	r3, #1
 8002722:	d10c      	bne.n	800273e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272a:	f023 010f 	bic.w	r1, r3, #15
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6a1b      	ldr	r3, [r3, #32]
 8002732:	1e5a      	subs	r2, r3, #1
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	430a      	orrs	r2, r1
 800273a:	631a      	str	r2, [r3, #48]	@ 0x30
 800273c:	e007      	b.n	800274e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f022 020f 	bic.w	r2, r2, #15
 800274c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002752:	f023 0303 	bic.w	r3, r3, #3
 8002756:	f043 0201 	orr.w	r2, r3, #1
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800275e:	e007      	b.n	8002770 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002764:	f043 0210 	orr.w	r2, r3, #16
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002770:	7ffb      	ldrb	r3, [r7, #31]
}
 8002772:	4618      	mov	r0, r3
 8002774:	3724      	adds	r7, #36	@ 0x24
 8002776:	46bd      	mov	sp, r7
 8002778:	bd90      	pop	{r4, r7, pc}
 800277a:	bf00      	nop

0800277c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b086      	sub	sp, #24
 8002780:	af00      	add	r7, sp, #0
 8002782:	60f8      	str	r0, [r7, #12]
 8002784:	60b9      	str	r1, [r7, #8]
 8002786:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002790:	d004      	beq.n	800279c <HAL_ADC_Start_DMA+0x20>
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a5a      	ldr	r2, [pc, #360]	@ (8002900 <HAL_ADC_Start_DMA+0x184>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d101      	bne.n	80027a0 <HAL_ADC_Start_DMA+0x24>
 800279c:	4b59      	ldr	r3, [pc, #356]	@ (8002904 <HAL_ADC_Start_DMA+0x188>)
 800279e:	e000      	b.n	80027a2 <HAL_ADC_Start_DMA+0x26>
 80027a0:	4b59      	ldr	r3, [pc, #356]	@ (8002908 <HAL_ADC_Start_DMA+0x18c>)
 80027a2:	4618      	mov	r0, r3
 80027a4:	f7ff fd4a 	bl	800223c <LL_ADC_GetMultimode>
 80027a8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4618      	mov	r0, r3
 80027b0:	f7ff fe02 	bl	80023b8 <LL_ADC_REG_IsConversionOngoing>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	f040 809b 	bne.w	80028f2 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d101      	bne.n	80027ca <HAL_ADC_Start_DMA+0x4e>
 80027c6:	2302      	movs	r3, #2
 80027c8:	e096      	b.n	80028f8 <HAL_ADC_Start_DMA+0x17c>
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2201      	movs	r2, #1
 80027ce:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a4d      	ldr	r2, [pc, #308]	@ (800290c <HAL_ADC_Start_DMA+0x190>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d008      	beq.n	80027ee <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d005      	beq.n	80027ee <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80027e2:	693b      	ldr	r3, [r7, #16]
 80027e4:	2b05      	cmp	r3, #5
 80027e6:	d002      	beq.n	80027ee <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80027e8:	693b      	ldr	r3, [r7, #16]
 80027ea:	2b09      	cmp	r3, #9
 80027ec:	d17a      	bne.n	80028e4 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80027ee:	68f8      	ldr	r0, [r7, #12]
 80027f0:	f000 fcec 	bl	80031cc <ADC_Enable>
 80027f4:	4603      	mov	r3, r0
 80027f6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80027f8:	7dfb      	ldrb	r3, [r7, #23]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d16d      	bne.n	80028da <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002802:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002806:	f023 0301 	bic.w	r3, r3, #1
 800280a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a3a      	ldr	r2, [pc, #232]	@ (8002900 <HAL_ADC_Start_DMA+0x184>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d009      	beq.n	8002830 <HAL_ADC_Start_DMA+0xb4>
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a3b      	ldr	r2, [pc, #236]	@ (8002910 <HAL_ADC_Start_DMA+0x194>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d002      	beq.n	800282c <HAL_ADC_Start_DMA+0xb0>
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	e003      	b.n	8002834 <HAL_ADC_Start_DMA+0xb8>
 800282c:	4b39      	ldr	r3, [pc, #228]	@ (8002914 <HAL_ADC_Start_DMA+0x198>)
 800282e:	e001      	b.n	8002834 <HAL_ADC_Start_DMA+0xb8>
 8002830:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002834:	68fa      	ldr	r2, [r7, #12]
 8002836:	6812      	ldr	r2, [r2, #0]
 8002838:	4293      	cmp	r3, r2
 800283a:	d002      	beq.n	8002842 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d105      	bne.n	800284e <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002846:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002852:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d006      	beq.n	8002868 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800285e:	f023 0206 	bic.w	r2, r3, #6
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	661a      	str	r2, [r3, #96]	@ 0x60
 8002866:	e002      	b.n	800286e <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2200      	movs	r2, #0
 800286c:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002872:	4a29      	ldr	r2, [pc, #164]	@ (8002918 <HAL_ADC_Start_DMA+0x19c>)
 8002874:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800287a:	4a28      	ldr	r2, [pc, #160]	@ (800291c <HAL_ADC_Start_DMA+0x1a0>)
 800287c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002882:	4a27      	ldr	r2, [pc, #156]	@ (8002920 <HAL_ADC_Start_DMA+0x1a4>)
 8002884:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	221c      	movs	r2, #28
 800288c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2200      	movs	r2, #0
 8002892:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	685a      	ldr	r2, [r3, #4]
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f042 0210 	orr.w	r2, r2, #16
 80028a4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	68da      	ldr	r2, [r3, #12]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f042 0201 	orr.w	r2, r2, #1
 80028b4:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	3340      	adds	r3, #64	@ 0x40
 80028c0:	4619      	mov	r1, r3
 80028c2:	68ba      	ldr	r2, [r7, #8]
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	f001 f97f 	bl	8003bc8 <HAL_DMA_Start_IT>
 80028ca:	4603      	mov	r3, r0
 80028cc:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7ff fd5c 	bl	8002390 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80028d8:	e00d      	b.n	80028f6 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2200      	movs	r2, #0
 80028de:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 80028e2:	e008      	b.n	80028f6 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80028e4:	2301      	movs	r3, #1
 80028e6:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2200      	movs	r2, #0
 80028ec:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80028f0:	e001      	b.n	80028f6 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80028f2:	2302      	movs	r3, #2
 80028f4:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80028f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80028f8:	4618      	mov	r0, r3
 80028fa:	3718      	adds	r7, #24
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}
 8002900:	50000100 	.word	0x50000100
 8002904:	50000300 	.word	0x50000300
 8002908:	50000700 	.word	0x50000700
 800290c:	50000600 	.word	0x50000600
 8002910:	50000500 	.word	0x50000500
 8002914:	50000400 	.word	0x50000400
 8002918:	080033b7 	.word	0x080033b7
 800291c:	0800348f 	.word	0x0800348f
 8002920:	080034ab 	.word	0x080034ab

08002924 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800292c:	bf00      	nop
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr

08002938 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002940:	bf00      	nop
 8002942:	370c      	adds	r7, #12
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr

0800294c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b0b6      	sub	sp, #216	@ 0xd8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002956:	2300      	movs	r3, #0
 8002958:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800295c:	2300      	movs	r3, #0
 800295e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002966:	2b01      	cmp	r3, #1
 8002968:	d102      	bne.n	8002970 <HAL_ADC_ConfigChannel+0x24>
 800296a:	2302      	movs	r3, #2
 800296c:	f000 bc13 	b.w	8003196 <HAL_ADC_ConfigChannel+0x84a>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2201      	movs	r2, #1
 8002974:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4618      	mov	r0, r3
 800297e:	f7ff fd1b 	bl	80023b8 <LL_ADC_REG_IsConversionOngoing>
 8002982:	4603      	mov	r3, r0
 8002984:	2b00      	cmp	r3, #0
 8002986:	f040 83f3 	bne.w	8003170 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6818      	ldr	r0, [r3, #0]
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	6859      	ldr	r1, [r3, #4]
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	461a      	mov	r2, r3
 8002998:	f7ff fbd5 	bl	8002146 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4618      	mov	r0, r3
 80029a2:	f7ff fd09 	bl	80023b8 <LL_ADC_REG_IsConversionOngoing>
 80029a6:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4618      	mov	r0, r3
 80029b0:	f7ff fd15 	bl	80023de <LL_ADC_INJ_IsConversionOngoing>
 80029b4:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80029b8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	f040 81d9 	bne.w	8002d74 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80029c2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	f040 81d4 	bne.w	8002d74 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80029d4:	d10f      	bne.n	80029f6 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6818      	ldr	r0, [r3, #0]
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	2200      	movs	r2, #0
 80029e0:	4619      	mov	r1, r3
 80029e2:	f7ff fbdc 	bl	800219e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7ff fb83 	bl	80020fa <LL_ADC_SetSamplingTimeCommonConfig>
 80029f4:	e00e      	b.n	8002a14 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6818      	ldr	r0, [r3, #0]
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	6819      	ldr	r1, [r3, #0]
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	461a      	mov	r2, r3
 8002a04:	f7ff fbcb 	bl	800219e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7ff fb73 	bl	80020fa <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	695a      	ldr	r2, [r3, #20]
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	08db      	lsrs	r3, r3, #3
 8002a20:	f003 0303 	and.w	r3, r3, #3
 8002a24:	005b      	lsls	r3, r3, #1
 8002a26:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	691b      	ldr	r3, [r3, #16]
 8002a32:	2b04      	cmp	r3, #4
 8002a34:	d022      	beq.n	8002a7c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6818      	ldr	r0, [r3, #0]
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	6919      	ldr	r1, [r3, #16]
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002a46:	f7ff facd 	bl	8001fe4 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6818      	ldr	r0, [r3, #0]
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	6919      	ldr	r1, [r3, #16]
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	699b      	ldr	r3, [r3, #24]
 8002a56:	461a      	mov	r2, r3
 8002a58:	f7ff fb19 	bl	800208e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6818      	ldr	r0, [r3, #0]
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d102      	bne.n	8002a72 <HAL_ADC_ConfigChannel+0x126>
 8002a6c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a70:	e000      	b.n	8002a74 <HAL_ADC_ConfigChannel+0x128>
 8002a72:	2300      	movs	r3, #0
 8002a74:	461a      	mov	r2, r3
 8002a76:	f7ff fb25 	bl	80020c4 <LL_ADC_SetOffsetSaturation>
 8002a7a:	e17b      	b.n	8002d74 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2100      	movs	r1, #0
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7ff fad2 	bl	800202c <LL_ADC_GetOffsetChannel>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d10a      	bne.n	8002aa8 <HAL_ADC_ConfigChannel+0x15c>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	2100      	movs	r1, #0
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f7ff fac7 	bl	800202c <LL_ADC_GetOffsetChannel>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	0e9b      	lsrs	r3, r3, #26
 8002aa2:	f003 021f 	and.w	r2, r3, #31
 8002aa6:	e01e      	b.n	8002ae6 <HAL_ADC_ConfigChannel+0x19a>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2100      	movs	r1, #0
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f7ff fabc 	bl	800202c <LL_ADC_GetOffsetChannel>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aba:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002abe:	fa93 f3a3 	rbit	r3, r3
 8002ac2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002ac6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002aca:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002ace:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d101      	bne.n	8002ada <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002ad6:	2320      	movs	r3, #32
 8002ad8:	e004      	b.n	8002ae4 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002ada:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002ade:	fab3 f383 	clz	r3, r3
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d105      	bne.n	8002afe <HAL_ADC_ConfigChannel+0x1b2>
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	0e9b      	lsrs	r3, r3, #26
 8002af8:	f003 031f 	and.w	r3, r3, #31
 8002afc:	e018      	b.n	8002b30 <HAL_ADC_ConfigChannel+0x1e4>
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b06:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b0a:	fa93 f3a3 	rbit	r3, r3
 8002b0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002b12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002b1a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d101      	bne.n	8002b26 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002b22:	2320      	movs	r3, #32
 8002b24:	e004      	b.n	8002b30 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002b26:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b2a:	fab3 f383 	clz	r3, r3
 8002b2e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d106      	bne.n	8002b42 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	2100      	movs	r1, #0
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f7ff fa8b 	bl	8002058 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	2101      	movs	r1, #1
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f7ff fa6f 	bl	800202c <LL_ADC_GetOffsetChannel>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d10a      	bne.n	8002b6e <HAL_ADC_ConfigChannel+0x222>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2101      	movs	r1, #1
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7ff fa64 	bl	800202c <LL_ADC_GetOffsetChannel>
 8002b64:	4603      	mov	r3, r0
 8002b66:	0e9b      	lsrs	r3, r3, #26
 8002b68:	f003 021f 	and.w	r2, r3, #31
 8002b6c:	e01e      	b.n	8002bac <HAL_ADC_ConfigChannel+0x260>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2101      	movs	r1, #1
 8002b74:	4618      	mov	r0, r3
 8002b76:	f7ff fa59 	bl	800202c <LL_ADC_GetOffsetChannel>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b80:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002b84:	fa93 f3a3 	rbit	r3, r3
 8002b88:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002b8c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002b90:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002b94:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d101      	bne.n	8002ba0 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002b9c:	2320      	movs	r3, #32
 8002b9e:	e004      	b.n	8002baa <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002ba0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002ba4:	fab3 f383 	clz	r3, r3
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d105      	bne.n	8002bc4 <HAL_ADC_ConfigChannel+0x278>
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	0e9b      	lsrs	r3, r3, #26
 8002bbe:	f003 031f 	and.w	r3, r3, #31
 8002bc2:	e018      	b.n	8002bf6 <HAL_ADC_ConfigChannel+0x2aa>
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bcc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002bd0:	fa93 f3a3 	rbit	r3, r3
 8002bd4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8002bd8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002bdc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002be0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d101      	bne.n	8002bec <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002be8:	2320      	movs	r3, #32
 8002bea:	e004      	b.n	8002bf6 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002bec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002bf0:	fab3 f383 	clz	r3, r3
 8002bf4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002bf6:	429a      	cmp	r2, r3
 8002bf8:	d106      	bne.n	8002c08 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	2101      	movs	r1, #1
 8002c02:	4618      	mov	r0, r3
 8002c04:	f7ff fa28 	bl	8002058 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	2102      	movs	r1, #2
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f7ff fa0c 	bl	800202c <LL_ADC_GetOffsetChannel>
 8002c14:	4603      	mov	r3, r0
 8002c16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d10a      	bne.n	8002c34 <HAL_ADC_ConfigChannel+0x2e8>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2102      	movs	r1, #2
 8002c24:	4618      	mov	r0, r3
 8002c26:	f7ff fa01 	bl	800202c <LL_ADC_GetOffsetChannel>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	0e9b      	lsrs	r3, r3, #26
 8002c2e:	f003 021f 	and.w	r2, r3, #31
 8002c32:	e01e      	b.n	8002c72 <HAL_ADC_ConfigChannel+0x326>
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2102      	movs	r1, #2
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f7ff f9f6 	bl	800202c <LL_ADC_GetOffsetChannel>
 8002c40:	4603      	mov	r3, r0
 8002c42:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c4a:	fa93 f3a3 	rbit	r3, r3
 8002c4e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002c52:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002c56:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002c5a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d101      	bne.n	8002c66 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002c62:	2320      	movs	r3, #32
 8002c64:	e004      	b.n	8002c70 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002c66:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002c6a:	fab3 f383 	clz	r3, r3
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d105      	bne.n	8002c8a <HAL_ADC_ConfigChannel+0x33e>
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	0e9b      	lsrs	r3, r3, #26
 8002c84:	f003 031f 	and.w	r3, r3, #31
 8002c88:	e016      	b.n	8002cb8 <HAL_ADC_ConfigChannel+0x36c>
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c92:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002c96:	fa93 f3a3 	rbit	r3, r3
 8002c9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8002c9c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002c9e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002ca2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d101      	bne.n	8002cae <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002caa:	2320      	movs	r3, #32
 8002cac:	e004      	b.n	8002cb8 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002cae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002cb2:	fab3 f383 	clz	r3, r3
 8002cb6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d106      	bne.n	8002cca <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	2102      	movs	r1, #2
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7ff f9c7 	bl	8002058 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	2103      	movs	r1, #3
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f7ff f9ab 	bl	800202c <LL_ADC_GetOffsetChannel>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d10a      	bne.n	8002cf6 <HAL_ADC_ConfigChannel+0x3aa>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	2103      	movs	r1, #3
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7ff f9a0 	bl	800202c <LL_ADC_GetOffsetChannel>
 8002cec:	4603      	mov	r3, r0
 8002cee:	0e9b      	lsrs	r3, r3, #26
 8002cf0:	f003 021f 	and.w	r2, r3, #31
 8002cf4:	e017      	b.n	8002d26 <HAL_ADC_ConfigChannel+0x3da>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	2103      	movs	r1, #3
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7ff f995 	bl	800202c <LL_ADC_GetOffsetChannel>
 8002d02:	4603      	mov	r3, r0
 8002d04:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d06:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d08:	fa93 f3a3 	rbit	r3, r3
 8002d0c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002d0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d10:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002d12:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d101      	bne.n	8002d1c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002d18:	2320      	movs	r3, #32
 8002d1a:	e003      	b.n	8002d24 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002d1c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002d1e:	fab3 f383 	clz	r3, r3
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d105      	bne.n	8002d3e <HAL_ADC_ConfigChannel+0x3f2>
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	0e9b      	lsrs	r3, r3, #26
 8002d38:	f003 031f 	and.w	r3, r3, #31
 8002d3c:	e011      	b.n	8002d62 <HAL_ADC_ConfigChannel+0x416>
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d44:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d46:	fa93 f3a3 	rbit	r3, r3
 8002d4a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002d4c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002d4e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002d50:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d101      	bne.n	8002d5a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002d56:	2320      	movs	r3, #32
 8002d58:	e003      	b.n	8002d62 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002d5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d5c:	fab3 f383 	clz	r3, r3
 8002d60:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002d62:	429a      	cmp	r2, r3
 8002d64:	d106      	bne.n	8002d74 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	2103      	movs	r1, #3
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7ff f972 	bl	8002058 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7ff fae3 	bl	8002344 <LL_ADC_IsEnabled>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	f040 813d 	bne.w	8003000 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6818      	ldr	r0, [r3, #0]
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	6819      	ldr	r1, [r3, #0]
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	461a      	mov	r2, r3
 8002d94:	f7ff fa2e 	bl	80021f4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	4aa2      	ldr	r2, [pc, #648]	@ (8003028 <HAL_ADC_ConfigChannel+0x6dc>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	f040 812e 	bne.w	8003000 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d10b      	bne.n	8002dcc <HAL_ADC_ConfigChannel+0x480>
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	0e9b      	lsrs	r3, r3, #26
 8002dba:	3301      	adds	r3, #1
 8002dbc:	f003 031f 	and.w	r3, r3, #31
 8002dc0:	2b09      	cmp	r3, #9
 8002dc2:	bf94      	ite	ls
 8002dc4:	2301      	movls	r3, #1
 8002dc6:	2300      	movhi	r3, #0
 8002dc8:	b2db      	uxtb	r3, r3
 8002dca:	e019      	b.n	8002e00 <HAL_ADC_ConfigChannel+0x4b4>
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dd2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002dd4:	fa93 f3a3 	rbit	r3, r3
 8002dd8:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002dda:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002ddc:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002dde:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d101      	bne.n	8002de8 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002de4:	2320      	movs	r3, #32
 8002de6:	e003      	b.n	8002df0 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002de8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002dea:	fab3 f383 	clz	r3, r3
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	3301      	adds	r3, #1
 8002df2:	f003 031f 	and.w	r3, r3, #31
 8002df6:	2b09      	cmp	r3, #9
 8002df8:	bf94      	ite	ls
 8002dfa:	2301      	movls	r3, #1
 8002dfc:	2300      	movhi	r3, #0
 8002dfe:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d079      	beq.n	8002ef8 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d107      	bne.n	8002e20 <HAL_ADC_ConfigChannel+0x4d4>
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	0e9b      	lsrs	r3, r3, #26
 8002e16:	3301      	adds	r3, #1
 8002e18:	069b      	lsls	r3, r3, #26
 8002e1a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e1e:	e015      	b.n	8002e4c <HAL_ADC_ConfigChannel+0x500>
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e26:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e28:	fa93 f3a3 	rbit	r3, r3
 8002e2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002e2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e30:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002e32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d101      	bne.n	8002e3c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002e38:	2320      	movs	r3, #32
 8002e3a:	e003      	b.n	8002e44 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002e3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e3e:	fab3 f383 	clz	r3, r3
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	3301      	adds	r3, #1
 8002e46:	069b      	lsls	r3, r3, #26
 8002e48:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d109      	bne.n	8002e6c <HAL_ADC_ConfigChannel+0x520>
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	0e9b      	lsrs	r3, r3, #26
 8002e5e:	3301      	adds	r3, #1
 8002e60:	f003 031f 	and.w	r3, r3, #31
 8002e64:	2101      	movs	r1, #1
 8002e66:	fa01 f303 	lsl.w	r3, r1, r3
 8002e6a:	e017      	b.n	8002e9c <HAL_ADC_ConfigChannel+0x550>
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e72:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e74:	fa93 f3a3 	rbit	r3, r3
 8002e78:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002e7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e7c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002e7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d101      	bne.n	8002e88 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002e84:	2320      	movs	r3, #32
 8002e86:	e003      	b.n	8002e90 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002e88:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e8a:	fab3 f383 	clz	r3, r3
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	3301      	adds	r3, #1
 8002e92:	f003 031f 	and.w	r3, r3, #31
 8002e96:	2101      	movs	r1, #1
 8002e98:	fa01 f303 	lsl.w	r3, r1, r3
 8002e9c:	ea42 0103 	orr.w	r1, r2, r3
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d10a      	bne.n	8002ec2 <HAL_ADC_ConfigChannel+0x576>
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	0e9b      	lsrs	r3, r3, #26
 8002eb2:	3301      	adds	r3, #1
 8002eb4:	f003 021f 	and.w	r2, r3, #31
 8002eb8:	4613      	mov	r3, r2
 8002eba:	005b      	lsls	r3, r3, #1
 8002ebc:	4413      	add	r3, r2
 8002ebe:	051b      	lsls	r3, r3, #20
 8002ec0:	e018      	b.n	8002ef4 <HAL_ADC_ConfigChannel+0x5a8>
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002eca:	fa93 f3a3 	rbit	r3, r3
 8002ece:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002ed0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002ed4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d101      	bne.n	8002ede <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002eda:	2320      	movs	r3, #32
 8002edc:	e003      	b.n	8002ee6 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002ede:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ee0:	fab3 f383 	clz	r3, r3
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	3301      	adds	r3, #1
 8002ee8:	f003 021f 	and.w	r2, r3, #31
 8002eec:	4613      	mov	r3, r2
 8002eee:	005b      	lsls	r3, r3, #1
 8002ef0:	4413      	add	r3, r2
 8002ef2:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ef4:	430b      	orrs	r3, r1
 8002ef6:	e07e      	b.n	8002ff6 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d107      	bne.n	8002f14 <HAL_ADC_ConfigChannel+0x5c8>
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	0e9b      	lsrs	r3, r3, #26
 8002f0a:	3301      	adds	r3, #1
 8002f0c:	069b      	lsls	r3, r3, #26
 8002f0e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f12:	e015      	b.n	8002f40 <HAL_ADC_ConfigChannel+0x5f4>
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f1c:	fa93 f3a3 	rbit	r3, r3
 8002f20:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f24:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d101      	bne.n	8002f30 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002f2c:	2320      	movs	r3, #32
 8002f2e:	e003      	b.n	8002f38 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f32:	fab3 f383 	clz	r3, r3
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	3301      	adds	r3, #1
 8002f3a:	069b      	lsls	r3, r3, #26
 8002f3c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d109      	bne.n	8002f60 <HAL_ADC_ConfigChannel+0x614>
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	0e9b      	lsrs	r3, r3, #26
 8002f52:	3301      	adds	r3, #1
 8002f54:	f003 031f 	and.w	r3, r3, #31
 8002f58:	2101      	movs	r1, #1
 8002f5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f5e:	e017      	b.n	8002f90 <HAL_ADC_ConfigChannel+0x644>
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f66:	6a3b      	ldr	r3, [r7, #32]
 8002f68:	fa93 f3a3 	rbit	r3, r3
 8002f6c:	61fb      	str	r3, [r7, #28]
  return result;
 8002f6e:	69fb      	ldr	r3, [r7, #28]
 8002f70:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d101      	bne.n	8002f7c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002f78:	2320      	movs	r3, #32
 8002f7a:	e003      	b.n	8002f84 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f7e:	fab3 f383 	clz	r3, r3
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	3301      	adds	r3, #1
 8002f86:	f003 031f 	and.w	r3, r3, #31
 8002f8a:	2101      	movs	r1, #1
 8002f8c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f90:	ea42 0103 	orr.w	r1, r2, r3
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d10d      	bne.n	8002fbc <HAL_ADC_ConfigChannel+0x670>
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	0e9b      	lsrs	r3, r3, #26
 8002fa6:	3301      	adds	r3, #1
 8002fa8:	f003 021f 	and.w	r2, r3, #31
 8002fac:	4613      	mov	r3, r2
 8002fae:	005b      	lsls	r3, r3, #1
 8002fb0:	4413      	add	r3, r2
 8002fb2:	3b1e      	subs	r3, #30
 8002fb4:	051b      	lsls	r3, r3, #20
 8002fb6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002fba:	e01b      	b.n	8002ff4 <HAL_ADC_ConfigChannel+0x6a8>
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fc2:	697b      	ldr	r3, [r7, #20]
 8002fc4:	fa93 f3a3 	rbit	r3, r3
 8002fc8:	613b      	str	r3, [r7, #16]
  return result;
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002fce:	69bb      	ldr	r3, [r7, #24]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d101      	bne.n	8002fd8 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8002fd4:	2320      	movs	r3, #32
 8002fd6:	e003      	b.n	8002fe0 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	fab3 f383 	clz	r3, r3
 8002fde:	b2db      	uxtb	r3, r3
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	f003 021f 	and.w	r2, r3, #31
 8002fe6:	4613      	mov	r3, r2
 8002fe8:	005b      	lsls	r3, r3, #1
 8002fea:	4413      	add	r3, r2
 8002fec:	3b1e      	subs	r3, #30
 8002fee:	051b      	lsls	r3, r3, #20
 8002ff0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ff4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002ff6:	683a      	ldr	r2, [r7, #0]
 8002ff8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	f7ff f8cf 	bl	800219e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	4b09      	ldr	r3, [pc, #36]	@ (800302c <HAL_ADC_ConfigChannel+0x6e0>)
 8003006:	4013      	ands	r3, r2
 8003008:	2b00      	cmp	r3, #0
 800300a:	f000 80be 	beq.w	800318a <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003016:	d004      	beq.n	8003022 <HAL_ADC_ConfigChannel+0x6d6>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a04      	ldr	r2, [pc, #16]	@ (8003030 <HAL_ADC_ConfigChannel+0x6e4>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d10a      	bne.n	8003038 <HAL_ADC_ConfigChannel+0x6ec>
 8003022:	4b04      	ldr	r3, [pc, #16]	@ (8003034 <HAL_ADC_ConfigChannel+0x6e8>)
 8003024:	e009      	b.n	800303a <HAL_ADC_ConfigChannel+0x6ee>
 8003026:	bf00      	nop
 8003028:	407f0000 	.word	0x407f0000
 800302c:	80080000 	.word	0x80080000
 8003030:	50000100 	.word	0x50000100
 8003034:	50000300 	.word	0x50000300
 8003038:	4b59      	ldr	r3, [pc, #356]	@ (80031a0 <HAL_ADC_ConfigChannel+0x854>)
 800303a:	4618      	mov	r0, r3
 800303c:	f7fe ffc4 	bl	8001fc8 <LL_ADC_GetCommonPathInternalCh>
 8003040:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a56      	ldr	r2, [pc, #344]	@ (80031a4 <HAL_ADC_ConfigChannel+0x858>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d004      	beq.n	8003058 <HAL_ADC_ConfigChannel+0x70c>
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a55      	ldr	r2, [pc, #340]	@ (80031a8 <HAL_ADC_ConfigChannel+0x85c>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d13a      	bne.n	80030ce <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003058:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800305c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d134      	bne.n	80030ce <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800306c:	d005      	beq.n	800307a <HAL_ADC_ConfigChannel+0x72e>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a4e      	ldr	r2, [pc, #312]	@ (80031ac <HAL_ADC_ConfigChannel+0x860>)
 8003074:	4293      	cmp	r3, r2
 8003076:	f040 8085 	bne.w	8003184 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003082:	d004      	beq.n	800308e <HAL_ADC_ConfigChannel+0x742>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a49      	ldr	r2, [pc, #292]	@ (80031b0 <HAL_ADC_ConfigChannel+0x864>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d101      	bne.n	8003092 <HAL_ADC_ConfigChannel+0x746>
 800308e:	4a49      	ldr	r2, [pc, #292]	@ (80031b4 <HAL_ADC_ConfigChannel+0x868>)
 8003090:	e000      	b.n	8003094 <HAL_ADC_ConfigChannel+0x748>
 8003092:	4a43      	ldr	r2, [pc, #268]	@ (80031a0 <HAL_ADC_ConfigChannel+0x854>)
 8003094:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003098:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800309c:	4619      	mov	r1, r3
 800309e:	4610      	mov	r0, r2
 80030a0:	f7fe ff7f 	bl	8001fa2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80030a4:	4b44      	ldr	r3, [pc, #272]	@ (80031b8 <HAL_ADC_ConfigChannel+0x86c>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	099b      	lsrs	r3, r3, #6
 80030aa:	4a44      	ldr	r2, [pc, #272]	@ (80031bc <HAL_ADC_ConfigChannel+0x870>)
 80030ac:	fba2 2303 	umull	r2, r3, r2, r3
 80030b0:	099b      	lsrs	r3, r3, #6
 80030b2:	1c5a      	adds	r2, r3, #1
 80030b4:	4613      	mov	r3, r2
 80030b6:	005b      	lsls	r3, r3, #1
 80030b8:	4413      	add	r3, r2
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80030be:	e002      	b.n	80030c6 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	3b01      	subs	r3, #1
 80030c4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d1f9      	bne.n	80030c0 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80030cc:	e05a      	b.n	8003184 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4a3b      	ldr	r2, [pc, #236]	@ (80031c0 <HAL_ADC_ConfigChannel+0x874>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d125      	bne.n	8003124 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80030d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80030dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d11f      	bne.n	8003124 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4a31      	ldr	r2, [pc, #196]	@ (80031b0 <HAL_ADC_ConfigChannel+0x864>)
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d104      	bne.n	80030f8 <HAL_ADC_ConfigChannel+0x7ac>
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a34      	ldr	r2, [pc, #208]	@ (80031c4 <HAL_ADC_ConfigChannel+0x878>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d047      	beq.n	8003188 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003100:	d004      	beq.n	800310c <HAL_ADC_ConfigChannel+0x7c0>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4a2a      	ldr	r2, [pc, #168]	@ (80031b0 <HAL_ADC_ConfigChannel+0x864>)
 8003108:	4293      	cmp	r3, r2
 800310a:	d101      	bne.n	8003110 <HAL_ADC_ConfigChannel+0x7c4>
 800310c:	4a29      	ldr	r2, [pc, #164]	@ (80031b4 <HAL_ADC_ConfigChannel+0x868>)
 800310e:	e000      	b.n	8003112 <HAL_ADC_ConfigChannel+0x7c6>
 8003110:	4a23      	ldr	r2, [pc, #140]	@ (80031a0 <HAL_ADC_ConfigChannel+0x854>)
 8003112:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003116:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800311a:	4619      	mov	r1, r3
 800311c:	4610      	mov	r0, r2
 800311e:	f7fe ff40 	bl	8001fa2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003122:	e031      	b.n	8003188 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a27      	ldr	r2, [pc, #156]	@ (80031c8 <HAL_ADC_ConfigChannel+0x87c>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d12d      	bne.n	800318a <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800312e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003132:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003136:	2b00      	cmp	r3, #0
 8003138:	d127      	bne.n	800318a <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a1c      	ldr	r2, [pc, #112]	@ (80031b0 <HAL_ADC_ConfigChannel+0x864>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d022      	beq.n	800318a <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800314c:	d004      	beq.n	8003158 <HAL_ADC_ConfigChannel+0x80c>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a17      	ldr	r2, [pc, #92]	@ (80031b0 <HAL_ADC_ConfigChannel+0x864>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d101      	bne.n	800315c <HAL_ADC_ConfigChannel+0x810>
 8003158:	4a16      	ldr	r2, [pc, #88]	@ (80031b4 <HAL_ADC_ConfigChannel+0x868>)
 800315a:	e000      	b.n	800315e <HAL_ADC_ConfigChannel+0x812>
 800315c:	4a10      	ldr	r2, [pc, #64]	@ (80031a0 <HAL_ADC_ConfigChannel+0x854>)
 800315e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003162:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003166:	4619      	mov	r1, r3
 8003168:	4610      	mov	r0, r2
 800316a:	f7fe ff1a 	bl	8001fa2 <LL_ADC_SetCommonPathInternalCh>
 800316e:	e00c      	b.n	800318a <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003174:	f043 0220 	orr.w	r2, r3, #32
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8003182:	e002      	b.n	800318a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003184:	bf00      	nop
 8003186:	e000      	b.n	800318a <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003188:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2200      	movs	r2, #0
 800318e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003192:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003196:	4618      	mov	r0, r3
 8003198:	37d8      	adds	r7, #216	@ 0xd8
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	50000700 	.word	0x50000700
 80031a4:	c3210000 	.word	0xc3210000
 80031a8:	90c00010 	.word	0x90c00010
 80031ac:	50000600 	.word	0x50000600
 80031b0:	50000100 	.word	0x50000100
 80031b4:	50000300 	.word	0x50000300
 80031b8:	20000008 	.word	0x20000008
 80031bc:	053e2d63 	.word	0x053e2d63
 80031c0:	c7520000 	.word	0xc7520000
 80031c4:	50000500 	.word	0x50000500
 80031c8:	cb840000 	.word	0xcb840000

080031cc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b084      	sub	sp, #16
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80031d4:	2300      	movs	r3, #0
 80031d6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4618      	mov	r0, r3
 80031de:	f7ff f8b1 	bl	8002344 <LL_ADC_IsEnabled>
 80031e2:	4603      	mov	r3, r0
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d176      	bne.n	80032d6 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	689a      	ldr	r2, [r3, #8]
 80031ee:	4b3c      	ldr	r3, [pc, #240]	@ (80032e0 <ADC_Enable+0x114>)
 80031f0:	4013      	ands	r3, r2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d00d      	beq.n	8003212 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031fa:	f043 0210 	orr.w	r2, r3, #16
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003206:	f043 0201 	orr.w	r2, r3, #1
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e062      	b.n	80032d8 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4618      	mov	r0, r3
 8003218:	f7ff f86c 	bl	80022f4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003224:	d004      	beq.n	8003230 <ADC_Enable+0x64>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a2e      	ldr	r2, [pc, #184]	@ (80032e4 <ADC_Enable+0x118>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d101      	bne.n	8003234 <ADC_Enable+0x68>
 8003230:	4b2d      	ldr	r3, [pc, #180]	@ (80032e8 <ADC_Enable+0x11c>)
 8003232:	e000      	b.n	8003236 <ADC_Enable+0x6a>
 8003234:	4b2d      	ldr	r3, [pc, #180]	@ (80032ec <ADC_Enable+0x120>)
 8003236:	4618      	mov	r0, r3
 8003238:	f7fe fec6 	bl	8001fc8 <LL_ADC_GetCommonPathInternalCh>
 800323c:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800323e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003242:	2b00      	cmp	r3, #0
 8003244:	d013      	beq.n	800326e <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003246:	4b2a      	ldr	r3, [pc, #168]	@ (80032f0 <ADC_Enable+0x124>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	099b      	lsrs	r3, r3, #6
 800324c:	4a29      	ldr	r2, [pc, #164]	@ (80032f4 <ADC_Enable+0x128>)
 800324e:	fba2 2303 	umull	r2, r3, r2, r3
 8003252:	099b      	lsrs	r3, r3, #6
 8003254:	1c5a      	adds	r2, r3, #1
 8003256:	4613      	mov	r3, r2
 8003258:	005b      	lsls	r3, r3, #1
 800325a:	4413      	add	r3, r2
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003260:	e002      	b.n	8003268 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	3b01      	subs	r3, #1
 8003266:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003268:	68bb      	ldr	r3, [r7, #8]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d1f9      	bne.n	8003262 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800326e:	f7fe fe79 	bl	8001f64 <HAL_GetTick>
 8003272:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003274:	e028      	b.n	80032c8 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4618      	mov	r0, r3
 800327c:	f7ff f862 	bl	8002344 <LL_ADC_IsEnabled>
 8003280:	4603      	mov	r3, r0
 8003282:	2b00      	cmp	r3, #0
 8003284:	d104      	bne.n	8003290 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4618      	mov	r0, r3
 800328c:	f7ff f832 	bl	80022f4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003290:	f7fe fe68 	bl	8001f64 <HAL_GetTick>
 8003294:	4602      	mov	r2, r0
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	2b02      	cmp	r3, #2
 800329c:	d914      	bls.n	80032c8 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0301 	and.w	r3, r3, #1
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	d00d      	beq.n	80032c8 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032b0:	f043 0210 	orr.w	r2, r3, #16
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032bc:	f043 0201 	orr.w	r2, r3, #1
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	e007      	b.n	80032d8 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0301 	and.w	r3, r3, #1
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d1cf      	bne.n	8003276 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80032d6:	2300      	movs	r3, #0
}
 80032d8:	4618      	mov	r0, r3
 80032da:	3710      	adds	r7, #16
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	8000003f 	.word	0x8000003f
 80032e4:	50000100 	.word	0x50000100
 80032e8:	50000300 	.word	0x50000300
 80032ec:	50000700 	.word	0x50000700
 80032f0:	20000008 	.word	0x20000008
 80032f4:	053e2d63 	.word	0x053e2d63

080032f8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4618      	mov	r0, r3
 8003306:	f7ff f830 	bl	800236a <LL_ADC_IsDisableOngoing>
 800330a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4618      	mov	r0, r3
 8003312:	f7ff f817 	bl	8002344 <LL_ADC_IsEnabled>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d047      	beq.n	80033ac <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d144      	bne.n	80033ac <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	f003 030d 	and.w	r3, r3, #13
 800332c:	2b01      	cmp	r3, #1
 800332e:	d10c      	bne.n	800334a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4618      	mov	r0, r3
 8003336:	f7fe fff1 	bl	800231c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	2203      	movs	r2, #3
 8003340:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003342:	f7fe fe0f 	bl	8001f64 <HAL_GetTick>
 8003346:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003348:	e029      	b.n	800339e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800334e:	f043 0210 	orr.w	r2, r3, #16
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800335a:	f043 0201 	orr.w	r2, r3, #1
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e023      	b.n	80033ae <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003366:	f7fe fdfd 	bl	8001f64 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d914      	bls.n	800339e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	f003 0301 	and.w	r3, r3, #1
 800337e:	2b00      	cmp	r3, #0
 8003380:	d00d      	beq.n	800339e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003386:	f043 0210 	orr.w	r2, r3, #16
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003392:	f043 0201 	orr.w	r2, r3, #1
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800339a:	2301      	movs	r3, #1
 800339c:	e007      	b.n	80033ae <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f003 0301 	and.w	r3, r3, #1
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d1dc      	bne.n	8003366 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	3710      	adds	r7, #16
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}

080033b6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80033b6:	b580      	push	{r7, lr}
 80033b8:	b084      	sub	sp, #16
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033c2:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d14b      	bne.n	8003468 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033d4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 0308 	and.w	r3, r3, #8
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d021      	beq.n	800342e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7fe fe96 	bl	8002120 <LL_ADC_REG_IsTriggerSourceSWStart>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d032      	beq.n	8003460 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d12b      	bne.n	8003460 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800340c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003418:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800341c:	2b00      	cmp	r3, #0
 800341e:	d11f      	bne.n	8003460 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003424:	f043 0201 	orr.w	r2, r3, #1
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800342c:	e018      	b.n	8003460 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	f003 0302 	and.w	r3, r3, #2
 8003438:	2b00      	cmp	r3, #0
 800343a:	d111      	bne.n	8003460 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003440:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800344c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003450:	2b00      	cmp	r3, #0
 8003452:	d105      	bne.n	8003460 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003458:	f043 0201 	orr.w	r2, r3, #1
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003460:	68f8      	ldr	r0, [r7, #12]
 8003462:	f7fe f9ff 	bl	8001864 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003466:	e00e      	b.n	8003486 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800346c:	f003 0310 	and.w	r3, r3, #16
 8003470:	2b00      	cmp	r3, #0
 8003472:	d003      	beq.n	800347c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003474:	68f8      	ldr	r0, [r7, #12]
 8003476:	f7ff fa5f 	bl	8002938 <HAL_ADC_ErrorCallback>
}
 800347a:	e004      	b.n	8003486 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003480:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003482:	6878      	ldr	r0, [r7, #4]
 8003484:	4798      	blx	r3
}
 8003486:	bf00      	nop
 8003488:	3710      	adds	r7, #16
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}

0800348e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800348e:	b580      	push	{r7, lr}
 8003490:	b084      	sub	sp, #16
 8003492:	af00      	add	r7, sp, #0
 8003494:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800349a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800349c:	68f8      	ldr	r0, [r7, #12]
 800349e:	f7ff fa41 	bl	8002924 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80034a2:	bf00      	nop
 80034a4:	3710      	adds	r7, #16
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}

080034aa <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80034aa:	b580      	push	{r7, lr}
 80034ac:	b084      	sub	sp, #16
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034bc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034c8:	f043 0204 	orr.w	r2, r3, #4
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80034d0:	68f8      	ldr	r0, [r7, #12]
 80034d2:	f7ff fa31 	bl	8002938 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80034d6:	bf00      	nop
 80034d8:	3710      	adds	r7, #16
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}

080034de <LL_ADC_IsEnabled>:
{
 80034de:	b480      	push	{r7}
 80034e0:	b083      	sub	sp, #12
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	f003 0301 	and.w	r3, r3, #1
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d101      	bne.n	80034f6 <LL_ADC_IsEnabled+0x18>
 80034f2:	2301      	movs	r3, #1
 80034f4:	e000      	b.n	80034f8 <LL_ADC_IsEnabled+0x1a>
 80034f6:	2300      	movs	r3, #0
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	370c      	adds	r7, #12
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr

08003504 <LL_ADC_StartCalibration>:
{
 8003504:	b480      	push	{r7}
 8003506:	b083      	sub	sp, #12
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
 800350c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003516:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800351a:	683a      	ldr	r2, [r7, #0]
 800351c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003520:	4313      	orrs	r3, r2
 8003522:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	609a      	str	r2, [r3, #8]
}
 800352a:	bf00      	nop
 800352c:	370c      	adds	r7, #12
 800352e:	46bd      	mov	sp, r7
 8003530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003534:	4770      	bx	lr

08003536 <LL_ADC_IsCalibrationOnGoing>:
{
 8003536:	b480      	push	{r7}
 8003538:	b083      	sub	sp, #12
 800353a:	af00      	add	r7, sp, #0
 800353c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003546:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800354a:	d101      	bne.n	8003550 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800354c:	2301      	movs	r3, #1
 800354e:	e000      	b.n	8003552 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	370c      	adds	r7, #12
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr

0800355e <LL_ADC_REG_IsConversionOngoing>:
{
 800355e:	b480      	push	{r7}
 8003560:	b083      	sub	sp, #12
 8003562:	af00      	add	r7, sp, #0
 8003564:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	f003 0304 	and.w	r3, r3, #4
 800356e:	2b04      	cmp	r3, #4
 8003570:	d101      	bne.n	8003576 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003572:	2301      	movs	r3, #1
 8003574:	e000      	b.n	8003578 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003576:	2300      	movs	r3, #0
}
 8003578:	4618      	mov	r0, r3
 800357a:	370c      	adds	r7, #12
 800357c:	46bd      	mov	sp, r7
 800357e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003582:	4770      	bx	lr

08003584 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b084      	sub	sp, #16
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800358e:	2300      	movs	r3, #0
 8003590:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003598:	2b01      	cmp	r3, #1
 800359a:	d101      	bne.n	80035a0 <HAL_ADCEx_Calibration_Start+0x1c>
 800359c:	2302      	movs	r3, #2
 800359e:	e04d      	b.n	800363c <HAL_ADCEx_Calibration_Start+0xb8>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2201      	movs	r2, #1
 80035a4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f7ff fea5 	bl	80032f8 <ADC_Disable>
 80035ae:	4603      	mov	r3, r0
 80035b0:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80035b2:	7bfb      	ldrb	r3, [r7, #15]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d136      	bne.n	8003626 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035bc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80035c0:	f023 0302 	bic.w	r3, r3, #2
 80035c4:	f043 0202 	orr.w	r2, r3, #2
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	6839      	ldr	r1, [r7, #0]
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7ff ff96 	bl	8003504 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80035d8:	e014      	b.n	8003604 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	3301      	adds	r3, #1
 80035de:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	4a18      	ldr	r2, [pc, #96]	@ (8003644 <HAL_ADCEx_Calibration_Start+0xc0>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d90d      	bls.n	8003604 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035ec:	f023 0312 	bic.w	r3, r3, #18
 80035f0:	f043 0210 	orr.w	r2, r3, #16
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e01b      	b.n	800363c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4618      	mov	r0, r3
 800360a:	f7ff ff94 	bl	8003536 <LL_ADC_IsCalibrationOnGoing>
 800360e:	4603      	mov	r3, r0
 8003610:	2b00      	cmp	r3, #0
 8003612:	d1e2      	bne.n	80035da <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003618:	f023 0303 	bic.w	r3, r3, #3
 800361c:	f043 0201 	orr.w	r2, r3, #1
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003624:	e005      	b.n	8003632 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800362a:	f043 0210 	orr.w	r2, r3, #16
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800363a:	7bfb      	ldrb	r3, [r7, #15]
}
 800363c:	4618      	mov	r0, r3
 800363e:	3710      	adds	r7, #16
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}
 8003644:	0004de01 	.word	0x0004de01

08003648 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003648:	b590      	push	{r4, r7, lr}
 800364a:	b0a1      	sub	sp, #132	@ 0x84
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003652:	2300      	movs	r3, #0
 8003654:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800365e:	2b01      	cmp	r3, #1
 8003660:	d101      	bne.n	8003666 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003662:	2302      	movs	r3, #2
 8003664:	e0e7      	b.n	8003836 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2201      	movs	r2, #1
 800366a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800366e:	2300      	movs	r3, #0
 8003670:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003672:	2300      	movs	r3, #0
 8003674:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800367e:	d102      	bne.n	8003686 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003680:	4b6f      	ldr	r3, [pc, #444]	@ (8003840 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003682:	60bb      	str	r3, [r7, #8]
 8003684:	e009      	b.n	800369a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a6e      	ldr	r2, [pc, #440]	@ (8003844 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d102      	bne.n	8003696 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003690:	4b6d      	ldr	r3, [pc, #436]	@ (8003848 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003692:	60bb      	str	r3, [r7, #8]
 8003694:	e001      	b.n	800369a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003696:	2300      	movs	r3, #0
 8003698:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d10b      	bne.n	80036b8 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036a4:	f043 0220 	orr.w	r2, r3, #32
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2200      	movs	r2, #0
 80036b0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e0be      	b.n	8003836 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7ff ff4f 	bl	800355e <LL_ADC_REG_IsConversionOngoing>
 80036c0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4618      	mov	r0, r3
 80036c8:	f7ff ff49 	bl	800355e <LL_ADC_REG_IsConversionOngoing>
 80036cc:	4603      	mov	r3, r0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	f040 80a0 	bne.w	8003814 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80036d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	f040 809c 	bne.w	8003814 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036e4:	d004      	beq.n	80036f0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a55      	ldr	r2, [pc, #340]	@ (8003840 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d101      	bne.n	80036f4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80036f0:	4b56      	ldr	r3, [pc, #344]	@ (800384c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80036f2:	e000      	b.n	80036f6 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80036f4:	4b56      	ldr	r3, [pc, #344]	@ (8003850 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80036f6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d04b      	beq.n	8003798 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003700:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	6859      	ldr	r1, [r3, #4]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003712:	035b      	lsls	r3, r3, #13
 8003714:	430b      	orrs	r3, r1
 8003716:	431a      	orrs	r2, r3
 8003718:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800371a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003724:	d004      	beq.n	8003730 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a45      	ldr	r2, [pc, #276]	@ (8003840 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d10f      	bne.n	8003750 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003730:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003734:	f7ff fed3 	bl	80034de <LL_ADC_IsEnabled>
 8003738:	4604      	mov	r4, r0
 800373a:	4841      	ldr	r0, [pc, #260]	@ (8003840 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800373c:	f7ff fecf 	bl	80034de <LL_ADC_IsEnabled>
 8003740:	4603      	mov	r3, r0
 8003742:	4323      	orrs	r3, r4
 8003744:	2b00      	cmp	r3, #0
 8003746:	bf0c      	ite	eq
 8003748:	2301      	moveq	r3, #1
 800374a:	2300      	movne	r3, #0
 800374c:	b2db      	uxtb	r3, r3
 800374e:	e012      	b.n	8003776 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003750:	483c      	ldr	r0, [pc, #240]	@ (8003844 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003752:	f7ff fec4 	bl	80034de <LL_ADC_IsEnabled>
 8003756:	4604      	mov	r4, r0
 8003758:	483b      	ldr	r0, [pc, #236]	@ (8003848 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800375a:	f7ff fec0 	bl	80034de <LL_ADC_IsEnabled>
 800375e:	4603      	mov	r3, r0
 8003760:	431c      	orrs	r4, r3
 8003762:	483c      	ldr	r0, [pc, #240]	@ (8003854 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003764:	f7ff febb 	bl	80034de <LL_ADC_IsEnabled>
 8003768:	4603      	mov	r3, r0
 800376a:	4323      	orrs	r3, r4
 800376c:	2b00      	cmp	r3, #0
 800376e:	bf0c      	ite	eq
 8003770:	2301      	moveq	r3, #1
 8003772:	2300      	movne	r3, #0
 8003774:	b2db      	uxtb	r3, r3
 8003776:	2b00      	cmp	r3, #0
 8003778:	d056      	beq.n	8003828 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800377a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003782:	f023 030f 	bic.w	r3, r3, #15
 8003786:	683a      	ldr	r2, [r7, #0]
 8003788:	6811      	ldr	r1, [r2, #0]
 800378a:	683a      	ldr	r2, [r7, #0]
 800378c:	6892      	ldr	r2, [r2, #8]
 800378e:	430a      	orrs	r2, r1
 8003790:	431a      	orrs	r2, r3
 8003792:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003794:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003796:	e047      	b.n	8003828 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003798:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80037a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80037a2:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037ac:	d004      	beq.n	80037b8 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a23      	ldr	r2, [pc, #140]	@ (8003840 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d10f      	bne.n	80037d8 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80037b8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80037bc:	f7ff fe8f 	bl	80034de <LL_ADC_IsEnabled>
 80037c0:	4604      	mov	r4, r0
 80037c2:	481f      	ldr	r0, [pc, #124]	@ (8003840 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80037c4:	f7ff fe8b 	bl	80034de <LL_ADC_IsEnabled>
 80037c8:	4603      	mov	r3, r0
 80037ca:	4323      	orrs	r3, r4
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	bf0c      	ite	eq
 80037d0:	2301      	moveq	r3, #1
 80037d2:	2300      	movne	r3, #0
 80037d4:	b2db      	uxtb	r3, r3
 80037d6:	e012      	b.n	80037fe <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80037d8:	481a      	ldr	r0, [pc, #104]	@ (8003844 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80037da:	f7ff fe80 	bl	80034de <LL_ADC_IsEnabled>
 80037de:	4604      	mov	r4, r0
 80037e0:	4819      	ldr	r0, [pc, #100]	@ (8003848 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80037e2:	f7ff fe7c 	bl	80034de <LL_ADC_IsEnabled>
 80037e6:	4603      	mov	r3, r0
 80037e8:	431c      	orrs	r4, r3
 80037ea:	481a      	ldr	r0, [pc, #104]	@ (8003854 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80037ec:	f7ff fe77 	bl	80034de <LL_ADC_IsEnabled>
 80037f0:	4603      	mov	r3, r0
 80037f2:	4323      	orrs	r3, r4
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	bf0c      	ite	eq
 80037f8:	2301      	moveq	r3, #1
 80037fa:	2300      	movne	r3, #0
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d012      	beq.n	8003828 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003802:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800380a:	f023 030f 	bic.w	r3, r3, #15
 800380e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003810:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003812:	e009      	b.n	8003828 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003818:	f043 0220 	orr.w	r2, r3, #32
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003826:	e000      	b.n	800382a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003828:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003832:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003836:	4618      	mov	r0, r3
 8003838:	3784      	adds	r7, #132	@ 0x84
 800383a:	46bd      	mov	sp, r7
 800383c:	bd90      	pop	{r4, r7, pc}
 800383e:	bf00      	nop
 8003840:	50000100 	.word	0x50000100
 8003844:	50000400 	.word	0x50000400
 8003848:	50000500 	.word	0x50000500
 800384c:	50000300 	.word	0x50000300
 8003850:	50000700 	.word	0x50000700
 8003854:	50000600 	.word	0x50000600

08003858 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003858:	b480      	push	{r7}
 800385a:	b085      	sub	sp, #20
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	f003 0307 	and.w	r3, r3, #7
 8003866:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003868:	4b0c      	ldr	r3, [pc, #48]	@ (800389c <__NVIC_SetPriorityGrouping+0x44>)
 800386a:	68db      	ldr	r3, [r3, #12]
 800386c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800386e:	68ba      	ldr	r2, [r7, #8]
 8003870:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003874:	4013      	ands	r3, r2
 8003876:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800387c:	68bb      	ldr	r3, [r7, #8]
 800387e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003880:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003884:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003888:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800388a:	4a04      	ldr	r2, [pc, #16]	@ (800389c <__NVIC_SetPriorityGrouping+0x44>)
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	60d3      	str	r3, [r2, #12]
}
 8003890:	bf00      	nop
 8003892:	3714      	adds	r7, #20
 8003894:	46bd      	mov	sp, r7
 8003896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389a:	4770      	bx	lr
 800389c:	e000ed00 	.word	0xe000ed00

080038a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80038a0:	b480      	push	{r7}
 80038a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80038a4:	4b04      	ldr	r3, [pc, #16]	@ (80038b8 <__NVIC_GetPriorityGrouping+0x18>)
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	0a1b      	lsrs	r3, r3, #8
 80038aa:	f003 0307 	and.w	r3, r3, #7
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr
 80038b8:	e000ed00 	.word	0xe000ed00

080038bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	4603      	mov	r3, r0
 80038c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	db0b      	blt.n	80038e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038ce:	79fb      	ldrb	r3, [r7, #7]
 80038d0:	f003 021f 	and.w	r2, r3, #31
 80038d4:	4907      	ldr	r1, [pc, #28]	@ (80038f4 <__NVIC_EnableIRQ+0x38>)
 80038d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038da:	095b      	lsrs	r3, r3, #5
 80038dc:	2001      	movs	r0, #1
 80038de:	fa00 f202 	lsl.w	r2, r0, r2
 80038e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80038e6:	bf00      	nop
 80038e8:	370c      	adds	r7, #12
 80038ea:	46bd      	mov	sp, r7
 80038ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f0:	4770      	bx	lr
 80038f2:	bf00      	nop
 80038f4:	e000e100 	.word	0xe000e100

080038f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b083      	sub	sp, #12
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	4603      	mov	r3, r0
 8003900:	6039      	str	r1, [r7, #0]
 8003902:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003908:	2b00      	cmp	r3, #0
 800390a:	db0a      	blt.n	8003922 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	b2da      	uxtb	r2, r3
 8003910:	490c      	ldr	r1, [pc, #48]	@ (8003944 <__NVIC_SetPriority+0x4c>)
 8003912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003916:	0112      	lsls	r2, r2, #4
 8003918:	b2d2      	uxtb	r2, r2
 800391a:	440b      	add	r3, r1
 800391c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003920:	e00a      	b.n	8003938 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	b2da      	uxtb	r2, r3
 8003926:	4908      	ldr	r1, [pc, #32]	@ (8003948 <__NVIC_SetPriority+0x50>)
 8003928:	79fb      	ldrb	r3, [r7, #7]
 800392a:	f003 030f 	and.w	r3, r3, #15
 800392e:	3b04      	subs	r3, #4
 8003930:	0112      	lsls	r2, r2, #4
 8003932:	b2d2      	uxtb	r2, r2
 8003934:	440b      	add	r3, r1
 8003936:	761a      	strb	r2, [r3, #24]
}
 8003938:	bf00      	nop
 800393a:	370c      	adds	r7, #12
 800393c:	46bd      	mov	sp, r7
 800393e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003942:	4770      	bx	lr
 8003944:	e000e100 	.word	0xe000e100
 8003948:	e000ed00 	.word	0xe000ed00

0800394c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800394c:	b480      	push	{r7}
 800394e:	b089      	sub	sp, #36	@ 0x24
 8003950:	af00      	add	r7, sp, #0
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f003 0307 	and.w	r3, r3, #7
 800395e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	f1c3 0307 	rsb	r3, r3, #7
 8003966:	2b04      	cmp	r3, #4
 8003968:	bf28      	it	cs
 800396a:	2304      	movcs	r3, #4
 800396c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	3304      	adds	r3, #4
 8003972:	2b06      	cmp	r3, #6
 8003974:	d902      	bls.n	800397c <NVIC_EncodePriority+0x30>
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	3b03      	subs	r3, #3
 800397a:	e000      	b.n	800397e <NVIC_EncodePriority+0x32>
 800397c:	2300      	movs	r3, #0
 800397e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003980:	f04f 32ff 	mov.w	r2, #4294967295
 8003984:	69bb      	ldr	r3, [r7, #24]
 8003986:	fa02 f303 	lsl.w	r3, r2, r3
 800398a:	43da      	mvns	r2, r3
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	401a      	ands	r2, r3
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003994:	f04f 31ff 	mov.w	r1, #4294967295
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	fa01 f303 	lsl.w	r3, r1, r3
 800399e:	43d9      	mvns	r1, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039a4:	4313      	orrs	r3, r2
         );
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3724      	adds	r7, #36	@ 0x24
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
	...

080039b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	3b01      	subs	r3, #1
 80039c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80039c4:	d301      	bcc.n	80039ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80039c6:	2301      	movs	r3, #1
 80039c8:	e00f      	b.n	80039ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80039ca:	4a0a      	ldr	r2, [pc, #40]	@ (80039f4 <SysTick_Config+0x40>)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	3b01      	subs	r3, #1
 80039d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80039d2:	210f      	movs	r1, #15
 80039d4:	f04f 30ff 	mov.w	r0, #4294967295
 80039d8:	f7ff ff8e 	bl	80038f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80039dc:	4b05      	ldr	r3, [pc, #20]	@ (80039f4 <SysTick_Config+0x40>)
 80039de:	2200      	movs	r2, #0
 80039e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80039e2:	4b04      	ldr	r3, [pc, #16]	@ (80039f4 <SysTick_Config+0x40>)
 80039e4:	2207      	movs	r2, #7
 80039e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039e8:	2300      	movs	r3, #0
}
 80039ea:	4618      	mov	r0, r3
 80039ec:	3708      	adds	r7, #8
 80039ee:	46bd      	mov	sp, r7
 80039f0:	bd80      	pop	{r7, pc}
 80039f2:	bf00      	nop
 80039f4:	e000e010 	.word	0xe000e010

080039f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a00:	6878      	ldr	r0, [r7, #4]
 8003a02:	f7ff ff29 	bl	8003858 <__NVIC_SetPriorityGrouping>
}
 8003a06:	bf00      	nop
 8003a08:	3708      	adds	r7, #8
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}

08003a0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a0e:	b580      	push	{r7, lr}
 8003a10:	b086      	sub	sp, #24
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	4603      	mov	r3, r0
 8003a16:	60b9      	str	r1, [r7, #8]
 8003a18:	607a      	str	r2, [r7, #4]
 8003a1a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003a1c:	f7ff ff40 	bl	80038a0 <__NVIC_GetPriorityGrouping>
 8003a20:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	68b9      	ldr	r1, [r7, #8]
 8003a26:	6978      	ldr	r0, [r7, #20]
 8003a28:	f7ff ff90 	bl	800394c <NVIC_EncodePriority>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a32:	4611      	mov	r1, r2
 8003a34:	4618      	mov	r0, r3
 8003a36:	f7ff ff5f 	bl	80038f8 <__NVIC_SetPriority>
}
 8003a3a:	bf00      	nop
 8003a3c:	3718      	adds	r7, #24
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}

08003a42 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a42:	b580      	push	{r7, lr}
 8003a44:	b082      	sub	sp, #8
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	4603      	mov	r3, r0
 8003a4a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a50:	4618      	mov	r0, r3
 8003a52:	f7ff ff33 	bl	80038bc <__NVIC_EnableIRQ>
}
 8003a56:	bf00      	nop
 8003a58:	3708      	adds	r7, #8
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}

08003a5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a5e:	b580      	push	{r7, lr}
 8003a60:	b082      	sub	sp, #8
 8003a62:	af00      	add	r7, sp, #0
 8003a64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f7ff ffa4 	bl	80039b4 <SysTick_Config>
 8003a6c:	4603      	mov	r3, r0
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3708      	adds	r7, #8
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
	...

08003a78 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d101      	bne.n	8003a8a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e08d      	b.n	8003ba6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	461a      	mov	r2, r3
 8003a90:	4b47      	ldr	r3, [pc, #284]	@ (8003bb0 <HAL_DMA_Init+0x138>)
 8003a92:	429a      	cmp	r2, r3
 8003a94:	d80f      	bhi.n	8003ab6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	4b45      	ldr	r3, [pc, #276]	@ (8003bb4 <HAL_DMA_Init+0x13c>)
 8003a9e:	4413      	add	r3, r2
 8003aa0:	4a45      	ldr	r2, [pc, #276]	@ (8003bb8 <HAL_DMA_Init+0x140>)
 8003aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8003aa6:	091b      	lsrs	r3, r3, #4
 8003aa8:	009a      	lsls	r2, r3, #2
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	4a42      	ldr	r2, [pc, #264]	@ (8003bbc <HAL_DMA_Init+0x144>)
 8003ab2:	641a      	str	r2, [r3, #64]	@ 0x40
 8003ab4:	e00e      	b.n	8003ad4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	461a      	mov	r2, r3
 8003abc:	4b40      	ldr	r3, [pc, #256]	@ (8003bc0 <HAL_DMA_Init+0x148>)
 8003abe:	4413      	add	r3, r2
 8003ac0:	4a3d      	ldr	r2, [pc, #244]	@ (8003bb8 <HAL_DMA_Init+0x140>)
 8003ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac6:	091b      	lsrs	r3, r3, #4
 8003ac8:	009a      	lsls	r2, r3, #2
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a3c      	ldr	r2, [pc, #240]	@ (8003bc4 <HAL_DMA_Init+0x14c>)
 8003ad2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2202      	movs	r2, #2
 8003ad8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003aea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003aee:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003af8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	691b      	ldr	r3, [r3, #16]
 8003afe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003b04:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	699b      	ldr	r3, [r3, #24]
 8003b0a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003b10:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a1b      	ldr	r3, [r3, #32]
 8003b16:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003b18:	68fa      	ldr	r2, [r7, #12]
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	68fa      	ldr	r2, [r7, #12]
 8003b24:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f000 f9b6 	bl	8003e98 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b34:	d102      	bne.n	8003b3c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	685a      	ldr	r2, [r3, #4]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b44:	b2d2      	uxtb	r2, r2
 8003b46:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b4c:	687a      	ldr	r2, [r7, #4]
 8003b4e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003b50:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d010      	beq.n	8003b7c <HAL_DMA_Init+0x104>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	685b      	ldr	r3, [r3, #4]
 8003b5e:	2b04      	cmp	r3, #4
 8003b60:	d80c      	bhi.n	8003b7c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f000 f9d6 	bl	8003f14 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b74:	687a      	ldr	r2, [r7, #4]
 8003b76:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003b78:	605a      	str	r2, [r3, #4]
 8003b7a:	e008      	b.n	8003b8e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003ba4:	2300      	movs	r3, #0
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3710      	adds	r7, #16
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	40020407 	.word	0x40020407
 8003bb4:	bffdfff8 	.word	0xbffdfff8
 8003bb8:	cccccccd 	.word	0xcccccccd
 8003bbc:	40020000 	.word	0x40020000
 8003bc0:	bffdfbf8 	.word	0xbffdfbf8
 8003bc4:	40020400 	.word	0x40020400

08003bc8 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b086      	sub	sp, #24
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	60f8      	str	r0, [r7, #12]
 8003bd0:	60b9      	str	r1, [r7, #8]
 8003bd2:	607a      	str	r2, [r7, #4]
 8003bd4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d101      	bne.n	8003be8 <HAL_DMA_Start_IT+0x20>
 8003be4:	2302      	movs	r3, #2
 8003be6:	e066      	b.n	8003cb6 <HAL_DMA_Start_IT+0xee>
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2201      	movs	r2, #1
 8003bec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d155      	bne.n	8003ca8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2202      	movs	r2, #2
 8003c00:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2200      	movs	r2, #0
 8003c08:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	681a      	ldr	r2, [r3, #0]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f022 0201 	bic.w	r2, r2, #1
 8003c18:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	687a      	ldr	r2, [r7, #4]
 8003c1e:	68b9      	ldr	r1, [r7, #8]
 8003c20:	68f8      	ldr	r0, [r7, #12]
 8003c22:	f000 f8fb 	bl	8003e1c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d008      	beq.n	8003c40 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f042 020e 	orr.w	r2, r2, #14
 8003c3c:	601a      	str	r2, [r3, #0]
 8003c3e:	e00f      	b.n	8003c60 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681a      	ldr	r2, [r3, #0]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f022 0204 	bic.w	r2, r2, #4
 8003c4e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f042 020a 	orr.w	r2, r2, #10
 8003c5e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d007      	beq.n	8003c7e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c7c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d007      	beq.n	8003c96 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c90:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c94:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f042 0201 	orr.w	r2, r2, #1
 8003ca4:	601a      	str	r2, [r3, #0]
 8003ca6:	e005      	b.n	8003cb4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003cb0:	2302      	movs	r3, #2
 8003cb2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003cb4:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3718      	adds	r7, #24
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}

08003cbe <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003cbe:	b580      	push	{r7, lr}
 8003cc0:	b084      	sub	sp, #16
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cda:	f003 031f 	and.w	r3, r3, #31
 8003cde:	2204      	movs	r2, #4
 8003ce0:	409a      	lsls	r2, r3
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	4013      	ands	r3, r2
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d026      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x7a>
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	f003 0304 	and.w	r3, r3, #4
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d021      	beq.n	8003d38 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0320 	and.w	r3, r3, #32
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d107      	bne.n	8003d12 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f022 0204 	bic.w	r2, r2, #4
 8003d10:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d16:	f003 021f 	and.w	r2, r3, #31
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d1e:	2104      	movs	r1, #4
 8003d20:	fa01 f202 	lsl.w	r2, r1, r2
 8003d24:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d071      	beq.n	8003e12 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003d36:	e06c      	b.n	8003e12 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d3c:	f003 031f 	and.w	r3, r3, #31
 8003d40:	2202      	movs	r2, #2
 8003d42:	409a      	lsls	r2, r3
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	4013      	ands	r3, r2
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d02e      	beq.n	8003daa <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	f003 0302 	and.w	r3, r3, #2
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d029      	beq.n	8003daa <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f003 0320 	and.w	r3, r3, #32
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d10b      	bne.n	8003d7c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f022 020a 	bic.w	r2, r2, #10
 8003d72:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2201      	movs	r2, #1
 8003d78:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d80:	f003 021f 	and.w	r2, r3, #31
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d88:	2102      	movs	r1, #2
 8003d8a:	fa01 f202 	lsl.w	r2, r1, r2
 8003d8e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d038      	beq.n	8003e12 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003da4:	6878      	ldr	r0, [r7, #4]
 8003da6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003da8:	e033      	b.n	8003e12 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dae:	f003 031f 	and.w	r3, r3, #31
 8003db2:	2208      	movs	r2, #8
 8003db4:	409a      	lsls	r2, r3
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	4013      	ands	r3, r2
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d02a      	beq.n	8003e14 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	f003 0308 	and.w	r3, r3, #8
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d025      	beq.n	8003e14 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f022 020e 	bic.w	r2, r2, #14
 8003dd6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ddc:	f003 021f 	and.w	r2, r3, #31
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de4:	2101      	movs	r1, #1
 8003de6:	fa01 f202 	lsl.w	r2, r1, r2
 8003dea:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2201      	movs	r2, #1
 8003df0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2201      	movs	r2, #1
 8003df6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d004      	beq.n	8003e14 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e0e:	6878      	ldr	r0, [r7, #4]
 8003e10:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003e12:	bf00      	nop
 8003e14:	bf00      	nop
}
 8003e16:	3710      	adds	r7, #16
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}

08003e1c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b085      	sub	sp, #20
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	60f8      	str	r0, [r7, #12]
 8003e24:	60b9      	str	r1, [r7, #8]
 8003e26:	607a      	str	r2, [r7, #4]
 8003e28:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e2e:	68fa      	ldr	r2, [r7, #12]
 8003e30:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003e32:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d004      	beq.n	8003e46 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e40:	68fa      	ldr	r2, [r7, #12]
 8003e42:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003e44:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e4a:	f003 021f 	and.w	r2, r3, #31
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e52:	2101      	movs	r1, #1
 8003e54:	fa01 f202 	lsl.w	r2, r1, r2
 8003e58:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	683a      	ldr	r2, [r7, #0]
 8003e60:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	2b10      	cmp	r3, #16
 8003e68:	d108      	bne.n	8003e7c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	68ba      	ldr	r2, [r7, #8]
 8003e78:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003e7a:	e007      	b.n	8003e8c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	68ba      	ldr	r2, [r7, #8]
 8003e82:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	60da      	str	r2, [r3, #12]
}
 8003e8c:	bf00      	nop
 8003e8e:	3714      	adds	r7, #20
 8003e90:	46bd      	mov	sp, r7
 8003e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e96:	4770      	bx	lr

08003e98 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b087      	sub	sp, #28
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	461a      	mov	r2, r3
 8003ea6:	4b16      	ldr	r3, [pc, #88]	@ (8003f00 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d802      	bhi.n	8003eb2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003eac:	4b15      	ldr	r3, [pc, #84]	@ (8003f04 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003eae:	617b      	str	r3, [r7, #20]
 8003eb0:	e001      	b.n	8003eb6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8003eb2:	4b15      	ldr	r3, [pc, #84]	@ (8003f08 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003eb4:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	b2db      	uxtb	r3, r3
 8003ec0:	3b08      	subs	r3, #8
 8003ec2:	4a12      	ldr	r2, [pc, #72]	@ (8003f0c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec8:	091b      	lsrs	r3, r3, #4
 8003eca:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ed0:	089b      	lsrs	r3, r3, #2
 8003ed2:	009a      	lsls	r2, r3, #2
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	4413      	add	r3, r2
 8003ed8:	461a      	mov	r2, r3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a0b      	ldr	r2, [pc, #44]	@ (8003f10 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003ee2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f003 031f 	and.w	r3, r3, #31
 8003eea:	2201      	movs	r2, #1
 8003eec:	409a      	lsls	r2, r3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003ef2:	bf00      	nop
 8003ef4:	371c      	adds	r7, #28
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
 8003efe:	bf00      	nop
 8003f00:	40020407 	.word	0x40020407
 8003f04:	40020800 	.word	0x40020800
 8003f08:	40020820 	.word	0x40020820
 8003f0c:	cccccccd 	.word	0xcccccccd
 8003f10:	40020880 	.word	0x40020880

08003f14 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b085      	sub	sp, #20
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003f24:	68fa      	ldr	r2, [r7, #12]
 8003f26:	4b0b      	ldr	r3, [pc, #44]	@ (8003f54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003f28:	4413      	add	r3, r2
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	4a08      	ldr	r2, [pc, #32]	@ (8003f58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003f36:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	3b01      	subs	r3, #1
 8003f3c:	f003 031f 	and.w	r3, r3, #31
 8003f40:	2201      	movs	r2, #1
 8003f42:	409a      	lsls	r2, r3
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003f48:	bf00      	nop
 8003f4a:	3714      	adds	r7, #20
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr
 8003f54:	1000823f 	.word	0x1000823f
 8003f58:	40020940 	.word	0x40020940

08003f5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b087      	sub	sp, #28
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
 8003f64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003f66:	2300      	movs	r3, #0
 8003f68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003f6a:	e15a      	b.n	8004222 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	2101      	movs	r1, #1
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	fa01 f303 	lsl.w	r3, r1, r3
 8003f78:	4013      	ands	r3, r2
 8003f7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	f000 814c 	beq.w	800421c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f003 0303 	and.w	r3, r3, #3
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d005      	beq.n	8003f9c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003f98:	2b02      	cmp	r3, #2
 8003f9a:	d130      	bne.n	8003ffe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003fa2:	697b      	ldr	r3, [r7, #20]
 8003fa4:	005b      	lsls	r3, r3, #1
 8003fa6:	2203      	movs	r2, #3
 8003fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fac:	43db      	mvns	r3, r3
 8003fae:	693a      	ldr	r2, [r7, #16]
 8003fb0:	4013      	ands	r3, r2
 8003fb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	68da      	ldr	r2, [r3, #12]
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	005b      	lsls	r3, r3, #1
 8003fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc0:	693a      	ldr	r2, [r7, #16]
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	693a      	ldr	r2, [r7, #16]
 8003fca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fda:	43db      	mvns	r3, r3
 8003fdc:	693a      	ldr	r2, [r7, #16]
 8003fde:	4013      	ands	r3, r2
 8003fe0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	091b      	lsrs	r3, r3, #4
 8003fe8:	f003 0201 	and.w	r2, r3, #1
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff2:	693a      	ldr	r2, [r7, #16]
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	693a      	ldr	r2, [r7, #16]
 8003ffc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	f003 0303 	and.w	r3, r3, #3
 8004006:	2b03      	cmp	r3, #3
 8004008:	d017      	beq.n	800403a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	005b      	lsls	r3, r3, #1
 8004014:	2203      	movs	r2, #3
 8004016:	fa02 f303 	lsl.w	r3, r2, r3
 800401a:	43db      	mvns	r3, r3
 800401c:	693a      	ldr	r2, [r7, #16]
 800401e:	4013      	ands	r3, r2
 8004020:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	689a      	ldr	r2, [r3, #8]
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	005b      	lsls	r3, r3, #1
 800402a:	fa02 f303 	lsl.w	r3, r2, r3
 800402e:	693a      	ldr	r2, [r7, #16]
 8004030:	4313      	orrs	r3, r2
 8004032:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	693a      	ldr	r2, [r7, #16]
 8004038:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f003 0303 	and.w	r3, r3, #3
 8004042:	2b02      	cmp	r3, #2
 8004044:	d123      	bne.n	800408e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	08da      	lsrs	r2, r3, #3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	3208      	adds	r2, #8
 800404e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004052:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	f003 0307 	and.w	r3, r3, #7
 800405a:	009b      	lsls	r3, r3, #2
 800405c:	220f      	movs	r2, #15
 800405e:	fa02 f303 	lsl.w	r3, r2, r3
 8004062:	43db      	mvns	r3, r3
 8004064:	693a      	ldr	r2, [r7, #16]
 8004066:	4013      	ands	r3, r2
 8004068:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	691a      	ldr	r2, [r3, #16]
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	f003 0307 	and.w	r3, r3, #7
 8004074:	009b      	lsls	r3, r3, #2
 8004076:	fa02 f303 	lsl.w	r3, r2, r3
 800407a:	693a      	ldr	r2, [r7, #16]
 800407c:	4313      	orrs	r3, r2
 800407e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004080:	697b      	ldr	r3, [r7, #20]
 8004082:	08da      	lsrs	r2, r3, #3
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	3208      	adds	r2, #8
 8004088:	6939      	ldr	r1, [r7, #16]
 800408a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	005b      	lsls	r3, r3, #1
 8004098:	2203      	movs	r2, #3
 800409a:	fa02 f303 	lsl.w	r3, r2, r3
 800409e:	43db      	mvns	r3, r3
 80040a0:	693a      	ldr	r2, [r7, #16]
 80040a2:	4013      	ands	r3, r2
 80040a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	f003 0203 	and.w	r2, r3, #3
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	005b      	lsls	r3, r3, #1
 80040b2:	fa02 f303 	lsl.w	r3, r2, r3
 80040b6:	693a      	ldr	r2, [r7, #16]
 80040b8:	4313      	orrs	r3, r2
 80040ba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	693a      	ldr	r2, [r7, #16]
 80040c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	f000 80a6 	beq.w	800421c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040d0:	4b5b      	ldr	r3, [pc, #364]	@ (8004240 <HAL_GPIO_Init+0x2e4>)
 80040d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040d4:	4a5a      	ldr	r2, [pc, #360]	@ (8004240 <HAL_GPIO_Init+0x2e4>)
 80040d6:	f043 0301 	orr.w	r3, r3, #1
 80040da:	6613      	str	r3, [r2, #96]	@ 0x60
 80040dc:	4b58      	ldr	r3, [pc, #352]	@ (8004240 <HAL_GPIO_Init+0x2e4>)
 80040de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040e0:	f003 0301 	and.w	r3, r3, #1
 80040e4:	60bb      	str	r3, [r7, #8]
 80040e6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80040e8:	4a56      	ldr	r2, [pc, #344]	@ (8004244 <HAL_GPIO_Init+0x2e8>)
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	089b      	lsrs	r3, r3, #2
 80040ee:	3302      	adds	r3, #2
 80040f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	f003 0303 	and.w	r3, r3, #3
 80040fc:	009b      	lsls	r3, r3, #2
 80040fe:	220f      	movs	r2, #15
 8004100:	fa02 f303 	lsl.w	r3, r2, r3
 8004104:	43db      	mvns	r3, r3
 8004106:	693a      	ldr	r2, [r7, #16]
 8004108:	4013      	ands	r3, r2
 800410a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004112:	d01f      	beq.n	8004154 <HAL_GPIO_Init+0x1f8>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	4a4c      	ldr	r2, [pc, #304]	@ (8004248 <HAL_GPIO_Init+0x2ec>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d019      	beq.n	8004150 <HAL_GPIO_Init+0x1f4>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	4a4b      	ldr	r2, [pc, #300]	@ (800424c <HAL_GPIO_Init+0x2f0>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d013      	beq.n	800414c <HAL_GPIO_Init+0x1f0>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	4a4a      	ldr	r2, [pc, #296]	@ (8004250 <HAL_GPIO_Init+0x2f4>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d00d      	beq.n	8004148 <HAL_GPIO_Init+0x1ec>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	4a49      	ldr	r2, [pc, #292]	@ (8004254 <HAL_GPIO_Init+0x2f8>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d007      	beq.n	8004144 <HAL_GPIO_Init+0x1e8>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	4a48      	ldr	r2, [pc, #288]	@ (8004258 <HAL_GPIO_Init+0x2fc>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d101      	bne.n	8004140 <HAL_GPIO_Init+0x1e4>
 800413c:	2305      	movs	r3, #5
 800413e:	e00a      	b.n	8004156 <HAL_GPIO_Init+0x1fa>
 8004140:	2306      	movs	r3, #6
 8004142:	e008      	b.n	8004156 <HAL_GPIO_Init+0x1fa>
 8004144:	2304      	movs	r3, #4
 8004146:	e006      	b.n	8004156 <HAL_GPIO_Init+0x1fa>
 8004148:	2303      	movs	r3, #3
 800414a:	e004      	b.n	8004156 <HAL_GPIO_Init+0x1fa>
 800414c:	2302      	movs	r3, #2
 800414e:	e002      	b.n	8004156 <HAL_GPIO_Init+0x1fa>
 8004150:	2301      	movs	r3, #1
 8004152:	e000      	b.n	8004156 <HAL_GPIO_Init+0x1fa>
 8004154:	2300      	movs	r3, #0
 8004156:	697a      	ldr	r2, [r7, #20]
 8004158:	f002 0203 	and.w	r2, r2, #3
 800415c:	0092      	lsls	r2, r2, #2
 800415e:	4093      	lsls	r3, r2
 8004160:	693a      	ldr	r2, [r7, #16]
 8004162:	4313      	orrs	r3, r2
 8004164:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004166:	4937      	ldr	r1, [pc, #220]	@ (8004244 <HAL_GPIO_Init+0x2e8>)
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	089b      	lsrs	r3, r3, #2
 800416c:	3302      	adds	r3, #2
 800416e:	693a      	ldr	r2, [r7, #16]
 8004170:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004174:	4b39      	ldr	r3, [pc, #228]	@ (800425c <HAL_GPIO_Init+0x300>)
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	43db      	mvns	r3, r3
 800417e:	693a      	ldr	r2, [r7, #16]
 8004180:	4013      	ands	r3, r2
 8004182:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800418c:	2b00      	cmp	r3, #0
 800418e:	d003      	beq.n	8004198 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004190:	693a      	ldr	r2, [r7, #16]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	4313      	orrs	r3, r2
 8004196:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004198:	4a30      	ldr	r2, [pc, #192]	@ (800425c <HAL_GPIO_Init+0x300>)
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800419e:	4b2f      	ldr	r3, [pc, #188]	@ (800425c <HAL_GPIO_Init+0x300>)
 80041a0:	68db      	ldr	r3, [r3, #12]
 80041a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	43db      	mvns	r3, r3
 80041a8:	693a      	ldr	r2, [r7, #16]
 80041aa:	4013      	ands	r3, r2
 80041ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d003      	beq.n	80041c2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80041ba:	693a      	ldr	r2, [r7, #16]
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	4313      	orrs	r3, r2
 80041c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80041c2:	4a26      	ldr	r2, [pc, #152]	@ (800425c <HAL_GPIO_Init+0x300>)
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80041c8:	4b24      	ldr	r3, [pc, #144]	@ (800425c <HAL_GPIO_Init+0x300>)
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	43db      	mvns	r3, r3
 80041d2:	693a      	ldr	r2, [r7, #16]
 80041d4:	4013      	ands	r3, r2
 80041d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d003      	beq.n	80041ec <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80041e4:	693a      	ldr	r2, [r7, #16]
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80041ec:	4a1b      	ldr	r2, [pc, #108]	@ (800425c <HAL_GPIO_Init+0x300>)
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80041f2:	4b1a      	ldr	r3, [pc, #104]	@ (800425c <HAL_GPIO_Init+0x300>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	43db      	mvns	r3, r3
 80041fc:	693a      	ldr	r2, [r7, #16]
 80041fe:	4013      	ands	r3, r2
 8004200:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800420a:	2b00      	cmp	r3, #0
 800420c:	d003      	beq.n	8004216 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800420e:	693a      	ldr	r2, [r7, #16]
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	4313      	orrs	r3, r2
 8004214:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004216:	4a11      	ldr	r2, [pc, #68]	@ (800425c <HAL_GPIO_Init+0x300>)
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	3301      	adds	r3, #1
 8004220:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	681a      	ldr	r2, [r3, #0]
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	fa22 f303 	lsr.w	r3, r2, r3
 800422c:	2b00      	cmp	r3, #0
 800422e:	f47f ae9d 	bne.w	8003f6c <HAL_GPIO_Init+0x10>
  }
}
 8004232:	bf00      	nop
 8004234:	bf00      	nop
 8004236:	371c      	adds	r7, #28
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr
 8004240:	40021000 	.word	0x40021000
 8004244:	40010000 	.word	0x40010000
 8004248:	48000400 	.word	0x48000400
 800424c:	48000800 	.word	0x48000800
 8004250:	48000c00 	.word	0x48000c00
 8004254:	48001000 	.word	0x48001000
 8004258:	48001400 	.word	0x48001400
 800425c:	40010400 	.word	0x40010400

08004260 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004260:	b480      	push	{r7}
 8004262:	b083      	sub	sp, #12
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
 8004268:	460b      	mov	r3, r1
 800426a:	807b      	strh	r3, [r7, #2]
 800426c:	4613      	mov	r3, r2
 800426e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004270:	787b      	ldrb	r3, [r7, #1]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d003      	beq.n	800427e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004276:	887a      	ldrh	r2, [r7, #2]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800427c:	e002      	b.n	8004284 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800427e:	887a      	ldrh	r2, [r7, #2]
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004284:	bf00      	nop
 8004286:	370c      	adds	r7, #12
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr

08004290 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004290:	b480      	push	{r7}
 8004292:	b085      	sub	sp, #20
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d141      	bne.n	8004322 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800429e:	4b4b      	ldr	r3, [pc, #300]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80042a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042aa:	d131      	bne.n	8004310 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80042ac:	4b47      	ldr	r3, [pc, #284]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042b2:	4a46      	ldr	r2, [pc, #280]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80042bc:	4b43      	ldr	r3, [pc, #268]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80042c4:	4a41      	ldr	r2, [pc, #260]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80042ca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80042cc:	4b40      	ldr	r3, [pc, #256]	@ (80043d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	2232      	movs	r2, #50	@ 0x32
 80042d2:	fb02 f303 	mul.w	r3, r2, r3
 80042d6:	4a3f      	ldr	r2, [pc, #252]	@ (80043d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80042d8:	fba2 2303 	umull	r2, r3, r2, r3
 80042dc:	0c9b      	lsrs	r3, r3, #18
 80042de:	3301      	adds	r3, #1
 80042e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80042e2:	e002      	b.n	80042ea <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	3b01      	subs	r3, #1
 80042e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80042ea:	4b38      	ldr	r3, [pc, #224]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80042ec:	695b      	ldr	r3, [r3, #20]
 80042ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042f6:	d102      	bne.n	80042fe <HAL_PWREx_ControlVoltageScaling+0x6e>
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d1f2      	bne.n	80042e4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80042fe:	4b33      	ldr	r3, [pc, #204]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004306:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800430a:	d158      	bne.n	80043be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800430c:	2303      	movs	r3, #3
 800430e:	e057      	b.n	80043c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004310:	4b2e      	ldr	r3, [pc, #184]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004312:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004316:	4a2d      	ldr	r2, [pc, #180]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004318:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800431c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004320:	e04d      	b.n	80043be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004328:	d141      	bne.n	80043ae <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800432a:	4b28      	ldr	r3, [pc, #160]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004332:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004336:	d131      	bne.n	800439c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004338:	4b24      	ldr	r3, [pc, #144]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800433a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800433e:	4a23      	ldr	r2, [pc, #140]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004340:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004344:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004348:	4b20      	ldr	r3, [pc, #128]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004350:	4a1e      	ldr	r2, [pc, #120]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004352:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004356:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004358:	4b1d      	ldr	r3, [pc, #116]	@ (80043d0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	2232      	movs	r2, #50	@ 0x32
 800435e:	fb02 f303 	mul.w	r3, r2, r3
 8004362:	4a1c      	ldr	r2, [pc, #112]	@ (80043d4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004364:	fba2 2303 	umull	r2, r3, r2, r3
 8004368:	0c9b      	lsrs	r3, r3, #18
 800436a:	3301      	adds	r3, #1
 800436c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800436e:	e002      	b.n	8004376 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	3b01      	subs	r3, #1
 8004374:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004376:	4b15      	ldr	r3, [pc, #84]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004378:	695b      	ldr	r3, [r3, #20]
 800437a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800437e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004382:	d102      	bne.n	800438a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d1f2      	bne.n	8004370 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800438a:	4b10      	ldr	r3, [pc, #64]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800438c:	695b      	ldr	r3, [r3, #20]
 800438e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004392:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004396:	d112      	bne.n	80043be <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004398:	2303      	movs	r3, #3
 800439a:	e011      	b.n	80043c0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800439c:	4b0b      	ldr	r3, [pc, #44]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800439e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80043a2:	4a0a      	ldr	r2, [pc, #40]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80043ac:	e007      	b.n	80043be <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80043ae:	4b07      	ldr	r3, [pc, #28]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80043b6:	4a05      	ldr	r2, [pc, #20]	@ (80043cc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80043b8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80043bc:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80043be:	2300      	movs	r3, #0
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3714      	adds	r7, #20
 80043c4:	46bd      	mov	sp, r7
 80043c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ca:	4770      	bx	lr
 80043cc:	40007000 	.word	0x40007000
 80043d0:	20000008 	.word	0x20000008
 80043d4:	431bde83 	.word	0x431bde83

080043d8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80043d8:	b480      	push	{r7}
 80043da:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80043dc:	4b05      	ldr	r3, [pc, #20]	@ (80043f4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	4a04      	ldr	r2, [pc, #16]	@ (80043f4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80043e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80043e6:	6093      	str	r3, [r2, #8]
}
 80043e8:	bf00      	nop
 80043ea:	46bd      	mov	sp, r7
 80043ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f0:	4770      	bx	lr
 80043f2:	bf00      	nop
 80043f4:	40007000 	.word	0x40007000

080043f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b088      	sub	sp, #32
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d101      	bne.n	800440a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e2fe      	b.n	8004a08 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 0301 	and.w	r3, r3, #1
 8004412:	2b00      	cmp	r3, #0
 8004414:	d075      	beq.n	8004502 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004416:	4b97      	ldr	r3, [pc, #604]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f003 030c 	and.w	r3, r3, #12
 800441e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004420:	4b94      	ldr	r3, [pc, #592]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	f003 0303 	and.w	r3, r3, #3
 8004428:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800442a:	69bb      	ldr	r3, [r7, #24]
 800442c:	2b0c      	cmp	r3, #12
 800442e:	d102      	bne.n	8004436 <HAL_RCC_OscConfig+0x3e>
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	2b03      	cmp	r3, #3
 8004434:	d002      	beq.n	800443c <HAL_RCC_OscConfig+0x44>
 8004436:	69bb      	ldr	r3, [r7, #24]
 8004438:	2b08      	cmp	r3, #8
 800443a:	d10b      	bne.n	8004454 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800443c:	4b8d      	ldr	r3, [pc, #564]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004444:	2b00      	cmp	r3, #0
 8004446:	d05b      	beq.n	8004500 <HAL_RCC_OscConfig+0x108>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d157      	bne.n	8004500 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e2d9      	b.n	8004a08 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800445c:	d106      	bne.n	800446c <HAL_RCC_OscConfig+0x74>
 800445e:	4b85      	ldr	r3, [pc, #532]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a84      	ldr	r2, [pc, #528]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 8004464:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004468:	6013      	str	r3, [r2, #0]
 800446a:	e01d      	b.n	80044a8 <HAL_RCC_OscConfig+0xb0>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004474:	d10c      	bne.n	8004490 <HAL_RCC_OscConfig+0x98>
 8004476:	4b7f      	ldr	r3, [pc, #508]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a7e      	ldr	r2, [pc, #504]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 800447c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004480:	6013      	str	r3, [r2, #0]
 8004482:	4b7c      	ldr	r3, [pc, #496]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a7b      	ldr	r2, [pc, #492]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 8004488:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800448c:	6013      	str	r3, [r2, #0]
 800448e:	e00b      	b.n	80044a8 <HAL_RCC_OscConfig+0xb0>
 8004490:	4b78      	ldr	r3, [pc, #480]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a77      	ldr	r2, [pc, #476]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 8004496:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800449a:	6013      	str	r3, [r2, #0]
 800449c:	4b75      	ldr	r3, [pc, #468]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a74      	ldr	r2, [pc, #464]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 80044a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d013      	beq.n	80044d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044b0:	f7fd fd58 	bl	8001f64 <HAL_GetTick>
 80044b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044b6:	e008      	b.n	80044ca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044b8:	f7fd fd54 	bl	8001f64 <HAL_GetTick>
 80044bc:	4602      	mov	r2, r0
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	2b64      	cmp	r3, #100	@ 0x64
 80044c4:	d901      	bls.n	80044ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e29e      	b.n	8004a08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044ca:	4b6a      	ldr	r3, [pc, #424]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d0f0      	beq.n	80044b8 <HAL_RCC_OscConfig+0xc0>
 80044d6:	e014      	b.n	8004502 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044d8:	f7fd fd44 	bl	8001f64 <HAL_GetTick>
 80044dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80044de:	e008      	b.n	80044f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044e0:	f7fd fd40 	bl	8001f64 <HAL_GetTick>
 80044e4:	4602      	mov	r2, r0
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	2b64      	cmp	r3, #100	@ 0x64
 80044ec:	d901      	bls.n	80044f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80044ee:	2303      	movs	r3, #3
 80044f0:	e28a      	b.n	8004a08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80044f2:	4b60      	ldr	r3, [pc, #384]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d1f0      	bne.n	80044e0 <HAL_RCC_OscConfig+0xe8>
 80044fe:	e000      	b.n	8004502 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004500:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0302 	and.w	r3, r3, #2
 800450a:	2b00      	cmp	r3, #0
 800450c:	d075      	beq.n	80045fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800450e:	4b59      	ldr	r3, [pc, #356]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	f003 030c 	and.w	r3, r3, #12
 8004516:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004518:	4b56      	ldr	r3, [pc, #344]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	f003 0303 	and.w	r3, r3, #3
 8004520:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8004522:	69bb      	ldr	r3, [r7, #24]
 8004524:	2b0c      	cmp	r3, #12
 8004526:	d102      	bne.n	800452e <HAL_RCC_OscConfig+0x136>
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	2b02      	cmp	r3, #2
 800452c:	d002      	beq.n	8004534 <HAL_RCC_OscConfig+0x13c>
 800452e:	69bb      	ldr	r3, [r7, #24]
 8004530:	2b04      	cmp	r3, #4
 8004532:	d11f      	bne.n	8004574 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004534:	4b4f      	ldr	r3, [pc, #316]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800453c:	2b00      	cmp	r3, #0
 800453e:	d005      	beq.n	800454c <HAL_RCC_OscConfig+0x154>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	68db      	ldr	r3, [r3, #12]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d101      	bne.n	800454c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e25d      	b.n	8004a08 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800454c:	4b49      	ldr	r3, [pc, #292]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	691b      	ldr	r3, [r3, #16]
 8004558:	061b      	lsls	r3, r3, #24
 800455a:	4946      	ldr	r1, [pc, #280]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 800455c:	4313      	orrs	r3, r2
 800455e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004560:	4b45      	ldr	r3, [pc, #276]	@ (8004678 <HAL_RCC_OscConfig+0x280>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4618      	mov	r0, r3
 8004566:	f7fd fcb1 	bl	8001ecc <HAL_InitTick>
 800456a:	4603      	mov	r3, r0
 800456c:	2b00      	cmp	r3, #0
 800456e:	d043      	beq.n	80045f8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	e249      	b.n	8004a08 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d023      	beq.n	80045c4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800457c:	4b3d      	ldr	r3, [pc, #244]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a3c      	ldr	r2, [pc, #240]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 8004582:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004586:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004588:	f7fd fcec 	bl	8001f64 <HAL_GetTick>
 800458c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800458e:	e008      	b.n	80045a2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004590:	f7fd fce8 	bl	8001f64 <HAL_GetTick>
 8004594:	4602      	mov	r2, r0
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	1ad3      	subs	r3, r2, r3
 800459a:	2b02      	cmp	r3, #2
 800459c:	d901      	bls.n	80045a2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800459e:	2303      	movs	r3, #3
 80045a0:	e232      	b.n	8004a08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045a2:	4b34      	ldr	r3, [pc, #208]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d0f0      	beq.n	8004590 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045ae:	4b31      	ldr	r3, [pc, #196]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	691b      	ldr	r3, [r3, #16]
 80045ba:	061b      	lsls	r3, r3, #24
 80045bc:	492d      	ldr	r1, [pc, #180]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 80045be:	4313      	orrs	r3, r2
 80045c0:	604b      	str	r3, [r1, #4]
 80045c2:	e01a      	b.n	80045fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045c4:	4b2b      	ldr	r3, [pc, #172]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a2a      	ldr	r2, [pc, #168]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 80045ca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80045ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045d0:	f7fd fcc8 	bl	8001f64 <HAL_GetTick>
 80045d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80045d6:	e008      	b.n	80045ea <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045d8:	f7fd fcc4 	bl	8001f64 <HAL_GetTick>
 80045dc:	4602      	mov	r2, r0
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	1ad3      	subs	r3, r2, r3
 80045e2:	2b02      	cmp	r3, #2
 80045e4:	d901      	bls.n	80045ea <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	e20e      	b.n	8004a08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80045ea:	4b22      	ldr	r3, [pc, #136]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d1f0      	bne.n	80045d8 <HAL_RCC_OscConfig+0x1e0>
 80045f6:	e000      	b.n	80045fa <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80045f8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0308 	and.w	r3, r3, #8
 8004602:	2b00      	cmp	r3, #0
 8004604:	d041      	beq.n	800468a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	695b      	ldr	r3, [r3, #20]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d01c      	beq.n	8004648 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800460e:	4b19      	ldr	r3, [pc, #100]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 8004610:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004614:	4a17      	ldr	r2, [pc, #92]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 8004616:	f043 0301 	orr.w	r3, r3, #1
 800461a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800461e:	f7fd fca1 	bl	8001f64 <HAL_GetTick>
 8004622:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004624:	e008      	b.n	8004638 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004626:	f7fd fc9d 	bl	8001f64 <HAL_GetTick>
 800462a:	4602      	mov	r2, r0
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	1ad3      	subs	r3, r2, r3
 8004630:	2b02      	cmp	r3, #2
 8004632:	d901      	bls.n	8004638 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004634:	2303      	movs	r3, #3
 8004636:	e1e7      	b.n	8004a08 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004638:	4b0e      	ldr	r3, [pc, #56]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 800463a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800463e:	f003 0302 	and.w	r3, r3, #2
 8004642:	2b00      	cmp	r3, #0
 8004644:	d0ef      	beq.n	8004626 <HAL_RCC_OscConfig+0x22e>
 8004646:	e020      	b.n	800468a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004648:	4b0a      	ldr	r3, [pc, #40]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 800464a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800464e:	4a09      	ldr	r2, [pc, #36]	@ (8004674 <HAL_RCC_OscConfig+0x27c>)
 8004650:	f023 0301 	bic.w	r3, r3, #1
 8004654:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004658:	f7fd fc84 	bl	8001f64 <HAL_GetTick>
 800465c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800465e:	e00d      	b.n	800467c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004660:	f7fd fc80 	bl	8001f64 <HAL_GetTick>
 8004664:	4602      	mov	r2, r0
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	1ad3      	subs	r3, r2, r3
 800466a:	2b02      	cmp	r3, #2
 800466c:	d906      	bls.n	800467c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800466e:	2303      	movs	r3, #3
 8004670:	e1ca      	b.n	8004a08 <HAL_RCC_OscConfig+0x610>
 8004672:	bf00      	nop
 8004674:	40021000 	.word	0x40021000
 8004678:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800467c:	4b8c      	ldr	r3, [pc, #560]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 800467e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004682:	f003 0302 	and.w	r3, r3, #2
 8004686:	2b00      	cmp	r3, #0
 8004688:	d1ea      	bne.n	8004660 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 0304 	and.w	r3, r3, #4
 8004692:	2b00      	cmp	r3, #0
 8004694:	f000 80a6 	beq.w	80047e4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004698:	2300      	movs	r3, #0
 800469a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800469c:	4b84      	ldr	r3, [pc, #528]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 800469e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d101      	bne.n	80046ac <HAL_RCC_OscConfig+0x2b4>
 80046a8:	2301      	movs	r3, #1
 80046aa:	e000      	b.n	80046ae <HAL_RCC_OscConfig+0x2b6>
 80046ac:	2300      	movs	r3, #0
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d00d      	beq.n	80046ce <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80046b2:	4b7f      	ldr	r3, [pc, #508]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 80046b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046b6:	4a7e      	ldr	r2, [pc, #504]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 80046b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80046be:	4b7c      	ldr	r3, [pc, #496]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 80046c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046c6:	60fb      	str	r3, [r7, #12]
 80046c8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80046ca:	2301      	movs	r3, #1
 80046cc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046ce:	4b79      	ldr	r3, [pc, #484]	@ (80048b4 <HAL_RCC_OscConfig+0x4bc>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d118      	bne.n	800470c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046da:	4b76      	ldr	r3, [pc, #472]	@ (80048b4 <HAL_RCC_OscConfig+0x4bc>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a75      	ldr	r2, [pc, #468]	@ (80048b4 <HAL_RCC_OscConfig+0x4bc>)
 80046e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046e6:	f7fd fc3d 	bl	8001f64 <HAL_GetTick>
 80046ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80046ec:	e008      	b.n	8004700 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046ee:	f7fd fc39 	bl	8001f64 <HAL_GetTick>
 80046f2:	4602      	mov	r2, r0
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	1ad3      	subs	r3, r2, r3
 80046f8:	2b02      	cmp	r3, #2
 80046fa:	d901      	bls.n	8004700 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80046fc:	2303      	movs	r3, #3
 80046fe:	e183      	b.n	8004a08 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004700:	4b6c      	ldr	r3, [pc, #432]	@ (80048b4 <HAL_RCC_OscConfig+0x4bc>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004708:	2b00      	cmp	r3, #0
 800470a:	d0f0      	beq.n	80046ee <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	2b01      	cmp	r3, #1
 8004712:	d108      	bne.n	8004726 <HAL_RCC_OscConfig+0x32e>
 8004714:	4b66      	ldr	r3, [pc, #408]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 8004716:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800471a:	4a65      	ldr	r2, [pc, #404]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 800471c:	f043 0301 	orr.w	r3, r3, #1
 8004720:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004724:	e024      	b.n	8004770 <HAL_RCC_OscConfig+0x378>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	2b05      	cmp	r3, #5
 800472c:	d110      	bne.n	8004750 <HAL_RCC_OscConfig+0x358>
 800472e:	4b60      	ldr	r3, [pc, #384]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 8004730:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004734:	4a5e      	ldr	r2, [pc, #376]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 8004736:	f043 0304 	orr.w	r3, r3, #4
 800473a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800473e:	4b5c      	ldr	r3, [pc, #368]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 8004740:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004744:	4a5a      	ldr	r2, [pc, #360]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 8004746:	f043 0301 	orr.w	r3, r3, #1
 800474a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800474e:	e00f      	b.n	8004770 <HAL_RCC_OscConfig+0x378>
 8004750:	4b57      	ldr	r3, [pc, #348]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 8004752:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004756:	4a56      	ldr	r2, [pc, #344]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 8004758:	f023 0301 	bic.w	r3, r3, #1
 800475c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004760:	4b53      	ldr	r3, [pc, #332]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 8004762:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004766:	4a52      	ldr	r2, [pc, #328]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 8004768:	f023 0304 	bic.w	r3, r3, #4
 800476c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d016      	beq.n	80047a6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004778:	f7fd fbf4 	bl	8001f64 <HAL_GetTick>
 800477c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800477e:	e00a      	b.n	8004796 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004780:	f7fd fbf0 	bl	8001f64 <HAL_GetTick>
 8004784:	4602      	mov	r2, r0
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	1ad3      	subs	r3, r2, r3
 800478a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800478e:	4293      	cmp	r3, r2
 8004790:	d901      	bls.n	8004796 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e138      	b.n	8004a08 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004796:	4b46      	ldr	r3, [pc, #280]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 8004798:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800479c:	f003 0302 	and.w	r3, r3, #2
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d0ed      	beq.n	8004780 <HAL_RCC_OscConfig+0x388>
 80047a4:	e015      	b.n	80047d2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047a6:	f7fd fbdd 	bl	8001f64 <HAL_GetTick>
 80047aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80047ac:	e00a      	b.n	80047c4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047ae:	f7fd fbd9 	bl	8001f64 <HAL_GetTick>
 80047b2:	4602      	mov	r2, r0
 80047b4:	693b      	ldr	r3, [r7, #16]
 80047b6:	1ad3      	subs	r3, r2, r3
 80047b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047bc:	4293      	cmp	r3, r2
 80047be:	d901      	bls.n	80047c4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80047c0:	2303      	movs	r3, #3
 80047c2:	e121      	b.n	8004a08 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80047c4:	4b3a      	ldr	r3, [pc, #232]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 80047c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047ca:	f003 0302 	and.w	r3, r3, #2
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d1ed      	bne.n	80047ae <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80047d2:	7ffb      	ldrb	r3, [r7, #31]
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d105      	bne.n	80047e4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047d8:	4b35      	ldr	r3, [pc, #212]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 80047da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047dc:	4a34      	ldr	r2, [pc, #208]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 80047de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047e2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f003 0320 	and.w	r3, r3, #32
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d03c      	beq.n	800486a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	699b      	ldr	r3, [r3, #24]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d01c      	beq.n	8004832 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80047f8:	4b2d      	ldr	r3, [pc, #180]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 80047fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80047fe:	4a2c      	ldr	r2, [pc, #176]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 8004800:	f043 0301 	orr.w	r3, r3, #1
 8004804:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004808:	f7fd fbac 	bl	8001f64 <HAL_GetTick>
 800480c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800480e:	e008      	b.n	8004822 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004810:	f7fd fba8 	bl	8001f64 <HAL_GetTick>
 8004814:	4602      	mov	r2, r0
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	2b02      	cmp	r3, #2
 800481c:	d901      	bls.n	8004822 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800481e:	2303      	movs	r3, #3
 8004820:	e0f2      	b.n	8004a08 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004822:	4b23      	ldr	r3, [pc, #140]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 8004824:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004828:	f003 0302 	and.w	r3, r3, #2
 800482c:	2b00      	cmp	r3, #0
 800482e:	d0ef      	beq.n	8004810 <HAL_RCC_OscConfig+0x418>
 8004830:	e01b      	b.n	800486a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004832:	4b1f      	ldr	r3, [pc, #124]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 8004834:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004838:	4a1d      	ldr	r2, [pc, #116]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 800483a:	f023 0301 	bic.w	r3, r3, #1
 800483e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004842:	f7fd fb8f 	bl	8001f64 <HAL_GetTick>
 8004846:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004848:	e008      	b.n	800485c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800484a:	f7fd fb8b 	bl	8001f64 <HAL_GetTick>
 800484e:	4602      	mov	r2, r0
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	1ad3      	subs	r3, r2, r3
 8004854:	2b02      	cmp	r3, #2
 8004856:	d901      	bls.n	800485c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004858:	2303      	movs	r3, #3
 800485a:	e0d5      	b.n	8004a08 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800485c:	4b14      	ldr	r3, [pc, #80]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 800485e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004862:	f003 0302 	and.w	r3, r3, #2
 8004866:	2b00      	cmp	r3, #0
 8004868:	d1ef      	bne.n	800484a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	69db      	ldr	r3, [r3, #28]
 800486e:	2b00      	cmp	r3, #0
 8004870:	f000 80c9 	beq.w	8004a06 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004874:	4b0e      	ldr	r3, [pc, #56]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	f003 030c 	and.w	r3, r3, #12
 800487c:	2b0c      	cmp	r3, #12
 800487e:	f000 8083 	beq.w	8004988 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	69db      	ldr	r3, [r3, #28]
 8004886:	2b02      	cmp	r3, #2
 8004888:	d15e      	bne.n	8004948 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800488a:	4b09      	ldr	r3, [pc, #36]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a08      	ldr	r2, [pc, #32]	@ (80048b0 <HAL_RCC_OscConfig+0x4b8>)
 8004890:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004894:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004896:	f7fd fb65 	bl	8001f64 <HAL_GetTick>
 800489a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800489c:	e00c      	b.n	80048b8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800489e:	f7fd fb61 	bl	8001f64 <HAL_GetTick>
 80048a2:	4602      	mov	r2, r0
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	1ad3      	subs	r3, r2, r3
 80048a8:	2b02      	cmp	r3, #2
 80048aa:	d905      	bls.n	80048b8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80048ac:	2303      	movs	r3, #3
 80048ae:	e0ab      	b.n	8004a08 <HAL_RCC_OscConfig+0x610>
 80048b0:	40021000 	.word	0x40021000
 80048b4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048b8:	4b55      	ldr	r3, [pc, #340]	@ (8004a10 <HAL_RCC_OscConfig+0x618>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d1ec      	bne.n	800489e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048c4:	4b52      	ldr	r3, [pc, #328]	@ (8004a10 <HAL_RCC_OscConfig+0x618>)
 80048c6:	68da      	ldr	r2, [r3, #12]
 80048c8:	4b52      	ldr	r3, [pc, #328]	@ (8004a14 <HAL_RCC_OscConfig+0x61c>)
 80048ca:	4013      	ands	r3, r2
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	6a11      	ldr	r1, [r2, #32]
 80048d0:	687a      	ldr	r2, [r7, #4]
 80048d2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80048d4:	3a01      	subs	r2, #1
 80048d6:	0112      	lsls	r2, r2, #4
 80048d8:	4311      	orrs	r1, r2
 80048da:	687a      	ldr	r2, [r7, #4]
 80048dc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80048de:	0212      	lsls	r2, r2, #8
 80048e0:	4311      	orrs	r1, r2
 80048e2:	687a      	ldr	r2, [r7, #4]
 80048e4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80048e6:	0852      	lsrs	r2, r2, #1
 80048e8:	3a01      	subs	r2, #1
 80048ea:	0552      	lsls	r2, r2, #21
 80048ec:	4311      	orrs	r1, r2
 80048ee:	687a      	ldr	r2, [r7, #4]
 80048f0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80048f2:	0852      	lsrs	r2, r2, #1
 80048f4:	3a01      	subs	r2, #1
 80048f6:	0652      	lsls	r2, r2, #25
 80048f8:	4311      	orrs	r1, r2
 80048fa:	687a      	ldr	r2, [r7, #4]
 80048fc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80048fe:	06d2      	lsls	r2, r2, #27
 8004900:	430a      	orrs	r2, r1
 8004902:	4943      	ldr	r1, [pc, #268]	@ (8004a10 <HAL_RCC_OscConfig+0x618>)
 8004904:	4313      	orrs	r3, r2
 8004906:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004908:	4b41      	ldr	r3, [pc, #260]	@ (8004a10 <HAL_RCC_OscConfig+0x618>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a40      	ldr	r2, [pc, #256]	@ (8004a10 <HAL_RCC_OscConfig+0x618>)
 800490e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004912:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004914:	4b3e      	ldr	r3, [pc, #248]	@ (8004a10 <HAL_RCC_OscConfig+0x618>)
 8004916:	68db      	ldr	r3, [r3, #12]
 8004918:	4a3d      	ldr	r2, [pc, #244]	@ (8004a10 <HAL_RCC_OscConfig+0x618>)
 800491a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800491e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004920:	f7fd fb20 	bl	8001f64 <HAL_GetTick>
 8004924:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004926:	e008      	b.n	800493a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004928:	f7fd fb1c 	bl	8001f64 <HAL_GetTick>
 800492c:	4602      	mov	r2, r0
 800492e:	693b      	ldr	r3, [r7, #16]
 8004930:	1ad3      	subs	r3, r2, r3
 8004932:	2b02      	cmp	r3, #2
 8004934:	d901      	bls.n	800493a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004936:	2303      	movs	r3, #3
 8004938:	e066      	b.n	8004a08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800493a:	4b35      	ldr	r3, [pc, #212]	@ (8004a10 <HAL_RCC_OscConfig+0x618>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004942:	2b00      	cmp	r3, #0
 8004944:	d0f0      	beq.n	8004928 <HAL_RCC_OscConfig+0x530>
 8004946:	e05e      	b.n	8004a06 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004948:	4b31      	ldr	r3, [pc, #196]	@ (8004a10 <HAL_RCC_OscConfig+0x618>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a30      	ldr	r2, [pc, #192]	@ (8004a10 <HAL_RCC_OscConfig+0x618>)
 800494e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004952:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004954:	f7fd fb06 	bl	8001f64 <HAL_GetTick>
 8004958:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800495a:	e008      	b.n	800496e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800495c:	f7fd fb02 	bl	8001f64 <HAL_GetTick>
 8004960:	4602      	mov	r2, r0
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	2b02      	cmp	r3, #2
 8004968:	d901      	bls.n	800496e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800496a:	2303      	movs	r3, #3
 800496c:	e04c      	b.n	8004a08 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800496e:	4b28      	ldr	r3, [pc, #160]	@ (8004a10 <HAL_RCC_OscConfig+0x618>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004976:	2b00      	cmp	r3, #0
 8004978:	d1f0      	bne.n	800495c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800497a:	4b25      	ldr	r3, [pc, #148]	@ (8004a10 <HAL_RCC_OscConfig+0x618>)
 800497c:	68da      	ldr	r2, [r3, #12]
 800497e:	4924      	ldr	r1, [pc, #144]	@ (8004a10 <HAL_RCC_OscConfig+0x618>)
 8004980:	4b25      	ldr	r3, [pc, #148]	@ (8004a18 <HAL_RCC_OscConfig+0x620>)
 8004982:	4013      	ands	r3, r2
 8004984:	60cb      	str	r3, [r1, #12]
 8004986:	e03e      	b.n	8004a06 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	69db      	ldr	r3, [r3, #28]
 800498c:	2b01      	cmp	r3, #1
 800498e:	d101      	bne.n	8004994 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	e039      	b.n	8004a08 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004994:	4b1e      	ldr	r3, [pc, #120]	@ (8004a10 <HAL_RCC_OscConfig+0x618>)
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	f003 0203 	and.w	r2, r3, #3
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6a1b      	ldr	r3, [r3, #32]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d12c      	bne.n	8004a02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b2:	3b01      	subs	r3, #1
 80049b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d123      	bne.n	8004a02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80049c6:	429a      	cmp	r2, r3
 80049c8:	d11b      	bne.n	8004a02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049d4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80049d6:	429a      	cmp	r2, r3
 80049d8:	d113      	bne.n	8004a02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049e4:	085b      	lsrs	r3, r3, #1
 80049e6:	3b01      	subs	r3, #1
 80049e8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d109      	bne.n	8004a02 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049f8:	085b      	lsrs	r3, r3, #1
 80049fa:	3b01      	subs	r3, #1
 80049fc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d001      	beq.n	8004a06 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8004a02:	2301      	movs	r3, #1
 8004a04:	e000      	b.n	8004a08 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8004a06:	2300      	movs	r3, #0
}
 8004a08:	4618      	mov	r0, r3
 8004a0a:	3720      	adds	r7, #32
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}
 8004a10:	40021000 	.word	0x40021000
 8004a14:	019f800c 	.word	0x019f800c
 8004a18:	feeefffc 	.word	0xfeeefffc

08004a1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b086      	sub	sp, #24
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
 8004a24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004a26:	2300      	movs	r3, #0
 8004a28:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d101      	bne.n	8004a34 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	e11e      	b.n	8004c72 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a34:	4b91      	ldr	r3, [pc, #580]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 030f 	and.w	r3, r3, #15
 8004a3c:	683a      	ldr	r2, [r7, #0]
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d910      	bls.n	8004a64 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a42:	4b8e      	ldr	r3, [pc, #568]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f023 020f 	bic.w	r2, r3, #15
 8004a4a:	498c      	ldr	r1, [pc, #560]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a52:	4b8a      	ldr	r3, [pc, #552]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f003 030f 	and.w	r3, r3, #15
 8004a5a:	683a      	ldr	r2, [r7, #0]
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d001      	beq.n	8004a64 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e106      	b.n	8004c72 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 0301 	and.w	r3, r3, #1
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d073      	beq.n	8004b58 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	685b      	ldr	r3, [r3, #4]
 8004a74:	2b03      	cmp	r3, #3
 8004a76:	d129      	bne.n	8004acc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004a78:	4b81      	ldr	r3, [pc, #516]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d101      	bne.n	8004a88 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	e0f4      	b.n	8004c72 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004a88:	f000 f99e 	bl	8004dc8 <RCC_GetSysClockFreqFromPLLSource>
 8004a8c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	4a7c      	ldr	r2, [pc, #496]	@ (8004c84 <HAL_RCC_ClockConfig+0x268>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d93f      	bls.n	8004b16 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004a96:	4b7a      	ldr	r3, [pc, #488]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d009      	beq.n	8004ab6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d033      	beq.n	8004b16 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d12f      	bne.n	8004b16 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004ab6:	4b72      	ldr	r3, [pc, #456]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004abe:	4a70      	ldr	r2, [pc, #448]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004ac0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004ac4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004ac6:	2380      	movs	r3, #128	@ 0x80
 8004ac8:	617b      	str	r3, [r7, #20]
 8004aca:	e024      	b.n	8004b16 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	2b02      	cmp	r3, #2
 8004ad2:	d107      	bne.n	8004ae4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ad4:	4b6a      	ldr	r3, [pc, #424]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d109      	bne.n	8004af4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e0c6      	b.n	8004c72 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ae4:	4b66      	ldr	r3, [pc, #408]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d101      	bne.n	8004af4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	e0be      	b.n	8004c72 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004af4:	f000 f8ce 	bl	8004c94 <HAL_RCC_GetSysClockFreq>
 8004af8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	4a61      	ldr	r2, [pc, #388]	@ (8004c84 <HAL_RCC_ClockConfig+0x268>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d909      	bls.n	8004b16 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004b02:	4b5f      	ldr	r3, [pc, #380]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004b0a:	4a5d      	ldr	r2, [pc, #372]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004b0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b10:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004b12:	2380      	movs	r3, #128	@ 0x80
 8004b14:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004b16:	4b5a      	ldr	r3, [pc, #360]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f023 0203 	bic.w	r2, r3, #3
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	4957      	ldr	r1, [pc, #348]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004b24:	4313      	orrs	r3, r2
 8004b26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b28:	f7fd fa1c 	bl	8001f64 <HAL_GetTick>
 8004b2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b2e:	e00a      	b.n	8004b46 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b30:	f7fd fa18 	bl	8001f64 <HAL_GetTick>
 8004b34:	4602      	mov	r2, r0
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	1ad3      	subs	r3, r2, r3
 8004b3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d901      	bls.n	8004b46 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004b42:	2303      	movs	r3, #3
 8004b44:	e095      	b.n	8004c72 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b46:	4b4e      	ldr	r3, [pc, #312]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	f003 020c 	and.w	r2, r3, #12
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	429a      	cmp	r2, r3
 8004b56:	d1eb      	bne.n	8004b30 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 0302 	and.w	r3, r3, #2
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d023      	beq.n	8004bac <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 0304 	and.w	r3, r3, #4
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d005      	beq.n	8004b7c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b70:	4b43      	ldr	r3, [pc, #268]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	4a42      	ldr	r2, [pc, #264]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004b76:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004b7a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f003 0308 	and.w	r3, r3, #8
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d007      	beq.n	8004b98 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004b88:	4b3d      	ldr	r3, [pc, #244]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004b90:	4a3b      	ldr	r2, [pc, #236]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004b92:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004b96:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b98:	4b39      	ldr	r3, [pc, #228]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	4936      	ldr	r1, [pc, #216]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	608b      	str	r3, [r1, #8]
 8004baa:	e008      	b.n	8004bbe <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	2b80      	cmp	r3, #128	@ 0x80
 8004bb0:	d105      	bne.n	8004bbe <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004bb2:	4b33      	ldr	r3, [pc, #204]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	4a32      	ldr	r2, [pc, #200]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004bb8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004bbc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004bbe:	4b2f      	ldr	r3, [pc, #188]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f003 030f 	and.w	r3, r3, #15
 8004bc6:	683a      	ldr	r2, [r7, #0]
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d21d      	bcs.n	8004c08 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bcc:	4b2b      	ldr	r3, [pc, #172]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f023 020f 	bic.w	r2, r3, #15
 8004bd4:	4929      	ldr	r1, [pc, #164]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004bdc:	f7fd f9c2 	bl	8001f64 <HAL_GetTick>
 8004be0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004be2:	e00a      	b.n	8004bfa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004be4:	f7fd f9be 	bl	8001f64 <HAL_GetTick>
 8004be8:	4602      	mov	r2, r0
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	1ad3      	subs	r3, r2, r3
 8004bee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d901      	bls.n	8004bfa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004bf6:	2303      	movs	r3, #3
 8004bf8:	e03b      	b.n	8004c72 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bfa:	4b20      	ldr	r3, [pc, #128]	@ (8004c7c <HAL_RCC_ClockConfig+0x260>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f003 030f 	and.w	r3, r3, #15
 8004c02:	683a      	ldr	r2, [r7, #0]
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d1ed      	bne.n	8004be4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 0304 	and.w	r3, r3, #4
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d008      	beq.n	8004c26 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c14:	4b1a      	ldr	r3, [pc, #104]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004c16:	689b      	ldr	r3, [r3, #8]
 8004c18:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	68db      	ldr	r3, [r3, #12]
 8004c20:	4917      	ldr	r1, [pc, #92]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004c22:	4313      	orrs	r3, r2
 8004c24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f003 0308 	and.w	r3, r3, #8
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d009      	beq.n	8004c46 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c32:	4b13      	ldr	r3, [pc, #76]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	691b      	ldr	r3, [r3, #16]
 8004c3e:	00db      	lsls	r3, r3, #3
 8004c40:	490f      	ldr	r1, [pc, #60]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004c42:	4313      	orrs	r3, r2
 8004c44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004c46:	f000 f825 	bl	8004c94 <HAL_RCC_GetSysClockFreq>
 8004c4a:	4602      	mov	r2, r0
 8004c4c:	4b0c      	ldr	r3, [pc, #48]	@ (8004c80 <HAL_RCC_ClockConfig+0x264>)
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	091b      	lsrs	r3, r3, #4
 8004c52:	f003 030f 	and.w	r3, r3, #15
 8004c56:	490c      	ldr	r1, [pc, #48]	@ (8004c88 <HAL_RCC_ClockConfig+0x26c>)
 8004c58:	5ccb      	ldrb	r3, [r1, r3]
 8004c5a:	f003 031f 	and.w	r3, r3, #31
 8004c5e:	fa22 f303 	lsr.w	r3, r2, r3
 8004c62:	4a0a      	ldr	r2, [pc, #40]	@ (8004c8c <HAL_RCC_ClockConfig+0x270>)
 8004c64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004c66:	4b0a      	ldr	r3, [pc, #40]	@ (8004c90 <HAL_RCC_ClockConfig+0x274>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f7fd f92e 	bl	8001ecc <HAL_InitTick>
 8004c70:	4603      	mov	r3, r0
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	3718      	adds	r7, #24
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}
 8004c7a:	bf00      	nop
 8004c7c:	40022000 	.word	0x40022000
 8004c80:	40021000 	.word	0x40021000
 8004c84:	04c4b400 	.word	0x04c4b400
 8004c88:	0800a810 	.word	0x0800a810
 8004c8c:	20000008 	.word	0x20000008
 8004c90:	2000000c 	.word	0x2000000c

08004c94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b087      	sub	sp, #28
 8004c98:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004c9a:	4b2c      	ldr	r3, [pc, #176]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	f003 030c 	and.w	r3, r3, #12
 8004ca2:	2b04      	cmp	r3, #4
 8004ca4:	d102      	bne.n	8004cac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004ca6:	4b2a      	ldr	r3, [pc, #168]	@ (8004d50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ca8:	613b      	str	r3, [r7, #16]
 8004caa:	e047      	b.n	8004d3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004cac:	4b27      	ldr	r3, [pc, #156]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	f003 030c 	and.w	r3, r3, #12
 8004cb4:	2b08      	cmp	r3, #8
 8004cb6:	d102      	bne.n	8004cbe <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004cb8:	4b26      	ldr	r3, [pc, #152]	@ (8004d54 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004cba:	613b      	str	r3, [r7, #16]
 8004cbc:	e03e      	b.n	8004d3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004cbe:	4b23      	ldr	r3, [pc, #140]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004cc0:	689b      	ldr	r3, [r3, #8]
 8004cc2:	f003 030c 	and.w	r3, r3, #12
 8004cc6:	2b0c      	cmp	r3, #12
 8004cc8:	d136      	bne.n	8004d38 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004cca:	4b20      	ldr	r3, [pc, #128]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ccc:	68db      	ldr	r3, [r3, #12]
 8004cce:	f003 0303 	and.w	r3, r3, #3
 8004cd2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004cd4:	4b1d      	ldr	r3, [pc, #116]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004cd6:	68db      	ldr	r3, [r3, #12]
 8004cd8:	091b      	lsrs	r3, r3, #4
 8004cda:	f003 030f 	and.w	r3, r3, #15
 8004cde:	3301      	adds	r3, #1
 8004ce0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2b03      	cmp	r3, #3
 8004ce6:	d10c      	bne.n	8004d02 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004ce8:	4a1a      	ldr	r2, [pc, #104]	@ (8004d54 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cf0:	4a16      	ldr	r2, [pc, #88]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004cf2:	68d2      	ldr	r2, [r2, #12]
 8004cf4:	0a12      	lsrs	r2, r2, #8
 8004cf6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004cfa:	fb02 f303 	mul.w	r3, r2, r3
 8004cfe:	617b      	str	r3, [r7, #20]
      break;
 8004d00:	e00c      	b.n	8004d1c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004d02:	4a13      	ldr	r2, [pc, #76]	@ (8004d50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d0a:	4a10      	ldr	r2, [pc, #64]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d0c:	68d2      	ldr	r2, [r2, #12]
 8004d0e:	0a12      	lsrs	r2, r2, #8
 8004d10:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004d14:	fb02 f303 	mul.w	r3, r2, r3
 8004d18:	617b      	str	r3, [r7, #20]
      break;
 8004d1a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004d1c:	4b0b      	ldr	r3, [pc, #44]	@ (8004d4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d1e:	68db      	ldr	r3, [r3, #12]
 8004d20:	0e5b      	lsrs	r3, r3, #25
 8004d22:	f003 0303 	and.w	r3, r3, #3
 8004d26:	3301      	adds	r3, #1
 8004d28:	005b      	lsls	r3, r3, #1
 8004d2a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004d2c:	697a      	ldr	r2, [r7, #20]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d34:	613b      	str	r3, [r7, #16]
 8004d36:	e001      	b.n	8004d3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004d3c:	693b      	ldr	r3, [r7, #16]
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	371c      	adds	r7, #28
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr
 8004d4a:	bf00      	nop
 8004d4c:	40021000 	.word	0x40021000
 8004d50:	00f42400 	.word	0x00f42400
 8004d54:	007a1200 	.word	0x007a1200

08004d58 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d5c:	4b03      	ldr	r3, [pc, #12]	@ (8004d6c <HAL_RCC_GetHCLKFreq+0x14>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	46bd      	mov	sp, r7
 8004d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d68:	4770      	bx	lr
 8004d6a:	bf00      	nop
 8004d6c:	20000008 	.word	0x20000008

08004d70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004d74:	f7ff fff0 	bl	8004d58 <HAL_RCC_GetHCLKFreq>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	4b06      	ldr	r3, [pc, #24]	@ (8004d94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d7c:	689b      	ldr	r3, [r3, #8]
 8004d7e:	0a1b      	lsrs	r3, r3, #8
 8004d80:	f003 0307 	and.w	r3, r3, #7
 8004d84:	4904      	ldr	r1, [pc, #16]	@ (8004d98 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004d86:	5ccb      	ldrb	r3, [r1, r3]
 8004d88:	f003 031f 	and.w	r3, r3, #31
 8004d8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	bd80      	pop	{r7, pc}
 8004d94:	40021000 	.word	0x40021000
 8004d98:	0800a820 	.word	0x0800a820

08004d9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004da0:	f7ff ffda 	bl	8004d58 <HAL_RCC_GetHCLKFreq>
 8004da4:	4602      	mov	r2, r0
 8004da6:	4b06      	ldr	r3, [pc, #24]	@ (8004dc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	0adb      	lsrs	r3, r3, #11
 8004dac:	f003 0307 	and.w	r3, r3, #7
 8004db0:	4904      	ldr	r1, [pc, #16]	@ (8004dc4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004db2:	5ccb      	ldrb	r3, [r1, r3]
 8004db4:	f003 031f 	and.w	r3, r3, #31
 8004db8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	bd80      	pop	{r7, pc}
 8004dc0:	40021000 	.word	0x40021000
 8004dc4:	0800a820 	.word	0x0800a820

08004dc8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b087      	sub	sp, #28
 8004dcc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004dce:	4b1e      	ldr	r3, [pc, #120]	@ (8004e48 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004dd0:	68db      	ldr	r3, [r3, #12]
 8004dd2:	f003 0303 	and.w	r3, r3, #3
 8004dd6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004dd8:	4b1b      	ldr	r3, [pc, #108]	@ (8004e48 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	091b      	lsrs	r3, r3, #4
 8004dde:	f003 030f 	and.w	r3, r3, #15
 8004de2:	3301      	adds	r3, #1
 8004de4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	2b03      	cmp	r3, #3
 8004dea:	d10c      	bne.n	8004e06 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004dec:	4a17      	ldr	r2, [pc, #92]	@ (8004e4c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004df4:	4a14      	ldr	r2, [pc, #80]	@ (8004e48 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004df6:	68d2      	ldr	r2, [r2, #12]
 8004df8:	0a12      	lsrs	r2, r2, #8
 8004dfa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004dfe:	fb02 f303 	mul.w	r3, r2, r3
 8004e02:	617b      	str	r3, [r7, #20]
    break;
 8004e04:	e00c      	b.n	8004e20 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004e06:	4a12      	ldr	r2, [pc, #72]	@ (8004e50 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e0e:	4a0e      	ldr	r2, [pc, #56]	@ (8004e48 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e10:	68d2      	ldr	r2, [r2, #12]
 8004e12:	0a12      	lsrs	r2, r2, #8
 8004e14:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004e18:	fb02 f303 	mul.w	r3, r2, r3
 8004e1c:	617b      	str	r3, [r7, #20]
    break;
 8004e1e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004e20:	4b09      	ldr	r3, [pc, #36]	@ (8004e48 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004e22:	68db      	ldr	r3, [r3, #12]
 8004e24:	0e5b      	lsrs	r3, r3, #25
 8004e26:	f003 0303 	and.w	r3, r3, #3
 8004e2a:	3301      	adds	r3, #1
 8004e2c:	005b      	lsls	r3, r3, #1
 8004e2e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004e30:	697a      	ldr	r2, [r7, #20]
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e38:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004e3a:	687b      	ldr	r3, [r7, #4]
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	371c      	adds	r7, #28
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr
 8004e48:	40021000 	.word	0x40021000
 8004e4c:	007a1200 	.word	0x007a1200
 8004e50:	00f42400 	.word	0x00f42400

08004e54 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b086      	sub	sp, #24
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004e60:	2300      	movs	r3, #0
 8004e62:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	f000 8098 	beq.w	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e72:	2300      	movs	r3, #0
 8004e74:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e76:	4b43      	ldr	r3, [pc, #268]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d10d      	bne.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e82:	4b40      	ldr	r3, [pc, #256]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e86:	4a3f      	ldr	r2, [pc, #252]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e8e:	4b3d      	ldr	r3, [pc, #244]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004e90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e96:	60bb      	str	r3, [r7, #8]
 8004e98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e9e:	4b3a      	ldr	r3, [pc, #232]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a39      	ldr	r2, [pc, #228]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004ea4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ea8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004eaa:	f7fd f85b 	bl	8001f64 <HAL_GetTick>
 8004eae:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004eb0:	e009      	b.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004eb2:	f7fd f857 	bl	8001f64 <HAL_GetTick>
 8004eb6:	4602      	mov	r2, r0
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	1ad3      	subs	r3, r2, r3
 8004ebc:	2b02      	cmp	r3, #2
 8004ebe:	d902      	bls.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004ec0:	2303      	movs	r3, #3
 8004ec2:	74fb      	strb	r3, [r7, #19]
        break;
 8004ec4:	e005      	b.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004ec6:	4b30      	ldr	r3, [pc, #192]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d0ef      	beq.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004ed2:	7cfb      	ldrb	r3, [r7, #19]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d159      	bne.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004ed8:	4b2a      	ldr	r3, [pc, #168]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ede:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ee2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004ee4:	697b      	ldr	r3, [r7, #20]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d01e      	beq.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004eee:	697a      	ldr	r2, [r7, #20]
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d019      	beq.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004ef4:	4b23      	ldr	r3, [pc, #140]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004ef6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004efa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004efe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004f00:	4b20      	ldr	r3, [pc, #128]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f06:	4a1f      	ldr	r2, [pc, #124]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004f10:	4b1c      	ldr	r3, [pc, #112]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f16:	4a1b      	ldr	r2, [pc, #108]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004f20:	4a18      	ldr	r2, [pc, #96]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	f003 0301 	and.w	r3, r3, #1
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d016      	beq.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f32:	f7fd f817 	bl	8001f64 <HAL_GetTick>
 8004f36:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f38:	e00b      	b.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f3a:	f7fd f813 	bl	8001f64 <HAL_GetTick>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	1ad3      	subs	r3, r2, r3
 8004f44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d902      	bls.n	8004f52 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004f4c:	2303      	movs	r3, #3
 8004f4e:	74fb      	strb	r3, [r7, #19]
            break;
 8004f50:	e006      	b.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004f52:	4b0c      	ldr	r3, [pc, #48]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f58:	f003 0302 	and.w	r3, r3, #2
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d0ec      	beq.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004f60:	7cfb      	ldrb	r3, [r7, #19]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d10b      	bne.n	8004f7e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f66:	4b07      	ldr	r3, [pc, #28]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f6c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f74:	4903      	ldr	r1, [pc, #12]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004f76:	4313      	orrs	r3, r2
 8004f78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004f7c:	e008      	b.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f7e:	7cfb      	ldrb	r3, [r7, #19]
 8004f80:	74bb      	strb	r3, [r7, #18]
 8004f82:	e005      	b.n	8004f90 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004f84:	40021000 	.word	0x40021000
 8004f88:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f8c:	7cfb      	ldrb	r3, [r7, #19]
 8004f8e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f90:	7c7b      	ldrb	r3, [r7, #17]
 8004f92:	2b01      	cmp	r3, #1
 8004f94:	d105      	bne.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f96:	4ba7      	ldr	r3, [pc, #668]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f9a:	4aa6      	ldr	r2, [pc, #664]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004f9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fa0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f003 0301 	and.w	r3, r3, #1
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d00a      	beq.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004fae:	4ba1      	ldr	r3, [pc, #644]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fb4:	f023 0203 	bic.w	r2, r3, #3
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	499d      	ldr	r1, [pc, #628]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f003 0302 	and.w	r3, r3, #2
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d00a      	beq.n	8004fe6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004fd0:	4b98      	ldr	r3, [pc, #608]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fd6:	f023 020c 	bic.w	r2, r3, #12
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	689b      	ldr	r3, [r3, #8]
 8004fde:	4995      	ldr	r1, [pc, #596]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f003 0304 	and.w	r3, r3, #4
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d00a      	beq.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004ff2:	4b90      	ldr	r3, [pc, #576]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ff8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	68db      	ldr	r3, [r3, #12]
 8005000:	498c      	ldr	r1, [pc, #560]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005002:	4313      	orrs	r3, r2
 8005004:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 0308 	and.w	r3, r3, #8
 8005010:	2b00      	cmp	r3, #0
 8005012:	d00a      	beq.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005014:	4b87      	ldr	r3, [pc, #540]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005016:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800501a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	691b      	ldr	r3, [r3, #16]
 8005022:	4984      	ldr	r1, [pc, #528]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005024:	4313      	orrs	r3, r2
 8005026:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f003 0310 	and.w	r3, r3, #16
 8005032:	2b00      	cmp	r3, #0
 8005034:	d00a      	beq.n	800504c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005036:	4b7f      	ldr	r3, [pc, #508]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005038:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800503c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	695b      	ldr	r3, [r3, #20]
 8005044:	497b      	ldr	r1, [pc, #492]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005046:	4313      	orrs	r3, r2
 8005048:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 0320 	and.w	r3, r3, #32
 8005054:	2b00      	cmp	r3, #0
 8005056:	d00a      	beq.n	800506e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005058:	4b76      	ldr	r3, [pc, #472]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800505a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800505e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	699b      	ldr	r3, [r3, #24]
 8005066:	4973      	ldr	r1, [pc, #460]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005068:	4313      	orrs	r3, r2
 800506a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005076:	2b00      	cmp	r3, #0
 8005078:	d00a      	beq.n	8005090 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800507a:	4b6e      	ldr	r3, [pc, #440]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800507c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005080:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	69db      	ldr	r3, [r3, #28]
 8005088:	496a      	ldr	r1, [pc, #424]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800508a:	4313      	orrs	r3, r2
 800508c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005098:	2b00      	cmp	r3, #0
 800509a:	d00a      	beq.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800509c:	4b65      	ldr	r3, [pc, #404]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800509e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050a2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6a1b      	ldr	r3, [r3, #32]
 80050aa:	4962      	ldr	r1, [pc, #392]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050ac:	4313      	orrs	r3, r2
 80050ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d00a      	beq.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80050be:	4b5d      	ldr	r3, [pc, #372]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050c4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050cc:	4959      	ldr	r1, [pc, #356]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050ce:	4313      	orrs	r3, r2
 80050d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d00a      	beq.n	80050f6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80050e0:	4b54      	ldr	r3, [pc, #336]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80050e6:	f023 0203 	bic.w	r2, r3, #3
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050ee:	4951      	ldr	r1, [pc, #324]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80050f0:	4313      	orrs	r3, r2
 80050f2:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d00a      	beq.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005102:	4b4c      	ldr	r3, [pc, #304]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005104:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005108:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005110:	4948      	ldr	r1, [pc, #288]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005112:	4313      	orrs	r3, r2
 8005114:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005120:	2b00      	cmp	r3, #0
 8005122:	d015      	beq.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005124:	4b43      	ldr	r3, [pc, #268]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800512a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005132:	4940      	ldr	r1, [pc, #256]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005134:	4313      	orrs	r3, r2
 8005136:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800513e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005142:	d105      	bne.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005144:	4b3b      	ldr	r3, [pc, #236]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005146:	68db      	ldr	r3, [r3, #12]
 8005148:	4a3a      	ldr	r2, [pc, #232]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800514a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800514e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005158:	2b00      	cmp	r3, #0
 800515a:	d015      	beq.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800515c:	4b35      	ldr	r3, [pc, #212]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800515e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005162:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800516a:	4932      	ldr	r1, [pc, #200]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800516c:	4313      	orrs	r3, r2
 800516e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005176:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800517a:	d105      	bne.n	8005188 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800517c:	4b2d      	ldr	r3, [pc, #180]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800517e:	68db      	ldr	r3, [r3, #12]
 8005180:	4a2c      	ldr	r2, [pc, #176]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005182:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005186:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005190:	2b00      	cmp	r3, #0
 8005192:	d015      	beq.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005194:	4b27      	ldr	r3, [pc, #156]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005196:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800519a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051a2:	4924      	ldr	r1, [pc, #144]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051a4:	4313      	orrs	r3, r2
 80051a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051b2:	d105      	bne.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051b4:	4b1f      	ldr	r3, [pc, #124]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051b6:	68db      	ldr	r3, [r3, #12]
 80051b8:	4a1e      	ldr	r2, [pc, #120]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051be:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d015      	beq.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80051cc:	4b19      	ldr	r3, [pc, #100]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051d2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051da:	4916      	ldr	r1, [pc, #88]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051dc:	4313      	orrs	r3, r2
 80051de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051ea:	d105      	bne.n	80051f8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051ec:	4b11      	ldr	r3, [pc, #68]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051ee:	68db      	ldr	r3, [r3, #12]
 80051f0:	4a10      	ldr	r2, [pc, #64]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80051f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051f6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005200:	2b00      	cmp	r3, #0
 8005202:	d019      	beq.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005204:	4b0b      	ldr	r3, [pc, #44]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005206:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800520a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005212:	4908      	ldr	r1, [pc, #32]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005214:	4313      	orrs	r3, r2
 8005216:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800521e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005222:	d109      	bne.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005224:	4b03      	ldr	r3, [pc, #12]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	4a02      	ldr	r2, [pc, #8]	@ (8005234 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800522a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800522e:	60d3      	str	r3, [r2, #12]
 8005230:	e002      	b.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005232:	bf00      	nop
 8005234:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005240:	2b00      	cmp	r3, #0
 8005242:	d015      	beq.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005244:	4b29      	ldr	r3, [pc, #164]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005246:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800524a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005252:	4926      	ldr	r1, [pc, #152]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005254:	4313      	orrs	r3, r2
 8005256:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800525e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005262:	d105      	bne.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005264:	4b21      	ldr	r3, [pc, #132]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	4a20      	ldr	r2, [pc, #128]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800526a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800526e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005278:	2b00      	cmp	r3, #0
 800527a:	d015      	beq.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800527c:	4b1b      	ldr	r3, [pc, #108]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800527e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005282:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800528a:	4918      	ldr	r1, [pc, #96]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800528c:	4313      	orrs	r3, r2
 800528e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005296:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800529a:	d105      	bne.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800529c:	4b13      	ldr	r3, [pc, #76]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800529e:	68db      	ldr	r3, [r3, #12]
 80052a0:	4a12      	ldr	r2, [pc, #72]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052a6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d015      	beq.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80052b4:	4b0d      	ldr	r3, [pc, #52]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80052ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052c2:	490a      	ldr	r1, [pc, #40]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052c4:	4313      	orrs	r3, r2
 80052c6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052ce:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80052d2:	d105      	bne.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052d4:	4b05      	ldr	r3, [pc, #20]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	4a04      	ldr	r2, [pc, #16]	@ (80052ec <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80052da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80052de:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80052e0:	7cbb      	ldrb	r3, [r7, #18]
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	3718      	adds	r7, #24
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}
 80052ea:	bf00      	nop
 80052ec:	40021000 	.word	0x40021000

080052f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b084      	sub	sp, #16
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d101      	bne.n	8005302 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	e09d      	b.n	800543e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005306:	2b00      	cmp	r3, #0
 8005308:	d108      	bne.n	800531c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005312:	d009      	beq.n	8005328 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2200      	movs	r2, #0
 8005318:	61da      	str	r2, [r3, #28]
 800531a:	e005      	b.n	8005328 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2200      	movs	r2, #0
 8005320:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2200      	movs	r2, #0
 8005326:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005334:	b2db      	uxtb	r3, r3
 8005336:	2b00      	cmp	r3, #0
 8005338:	d106      	bne.n	8005348 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2200      	movs	r2, #0
 800533e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f7fc fb4e 	bl	80019e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2202      	movs	r2, #2
 800534c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	681a      	ldr	r2, [r3, #0]
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800535e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005368:	d902      	bls.n	8005370 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800536a:	2300      	movs	r3, #0
 800536c:	60fb      	str	r3, [r7, #12]
 800536e:	e002      	b.n	8005376 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005370:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005374:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	68db      	ldr	r3, [r3, #12]
 800537a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800537e:	d007      	beq.n	8005390 <HAL_SPI_Init+0xa0>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	68db      	ldr	r3, [r3, #12]
 8005384:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005388:	d002      	beq.n	8005390 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	689b      	ldr	r3, [r3, #8]
 800539c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80053a0:	431a      	orrs	r2, r3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	691b      	ldr	r3, [r3, #16]
 80053a6:	f003 0302 	and.w	r3, r3, #2
 80053aa:	431a      	orrs	r2, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	695b      	ldr	r3, [r3, #20]
 80053b0:	f003 0301 	and.w	r3, r3, #1
 80053b4:	431a      	orrs	r2, r3
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	699b      	ldr	r3, [r3, #24]
 80053ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80053be:	431a      	orrs	r2, r3
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	69db      	ldr	r3, [r3, #28]
 80053c4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80053c8:	431a      	orrs	r2, r3
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6a1b      	ldr	r3, [r3, #32]
 80053ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053d2:	ea42 0103 	orr.w	r1, r2, r3
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053da:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	430a      	orrs	r2, r1
 80053e4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	699b      	ldr	r3, [r3, #24]
 80053ea:	0c1b      	lsrs	r3, r3, #16
 80053ec:	f003 0204 	and.w	r2, r3, #4
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f4:	f003 0310 	and.w	r3, r3, #16
 80053f8:	431a      	orrs	r2, r3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053fe:	f003 0308 	and.w	r3, r3, #8
 8005402:	431a      	orrs	r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	68db      	ldr	r3, [r3, #12]
 8005408:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800540c:	ea42 0103 	orr.w	r1, r2, r3
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	430a      	orrs	r2, r1
 800541c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	69da      	ldr	r2, [r3, #28]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800542c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2200      	movs	r2, #0
 8005432:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2201      	movs	r2, #1
 8005438:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800543c:	2300      	movs	r3, #0
}
 800543e:	4618      	mov	r0, r3
 8005440:	3710      	adds	r7, #16
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}

08005446 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005446:	b580      	push	{r7, lr}
 8005448:	b08a      	sub	sp, #40	@ 0x28
 800544a:	af00      	add	r7, sp, #0
 800544c:	60f8      	str	r0, [r7, #12]
 800544e:	60b9      	str	r1, [r7, #8]
 8005450:	607a      	str	r2, [r7, #4]
 8005452:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005454:	2301      	movs	r3, #1
 8005456:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005458:	2300      	movs	r3, #0
 800545a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005464:	2b01      	cmp	r3, #1
 8005466:	d101      	bne.n	800546c <HAL_SPI_TransmitReceive+0x26>
 8005468:	2302      	movs	r3, #2
 800546a:	e20a      	b.n	8005882 <HAL_SPI_TransmitReceive+0x43c>
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005474:	f7fc fd76 	bl	8001f64 <HAL_GetTick>
 8005478:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005480:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005488:	887b      	ldrh	r3, [r7, #2]
 800548a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800548c:	887b      	ldrh	r3, [r7, #2]
 800548e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005490:	7efb      	ldrb	r3, [r7, #27]
 8005492:	2b01      	cmp	r3, #1
 8005494:	d00e      	beq.n	80054b4 <HAL_SPI_TransmitReceive+0x6e>
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800549c:	d106      	bne.n	80054ac <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d102      	bne.n	80054ac <HAL_SPI_TransmitReceive+0x66>
 80054a6:	7efb      	ldrb	r3, [r7, #27]
 80054a8:	2b04      	cmp	r3, #4
 80054aa:	d003      	beq.n	80054b4 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80054ac:	2302      	movs	r3, #2
 80054ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80054b2:	e1e0      	b.n	8005876 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80054b4:	68bb      	ldr	r3, [r7, #8]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d005      	beq.n	80054c6 <HAL_SPI_TransmitReceive+0x80>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d002      	beq.n	80054c6 <HAL_SPI_TransmitReceive+0x80>
 80054c0:	887b      	ldrh	r3, [r7, #2]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d103      	bne.n	80054ce <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80054cc:	e1d3      	b.n	8005876 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	2b04      	cmp	r3, #4
 80054d8:	d003      	beq.n	80054e2 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2205      	movs	r2, #5
 80054de:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2200      	movs	r2, #0
 80054e6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	887a      	ldrh	r2, [r7, #2]
 80054f2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	887a      	ldrh	r2, [r7, #2]
 80054fa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	68ba      	ldr	r2, [r7, #8]
 8005502:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	887a      	ldrh	r2, [r7, #2]
 8005508:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	887a      	ldrh	r2, [r7, #2]
 800550e:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	2200      	movs	r2, #0
 8005514:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2200      	movs	r2, #0
 800551a:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	68db      	ldr	r3, [r3, #12]
 8005520:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005524:	d802      	bhi.n	800552c <HAL_SPI_TransmitReceive+0xe6>
 8005526:	8a3b      	ldrh	r3, [r7, #16]
 8005528:	2b01      	cmp	r3, #1
 800552a:	d908      	bls.n	800553e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	685a      	ldr	r2, [r3, #4]
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800553a:	605a      	str	r2, [r3, #4]
 800553c:	e007      	b.n	800554e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	685a      	ldr	r2, [r3, #4]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800554c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005558:	2b40      	cmp	r3, #64	@ 0x40
 800555a:	d007      	beq.n	800556c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	681a      	ldr	r2, [r3, #0]
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800556a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	68db      	ldr	r3, [r3, #12]
 8005570:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005574:	f240 8081 	bls.w	800567a <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d002      	beq.n	8005586 <HAL_SPI_TransmitReceive+0x140>
 8005580:	8a7b      	ldrh	r3, [r7, #18]
 8005582:	2b01      	cmp	r3, #1
 8005584:	d16d      	bne.n	8005662 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800558a:	881a      	ldrh	r2, [r3, #0]
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005596:	1c9a      	adds	r2, r3, #2
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055a0:	b29b      	uxth	r3, r3
 80055a2:	3b01      	subs	r3, #1
 80055a4:	b29a      	uxth	r2, r3
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055aa:	e05a      	b.n	8005662 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	f003 0302 	and.w	r3, r3, #2
 80055b6:	2b02      	cmp	r3, #2
 80055b8:	d11b      	bne.n	80055f2 <HAL_SPI_TransmitReceive+0x1ac>
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055be:	b29b      	uxth	r3, r3
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d016      	beq.n	80055f2 <HAL_SPI_TransmitReceive+0x1ac>
 80055c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d113      	bne.n	80055f2 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ce:	881a      	ldrh	r2, [r3, #0]
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055da:	1c9a      	adds	r2, r3, #2
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	3b01      	subs	r3, #1
 80055e8:	b29a      	uxth	r2, r3
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80055ee:	2300      	movs	r3, #0
 80055f0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	689b      	ldr	r3, [r3, #8]
 80055f8:	f003 0301 	and.w	r3, r3, #1
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d11c      	bne.n	800563a <HAL_SPI_TransmitReceive+0x1f4>
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005606:	b29b      	uxth	r3, r3
 8005608:	2b00      	cmp	r3, #0
 800560a:	d016      	beq.n	800563a <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	68da      	ldr	r2, [r3, #12]
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005616:	b292      	uxth	r2, r2
 8005618:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800561e:	1c9a      	adds	r2, r3, #2
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800562a:	b29b      	uxth	r3, r3
 800562c:	3b01      	subs	r3, #1
 800562e:	b29a      	uxth	r2, r3
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005636:	2301      	movs	r3, #1
 8005638:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800563a:	f7fc fc93 	bl	8001f64 <HAL_GetTick>
 800563e:	4602      	mov	r2, r0
 8005640:	69fb      	ldr	r3, [r7, #28]
 8005642:	1ad3      	subs	r3, r2, r3
 8005644:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005646:	429a      	cmp	r2, r3
 8005648:	d80b      	bhi.n	8005662 <HAL_SPI_TransmitReceive+0x21c>
 800564a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800564c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005650:	d007      	beq.n	8005662 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8005652:	2303      	movs	r3, #3
 8005654:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2201      	movs	r2, #1
 800565c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8005660:	e109      	b.n	8005876 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005666:	b29b      	uxth	r3, r3
 8005668:	2b00      	cmp	r3, #0
 800566a:	d19f      	bne.n	80055ac <HAL_SPI_TransmitReceive+0x166>
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005672:	b29b      	uxth	r3, r3
 8005674:	2b00      	cmp	r3, #0
 8005676:	d199      	bne.n	80055ac <HAL_SPI_TransmitReceive+0x166>
 8005678:	e0e3      	b.n	8005842 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d003      	beq.n	800568a <HAL_SPI_TransmitReceive+0x244>
 8005682:	8a7b      	ldrh	r3, [r7, #18]
 8005684:	2b01      	cmp	r3, #1
 8005686:	f040 80cf 	bne.w	8005828 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800568e:	b29b      	uxth	r3, r3
 8005690:	2b01      	cmp	r3, #1
 8005692:	d912      	bls.n	80056ba <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005698:	881a      	ldrh	r2, [r3, #0]
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056a4:	1c9a      	adds	r2, r3, #2
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056ae:	b29b      	uxth	r3, r3
 80056b0:	3b02      	subs	r3, #2
 80056b2:	b29a      	uxth	r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80056b8:	e0b6      	b.n	8005828 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	330c      	adds	r3, #12
 80056c4:	7812      	ldrb	r2, [r2, #0]
 80056c6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056cc:	1c5a      	adds	r2, r3, #1
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056d6:	b29b      	uxth	r3, r3
 80056d8:	3b01      	subs	r3, #1
 80056da:	b29a      	uxth	r2, r3
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056e0:	e0a2      	b.n	8005828 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	f003 0302 	and.w	r3, r3, #2
 80056ec:	2b02      	cmp	r3, #2
 80056ee:	d134      	bne.n	800575a <HAL_SPI_TransmitReceive+0x314>
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056f4:	b29b      	uxth	r3, r3
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d02f      	beq.n	800575a <HAL_SPI_TransmitReceive+0x314>
 80056fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056fc:	2b01      	cmp	r3, #1
 80056fe:	d12c      	bne.n	800575a <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005704:	b29b      	uxth	r3, r3
 8005706:	2b01      	cmp	r3, #1
 8005708:	d912      	bls.n	8005730 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800570e:	881a      	ldrh	r2, [r3, #0]
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800571a:	1c9a      	adds	r2, r3, #2
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005724:	b29b      	uxth	r3, r3
 8005726:	3b02      	subs	r3, #2
 8005728:	b29a      	uxth	r2, r3
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800572e:	e012      	b.n	8005756 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	330c      	adds	r3, #12
 800573a:	7812      	ldrb	r2, [r2, #0]
 800573c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005742:	1c5a      	adds	r2, r3, #1
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800574c:	b29b      	uxth	r3, r3
 800574e:	3b01      	subs	r3, #1
 8005750:	b29a      	uxth	r2, r3
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005756:	2300      	movs	r3, #0
 8005758:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	f003 0301 	and.w	r3, r3, #1
 8005764:	2b01      	cmp	r3, #1
 8005766:	d148      	bne.n	80057fa <HAL_SPI_TransmitReceive+0x3b4>
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800576e:	b29b      	uxth	r3, r3
 8005770:	2b00      	cmp	r3, #0
 8005772:	d042      	beq.n	80057fa <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800577a:	b29b      	uxth	r3, r3
 800577c:	2b01      	cmp	r3, #1
 800577e:	d923      	bls.n	80057c8 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	68da      	ldr	r2, [r3, #12]
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800578a:	b292      	uxth	r2, r2
 800578c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005792:	1c9a      	adds	r2, r3, #2
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800579e:	b29b      	uxth	r3, r3
 80057a0:	3b02      	subs	r3, #2
 80057a2:	b29a      	uxth	r2, r3
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80057b0:	b29b      	uxth	r3, r3
 80057b2:	2b01      	cmp	r3, #1
 80057b4:	d81f      	bhi.n	80057f6 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	685a      	ldr	r2, [r3, #4]
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80057c4:	605a      	str	r2, [r3, #4]
 80057c6:	e016      	b.n	80057f6 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f103 020c 	add.w	r2, r3, #12
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d4:	7812      	ldrb	r2, [r2, #0]
 80057d6:	b2d2      	uxtb	r2, r2
 80057d8:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057de:	1c5a      	adds	r2, r3, #1
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80057ea:	b29b      	uxth	r3, r3
 80057ec:	3b01      	subs	r3, #1
 80057ee:	b29a      	uxth	r2, r3
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80057f6:	2301      	movs	r3, #1
 80057f8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80057fa:	f7fc fbb3 	bl	8001f64 <HAL_GetTick>
 80057fe:	4602      	mov	r2, r0
 8005800:	69fb      	ldr	r3, [r7, #28]
 8005802:	1ad3      	subs	r3, r2, r3
 8005804:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005806:	429a      	cmp	r2, r3
 8005808:	d803      	bhi.n	8005812 <HAL_SPI_TransmitReceive+0x3cc>
 800580a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800580c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005810:	d102      	bne.n	8005818 <HAL_SPI_TransmitReceive+0x3d2>
 8005812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005814:	2b00      	cmp	r3, #0
 8005816:	d107      	bne.n	8005828 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8005818:	2303      	movs	r3, #3
 800581a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2201      	movs	r2, #1
 8005822:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8005826:	e026      	b.n	8005876 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800582c:	b29b      	uxth	r3, r3
 800582e:	2b00      	cmp	r3, #0
 8005830:	f47f af57 	bne.w	80056e2 <HAL_SPI_TransmitReceive+0x29c>
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800583a:	b29b      	uxth	r3, r3
 800583c:	2b00      	cmp	r3, #0
 800583e:	f47f af50 	bne.w	80056e2 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005842:	69fa      	ldr	r2, [r7, #28]
 8005844:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005846:	68f8      	ldr	r0, [r7, #12]
 8005848:	f000 f93e 	bl	8005ac8 <SPI_EndRxTxTransaction>
 800584c:	4603      	mov	r3, r0
 800584e:	2b00      	cmp	r3, #0
 8005850:	d005      	beq.n	800585e <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8005852:	2301      	movs	r3, #1
 8005854:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	2220      	movs	r2, #32
 800585c:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005862:	2b00      	cmp	r3, #0
 8005864:	d003      	beq.n	800586e <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8005866:	2301      	movs	r3, #1
 8005868:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800586c:	e003      	b.n	8005876 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2201      	movs	r2, #1
 8005872:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2200      	movs	r2, #0
 800587a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800587e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8005882:	4618      	mov	r0, r3
 8005884:	3728      	adds	r7, #40	@ 0x28
 8005886:	46bd      	mov	sp, r7
 8005888:	bd80      	pop	{r7, pc}
	...

0800588c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b088      	sub	sp, #32
 8005890:	af00      	add	r7, sp, #0
 8005892:	60f8      	str	r0, [r7, #12]
 8005894:	60b9      	str	r1, [r7, #8]
 8005896:	603b      	str	r3, [r7, #0]
 8005898:	4613      	mov	r3, r2
 800589a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800589c:	f7fc fb62 	bl	8001f64 <HAL_GetTick>
 80058a0:	4602      	mov	r2, r0
 80058a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058a4:	1a9b      	subs	r3, r3, r2
 80058a6:	683a      	ldr	r2, [r7, #0]
 80058a8:	4413      	add	r3, r2
 80058aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80058ac:	f7fc fb5a 	bl	8001f64 <HAL_GetTick>
 80058b0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80058b2:	4b39      	ldr	r3, [pc, #228]	@ (8005998 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	015b      	lsls	r3, r3, #5
 80058b8:	0d1b      	lsrs	r3, r3, #20
 80058ba:	69fa      	ldr	r2, [r7, #28]
 80058bc:	fb02 f303 	mul.w	r3, r2, r3
 80058c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80058c2:	e054      	b.n	800596e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ca:	d050      	beq.n	800596e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80058cc:	f7fc fb4a 	bl	8001f64 <HAL_GetTick>
 80058d0:	4602      	mov	r2, r0
 80058d2:	69bb      	ldr	r3, [r7, #24]
 80058d4:	1ad3      	subs	r3, r2, r3
 80058d6:	69fa      	ldr	r2, [r7, #28]
 80058d8:	429a      	cmp	r2, r3
 80058da:	d902      	bls.n	80058e2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80058dc:	69fb      	ldr	r3, [r7, #28]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d13d      	bne.n	800595e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	685a      	ldr	r2, [r3, #4]
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80058f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058fa:	d111      	bne.n	8005920 <SPI_WaitFlagStateUntilTimeout+0x94>
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	689b      	ldr	r3, [r3, #8]
 8005900:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005904:	d004      	beq.n	8005910 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800590e:	d107      	bne.n	8005920 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800591e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005924:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005928:	d10f      	bne.n	800594a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005938:	601a      	str	r2, [r3, #0]
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005948:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2201      	movs	r2, #1
 800594e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2200      	movs	r2, #0
 8005956:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800595a:	2303      	movs	r3, #3
 800595c:	e017      	b.n	800598e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d101      	bne.n	8005968 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005964:	2300      	movs	r3, #0
 8005966:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	3b01      	subs	r3, #1
 800596c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	689a      	ldr	r2, [r3, #8]
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	4013      	ands	r3, r2
 8005978:	68ba      	ldr	r2, [r7, #8]
 800597a:	429a      	cmp	r2, r3
 800597c:	bf0c      	ite	eq
 800597e:	2301      	moveq	r3, #1
 8005980:	2300      	movne	r3, #0
 8005982:	b2db      	uxtb	r3, r3
 8005984:	461a      	mov	r2, r3
 8005986:	79fb      	ldrb	r3, [r7, #7]
 8005988:	429a      	cmp	r2, r3
 800598a:	d19b      	bne.n	80058c4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800598c:	2300      	movs	r3, #0
}
 800598e:	4618      	mov	r0, r3
 8005990:	3720      	adds	r7, #32
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
 8005996:	bf00      	nop
 8005998:	20000008 	.word	0x20000008

0800599c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b08a      	sub	sp, #40	@ 0x28
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	607a      	str	r2, [r7, #4]
 80059a8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80059aa:	2300      	movs	r3, #0
 80059ac:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80059ae:	f7fc fad9 	bl	8001f64 <HAL_GetTick>
 80059b2:	4602      	mov	r2, r0
 80059b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059b6:	1a9b      	subs	r3, r3, r2
 80059b8:	683a      	ldr	r2, [r7, #0]
 80059ba:	4413      	add	r3, r2
 80059bc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80059be:	f7fc fad1 	bl	8001f64 <HAL_GetTick>
 80059c2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	330c      	adds	r3, #12
 80059ca:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80059cc:	4b3d      	ldr	r3, [pc, #244]	@ (8005ac4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80059ce:	681a      	ldr	r2, [r3, #0]
 80059d0:	4613      	mov	r3, r2
 80059d2:	009b      	lsls	r3, r3, #2
 80059d4:	4413      	add	r3, r2
 80059d6:	00da      	lsls	r2, r3, #3
 80059d8:	1ad3      	subs	r3, r2, r3
 80059da:	0d1b      	lsrs	r3, r3, #20
 80059dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059de:	fb02 f303 	mul.w	r3, r2, r3
 80059e2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80059e4:	e060      	b.n	8005aa8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80059e6:	68bb      	ldr	r3, [r7, #8]
 80059e8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80059ec:	d107      	bne.n	80059fe <SPI_WaitFifoStateUntilTimeout+0x62>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d104      	bne.n	80059fe <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	781b      	ldrb	r3, [r3, #0]
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80059fc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80059fe:	683b      	ldr	r3, [r7, #0]
 8005a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a04:	d050      	beq.n	8005aa8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005a06:	f7fc faad 	bl	8001f64 <HAL_GetTick>
 8005a0a:	4602      	mov	r2, r0
 8005a0c:	6a3b      	ldr	r3, [r7, #32]
 8005a0e:	1ad3      	subs	r3, r2, r3
 8005a10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a12:	429a      	cmp	r2, r3
 8005a14:	d902      	bls.n	8005a1c <SPI_WaitFifoStateUntilTimeout+0x80>
 8005a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d13d      	bne.n	8005a98 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	685a      	ldr	r2, [r3, #4]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005a2a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a34:	d111      	bne.n	8005a5a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	689b      	ldr	r3, [r3, #8]
 8005a3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a3e:	d004      	beq.n	8005a4a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a48:	d107      	bne.n	8005a5a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005a58:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a62:	d10f      	bne.n	8005a84 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005a72:	601a      	str	r2, [r3, #0]
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	681a      	ldr	r2, [r3, #0]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005a82:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2201      	movs	r2, #1
 8005a88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005a94:	2303      	movs	r3, #3
 8005a96:	e010      	b.n	8005aba <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005a98:	69bb      	ldr	r3, [r7, #24]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d101      	bne.n	8005aa2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005aa2:	69bb      	ldr	r3, [r7, #24]
 8005aa4:	3b01      	subs	r3, #1
 8005aa6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	689a      	ldr	r2, [r3, #8]
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	687a      	ldr	r2, [r7, #4]
 8005ab4:	429a      	cmp	r2, r3
 8005ab6:	d196      	bne.n	80059e6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005ab8:	2300      	movs	r3, #0
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3728      	adds	r7, #40	@ 0x28
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}
 8005ac2:	bf00      	nop
 8005ac4:	20000008 	.word	0x20000008

08005ac8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b086      	sub	sp, #24
 8005acc:	af02      	add	r7, sp, #8
 8005ace:	60f8      	str	r0, [r7, #12]
 8005ad0:	60b9      	str	r1, [r7, #8]
 8005ad2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	9300      	str	r3, [sp, #0]
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	2200      	movs	r2, #0
 8005adc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005ae0:	68f8      	ldr	r0, [r7, #12]
 8005ae2:	f7ff ff5b 	bl	800599c <SPI_WaitFifoStateUntilTimeout>
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d007      	beq.n	8005afc <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005af0:	f043 0220 	orr.w	r2, r3, #32
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005af8:	2303      	movs	r3, #3
 8005afa:	e027      	b.n	8005b4c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	9300      	str	r3, [sp, #0]
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	2200      	movs	r2, #0
 8005b04:	2180      	movs	r1, #128	@ 0x80
 8005b06:	68f8      	ldr	r0, [r7, #12]
 8005b08:	f7ff fec0 	bl	800588c <SPI_WaitFlagStateUntilTimeout>
 8005b0c:	4603      	mov	r3, r0
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d007      	beq.n	8005b22 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b16:	f043 0220 	orr.w	r2, r3, #32
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005b1e:	2303      	movs	r3, #3
 8005b20:	e014      	b.n	8005b4c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	9300      	str	r3, [sp, #0]
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	2200      	movs	r2, #0
 8005b2a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005b2e:	68f8      	ldr	r0, [r7, #12]
 8005b30:	f7ff ff34 	bl	800599c <SPI_WaitFifoStateUntilTimeout>
 8005b34:	4603      	mov	r3, r0
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d007      	beq.n	8005b4a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b3e:	f043 0220 	orr.w	r2, r3, #32
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005b46:	2303      	movs	r3, #3
 8005b48:	e000      	b.n	8005b4c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005b4a:	2300      	movs	r3, #0
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3710      	adds	r7, #16
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}

08005b54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b082      	sub	sp, #8
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d101      	bne.n	8005b66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b62:	2301      	movs	r3, #1
 8005b64:	e049      	b.n	8005bfa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b6c:	b2db      	uxtb	r3, r3
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d106      	bne.n	8005b80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2200      	movs	r2, #0
 8005b76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f7fb ff92 	bl	8001aa4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2202      	movs	r2, #2
 8005b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	3304      	adds	r3, #4
 8005b90:	4619      	mov	r1, r3
 8005b92:	4610      	mov	r0, r2
 8005b94:	f000 fdc4 	bl	8006720 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2201      	movs	r2, #1
 8005bac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2201      	movs	r2, #1
 8005bcc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2201      	movs	r2, #1
 8005be4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005bf8:	2300      	movs	r3, #0
}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	3708      	adds	r7, #8
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}
	...

08005c04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b085      	sub	sp, #20
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c12:	b2db      	uxtb	r3, r3
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d001      	beq.n	8005c1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e054      	b.n	8005cc6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2202      	movs	r2, #2
 8005c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	68da      	ldr	r2, [r3, #12]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f042 0201 	orr.w	r2, r2, #1
 8005c32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a26      	ldr	r2, [pc, #152]	@ (8005cd4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d022      	beq.n	8005c84 <HAL_TIM_Base_Start_IT+0x80>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c46:	d01d      	beq.n	8005c84 <HAL_TIM_Base_Start_IT+0x80>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a22      	ldr	r2, [pc, #136]	@ (8005cd8 <HAL_TIM_Base_Start_IT+0xd4>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d018      	beq.n	8005c84 <HAL_TIM_Base_Start_IT+0x80>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a21      	ldr	r2, [pc, #132]	@ (8005cdc <HAL_TIM_Base_Start_IT+0xd8>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d013      	beq.n	8005c84 <HAL_TIM_Base_Start_IT+0x80>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a1f      	ldr	r2, [pc, #124]	@ (8005ce0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d00e      	beq.n	8005c84 <HAL_TIM_Base_Start_IT+0x80>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a1e      	ldr	r2, [pc, #120]	@ (8005ce4 <HAL_TIM_Base_Start_IT+0xe0>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d009      	beq.n	8005c84 <HAL_TIM_Base_Start_IT+0x80>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a1c      	ldr	r2, [pc, #112]	@ (8005ce8 <HAL_TIM_Base_Start_IT+0xe4>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d004      	beq.n	8005c84 <HAL_TIM_Base_Start_IT+0x80>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a1b      	ldr	r2, [pc, #108]	@ (8005cec <HAL_TIM_Base_Start_IT+0xe8>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d115      	bne.n	8005cb0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	689a      	ldr	r2, [r3, #8]
 8005c8a:	4b19      	ldr	r3, [pc, #100]	@ (8005cf0 <HAL_TIM_Base_Start_IT+0xec>)
 8005c8c:	4013      	ands	r3, r2
 8005c8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2b06      	cmp	r3, #6
 8005c94:	d015      	beq.n	8005cc2 <HAL_TIM_Base_Start_IT+0xbe>
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c9c:	d011      	beq.n	8005cc2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f042 0201 	orr.w	r2, r2, #1
 8005cac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cae:	e008      	b.n	8005cc2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f042 0201 	orr.w	r2, r2, #1
 8005cbe:	601a      	str	r2, [r3, #0]
 8005cc0:	e000      	b.n	8005cc4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cc2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005cc4:	2300      	movs	r3, #0
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3714      	adds	r7, #20
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr
 8005cd2:	bf00      	nop
 8005cd4:	40012c00 	.word	0x40012c00
 8005cd8:	40000400 	.word	0x40000400
 8005cdc:	40000800 	.word	0x40000800
 8005ce0:	40000c00 	.word	0x40000c00
 8005ce4:	40013400 	.word	0x40013400
 8005ce8:	40014000 	.word	0x40014000
 8005cec:	40015000 	.word	0x40015000
 8005cf0:	00010007 	.word	0x00010007

08005cf4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b082      	sub	sp, #8
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d101      	bne.n	8005d06 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	e049      	b.n	8005d9a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d0c:	b2db      	uxtb	r3, r3
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d106      	bne.n	8005d20 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f000 f841 	bl	8005da2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2202      	movs	r2, #2
 8005d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681a      	ldr	r2, [r3, #0]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	3304      	adds	r3, #4
 8005d30:	4619      	mov	r1, r3
 8005d32:	4610      	mov	r0, r2
 8005d34:	f000 fcf4 	bl	8006720 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2201      	movs	r2, #1
 8005d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d98:	2300      	movs	r3, #0
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3708      	adds	r7, #8
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}

08005da2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005da2:	b480      	push	{r7}
 8005da4:	b083      	sub	sp, #12
 8005da6:	af00      	add	r7, sp, #0
 8005da8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005daa:	bf00      	nop
 8005dac:	370c      	adds	r7, #12
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr
	...

08005db8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b084      	sub	sp, #16
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
 8005dc0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d109      	bne.n	8005ddc <HAL_TIM_PWM_Start+0x24>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005dce:	b2db      	uxtb	r3, r3
 8005dd0:	2b01      	cmp	r3, #1
 8005dd2:	bf14      	ite	ne
 8005dd4:	2301      	movne	r3, #1
 8005dd6:	2300      	moveq	r3, #0
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	e03c      	b.n	8005e56 <HAL_TIM_PWM_Start+0x9e>
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	2b04      	cmp	r3, #4
 8005de0:	d109      	bne.n	8005df6 <HAL_TIM_PWM_Start+0x3e>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005de8:	b2db      	uxtb	r3, r3
 8005dea:	2b01      	cmp	r3, #1
 8005dec:	bf14      	ite	ne
 8005dee:	2301      	movne	r3, #1
 8005df0:	2300      	moveq	r3, #0
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	e02f      	b.n	8005e56 <HAL_TIM_PWM_Start+0x9e>
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	2b08      	cmp	r3, #8
 8005dfa:	d109      	bne.n	8005e10 <HAL_TIM_PWM_Start+0x58>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005e02:	b2db      	uxtb	r3, r3
 8005e04:	2b01      	cmp	r3, #1
 8005e06:	bf14      	ite	ne
 8005e08:	2301      	movne	r3, #1
 8005e0a:	2300      	moveq	r3, #0
 8005e0c:	b2db      	uxtb	r3, r3
 8005e0e:	e022      	b.n	8005e56 <HAL_TIM_PWM_Start+0x9e>
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	2b0c      	cmp	r3, #12
 8005e14:	d109      	bne.n	8005e2a <HAL_TIM_PWM_Start+0x72>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e1c:	b2db      	uxtb	r3, r3
 8005e1e:	2b01      	cmp	r3, #1
 8005e20:	bf14      	ite	ne
 8005e22:	2301      	movne	r3, #1
 8005e24:	2300      	moveq	r3, #0
 8005e26:	b2db      	uxtb	r3, r3
 8005e28:	e015      	b.n	8005e56 <HAL_TIM_PWM_Start+0x9e>
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	2b10      	cmp	r3, #16
 8005e2e:	d109      	bne.n	8005e44 <HAL_TIM_PWM_Start+0x8c>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	2b01      	cmp	r3, #1
 8005e3a:	bf14      	ite	ne
 8005e3c:	2301      	movne	r3, #1
 8005e3e:	2300      	moveq	r3, #0
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	e008      	b.n	8005e56 <HAL_TIM_PWM_Start+0x9e>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005e4a:	b2db      	uxtb	r3, r3
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	bf14      	ite	ne
 8005e50:	2301      	movne	r3, #1
 8005e52:	2300      	moveq	r3, #0
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d001      	beq.n	8005e5e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e0a6      	b.n	8005fac <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d104      	bne.n	8005e6e <HAL_TIM_PWM_Start+0xb6>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2202      	movs	r2, #2
 8005e68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e6c:	e023      	b.n	8005eb6 <HAL_TIM_PWM_Start+0xfe>
 8005e6e:	683b      	ldr	r3, [r7, #0]
 8005e70:	2b04      	cmp	r3, #4
 8005e72:	d104      	bne.n	8005e7e <HAL_TIM_PWM_Start+0xc6>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2202      	movs	r2, #2
 8005e78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e7c:	e01b      	b.n	8005eb6 <HAL_TIM_PWM_Start+0xfe>
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	2b08      	cmp	r3, #8
 8005e82:	d104      	bne.n	8005e8e <HAL_TIM_PWM_Start+0xd6>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2202      	movs	r2, #2
 8005e88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e8c:	e013      	b.n	8005eb6 <HAL_TIM_PWM_Start+0xfe>
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	2b0c      	cmp	r3, #12
 8005e92:	d104      	bne.n	8005e9e <HAL_TIM_PWM_Start+0xe6>
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2202      	movs	r2, #2
 8005e98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005e9c:	e00b      	b.n	8005eb6 <HAL_TIM_PWM_Start+0xfe>
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	2b10      	cmp	r3, #16
 8005ea2:	d104      	bne.n	8005eae <HAL_TIM_PWM_Start+0xf6>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2202      	movs	r2, #2
 8005ea8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005eac:	e003      	b.n	8005eb6 <HAL_TIM_PWM_Start+0xfe>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2202      	movs	r2, #2
 8005eb2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	6839      	ldr	r1, [r7, #0]
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f001 f8a8 	bl	8007014 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a3a      	ldr	r2, [pc, #232]	@ (8005fb4 <HAL_TIM_PWM_Start+0x1fc>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d018      	beq.n	8005f00 <HAL_TIM_PWM_Start+0x148>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a39      	ldr	r2, [pc, #228]	@ (8005fb8 <HAL_TIM_PWM_Start+0x200>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d013      	beq.n	8005f00 <HAL_TIM_PWM_Start+0x148>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a37      	ldr	r2, [pc, #220]	@ (8005fbc <HAL_TIM_PWM_Start+0x204>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d00e      	beq.n	8005f00 <HAL_TIM_PWM_Start+0x148>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a36      	ldr	r2, [pc, #216]	@ (8005fc0 <HAL_TIM_PWM_Start+0x208>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d009      	beq.n	8005f00 <HAL_TIM_PWM_Start+0x148>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a34      	ldr	r2, [pc, #208]	@ (8005fc4 <HAL_TIM_PWM_Start+0x20c>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d004      	beq.n	8005f00 <HAL_TIM_PWM_Start+0x148>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4a33      	ldr	r2, [pc, #204]	@ (8005fc8 <HAL_TIM_PWM_Start+0x210>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d101      	bne.n	8005f04 <HAL_TIM_PWM_Start+0x14c>
 8005f00:	2301      	movs	r3, #1
 8005f02:	e000      	b.n	8005f06 <HAL_TIM_PWM_Start+0x14e>
 8005f04:	2300      	movs	r3, #0
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d007      	beq.n	8005f1a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005f18:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a25      	ldr	r2, [pc, #148]	@ (8005fb4 <HAL_TIM_PWM_Start+0x1fc>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d022      	beq.n	8005f6a <HAL_TIM_PWM_Start+0x1b2>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f2c:	d01d      	beq.n	8005f6a <HAL_TIM_PWM_Start+0x1b2>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a26      	ldr	r2, [pc, #152]	@ (8005fcc <HAL_TIM_PWM_Start+0x214>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d018      	beq.n	8005f6a <HAL_TIM_PWM_Start+0x1b2>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a24      	ldr	r2, [pc, #144]	@ (8005fd0 <HAL_TIM_PWM_Start+0x218>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d013      	beq.n	8005f6a <HAL_TIM_PWM_Start+0x1b2>
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4a23      	ldr	r2, [pc, #140]	@ (8005fd4 <HAL_TIM_PWM_Start+0x21c>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d00e      	beq.n	8005f6a <HAL_TIM_PWM_Start+0x1b2>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a19      	ldr	r2, [pc, #100]	@ (8005fb8 <HAL_TIM_PWM_Start+0x200>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d009      	beq.n	8005f6a <HAL_TIM_PWM_Start+0x1b2>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	4a18      	ldr	r2, [pc, #96]	@ (8005fbc <HAL_TIM_PWM_Start+0x204>)
 8005f5c:	4293      	cmp	r3, r2
 8005f5e:	d004      	beq.n	8005f6a <HAL_TIM_PWM_Start+0x1b2>
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	4a18      	ldr	r2, [pc, #96]	@ (8005fc8 <HAL_TIM_PWM_Start+0x210>)
 8005f66:	4293      	cmp	r3, r2
 8005f68:	d115      	bne.n	8005f96 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	689a      	ldr	r2, [r3, #8]
 8005f70:	4b19      	ldr	r3, [pc, #100]	@ (8005fd8 <HAL_TIM_PWM_Start+0x220>)
 8005f72:	4013      	ands	r3, r2
 8005f74:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2b06      	cmp	r3, #6
 8005f7a:	d015      	beq.n	8005fa8 <HAL_TIM_PWM_Start+0x1f0>
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f82:	d011      	beq.n	8005fa8 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f042 0201 	orr.w	r2, r2, #1
 8005f92:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f94:	e008      	b.n	8005fa8 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f042 0201 	orr.w	r2, r2, #1
 8005fa4:	601a      	str	r2, [r3, #0]
 8005fa6:	e000      	b.n	8005faa <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fa8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005faa:	2300      	movs	r3, #0
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3710      	adds	r7, #16
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}
 8005fb4:	40012c00 	.word	0x40012c00
 8005fb8:	40013400 	.word	0x40013400
 8005fbc:	40014000 	.word	0x40014000
 8005fc0:	40014400 	.word	0x40014400
 8005fc4:	40014800 	.word	0x40014800
 8005fc8:	40015000 	.word	0x40015000
 8005fcc:	40000400 	.word	0x40000400
 8005fd0:	40000800 	.word	0x40000800
 8005fd4:	40000c00 	.word	0x40000c00
 8005fd8:	00010007 	.word	0x00010007

08005fdc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b084      	sub	sp, #16
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	68db      	ldr	r3, [r3, #12]
 8005fea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	691b      	ldr	r3, [r3, #16]
 8005ff2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	f003 0302 	and.w	r3, r3, #2
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d020      	beq.n	8006040 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	f003 0302 	and.w	r3, r3, #2
 8006004:	2b00      	cmp	r3, #0
 8006006:	d01b      	beq.n	8006040 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f06f 0202 	mvn.w	r2, #2
 8006010:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2201      	movs	r2, #1
 8006016:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	699b      	ldr	r3, [r3, #24]
 800601e:	f003 0303 	and.w	r3, r3, #3
 8006022:	2b00      	cmp	r3, #0
 8006024:	d003      	beq.n	800602e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f000 fb5c 	bl	80066e4 <HAL_TIM_IC_CaptureCallback>
 800602c:	e005      	b.n	800603a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f000 fb4e 	bl	80066d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f000 fb5f 	bl	80066f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	f003 0304 	and.w	r3, r3, #4
 8006046:	2b00      	cmp	r3, #0
 8006048:	d020      	beq.n	800608c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	f003 0304 	and.w	r3, r3, #4
 8006050:	2b00      	cmp	r3, #0
 8006052:	d01b      	beq.n	800608c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f06f 0204 	mvn.w	r2, #4
 800605c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2202      	movs	r2, #2
 8006062:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	699b      	ldr	r3, [r3, #24]
 800606a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800606e:	2b00      	cmp	r3, #0
 8006070:	d003      	beq.n	800607a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f000 fb36 	bl	80066e4 <HAL_TIM_IC_CaptureCallback>
 8006078:	e005      	b.n	8006086 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800607a:	6878      	ldr	r0, [r7, #4]
 800607c:	f000 fb28 	bl	80066d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	f000 fb39 	bl	80066f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2200      	movs	r2, #0
 800608a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	f003 0308 	and.w	r3, r3, #8
 8006092:	2b00      	cmp	r3, #0
 8006094:	d020      	beq.n	80060d8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	f003 0308 	and.w	r3, r3, #8
 800609c:	2b00      	cmp	r3, #0
 800609e:	d01b      	beq.n	80060d8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f06f 0208 	mvn.w	r2, #8
 80060a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2204      	movs	r2, #4
 80060ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	69db      	ldr	r3, [r3, #28]
 80060b6:	f003 0303 	and.w	r3, r3, #3
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d003      	beq.n	80060c6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f000 fb10 	bl	80066e4 <HAL_TIM_IC_CaptureCallback>
 80060c4:	e005      	b.n	80060d2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	f000 fb02 	bl	80066d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	f000 fb13 	bl	80066f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2200      	movs	r2, #0
 80060d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	f003 0310 	and.w	r3, r3, #16
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d020      	beq.n	8006124 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	f003 0310 	and.w	r3, r3, #16
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d01b      	beq.n	8006124 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f06f 0210 	mvn.w	r2, #16
 80060f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2208      	movs	r2, #8
 80060fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	69db      	ldr	r3, [r3, #28]
 8006102:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006106:	2b00      	cmp	r3, #0
 8006108:	d003      	beq.n	8006112 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f000 faea 	bl	80066e4 <HAL_TIM_IC_CaptureCallback>
 8006110:	e005      	b.n	800611e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f000 fadc 	bl	80066d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006118:	6878      	ldr	r0, [r7, #4]
 800611a:	f000 faed 	bl	80066f8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2200      	movs	r2, #0
 8006122:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	f003 0301 	and.w	r3, r3, #1
 800612a:	2b00      	cmp	r3, #0
 800612c:	d00c      	beq.n	8006148 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	f003 0301 	and.w	r3, r3, #1
 8006134:	2b00      	cmp	r3, #0
 8006136:	d007      	beq.n	8006148 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f06f 0201 	mvn.w	r2, #1
 8006140:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	f7fb fb70 	bl	8001828 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800614e:	2b00      	cmp	r3, #0
 8006150:	d104      	bne.n	800615c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006158:	2b00      	cmp	r3, #0
 800615a:	d00c      	beq.n	8006176 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006162:	2b00      	cmp	r3, #0
 8006164:	d007      	beq.n	8006176 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800616e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f001 f815 	bl	80071a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800617c:	2b00      	cmp	r3, #0
 800617e:	d00c      	beq.n	800619a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006186:	2b00      	cmp	r3, #0
 8006188:	d007      	beq.n	800619a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006192:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006194:	6878      	ldr	r0, [r7, #4]
 8006196:	f001 f80d 	bl	80071b4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d00c      	beq.n	80061be <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d007      	beq.n	80061be <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80061b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	f000 faa7 	bl	800670c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	f003 0320 	and.w	r3, r3, #32
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d00c      	beq.n	80061e2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	f003 0320 	and.w	r3, r3, #32
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d007      	beq.n	80061e2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f06f 0220 	mvn.w	r2, #32
 80061da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f000 ffd5 	bl	800718c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 80061e2:	68bb      	ldr	r3, [r7, #8]
 80061e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d00c      	beq.n	8006206 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d007      	beq.n	8006206 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80061fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f000 ffe1 	bl	80071c8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8006206:	68bb      	ldr	r3, [r7, #8]
 8006208:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800620c:	2b00      	cmp	r3, #0
 800620e:	d00c      	beq.n	800622a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006216:	2b00      	cmp	r3, #0
 8006218:	d007      	beq.n	800622a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8006222:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006224:	6878      	ldr	r0, [r7, #4]
 8006226:	f000 ffd9 	bl	80071dc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800622a:	68bb      	ldr	r3, [r7, #8]
 800622c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006230:	2b00      	cmp	r3, #0
 8006232:	d00c      	beq.n	800624e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800623a:	2b00      	cmp	r3, #0
 800623c:	d007      	beq.n	800624e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8006246:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006248:	6878      	ldr	r0, [r7, #4]
 800624a:	f000 ffd1 	bl	80071f0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006254:	2b00      	cmp	r3, #0
 8006256:	d00c      	beq.n	8006272 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800625e:	2b00      	cmp	r3, #0
 8006260:	d007      	beq.n	8006272 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800626a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800626c:	6878      	ldr	r0, [r7, #4]
 800626e:	f000 ffc9 	bl	8007204 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006272:	bf00      	nop
 8006274:	3710      	adds	r7, #16
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}
	...

0800627c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b086      	sub	sp, #24
 8006280:	af00      	add	r7, sp, #0
 8006282:	60f8      	str	r0, [r7, #12]
 8006284:	60b9      	str	r1, [r7, #8]
 8006286:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006288:	2300      	movs	r3, #0
 800628a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006292:	2b01      	cmp	r3, #1
 8006294:	d101      	bne.n	800629a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006296:	2302      	movs	r3, #2
 8006298:	e0ff      	b.n	800649a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2201      	movs	r2, #1
 800629e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2b14      	cmp	r3, #20
 80062a6:	f200 80f0 	bhi.w	800648a <HAL_TIM_PWM_ConfigChannel+0x20e>
 80062aa:	a201      	add	r2, pc, #4	@ (adr r2, 80062b0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80062ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062b0:	08006305 	.word	0x08006305
 80062b4:	0800648b 	.word	0x0800648b
 80062b8:	0800648b 	.word	0x0800648b
 80062bc:	0800648b 	.word	0x0800648b
 80062c0:	08006345 	.word	0x08006345
 80062c4:	0800648b 	.word	0x0800648b
 80062c8:	0800648b 	.word	0x0800648b
 80062cc:	0800648b 	.word	0x0800648b
 80062d0:	08006387 	.word	0x08006387
 80062d4:	0800648b 	.word	0x0800648b
 80062d8:	0800648b 	.word	0x0800648b
 80062dc:	0800648b 	.word	0x0800648b
 80062e0:	080063c7 	.word	0x080063c7
 80062e4:	0800648b 	.word	0x0800648b
 80062e8:	0800648b 	.word	0x0800648b
 80062ec:	0800648b 	.word	0x0800648b
 80062f0:	08006409 	.word	0x08006409
 80062f4:	0800648b 	.word	0x0800648b
 80062f8:	0800648b 	.word	0x0800648b
 80062fc:	0800648b 	.word	0x0800648b
 8006300:	08006449 	.word	0x08006449
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	68b9      	ldr	r1, [r7, #8]
 800630a:	4618      	mov	r0, r3
 800630c:	f000 fabc 	bl	8006888 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	699a      	ldr	r2, [r3, #24]
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f042 0208 	orr.w	r2, r2, #8
 800631e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	699a      	ldr	r2, [r3, #24]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f022 0204 	bic.w	r2, r2, #4
 800632e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	6999      	ldr	r1, [r3, #24]
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	691a      	ldr	r2, [r3, #16]
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	430a      	orrs	r2, r1
 8006340:	619a      	str	r2, [r3, #24]
      break;
 8006342:	e0a5      	b.n	8006490 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	68b9      	ldr	r1, [r7, #8]
 800634a:	4618      	mov	r0, r3
 800634c:	f000 fb36 	bl	80069bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	699a      	ldr	r2, [r3, #24]
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800635e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	699a      	ldr	r2, [r3, #24]
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800636e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	6999      	ldr	r1, [r3, #24]
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	691b      	ldr	r3, [r3, #16]
 800637a:	021a      	lsls	r2, r3, #8
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	430a      	orrs	r2, r1
 8006382:	619a      	str	r2, [r3, #24]
      break;
 8006384:	e084      	b.n	8006490 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	68b9      	ldr	r1, [r7, #8]
 800638c:	4618      	mov	r0, r3
 800638e:	f000 fba9 	bl	8006ae4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	69da      	ldr	r2, [r3, #28]
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f042 0208 	orr.w	r2, r2, #8
 80063a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	69da      	ldr	r2, [r3, #28]
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f022 0204 	bic.w	r2, r2, #4
 80063b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	69d9      	ldr	r1, [r3, #28]
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	691a      	ldr	r2, [r3, #16]
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	430a      	orrs	r2, r1
 80063c2:	61da      	str	r2, [r3, #28]
      break;
 80063c4:	e064      	b.n	8006490 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	68b9      	ldr	r1, [r7, #8]
 80063cc:	4618      	mov	r0, r3
 80063ce:	f000 fc1b 	bl	8006c08 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	69da      	ldr	r2, [r3, #28]
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80063e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	69da      	ldr	r2, [r3, #28]
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	69d9      	ldr	r1, [r3, #28]
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	691b      	ldr	r3, [r3, #16]
 80063fc:	021a      	lsls	r2, r3, #8
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	430a      	orrs	r2, r1
 8006404:	61da      	str	r2, [r3, #28]
      break;
 8006406:	e043      	b.n	8006490 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	68b9      	ldr	r1, [r7, #8]
 800640e:	4618      	mov	r0, r3
 8006410:	f000 fc8e 	bl	8006d30 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f042 0208 	orr.w	r2, r2, #8
 8006422:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f022 0204 	bic.w	r2, r2, #4
 8006432:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800643a:	68bb      	ldr	r3, [r7, #8]
 800643c:	691a      	ldr	r2, [r3, #16]
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	430a      	orrs	r2, r1
 8006444:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006446:	e023      	b.n	8006490 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	68b9      	ldr	r1, [r7, #8]
 800644e:	4618      	mov	r0, r3
 8006450:	f000 fcd8 	bl	8006e04 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006462:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006472:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	691b      	ldr	r3, [r3, #16]
 800647e:	021a      	lsls	r2, r3, #8
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	430a      	orrs	r2, r1
 8006486:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006488:	e002      	b.n	8006490 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800648a:	2301      	movs	r3, #1
 800648c:	75fb      	strb	r3, [r7, #23]
      break;
 800648e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2200      	movs	r2, #0
 8006494:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006498:	7dfb      	ldrb	r3, [r7, #23]
}
 800649a:	4618      	mov	r0, r3
 800649c:	3718      	adds	r7, #24
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}
 80064a2:	bf00      	nop

080064a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b084      	sub	sp, #16
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
 80064ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80064ae:	2300      	movs	r3, #0
 80064b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80064b8:	2b01      	cmp	r3, #1
 80064ba:	d101      	bne.n	80064c0 <HAL_TIM_ConfigClockSource+0x1c>
 80064bc:	2302      	movs	r3, #2
 80064be:	e0f6      	b.n	80066ae <HAL_TIM_ConfigClockSource+0x20a>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2201      	movs	r2, #1
 80064c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2202      	movs	r2, #2
 80064cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	689b      	ldr	r3, [r3, #8]
 80064d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80064de:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80064e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80064ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	68ba      	ldr	r2, [r7, #8]
 80064f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	4a6f      	ldr	r2, [pc, #444]	@ (80066b8 <HAL_TIM_ConfigClockSource+0x214>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	f000 80c1 	beq.w	8006682 <HAL_TIM_ConfigClockSource+0x1de>
 8006500:	4a6d      	ldr	r2, [pc, #436]	@ (80066b8 <HAL_TIM_ConfigClockSource+0x214>)
 8006502:	4293      	cmp	r3, r2
 8006504:	f200 80c6 	bhi.w	8006694 <HAL_TIM_ConfigClockSource+0x1f0>
 8006508:	4a6c      	ldr	r2, [pc, #432]	@ (80066bc <HAL_TIM_ConfigClockSource+0x218>)
 800650a:	4293      	cmp	r3, r2
 800650c:	f000 80b9 	beq.w	8006682 <HAL_TIM_ConfigClockSource+0x1de>
 8006510:	4a6a      	ldr	r2, [pc, #424]	@ (80066bc <HAL_TIM_ConfigClockSource+0x218>)
 8006512:	4293      	cmp	r3, r2
 8006514:	f200 80be 	bhi.w	8006694 <HAL_TIM_ConfigClockSource+0x1f0>
 8006518:	4a69      	ldr	r2, [pc, #420]	@ (80066c0 <HAL_TIM_ConfigClockSource+0x21c>)
 800651a:	4293      	cmp	r3, r2
 800651c:	f000 80b1 	beq.w	8006682 <HAL_TIM_ConfigClockSource+0x1de>
 8006520:	4a67      	ldr	r2, [pc, #412]	@ (80066c0 <HAL_TIM_ConfigClockSource+0x21c>)
 8006522:	4293      	cmp	r3, r2
 8006524:	f200 80b6 	bhi.w	8006694 <HAL_TIM_ConfigClockSource+0x1f0>
 8006528:	4a66      	ldr	r2, [pc, #408]	@ (80066c4 <HAL_TIM_ConfigClockSource+0x220>)
 800652a:	4293      	cmp	r3, r2
 800652c:	f000 80a9 	beq.w	8006682 <HAL_TIM_ConfigClockSource+0x1de>
 8006530:	4a64      	ldr	r2, [pc, #400]	@ (80066c4 <HAL_TIM_ConfigClockSource+0x220>)
 8006532:	4293      	cmp	r3, r2
 8006534:	f200 80ae 	bhi.w	8006694 <HAL_TIM_ConfigClockSource+0x1f0>
 8006538:	4a63      	ldr	r2, [pc, #396]	@ (80066c8 <HAL_TIM_ConfigClockSource+0x224>)
 800653a:	4293      	cmp	r3, r2
 800653c:	f000 80a1 	beq.w	8006682 <HAL_TIM_ConfigClockSource+0x1de>
 8006540:	4a61      	ldr	r2, [pc, #388]	@ (80066c8 <HAL_TIM_ConfigClockSource+0x224>)
 8006542:	4293      	cmp	r3, r2
 8006544:	f200 80a6 	bhi.w	8006694 <HAL_TIM_ConfigClockSource+0x1f0>
 8006548:	4a60      	ldr	r2, [pc, #384]	@ (80066cc <HAL_TIM_ConfigClockSource+0x228>)
 800654a:	4293      	cmp	r3, r2
 800654c:	f000 8099 	beq.w	8006682 <HAL_TIM_ConfigClockSource+0x1de>
 8006550:	4a5e      	ldr	r2, [pc, #376]	@ (80066cc <HAL_TIM_ConfigClockSource+0x228>)
 8006552:	4293      	cmp	r3, r2
 8006554:	f200 809e 	bhi.w	8006694 <HAL_TIM_ConfigClockSource+0x1f0>
 8006558:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800655c:	f000 8091 	beq.w	8006682 <HAL_TIM_ConfigClockSource+0x1de>
 8006560:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8006564:	f200 8096 	bhi.w	8006694 <HAL_TIM_ConfigClockSource+0x1f0>
 8006568:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800656c:	f000 8089 	beq.w	8006682 <HAL_TIM_ConfigClockSource+0x1de>
 8006570:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006574:	f200 808e 	bhi.w	8006694 <HAL_TIM_ConfigClockSource+0x1f0>
 8006578:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800657c:	d03e      	beq.n	80065fc <HAL_TIM_ConfigClockSource+0x158>
 800657e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006582:	f200 8087 	bhi.w	8006694 <HAL_TIM_ConfigClockSource+0x1f0>
 8006586:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800658a:	f000 8086 	beq.w	800669a <HAL_TIM_ConfigClockSource+0x1f6>
 800658e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006592:	d87f      	bhi.n	8006694 <HAL_TIM_ConfigClockSource+0x1f0>
 8006594:	2b70      	cmp	r3, #112	@ 0x70
 8006596:	d01a      	beq.n	80065ce <HAL_TIM_ConfigClockSource+0x12a>
 8006598:	2b70      	cmp	r3, #112	@ 0x70
 800659a:	d87b      	bhi.n	8006694 <HAL_TIM_ConfigClockSource+0x1f0>
 800659c:	2b60      	cmp	r3, #96	@ 0x60
 800659e:	d050      	beq.n	8006642 <HAL_TIM_ConfigClockSource+0x19e>
 80065a0:	2b60      	cmp	r3, #96	@ 0x60
 80065a2:	d877      	bhi.n	8006694 <HAL_TIM_ConfigClockSource+0x1f0>
 80065a4:	2b50      	cmp	r3, #80	@ 0x50
 80065a6:	d03c      	beq.n	8006622 <HAL_TIM_ConfigClockSource+0x17e>
 80065a8:	2b50      	cmp	r3, #80	@ 0x50
 80065aa:	d873      	bhi.n	8006694 <HAL_TIM_ConfigClockSource+0x1f0>
 80065ac:	2b40      	cmp	r3, #64	@ 0x40
 80065ae:	d058      	beq.n	8006662 <HAL_TIM_ConfigClockSource+0x1be>
 80065b0:	2b40      	cmp	r3, #64	@ 0x40
 80065b2:	d86f      	bhi.n	8006694 <HAL_TIM_ConfigClockSource+0x1f0>
 80065b4:	2b30      	cmp	r3, #48	@ 0x30
 80065b6:	d064      	beq.n	8006682 <HAL_TIM_ConfigClockSource+0x1de>
 80065b8:	2b30      	cmp	r3, #48	@ 0x30
 80065ba:	d86b      	bhi.n	8006694 <HAL_TIM_ConfigClockSource+0x1f0>
 80065bc:	2b20      	cmp	r3, #32
 80065be:	d060      	beq.n	8006682 <HAL_TIM_ConfigClockSource+0x1de>
 80065c0:	2b20      	cmp	r3, #32
 80065c2:	d867      	bhi.n	8006694 <HAL_TIM_ConfigClockSource+0x1f0>
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d05c      	beq.n	8006682 <HAL_TIM_ConfigClockSource+0x1de>
 80065c8:	2b10      	cmp	r3, #16
 80065ca:	d05a      	beq.n	8006682 <HAL_TIM_ConfigClockSource+0x1de>
 80065cc:	e062      	b.n	8006694 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80065de:	f000 fcf9 	bl	8006fd4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	689b      	ldr	r3, [r3, #8]
 80065e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80065f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	68ba      	ldr	r2, [r7, #8]
 80065f8:	609a      	str	r2, [r3, #8]
      break;
 80065fa:	e04f      	b.n	800669c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800660c:	f000 fce2 	bl	8006fd4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	689a      	ldr	r2, [r3, #8]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800661e:	609a      	str	r2, [r3, #8]
      break;
 8006620:	e03c      	b.n	800669c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800662e:	461a      	mov	r2, r3
 8006630:	f000 fc54 	bl	8006edc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	2150      	movs	r1, #80	@ 0x50
 800663a:	4618      	mov	r0, r3
 800663c:	f000 fcad 	bl	8006f9a <TIM_ITRx_SetConfig>
      break;
 8006640:	e02c      	b.n	800669c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800664a:	683b      	ldr	r3, [r7, #0]
 800664c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800664e:	461a      	mov	r2, r3
 8006650:	f000 fc73 	bl	8006f3a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	2160      	movs	r1, #96	@ 0x60
 800665a:	4618      	mov	r0, r3
 800665c:	f000 fc9d 	bl	8006f9a <TIM_ITRx_SetConfig>
      break;
 8006660:	e01c      	b.n	800669c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800666e:	461a      	mov	r2, r3
 8006670:	f000 fc34 	bl	8006edc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	2140      	movs	r1, #64	@ 0x40
 800667a:	4618      	mov	r0, r3
 800667c:	f000 fc8d 	bl	8006f9a <TIM_ITRx_SetConfig>
      break;
 8006680:	e00c      	b.n	800669c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681a      	ldr	r2, [r3, #0]
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4619      	mov	r1, r3
 800668c:	4610      	mov	r0, r2
 800668e:	f000 fc84 	bl	8006f9a <TIM_ITRx_SetConfig>
      break;
 8006692:	e003      	b.n	800669c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8006694:	2301      	movs	r3, #1
 8006696:	73fb      	strb	r3, [r7, #15]
      break;
 8006698:	e000      	b.n	800669c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800669a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2201      	movs	r2, #1
 80066a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80066ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3710      	adds	r7, #16
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}
 80066b6:	bf00      	nop
 80066b8:	00100070 	.word	0x00100070
 80066bc:	00100060 	.word	0x00100060
 80066c0:	00100050 	.word	0x00100050
 80066c4:	00100040 	.word	0x00100040
 80066c8:	00100030 	.word	0x00100030
 80066cc:	00100020 	.word	0x00100020

080066d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80066d0:	b480      	push	{r7}
 80066d2:	b083      	sub	sp, #12
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80066d8:	bf00      	nop
 80066da:	370c      	adds	r7, #12
 80066dc:	46bd      	mov	sp, r7
 80066de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e2:	4770      	bx	lr

080066e4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b083      	sub	sp, #12
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80066ec:	bf00      	nop
 80066ee:	370c      	adds	r7, #12
 80066f0:	46bd      	mov	sp, r7
 80066f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f6:	4770      	bx	lr

080066f8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80066f8:	b480      	push	{r7}
 80066fa:	b083      	sub	sp, #12
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006700:	bf00      	nop
 8006702:	370c      	adds	r7, #12
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr

0800670c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800670c:	b480      	push	{r7}
 800670e:	b083      	sub	sp, #12
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006714:	bf00      	nop
 8006716:	370c      	adds	r7, #12
 8006718:	46bd      	mov	sp, r7
 800671a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800671e:	4770      	bx	lr

08006720 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006720:	b480      	push	{r7}
 8006722:	b085      	sub	sp, #20
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
 8006728:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	4a4c      	ldr	r2, [pc, #304]	@ (8006864 <TIM_Base_SetConfig+0x144>)
 8006734:	4293      	cmp	r3, r2
 8006736:	d017      	beq.n	8006768 <TIM_Base_SetConfig+0x48>
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800673e:	d013      	beq.n	8006768 <TIM_Base_SetConfig+0x48>
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	4a49      	ldr	r2, [pc, #292]	@ (8006868 <TIM_Base_SetConfig+0x148>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d00f      	beq.n	8006768 <TIM_Base_SetConfig+0x48>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	4a48      	ldr	r2, [pc, #288]	@ (800686c <TIM_Base_SetConfig+0x14c>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d00b      	beq.n	8006768 <TIM_Base_SetConfig+0x48>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	4a47      	ldr	r2, [pc, #284]	@ (8006870 <TIM_Base_SetConfig+0x150>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d007      	beq.n	8006768 <TIM_Base_SetConfig+0x48>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	4a46      	ldr	r2, [pc, #280]	@ (8006874 <TIM_Base_SetConfig+0x154>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d003      	beq.n	8006768 <TIM_Base_SetConfig+0x48>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	4a45      	ldr	r2, [pc, #276]	@ (8006878 <TIM_Base_SetConfig+0x158>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d108      	bne.n	800677a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800676e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	68fa      	ldr	r2, [r7, #12]
 8006776:	4313      	orrs	r3, r2
 8006778:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	4a39      	ldr	r2, [pc, #228]	@ (8006864 <TIM_Base_SetConfig+0x144>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d023      	beq.n	80067ca <TIM_Base_SetConfig+0xaa>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006788:	d01f      	beq.n	80067ca <TIM_Base_SetConfig+0xaa>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	4a36      	ldr	r2, [pc, #216]	@ (8006868 <TIM_Base_SetConfig+0x148>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d01b      	beq.n	80067ca <TIM_Base_SetConfig+0xaa>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	4a35      	ldr	r2, [pc, #212]	@ (800686c <TIM_Base_SetConfig+0x14c>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d017      	beq.n	80067ca <TIM_Base_SetConfig+0xaa>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	4a34      	ldr	r2, [pc, #208]	@ (8006870 <TIM_Base_SetConfig+0x150>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d013      	beq.n	80067ca <TIM_Base_SetConfig+0xaa>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	4a33      	ldr	r2, [pc, #204]	@ (8006874 <TIM_Base_SetConfig+0x154>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d00f      	beq.n	80067ca <TIM_Base_SetConfig+0xaa>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	4a33      	ldr	r2, [pc, #204]	@ (800687c <TIM_Base_SetConfig+0x15c>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d00b      	beq.n	80067ca <TIM_Base_SetConfig+0xaa>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	4a32      	ldr	r2, [pc, #200]	@ (8006880 <TIM_Base_SetConfig+0x160>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d007      	beq.n	80067ca <TIM_Base_SetConfig+0xaa>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a31      	ldr	r2, [pc, #196]	@ (8006884 <TIM_Base_SetConfig+0x164>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d003      	beq.n	80067ca <TIM_Base_SetConfig+0xaa>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	4a2c      	ldr	r2, [pc, #176]	@ (8006878 <TIM_Base_SetConfig+0x158>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d108      	bne.n	80067dc <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	68db      	ldr	r3, [r3, #12]
 80067d6:	68fa      	ldr	r2, [r7, #12]
 80067d8:	4313      	orrs	r3, r2
 80067da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	695b      	ldr	r3, [r3, #20]
 80067e6:	4313      	orrs	r3, r2
 80067e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	68fa      	ldr	r2, [r7, #12]
 80067ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	689a      	ldr	r2, [r3, #8]
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	681a      	ldr	r2, [r3, #0]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	4a18      	ldr	r2, [pc, #96]	@ (8006864 <TIM_Base_SetConfig+0x144>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d013      	beq.n	8006830 <TIM_Base_SetConfig+0x110>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	4a1a      	ldr	r2, [pc, #104]	@ (8006874 <TIM_Base_SetConfig+0x154>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d00f      	beq.n	8006830 <TIM_Base_SetConfig+0x110>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	4a1a      	ldr	r2, [pc, #104]	@ (800687c <TIM_Base_SetConfig+0x15c>)
 8006814:	4293      	cmp	r3, r2
 8006816:	d00b      	beq.n	8006830 <TIM_Base_SetConfig+0x110>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	4a19      	ldr	r2, [pc, #100]	@ (8006880 <TIM_Base_SetConfig+0x160>)
 800681c:	4293      	cmp	r3, r2
 800681e:	d007      	beq.n	8006830 <TIM_Base_SetConfig+0x110>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	4a18      	ldr	r2, [pc, #96]	@ (8006884 <TIM_Base_SetConfig+0x164>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d003      	beq.n	8006830 <TIM_Base_SetConfig+0x110>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	4a13      	ldr	r2, [pc, #76]	@ (8006878 <TIM_Base_SetConfig+0x158>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d103      	bne.n	8006838 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	691a      	ldr	r2, [r3, #16]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2201      	movs	r2, #1
 800683c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	691b      	ldr	r3, [r3, #16]
 8006842:	f003 0301 	and.w	r3, r3, #1
 8006846:	2b01      	cmp	r3, #1
 8006848:	d105      	bne.n	8006856 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	691b      	ldr	r3, [r3, #16]
 800684e:	f023 0201 	bic.w	r2, r3, #1
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	611a      	str	r2, [r3, #16]
  }
}
 8006856:	bf00      	nop
 8006858:	3714      	adds	r7, #20
 800685a:	46bd      	mov	sp, r7
 800685c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006860:	4770      	bx	lr
 8006862:	bf00      	nop
 8006864:	40012c00 	.word	0x40012c00
 8006868:	40000400 	.word	0x40000400
 800686c:	40000800 	.word	0x40000800
 8006870:	40000c00 	.word	0x40000c00
 8006874:	40013400 	.word	0x40013400
 8006878:	40015000 	.word	0x40015000
 800687c:	40014000 	.word	0x40014000
 8006880:	40014400 	.word	0x40014400
 8006884:	40014800 	.word	0x40014800

08006888 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006888:	b480      	push	{r7}
 800688a:	b087      	sub	sp, #28
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
 8006890:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6a1b      	ldr	r3, [r3, #32]
 8006896:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6a1b      	ldr	r3, [r3, #32]
 800689c:	f023 0201 	bic.w	r2, r3, #1
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	685b      	ldr	r3, [r3, #4]
 80068a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	699b      	ldr	r3, [r3, #24]
 80068ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f023 0303 	bic.w	r3, r3, #3
 80068c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	68fa      	ldr	r2, [r7, #12]
 80068ca:	4313      	orrs	r3, r2
 80068cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80068ce:	697b      	ldr	r3, [r7, #20]
 80068d0:	f023 0302 	bic.w	r3, r3, #2
 80068d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	697a      	ldr	r2, [r7, #20]
 80068dc:	4313      	orrs	r3, r2
 80068de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	4a30      	ldr	r2, [pc, #192]	@ (80069a4 <TIM_OC1_SetConfig+0x11c>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d013      	beq.n	8006910 <TIM_OC1_SetConfig+0x88>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	4a2f      	ldr	r2, [pc, #188]	@ (80069a8 <TIM_OC1_SetConfig+0x120>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d00f      	beq.n	8006910 <TIM_OC1_SetConfig+0x88>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4a2e      	ldr	r2, [pc, #184]	@ (80069ac <TIM_OC1_SetConfig+0x124>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d00b      	beq.n	8006910 <TIM_OC1_SetConfig+0x88>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4a2d      	ldr	r2, [pc, #180]	@ (80069b0 <TIM_OC1_SetConfig+0x128>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d007      	beq.n	8006910 <TIM_OC1_SetConfig+0x88>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	4a2c      	ldr	r2, [pc, #176]	@ (80069b4 <TIM_OC1_SetConfig+0x12c>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d003      	beq.n	8006910 <TIM_OC1_SetConfig+0x88>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	4a2b      	ldr	r2, [pc, #172]	@ (80069b8 <TIM_OC1_SetConfig+0x130>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d10c      	bne.n	800692a <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	f023 0308 	bic.w	r3, r3, #8
 8006916:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	68db      	ldr	r3, [r3, #12]
 800691c:	697a      	ldr	r2, [r7, #20]
 800691e:	4313      	orrs	r3, r2
 8006920:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	f023 0304 	bic.w	r3, r3, #4
 8006928:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	4a1d      	ldr	r2, [pc, #116]	@ (80069a4 <TIM_OC1_SetConfig+0x11c>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d013      	beq.n	800695a <TIM_OC1_SetConfig+0xd2>
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	4a1c      	ldr	r2, [pc, #112]	@ (80069a8 <TIM_OC1_SetConfig+0x120>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d00f      	beq.n	800695a <TIM_OC1_SetConfig+0xd2>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	4a1b      	ldr	r2, [pc, #108]	@ (80069ac <TIM_OC1_SetConfig+0x124>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d00b      	beq.n	800695a <TIM_OC1_SetConfig+0xd2>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	4a1a      	ldr	r2, [pc, #104]	@ (80069b0 <TIM_OC1_SetConfig+0x128>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d007      	beq.n	800695a <TIM_OC1_SetConfig+0xd2>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	4a19      	ldr	r2, [pc, #100]	@ (80069b4 <TIM_OC1_SetConfig+0x12c>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d003      	beq.n	800695a <TIM_OC1_SetConfig+0xd2>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	4a18      	ldr	r2, [pc, #96]	@ (80069b8 <TIM_OC1_SetConfig+0x130>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d111      	bne.n	800697e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800695a:	693b      	ldr	r3, [r7, #16]
 800695c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006960:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006962:	693b      	ldr	r3, [r7, #16]
 8006964:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006968:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	695b      	ldr	r3, [r3, #20]
 800696e:	693a      	ldr	r2, [r7, #16]
 8006970:	4313      	orrs	r3, r2
 8006972:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	699b      	ldr	r3, [r3, #24]
 8006978:	693a      	ldr	r2, [r7, #16]
 800697a:	4313      	orrs	r3, r2
 800697c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	693a      	ldr	r2, [r7, #16]
 8006982:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	68fa      	ldr	r2, [r7, #12]
 8006988:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	685a      	ldr	r2, [r3, #4]
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	697a      	ldr	r2, [r7, #20]
 8006996:	621a      	str	r2, [r3, #32]
}
 8006998:	bf00      	nop
 800699a:	371c      	adds	r7, #28
 800699c:	46bd      	mov	sp, r7
 800699e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a2:	4770      	bx	lr
 80069a4:	40012c00 	.word	0x40012c00
 80069a8:	40013400 	.word	0x40013400
 80069ac:	40014000 	.word	0x40014000
 80069b0:	40014400 	.word	0x40014400
 80069b4:	40014800 	.word	0x40014800
 80069b8:	40015000 	.word	0x40015000

080069bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80069bc:	b480      	push	{r7}
 80069be:	b087      	sub	sp, #28
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
 80069c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6a1b      	ldr	r3, [r3, #32]
 80069ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6a1b      	ldr	r3, [r3, #32]
 80069d0:	f023 0210 	bic.w	r2, r3, #16
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	685b      	ldr	r3, [r3, #4]
 80069dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	699b      	ldr	r3, [r3, #24]
 80069e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80069ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	021b      	lsls	r3, r3, #8
 80069fe:	68fa      	ldr	r2, [r7, #12]
 8006a00:	4313      	orrs	r3, r2
 8006a02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006a04:	697b      	ldr	r3, [r7, #20]
 8006a06:	f023 0320 	bic.w	r3, r3, #32
 8006a0a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	011b      	lsls	r3, r3, #4
 8006a12:	697a      	ldr	r2, [r7, #20]
 8006a14:	4313      	orrs	r3, r2
 8006a16:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	4a2c      	ldr	r2, [pc, #176]	@ (8006acc <TIM_OC2_SetConfig+0x110>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d007      	beq.n	8006a30 <TIM_OC2_SetConfig+0x74>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	4a2b      	ldr	r2, [pc, #172]	@ (8006ad0 <TIM_OC2_SetConfig+0x114>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d003      	beq.n	8006a30 <TIM_OC2_SetConfig+0x74>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	4a2a      	ldr	r2, [pc, #168]	@ (8006ad4 <TIM_OC2_SetConfig+0x118>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d10d      	bne.n	8006a4c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	68db      	ldr	r3, [r3, #12]
 8006a3c:	011b      	lsls	r3, r3, #4
 8006a3e:	697a      	ldr	r2, [r7, #20]
 8006a40:	4313      	orrs	r3, r2
 8006a42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a4a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	4a1f      	ldr	r2, [pc, #124]	@ (8006acc <TIM_OC2_SetConfig+0x110>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d013      	beq.n	8006a7c <TIM_OC2_SetConfig+0xc0>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	4a1e      	ldr	r2, [pc, #120]	@ (8006ad0 <TIM_OC2_SetConfig+0x114>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d00f      	beq.n	8006a7c <TIM_OC2_SetConfig+0xc0>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	4a1e      	ldr	r2, [pc, #120]	@ (8006ad8 <TIM_OC2_SetConfig+0x11c>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d00b      	beq.n	8006a7c <TIM_OC2_SetConfig+0xc0>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	4a1d      	ldr	r2, [pc, #116]	@ (8006adc <TIM_OC2_SetConfig+0x120>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d007      	beq.n	8006a7c <TIM_OC2_SetConfig+0xc0>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	4a1c      	ldr	r2, [pc, #112]	@ (8006ae0 <TIM_OC2_SetConfig+0x124>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d003      	beq.n	8006a7c <TIM_OC2_SetConfig+0xc0>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	4a17      	ldr	r2, [pc, #92]	@ (8006ad4 <TIM_OC2_SetConfig+0x118>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d113      	bne.n	8006aa4 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006a7c:	693b      	ldr	r3, [r7, #16]
 8006a7e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006a82:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006a8a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	695b      	ldr	r3, [r3, #20]
 8006a90:	009b      	lsls	r3, r3, #2
 8006a92:	693a      	ldr	r2, [r7, #16]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	699b      	ldr	r3, [r3, #24]
 8006a9c:	009b      	lsls	r3, r3, #2
 8006a9e:	693a      	ldr	r2, [r7, #16]
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	693a      	ldr	r2, [r7, #16]
 8006aa8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	68fa      	ldr	r2, [r7, #12]
 8006aae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	685a      	ldr	r2, [r3, #4]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	697a      	ldr	r2, [r7, #20]
 8006abc:	621a      	str	r2, [r3, #32]
}
 8006abe:	bf00      	nop
 8006ac0:	371c      	adds	r7, #28
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac8:	4770      	bx	lr
 8006aca:	bf00      	nop
 8006acc:	40012c00 	.word	0x40012c00
 8006ad0:	40013400 	.word	0x40013400
 8006ad4:	40015000 	.word	0x40015000
 8006ad8:	40014000 	.word	0x40014000
 8006adc:	40014400 	.word	0x40014400
 8006ae0:	40014800 	.word	0x40014800

08006ae4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b087      	sub	sp, #28
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
 8006aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	6a1b      	ldr	r3, [r3, #32]
 8006af2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6a1b      	ldr	r3, [r3, #32]
 8006af8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	69db      	ldr	r3, [r3, #28]
 8006b0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	f023 0303 	bic.w	r3, r3, #3
 8006b1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	68fa      	ldr	r2, [r7, #12]
 8006b26:	4313      	orrs	r3, r2
 8006b28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006b30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	021b      	lsls	r3, r3, #8
 8006b38:	697a      	ldr	r2, [r7, #20]
 8006b3a:	4313      	orrs	r3, r2
 8006b3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	4a2b      	ldr	r2, [pc, #172]	@ (8006bf0 <TIM_OC3_SetConfig+0x10c>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d007      	beq.n	8006b56 <TIM_OC3_SetConfig+0x72>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	4a2a      	ldr	r2, [pc, #168]	@ (8006bf4 <TIM_OC3_SetConfig+0x110>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d003      	beq.n	8006b56 <TIM_OC3_SetConfig+0x72>
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	4a29      	ldr	r2, [pc, #164]	@ (8006bf8 <TIM_OC3_SetConfig+0x114>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d10d      	bne.n	8006b72 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006b5e:	683b      	ldr	r3, [r7, #0]
 8006b60:	68db      	ldr	r3, [r3, #12]
 8006b62:	021b      	lsls	r3, r3, #8
 8006b64:	697a      	ldr	r2, [r7, #20]
 8006b66:	4313      	orrs	r3, r2
 8006b68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	4a1e      	ldr	r2, [pc, #120]	@ (8006bf0 <TIM_OC3_SetConfig+0x10c>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d013      	beq.n	8006ba2 <TIM_OC3_SetConfig+0xbe>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	4a1d      	ldr	r2, [pc, #116]	@ (8006bf4 <TIM_OC3_SetConfig+0x110>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d00f      	beq.n	8006ba2 <TIM_OC3_SetConfig+0xbe>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	4a1d      	ldr	r2, [pc, #116]	@ (8006bfc <TIM_OC3_SetConfig+0x118>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d00b      	beq.n	8006ba2 <TIM_OC3_SetConfig+0xbe>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	4a1c      	ldr	r2, [pc, #112]	@ (8006c00 <TIM_OC3_SetConfig+0x11c>)
 8006b8e:	4293      	cmp	r3, r2
 8006b90:	d007      	beq.n	8006ba2 <TIM_OC3_SetConfig+0xbe>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	4a1b      	ldr	r2, [pc, #108]	@ (8006c04 <TIM_OC3_SetConfig+0x120>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d003      	beq.n	8006ba2 <TIM_OC3_SetConfig+0xbe>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	4a16      	ldr	r2, [pc, #88]	@ (8006bf8 <TIM_OC3_SetConfig+0x114>)
 8006b9e:	4293      	cmp	r3, r2
 8006ba0:	d113      	bne.n	8006bca <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006ba8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006bb0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006bb2:	683b      	ldr	r3, [r7, #0]
 8006bb4:	695b      	ldr	r3, [r3, #20]
 8006bb6:	011b      	lsls	r3, r3, #4
 8006bb8:	693a      	ldr	r2, [r7, #16]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	699b      	ldr	r3, [r3, #24]
 8006bc2:	011b      	lsls	r3, r3, #4
 8006bc4:	693a      	ldr	r2, [r7, #16]
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	693a      	ldr	r2, [r7, #16]
 8006bce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	68fa      	ldr	r2, [r7, #12]
 8006bd4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	685a      	ldr	r2, [r3, #4]
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	697a      	ldr	r2, [r7, #20]
 8006be2:	621a      	str	r2, [r3, #32]
}
 8006be4:	bf00      	nop
 8006be6:	371c      	adds	r7, #28
 8006be8:	46bd      	mov	sp, r7
 8006bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bee:	4770      	bx	lr
 8006bf0:	40012c00 	.word	0x40012c00
 8006bf4:	40013400 	.word	0x40013400
 8006bf8:	40015000 	.word	0x40015000
 8006bfc:	40014000 	.word	0x40014000
 8006c00:	40014400 	.word	0x40014400
 8006c04:	40014800 	.word	0x40014800

08006c08 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b087      	sub	sp, #28
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
 8006c10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	6a1b      	ldr	r3, [r3, #32]
 8006c16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6a1b      	ldr	r3, [r3, #32]
 8006c1c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	69db      	ldr	r3, [r3, #28]
 8006c2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006c36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	021b      	lsls	r3, r3, #8
 8006c4a:	68fa      	ldr	r2, [r7, #12]
 8006c4c:	4313      	orrs	r3, r2
 8006c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	031b      	lsls	r3, r3, #12
 8006c5e:	697a      	ldr	r2, [r7, #20]
 8006c60:	4313      	orrs	r3, r2
 8006c62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	4a2c      	ldr	r2, [pc, #176]	@ (8006d18 <TIM_OC4_SetConfig+0x110>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d007      	beq.n	8006c7c <TIM_OC4_SetConfig+0x74>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	4a2b      	ldr	r2, [pc, #172]	@ (8006d1c <TIM_OC4_SetConfig+0x114>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d003      	beq.n	8006c7c <TIM_OC4_SetConfig+0x74>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	4a2a      	ldr	r2, [pc, #168]	@ (8006d20 <TIM_OC4_SetConfig+0x118>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d10d      	bne.n	8006c98 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006c7c:	697b      	ldr	r3, [r7, #20]
 8006c7e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006c82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	68db      	ldr	r3, [r3, #12]
 8006c88:	031b      	lsls	r3, r3, #12
 8006c8a:	697a      	ldr	r2, [r7, #20]
 8006c8c:	4313      	orrs	r3, r2
 8006c8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006c90:	697b      	ldr	r3, [r7, #20]
 8006c92:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c96:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	4a1f      	ldr	r2, [pc, #124]	@ (8006d18 <TIM_OC4_SetConfig+0x110>)
 8006c9c:	4293      	cmp	r3, r2
 8006c9e:	d013      	beq.n	8006cc8 <TIM_OC4_SetConfig+0xc0>
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	4a1e      	ldr	r2, [pc, #120]	@ (8006d1c <TIM_OC4_SetConfig+0x114>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d00f      	beq.n	8006cc8 <TIM_OC4_SetConfig+0xc0>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	4a1e      	ldr	r2, [pc, #120]	@ (8006d24 <TIM_OC4_SetConfig+0x11c>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d00b      	beq.n	8006cc8 <TIM_OC4_SetConfig+0xc0>
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	4a1d      	ldr	r2, [pc, #116]	@ (8006d28 <TIM_OC4_SetConfig+0x120>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d007      	beq.n	8006cc8 <TIM_OC4_SetConfig+0xc0>
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	4a1c      	ldr	r2, [pc, #112]	@ (8006d2c <TIM_OC4_SetConfig+0x124>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d003      	beq.n	8006cc8 <TIM_OC4_SetConfig+0xc0>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	4a17      	ldr	r2, [pc, #92]	@ (8006d20 <TIM_OC4_SetConfig+0x118>)
 8006cc4:	4293      	cmp	r3, r2
 8006cc6:	d113      	bne.n	8006cf0 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006cce:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006cd0:	693b      	ldr	r3, [r7, #16]
 8006cd2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006cd6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	695b      	ldr	r3, [r3, #20]
 8006cdc:	019b      	lsls	r3, r3, #6
 8006cde:	693a      	ldr	r2, [r7, #16]
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	699b      	ldr	r3, [r3, #24]
 8006ce8:	019b      	lsls	r3, r3, #6
 8006cea:	693a      	ldr	r2, [r7, #16]
 8006cec:	4313      	orrs	r3, r2
 8006cee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	693a      	ldr	r2, [r7, #16]
 8006cf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	68fa      	ldr	r2, [r7, #12]
 8006cfa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	685a      	ldr	r2, [r3, #4]
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	697a      	ldr	r2, [r7, #20]
 8006d08:	621a      	str	r2, [r3, #32]
}
 8006d0a:	bf00      	nop
 8006d0c:	371c      	adds	r7, #28
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d14:	4770      	bx	lr
 8006d16:	bf00      	nop
 8006d18:	40012c00 	.word	0x40012c00
 8006d1c:	40013400 	.word	0x40013400
 8006d20:	40015000 	.word	0x40015000
 8006d24:	40014000 	.word	0x40014000
 8006d28:	40014400 	.word	0x40014400
 8006d2c:	40014800 	.word	0x40014800

08006d30 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b087      	sub	sp, #28
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
 8006d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	6a1b      	ldr	r3, [r3, #32]
 8006d3e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	6a1b      	ldr	r3, [r3, #32]
 8006d44:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	68fa      	ldr	r2, [r7, #12]
 8006d6a:	4313      	orrs	r3, r2
 8006d6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006d6e:	693b      	ldr	r3, [r7, #16]
 8006d70:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006d74:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	689b      	ldr	r3, [r3, #8]
 8006d7a:	041b      	lsls	r3, r3, #16
 8006d7c:	693a      	ldr	r2, [r7, #16]
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	4a19      	ldr	r2, [pc, #100]	@ (8006dec <TIM_OC5_SetConfig+0xbc>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d013      	beq.n	8006db2 <TIM_OC5_SetConfig+0x82>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	4a18      	ldr	r2, [pc, #96]	@ (8006df0 <TIM_OC5_SetConfig+0xc0>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d00f      	beq.n	8006db2 <TIM_OC5_SetConfig+0x82>
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	4a17      	ldr	r2, [pc, #92]	@ (8006df4 <TIM_OC5_SetConfig+0xc4>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d00b      	beq.n	8006db2 <TIM_OC5_SetConfig+0x82>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	4a16      	ldr	r2, [pc, #88]	@ (8006df8 <TIM_OC5_SetConfig+0xc8>)
 8006d9e:	4293      	cmp	r3, r2
 8006da0:	d007      	beq.n	8006db2 <TIM_OC5_SetConfig+0x82>
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	4a15      	ldr	r2, [pc, #84]	@ (8006dfc <TIM_OC5_SetConfig+0xcc>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d003      	beq.n	8006db2 <TIM_OC5_SetConfig+0x82>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	4a14      	ldr	r2, [pc, #80]	@ (8006e00 <TIM_OC5_SetConfig+0xd0>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d109      	bne.n	8006dc6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006db8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006dba:	683b      	ldr	r3, [r7, #0]
 8006dbc:	695b      	ldr	r3, [r3, #20]
 8006dbe:	021b      	lsls	r3, r3, #8
 8006dc0:	697a      	ldr	r2, [r7, #20]
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	697a      	ldr	r2, [r7, #20]
 8006dca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	68fa      	ldr	r2, [r7, #12]
 8006dd0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	685a      	ldr	r2, [r3, #4]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	693a      	ldr	r2, [r7, #16]
 8006dde:	621a      	str	r2, [r3, #32]
}
 8006de0:	bf00      	nop
 8006de2:	371c      	adds	r7, #28
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr
 8006dec:	40012c00 	.word	0x40012c00
 8006df0:	40013400 	.word	0x40013400
 8006df4:	40014000 	.word	0x40014000
 8006df8:	40014400 	.word	0x40014400
 8006dfc:	40014800 	.word	0x40014800
 8006e00:	40015000 	.word	0x40015000

08006e04 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b087      	sub	sp, #28
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]
 8006e0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6a1b      	ldr	r3, [r3, #32]
 8006e12:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6a1b      	ldr	r3, [r3, #32]
 8006e18:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	685b      	ldr	r3, [r3, #4]
 8006e24:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	021b      	lsls	r3, r3, #8
 8006e3e:	68fa      	ldr	r2, [r7, #12]
 8006e40:	4313      	orrs	r3, r2
 8006e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006e44:	693b      	ldr	r3, [r7, #16]
 8006e46:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006e4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006e4c:	683b      	ldr	r3, [r7, #0]
 8006e4e:	689b      	ldr	r3, [r3, #8]
 8006e50:	051b      	lsls	r3, r3, #20
 8006e52:	693a      	ldr	r2, [r7, #16]
 8006e54:	4313      	orrs	r3, r2
 8006e56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	4a1a      	ldr	r2, [pc, #104]	@ (8006ec4 <TIM_OC6_SetConfig+0xc0>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d013      	beq.n	8006e88 <TIM_OC6_SetConfig+0x84>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	4a19      	ldr	r2, [pc, #100]	@ (8006ec8 <TIM_OC6_SetConfig+0xc4>)
 8006e64:	4293      	cmp	r3, r2
 8006e66:	d00f      	beq.n	8006e88 <TIM_OC6_SetConfig+0x84>
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	4a18      	ldr	r2, [pc, #96]	@ (8006ecc <TIM_OC6_SetConfig+0xc8>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d00b      	beq.n	8006e88 <TIM_OC6_SetConfig+0x84>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	4a17      	ldr	r2, [pc, #92]	@ (8006ed0 <TIM_OC6_SetConfig+0xcc>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d007      	beq.n	8006e88 <TIM_OC6_SetConfig+0x84>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	4a16      	ldr	r2, [pc, #88]	@ (8006ed4 <TIM_OC6_SetConfig+0xd0>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d003      	beq.n	8006e88 <TIM_OC6_SetConfig+0x84>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	4a15      	ldr	r2, [pc, #84]	@ (8006ed8 <TIM_OC6_SetConfig+0xd4>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d109      	bne.n	8006e9c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e8e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	695b      	ldr	r3, [r3, #20]
 8006e94:	029b      	lsls	r3, r3, #10
 8006e96:	697a      	ldr	r2, [r7, #20]
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	697a      	ldr	r2, [r7, #20]
 8006ea0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	68fa      	ldr	r2, [r7, #12]
 8006ea6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	685a      	ldr	r2, [r3, #4]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	693a      	ldr	r2, [r7, #16]
 8006eb4:	621a      	str	r2, [r3, #32]
}
 8006eb6:	bf00      	nop
 8006eb8:	371c      	adds	r7, #28
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec0:	4770      	bx	lr
 8006ec2:	bf00      	nop
 8006ec4:	40012c00 	.word	0x40012c00
 8006ec8:	40013400 	.word	0x40013400
 8006ecc:	40014000 	.word	0x40014000
 8006ed0:	40014400 	.word	0x40014400
 8006ed4:	40014800 	.word	0x40014800
 8006ed8:	40015000 	.word	0x40015000

08006edc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006edc:	b480      	push	{r7}
 8006ede:	b087      	sub	sp, #28
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	60f8      	str	r0, [r7, #12]
 8006ee4:	60b9      	str	r1, [r7, #8]
 8006ee6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	6a1b      	ldr	r3, [r3, #32]
 8006eec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	6a1b      	ldr	r3, [r3, #32]
 8006ef2:	f023 0201 	bic.w	r2, r3, #1
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	699b      	ldr	r3, [r3, #24]
 8006efe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f00:	693b      	ldr	r3, [r7, #16]
 8006f02:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006f06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	011b      	lsls	r3, r3, #4
 8006f0c:	693a      	ldr	r2, [r7, #16]
 8006f0e:	4313      	orrs	r3, r2
 8006f10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	f023 030a 	bic.w	r3, r3, #10
 8006f18:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006f1a:	697a      	ldr	r2, [r7, #20]
 8006f1c:	68bb      	ldr	r3, [r7, #8]
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	693a      	ldr	r2, [r7, #16]
 8006f26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	697a      	ldr	r2, [r7, #20]
 8006f2c:	621a      	str	r2, [r3, #32]
}
 8006f2e:	bf00      	nop
 8006f30:	371c      	adds	r7, #28
 8006f32:	46bd      	mov	sp, r7
 8006f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f38:	4770      	bx	lr

08006f3a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f3a:	b480      	push	{r7}
 8006f3c:	b087      	sub	sp, #28
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	60f8      	str	r0, [r7, #12]
 8006f42:	60b9      	str	r1, [r7, #8]
 8006f44:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	6a1b      	ldr	r3, [r3, #32]
 8006f4a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	6a1b      	ldr	r3, [r3, #32]
 8006f50:	f023 0210 	bic.w	r2, r3, #16
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	699b      	ldr	r3, [r3, #24]
 8006f5c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006f64:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	031b      	lsls	r3, r3, #12
 8006f6a:	693a      	ldr	r2, [r7, #16]
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f70:	697b      	ldr	r3, [r7, #20]
 8006f72:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006f76:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	011b      	lsls	r3, r3, #4
 8006f7c:	697a      	ldr	r2, [r7, #20]
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	693a      	ldr	r2, [r7, #16]
 8006f86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	697a      	ldr	r2, [r7, #20]
 8006f8c:	621a      	str	r2, [r3, #32]
}
 8006f8e:	bf00      	nop
 8006f90:	371c      	adds	r7, #28
 8006f92:	46bd      	mov	sp, r7
 8006f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f98:	4770      	bx	lr

08006f9a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f9a:	b480      	push	{r7}
 8006f9c:	b085      	sub	sp, #20
 8006f9e:	af00      	add	r7, sp, #0
 8006fa0:	6078      	str	r0, [r7, #4]
 8006fa2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	689b      	ldr	r3, [r3, #8]
 8006fa8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006fb0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fb4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006fb6:	683a      	ldr	r2, [r7, #0]
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	4313      	orrs	r3, r2
 8006fbc:	f043 0307 	orr.w	r3, r3, #7
 8006fc0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	68fa      	ldr	r2, [r7, #12]
 8006fc6:	609a      	str	r2, [r3, #8]
}
 8006fc8:	bf00      	nop
 8006fca:	3714      	adds	r7, #20
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd2:	4770      	bx	lr

08006fd4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b087      	sub	sp, #28
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	60f8      	str	r0, [r7, #12]
 8006fdc:	60b9      	str	r1, [r7, #8]
 8006fde:	607a      	str	r2, [r7, #4]
 8006fe0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006fee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	021a      	lsls	r2, r3, #8
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	431a      	orrs	r2, r3
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	697a      	ldr	r2, [r7, #20]
 8006ffe:	4313      	orrs	r3, r2
 8007000:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	697a      	ldr	r2, [r7, #20]
 8007006:	609a      	str	r2, [r3, #8]
}
 8007008:	bf00      	nop
 800700a:	371c      	adds	r7, #28
 800700c:	46bd      	mov	sp, r7
 800700e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007012:	4770      	bx	lr

08007014 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007014:	b480      	push	{r7}
 8007016:	b087      	sub	sp, #28
 8007018:	af00      	add	r7, sp, #0
 800701a:	60f8      	str	r0, [r7, #12]
 800701c:	60b9      	str	r1, [r7, #8]
 800701e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	f003 031f 	and.w	r3, r3, #31
 8007026:	2201      	movs	r2, #1
 8007028:	fa02 f303 	lsl.w	r3, r2, r3
 800702c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	6a1a      	ldr	r2, [r3, #32]
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	43db      	mvns	r3, r3
 8007036:	401a      	ands	r2, r3
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	6a1a      	ldr	r2, [r3, #32]
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	f003 031f 	and.w	r3, r3, #31
 8007046:	6879      	ldr	r1, [r7, #4]
 8007048:	fa01 f303 	lsl.w	r3, r1, r3
 800704c:	431a      	orrs	r2, r3
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	621a      	str	r2, [r3, #32]
}
 8007052:	bf00      	nop
 8007054:	371c      	adds	r7, #28
 8007056:	46bd      	mov	sp, r7
 8007058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705c:	4770      	bx	lr
	...

08007060 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007060:	b480      	push	{r7}
 8007062:	b085      	sub	sp, #20
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
 8007068:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007070:	2b01      	cmp	r3, #1
 8007072:	d101      	bne.n	8007078 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007074:	2302      	movs	r3, #2
 8007076:	e074      	b.n	8007162 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2201      	movs	r2, #1
 800707c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2202      	movs	r2, #2
 8007084:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	689b      	ldr	r3, [r3, #8]
 8007096:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	4a34      	ldr	r2, [pc, #208]	@ (8007170 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d009      	beq.n	80070b6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4a33      	ldr	r2, [pc, #204]	@ (8007174 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d004      	beq.n	80070b6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	4a31      	ldr	r2, [pc, #196]	@ (8007178 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80070b2:	4293      	cmp	r3, r2
 80070b4:	d108      	bne.n	80070c8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80070bc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	68fa      	ldr	r2, [r7, #12]
 80070c4:	4313      	orrs	r3, r2
 80070c6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80070ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	68fa      	ldr	r2, [r7, #12]
 80070da:	4313      	orrs	r3, r2
 80070dc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	68fa      	ldr	r2, [r7, #12]
 80070e4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4a21      	ldr	r2, [pc, #132]	@ (8007170 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d022      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070f8:	d01d      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a1f      	ldr	r2, [pc, #124]	@ (800717c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d018      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a1d      	ldr	r2, [pc, #116]	@ (8007180 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d013      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a1c      	ldr	r2, [pc, #112]	@ (8007184 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d00e      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a15      	ldr	r2, [pc, #84]	@ (8007174 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d009      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a18      	ldr	r2, [pc, #96]	@ (8007188 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d004      	beq.n	8007136 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a11      	ldr	r2, [pc, #68]	@ (8007178 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d10c      	bne.n	8007150 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800713c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	689b      	ldr	r3, [r3, #8]
 8007142:	68ba      	ldr	r2, [r7, #8]
 8007144:	4313      	orrs	r3, r2
 8007146:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	68ba      	ldr	r2, [r7, #8]
 800714e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	2201      	movs	r2, #1
 8007154:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2200      	movs	r2, #0
 800715c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007160:	2300      	movs	r3, #0
}
 8007162:	4618      	mov	r0, r3
 8007164:	3714      	adds	r7, #20
 8007166:	46bd      	mov	sp, r7
 8007168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716c:	4770      	bx	lr
 800716e:	bf00      	nop
 8007170:	40012c00 	.word	0x40012c00
 8007174:	40013400 	.word	0x40013400
 8007178:	40015000 	.word	0x40015000
 800717c:	40000400 	.word	0x40000400
 8007180:	40000800 	.word	0x40000800
 8007184:	40000c00 	.word	0x40000c00
 8007188:	40014000 	.word	0x40014000

0800718c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800718c:	b480      	push	{r7}
 800718e:	b083      	sub	sp, #12
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007194:	bf00      	nop
 8007196:	370c      	adds	r7, #12
 8007198:	46bd      	mov	sp, r7
 800719a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719e:	4770      	bx	lr

080071a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b083      	sub	sp, #12
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80071a8:	bf00      	nop
 80071aa:	370c      	adds	r7, #12
 80071ac:	46bd      	mov	sp, r7
 80071ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b2:	4770      	bx	lr

080071b4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80071b4:	b480      	push	{r7}
 80071b6:	b083      	sub	sp, #12
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80071bc:	bf00      	nop
 80071be:	370c      	adds	r7, #12
 80071c0:	46bd      	mov	sp, r7
 80071c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c6:	4770      	bx	lr

080071c8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b083      	sub	sp, #12
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80071d0:	bf00      	nop
 80071d2:	370c      	adds	r7, #12
 80071d4:	46bd      	mov	sp, r7
 80071d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071da:	4770      	bx	lr

080071dc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80071dc:	b480      	push	{r7}
 80071de:	b083      	sub	sp, #12
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80071e4:	bf00      	nop
 80071e6:	370c      	adds	r7, #12
 80071e8:	46bd      	mov	sp, r7
 80071ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ee:	4770      	bx	lr

080071f0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80071f0:	b480      	push	{r7}
 80071f2:	b083      	sub	sp, #12
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80071f8:	bf00      	nop
 80071fa:	370c      	adds	r7, #12
 80071fc:	46bd      	mov	sp, r7
 80071fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007202:	4770      	bx	lr

08007204 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007204:	b480      	push	{r7}
 8007206:	b083      	sub	sp, #12
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800720c:	bf00      	nop
 800720e:	370c      	adds	r7, #12
 8007210:	46bd      	mov	sp, r7
 8007212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007216:	4770      	bx	lr

08007218 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b082      	sub	sp, #8
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d101      	bne.n	800722a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007226:	2301      	movs	r3, #1
 8007228:	e042      	b.n	80072b0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007230:	2b00      	cmp	r3, #0
 8007232:	d106      	bne.n	8007242 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2200      	movs	r2, #0
 8007238:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800723c:	6878      	ldr	r0, [r7, #4]
 800723e:	f7fa fc8f 	bl	8001b60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2224      	movs	r2, #36	@ 0x24
 8007246:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	681a      	ldr	r2, [r3, #0]
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f022 0201 	bic.w	r2, r2, #1
 8007258:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800725e:	2b00      	cmp	r3, #0
 8007260:	d002      	beq.n	8007268 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f000 fb24 	bl	80078b0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f000 f825 	bl	80072b8 <UART_SetConfig>
 800726e:	4603      	mov	r3, r0
 8007270:	2b01      	cmp	r3, #1
 8007272:	d101      	bne.n	8007278 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007274:	2301      	movs	r3, #1
 8007276:	e01b      	b.n	80072b0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	685a      	ldr	r2, [r3, #4]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007286:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	689a      	ldr	r2, [r3, #8]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007296:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f042 0201 	orr.w	r2, r2, #1
 80072a6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80072a8:	6878      	ldr	r0, [r7, #4]
 80072aa:	f000 fba3 	bl	80079f4 <UART_CheckIdleState>
 80072ae:	4603      	mov	r3, r0
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	3708      	adds	r7, #8
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}

080072b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80072bc:	b08c      	sub	sp, #48	@ 0x30
 80072be:	af00      	add	r7, sp, #0
 80072c0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80072c2:	2300      	movs	r3, #0
 80072c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80072c8:	697b      	ldr	r3, [r7, #20]
 80072ca:	689a      	ldr	r2, [r3, #8]
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	691b      	ldr	r3, [r3, #16]
 80072d0:	431a      	orrs	r2, r3
 80072d2:	697b      	ldr	r3, [r7, #20]
 80072d4:	695b      	ldr	r3, [r3, #20]
 80072d6:	431a      	orrs	r2, r3
 80072d8:	697b      	ldr	r3, [r7, #20]
 80072da:	69db      	ldr	r3, [r3, #28]
 80072dc:	4313      	orrs	r3, r2
 80072de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072e0:	697b      	ldr	r3, [r7, #20]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	681a      	ldr	r2, [r3, #0]
 80072e6:	4baa      	ldr	r3, [pc, #680]	@ (8007590 <UART_SetConfig+0x2d8>)
 80072e8:	4013      	ands	r3, r2
 80072ea:	697a      	ldr	r2, [r7, #20]
 80072ec:	6812      	ldr	r2, [r2, #0]
 80072ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80072f0:	430b      	orrs	r3, r1
 80072f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072f4:	697b      	ldr	r3, [r7, #20]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	685b      	ldr	r3, [r3, #4]
 80072fa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80072fe:	697b      	ldr	r3, [r7, #20]
 8007300:	68da      	ldr	r2, [r3, #12]
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	430a      	orrs	r2, r1
 8007308:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800730a:	697b      	ldr	r3, [r7, #20]
 800730c:	699b      	ldr	r3, [r3, #24]
 800730e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007310:	697b      	ldr	r3, [r7, #20]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4a9f      	ldr	r2, [pc, #636]	@ (8007594 <UART_SetConfig+0x2dc>)
 8007316:	4293      	cmp	r3, r2
 8007318:	d004      	beq.n	8007324 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800731a:	697b      	ldr	r3, [r7, #20]
 800731c:	6a1b      	ldr	r3, [r3, #32]
 800731e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007320:	4313      	orrs	r3, r2
 8007322:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	689b      	ldr	r3, [r3, #8]
 800732a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800732e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007332:	697a      	ldr	r2, [r7, #20]
 8007334:	6812      	ldr	r2, [r2, #0]
 8007336:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007338:	430b      	orrs	r3, r1
 800733a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800733c:	697b      	ldr	r3, [r7, #20]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007342:	f023 010f 	bic.w	r1, r3, #15
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	430a      	orrs	r2, r1
 8007350:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007352:	697b      	ldr	r3, [r7, #20]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	4a90      	ldr	r2, [pc, #576]	@ (8007598 <UART_SetConfig+0x2e0>)
 8007358:	4293      	cmp	r3, r2
 800735a:	d125      	bne.n	80073a8 <UART_SetConfig+0xf0>
 800735c:	4b8f      	ldr	r3, [pc, #572]	@ (800759c <UART_SetConfig+0x2e4>)
 800735e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007362:	f003 0303 	and.w	r3, r3, #3
 8007366:	2b03      	cmp	r3, #3
 8007368:	d81a      	bhi.n	80073a0 <UART_SetConfig+0xe8>
 800736a:	a201      	add	r2, pc, #4	@ (adr r2, 8007370 <UART_SetConfig+0xb8>)
 800736c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007370:	08007381 	.word	0x08007381
 8007374:	08007391 	.word	0x08007391
 8007378:	08007389 	.word	0x08007389
 800737c:	08007399 	.word	0x08007399
 8007380:	2301      	movs	r3, #1
 8007382:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007386:	e116      	b.n	80075b6 <UART_SetConfig+0x2fe>
 8007388:	2302      	movs	r3, #2
 800738a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800738e:	e112      	b.n	80075b6 <UART_SetConfig+0x2fe>
 8007390:	2304      	movs	r3, #4
 8007392:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007396:	e10e      	b.n	80075b6 <UART_SetConfig+0x2fe>
 8007398:	2308      	movs	r3, #8
 800739a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800739e:	e10a      	b.n	80075b6 <UART_SetConfig+0x2fe>
 80073a0:	2310      	movs	r3, #16
 80073a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80073a6:	e106      	b.n	80075b6 <UART_SetConfig+0x2fe>
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	4a7c      	ldr	r2, [pc, #496]	@ (80075a0 <UART_SetConfig+0x2e8>)
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d138      	bne.n	8007424 <UART_SetConfig+0x16c>
 80073b2:	4b7a      	ldr	r3, [pc, #488]	@ (800759c <UART_SetConfig+0x2e4>)
 80073b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073b8:	f003 030c 	and.w	r3, r3, #12
 80073bc:	2b0c      	cmp	r3, #12
 80073be:	d82d      	bhi.n	800741c <UART_SetConfig+0x164>
 80073c0:	a201      	add	r2, pc, #4	@ (adr r2, 80073c8 <UART_SetConfig+0x110>)
 80073c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073c6:	bf00      	nop
 80073c8:	080073fd 	.word	0x080073fd
 80073cc:	0800741d 	.word	0x0800741d
 80073d0:	0800741d 	.word	0x0800741d
 80073d4:	0800741d 	.word	0x0800741d
 80073d8:	0800740d 	.word	0x0800740d
 80073dc:	0800741d 	.word	0x0800741d
 80073e0:	0800741d 	.word	0x0800741d
 80073e4:	0800741d 	.word	0x0800741d
 80073e8:	08007405 	.word	0x08007405
 80073ec:	0800741d 	.word	0x0800741d
 80073f0:	0800741d 	.word	0x0800741d
 80073f4:	0800741d 	.word	0x0800741d
 80073f8:	08007415 	.word	0x08007415
 80073fc:	2300      	movs	r3, #0
 80073fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007402:	e0d8      	b.n	80075b6 <UART_SetConfig+0x2fe>
 8007404:	2302      	movs	r3, #2
 8007406:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800740a:	e0d4      	b.n	80075b6 <UART_SetConfig+0x2fe>
 800740c:	2304      	movs	r3, #4
 800740e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007412:	e0d0      	b.n	80075b6 <UART_SetConfig+0x2fe>
 8007414:	2308      	movs	r3, #8
 8007416:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800741a:	e0cc      	b.n	80075b6 <UART_SetConfig+0x2fe>
 800741c:	2310      	movs	r3, #16
 800741e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007422:	e0c8      	b.n	80075b6 <UART_SetConfig+0x2fe>
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	4a5e      	ldr	r2, [pc, #376]	@ (80075a4 <UART_SetConfig+0x2ec>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d125      	bne.n	800747a <UART_SetConfig+0x1c2>
 800742e:	4b5b      	ldr	r3, [pc, #364]	@ (800759c <UART_SetConfig+0x2e4>)
 8007430:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007434:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007438:	2b30      	cmp	r3, #48	@ 0x30
 800743a:	d016      	beq.n	800746a <UART_SetConfig+0x1b2>
 800743c:	2b30      	cmp	r3, #48	@ 0x30
 800743e:	d818      	bhi.n	8007472 <UART_SetConfig+0x1ba>
 8007440:	2b20      	cmp	r3, #32
 8007442:	d00a      	beq.n	800745a <UART_SetConfig+0x1a2>
 8007444:	2b20      	cmp	r3, #32
 8007446:	d814      	bhi.n	8007472 <UART_SetConfig+0x1ba>
 8007448:	2b00      	cmp	r3, #0
 800744a:	d002      	beq.n	8007452 <UART_SetConfig+0x19a>
 800744c:	2b10      	cmp	r3, #16
 800744e:	d008      	beq.n	8007462 <UART_SetConfig+0x1aa>
 8007450:	e00f      	b.n	8007472 <UART_SetConfig+0x1ba>
 8007452:	2300      	movs	r3, #0
 8007454:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007458:	e0ad      	b.n	80075b6 <UART_SetConfig+0x2fe>
 800745a:	2302      	movs	r3, #2
 800745c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007460:	e0a9      	b.n	80075b6 <UART_SetConfig+0x2fe>
 8007462:	2304      	movs	r3, #4
 8007464:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007468:	e0a5      	b.n	80075b6 <UART_SetConfig+0x2fe>
 800746a:	2308      	movs	r3, #8
 800746c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007470:	e0a1      	b.n	80075b6 <UART_SetConfig+0x2fe>
 8007472:	2310      	movs	r3, #16
 8007474:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007478:	e09d      	b.n	80075b6 <UART_SetConfig+0x2fe>
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4a4a      	ldr	r2, [pc, #296]	@ (80075a8 <UART_SetConfig+0x2f0>)
 8007480:	4293      	cmp	r3, r2
 8007482:	d125      	bne.n	80074d0 <UART_SetConfig+0x218>
 8007484:	4b45      	ldr	r3, [pc, #276]	@ (800759c <UART_SetConfig+0x2e4>)
 8007486:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800748a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800748e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007490:	d016      	beq.n	80074c0 <UART_SetConfig+0x208>
 8007492:	2bc0      	cmp	r3, #192	@ 0xc0
 8007494:	d818      	bhi.n	80074c8 <UART_SetConfig+0x210>
 8007496:	2b80      	cmp	r3, #128	@ 0x80
 8007498:	d00a      	beq.n	80074b0 <UART_SetConfig+0x1f8>
 800749a:	2b80      	cmp	r3, #128	@ 0x80
 800749c:	d814      	bhi.n	80074c8 <UART_SetConfig+0x210>
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d002      	beq.n	80074a8 <UART_SetConfig+0x1f0>
 80074a2:	2b40      	cmp	r3, #64	@ 0x40
 80074a4:	d008      	beq.n	80074b8 <UART_SetConfig+0x200>
 80074a6:	e00f      	b.n	80074c8 <UART_SetConfig+0x210>
 80074a8:	2300      	movs	r3, #0
 80074aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074ae:	e082      	b.n	80075b6 <UART_SetConfig+0x2fe>
 80074b0:	2302      	movs	r3, #2
 80074b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074b6:	e07e      	b.n	80075b6 <UART_SetConfig+0x2fe>
 80074b8:	2304      	movs	r3, #4
 80074ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074be:	e07a      	b.n	80075b6 <UART_SetConfig+0x2fe>
 80074c0:	2308      	movs	r3, #8
 80074c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074c6:	e076      	b.n	80075b6 <UART_SetConfig+0x2fe>
 80074c8:	2310      	movs	r3, #16
 80074ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074ce:	e072      	b.n	80075b6 <UART_SetConfig+0x2fe>
 80074d0:	697b      	ldr	r3, [r7, #20]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	4a35      	ldr	r2, [pc, #212]	@ (80075ac <UART_SetConfig+0x2f4>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d12a      	bne.n	8007530 <UART_SetConfig+0x278>
 80074da:	4b30      	ldr	r3, [pc, #192]	@ (800759c <UART_SetConfig+0x2e4>)
 80074dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80074e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074e8:	d01a      	beq.n	8007520 <UART_SetConfig+0x268>
 80074ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074ee:	d81b      	bhi.n	8007528 <UART_SetConfig+0x270>
 80074f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074f4:	d00c      	beq.n	8007510 <UART_SetConfig+0x258>
 80074f6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074fa:	d815      	bhi.n	8007528 <UART_SetConfig+0x270>
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d003      	beq.n	8007508 <UART_SetConfig+0x250>
 8007500:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007504:	d008      	beq.n	8007518 <UART_SetConfig+0x260>
 8007506:	e00f      	b.n	8007528 <UART_SetConfig+0x270>
 8007508:	2300      	movs	r3, #0
 800750a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800750e:	e052      	b.n	80075b6 <UART_SetConfig+0x2fe>
 8007510:	2302      	movs	r3, #2
 8007512:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007516:	e04e      	b.n	80075b6 <UART_SetConfig+0x2fe>
 8007518:	2304      	movs	r3, #4
 800751a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800751e:	e04a      	b.n	80075b6 <UART_SetConfig+0x2fe>
 8007520:	2308      	movs	r3, #8
 8007522:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007526:	e046      	b.n	80075b6 <UART_SetConfig+0x2fe>
 8007528:	2310      	movs	r3, #16
 800752a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800752e:	e042      	b.n	80075b6 <UART_SetConfig+0x2fe>
 8007530:	697b      	ldr	r3, [r7, #20]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a17      	ldr	r2, [pc, #92]	@ (8007594 <UART_SetConfig+0x2dc>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d13a      	bne.n	80075b0 <UART_SetConfig+0x2f8>
 800753a:	4b18      	ldr	r3, [pc, #96]	@ (800759c <UART_SetConfig+0x2e4>)
 800753c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007540:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007544:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007548:	d01a      	beq.n	8007580 <UART_SetConfig+0x2c8>
 800754a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800754e:	d81b      	bhi.n	8007588 <UART_SetConfig+0x2d0>
 8007550:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007554:	d00c      	beq.n	8007570 <UART_SetConfig+0x2b8>
 8007556:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800755a:	d815      	bhi.n	8007588 <UART_SetConfig+0x2d0>
 800755c:	2b00      	cmp	r3, #0
 800755e:	d003      	beq.n	8007568 <UART_SetConfig+0x2b0>
 8007560:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007564:	d008      	beq.n	8007578 <UART_SetConfig+0x2c0>
 8007566:	e00f      	b.n	8007588 <UART_SetConfig+0x2d0>
 8007568:	2300      	movs	r3, #0
 800756a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800756e:	e022      	b.n	80075b6 <UART_SetConfig+0x2fe>
 8007570:	2302      	movs	r3, #2
 8007572:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007576:	e01e      	b.n	80075b6 <UART_SetConfig+0x2fe>
 8007578:	2304      	movs	r3, #4
 800757a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800757e:	e01a      	b.n	80075b6 <UART_SetConfig+0x2fe>
 8007580:	2308      	movs	r3, #8
 8007582:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007586:	e016      	b.n	80075b6 <UART_SetConfig+0x2fe>
 8007588:	2310      	movs	r3, #16
 800758a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800758e:	e012      	b.n	80075b6 <UART_SetConfig+0x2fe>
 8007590:	cfff69f3 	.word	0xcfff69f3
 8007594:	40008000 	.word	0x40008000
 8007598:	40013800 	.word	0x40013800
 800759c:	40021000 	.word	0x40021000
 80075a0:	40004400 	.word	0x40004400
 80075a4:	40004800 	.word	0x40004800
 80075a8:	40004c00 	.word	0x40004c00
 80075ac:	40005000 	.word	0x40005000
 80075b0:	2310      	movs	r3, #16
 80075b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80075b6:	697b      	ldr	r3, [r7, #20]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4aae      	ldr	r2, [pc, #696]	@ (8007874 <UART_SetConfig+0x5bc>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	f040 8097 	bne.w	80076f0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80075c2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80075c6:	2b08      	cmp	r3, #8
 80075c8:	d823      	bhi.n	8007612 <UART_SetConfig+0x35a>
 80075ca:	a201      	add	r2, pc, #4	@ (adr r2, 80075d0 <UART_SetConfig+0x318>)
 80075cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075d0:	080075f5 	.word	0x080075f5
 80075d4:	08007613 	.word	0x08007613
 80075d8:	080075fd 	.word	0x080075fd
 80075dc:	08007613 	.word	0x08007613
 80075e0:	08007603 	.word	0x08007603
 80075e4:	08007613 	.word	0x08007613
 80075e8:	08007613 	.word	0x08007613
 80075ec:	08007613 	.word	0x08007613
 80075f0:	0800760b 	.word	0x0800760b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075f4:	f7fd fbbc 	bl	8004d70 <HAL_RCC_GetPCLK1Freq>
 80075f8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80075fa:	e010      	b.n	800761e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075fc:	4b9e      	ldr	r3, [pc, #632]	@ (8007878 <UART_SetConfig+0x5c0>)
 80075fe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007600:	e00d      	b.n	800761e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007602:	f7fd fb47 	bl	8004c94 <HAL_RCC_GetSysClockFreq>
 8007606:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007608:	e009      	b.n	800761e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800760a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800760e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007610:	e005      	b.n	800761e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007612:	2300      	movs	r3, #0
 8007614:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007616:	2301      	movs	r3, #1
 8007618:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800761c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800761e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007620:	2b00      	cmp	r3, #0
 8007622:	f000 8130 	beq.w	8007886 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800762a:	4a94      	ldr	r2, [pc, #592]	@ (800787c <UART_SetConfig+0x5c4>)
 800762c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007630:	461a      	mov	r2, r3
 8007632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007634:	fbb3 f3f2 	udiv	r3, r3, r2
 8007638:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800763a:	697b      	ldr	r3, [r7, #20]
 800763c:	685a      	ldr	r2, [r3, #4]
 800763e:	4613      	mov	r3, r2
 8007640:	005b      	lsls	r3, r3, #1
 8007642:	4413      	add	r3, r2
 8007644:	69ba      	ldr	r2, [r7, #24]
 8007646:	429a      	cmp	r2, r3
 8007648:	d305      	bcc.n	8007656 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800764a:	697b      	ldr	r3, [r7, #20]
 800764c:	685b      	ldr	r3, [r3, #4]
 800764e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007650:	69ba      	ldr	r2, [r7, #24]
 8007652:	429a      	cmp	r2, r3
 8007654:	d903      	bls.n	800765e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007656:	2301      	movs	r3, #1
 8007658:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800765c:	e113      	b.n	8007886 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800765e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007660:	2200      	movs	r2, #0
 8007662:	60bb      	str	r3, [r7, #8]
 8007664:	60fa      	str	r2, [r7, #12]
 8007666:	697b      	ldr	r3, [r7, #20]
 8007668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800766a:	4a84      	ldr	r2, [pc, #528]	@ (800787c <UART_SetConfig+0x5c4>)
 800766c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007670:	b29b      	uxth	r3, r3
 8007672:	2200      	movs	r2, #0
 8007674:	603b      	str	r3, [r7, #0]
 8007676:	607a      	str	r2, [r7, #4]
 8007678:	e9d7 2300 	ldrd	r2, r3, [r7]
 800767c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007680:	f7f9 faba 	bl	8000bf8 <__aeabi_uldivmod>
 8007684:	4602      	mov	r2, r0
 8007686:	460b      	mov	r3, r1
 8007688:	4610      	mov	r0, r2
 800768a:	4619      	mov	r1, r3
 800768c:	f04f 0200 	mov.w	r2, #0
 8007690:	f04f 0300 	mov.w	r3, #0
 8007694:	020b      	lsls	r3, r1, #8
 8007696:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800769a:	0202      	lsls	r2, r0, #8
 800769c:	6979      	ldr	r1, [r7, #20]
 800769e:	6849      	ldr	r1, [r1, #4]
 80076a0:	0849      	lsrs	r1, r1, #1
 80076a2:	2000      	movs	r0, #0
 80076a4:	460c      	mov	r4, r1
 80076a6:	4605      	mov	r5, r0
 80076a8:	eb12 0804 	adds.w	r8, r2, r4
 80076ac:	eb43 0905 	adc.w	r9, r3, r5
 80076b0:	697b      	ldr	r3, [r7, #20]
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	2200      	movs	r2, #0
 80076b6:	469a      	mov	sl, r3
 80076b8:	4693      	mov	fp, r2
 80076ba:	4652      	mov	r2, sl
 80076bc:	465b      	mov	r3, fp
 80076be:	4640      	mov	r0, r8
 80076c0:	4649      	mov	r1, r9
 80076c2:	f7f9 fa99 	bl	8000bf8 <__aeabi_uldivmod>
 80076c6:	4602      	mov	r2, r0
 80076c8:	460b      	mov	r3, r1
 80076ca:	4613      	mov	r3, r2
 80076cc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80076ce:	6a3b      	ldr	r3, [r7, #32]
 80076d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80076d4:	d308      	bcc.n	80076e8 <UART_SetConfig+0x430>
 80076d6:	6a3b      	ldr	r3, [r7, #32]
 80076d8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80076dc:	d204      	bcs.n	80076e8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	6a3a      	ldr	r2, [r7, #32]
 80076e4:	60da      	str	r2, [r3, #12]
 80076e6:	e0ce      	b.n	8007886 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80076e8:	2301      	movs	r3, #1
 80076ea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80076ee:	e0ca      	b.n	8007886 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	69db      	ldr	r3, [r3, #28]
 80076f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076f8:	d166      	bne.n	80077c8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80076fa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80076fe:	2b08      	cmp	r3, #8
 8007700:	d827      	bhi.n	8007752 <UART_SetConfig+0x49a>
 8007702:	a201      	add	r2, pc, #4	@ (adr r2, 8007708 <UART_SetConfig+0x450>)
 8007704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007708:	0800772d 	.word	0x0800772d
 800770c:	08007735 	.word	0x08007735
 8007710:	0800773d 	.word	0x0800773d
 8007714:	08007753 	.word	0x08007753
 8007718:	08007743 	.word	0x08007743
 800771c:	08007753 	.word	0x08007753
 8007720:	08007753 	.word	0x08007753
 8007724:	08007753 	.word	0x08007753
 8007728:	0800774b 	.word	0x0800774b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800772c:	f7fd fb20 	bl	8004d70 <HAL_RCC_GetPCLK1Freq>
 8007730:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007732:	e014      	b.n	800775e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007734:	f7fd fb32 	bl	8004d9c <HAL_RCC_GetPCLK2Freq>
 8007738:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800773a:	e010      	b.n	800775e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800773c:	4b4e      	ldr	r3, [pc, #312]	@ (8007878 <UART_SetConfig+0x5c0>)
 800773e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007740:	e00d      	b.n	800775e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007742:	f7fd faa7 	bl	8004c94 <HAL_RCC_GetSysClockFreq>
 8007746:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007748:	e009      	b.n	800775e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800774a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800774e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007750:	e005      	b.n	800775e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007752:	2300      	movs	r3, #0
 8007754:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007756:	2301      	movs	r3, #1
 8007758:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800775c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800775e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007760:	2b00      	cmp	r3, #0
 8007762:	f000 8090 	beq.w	8007886 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800776a:	4a44      	ldr	r2, [pc, #272]	@ (800787c <UART_SetConfig+0x5c4>)
 800776c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007770:	461a      	mov	r2, r3
 8007772:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007774:	fbb3 f3f2 	udiv	r3, r3, r2
 8007778:	005a      	lsls	r2, r3, #1
 800777a:	697b      	ldr	r3, [r7, #20]
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	085b      	lsrs	r3, r3, #1
 8007780:	441a      	add	r2, r3
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	fbb2 f3f3 	udiv	r3, r2, r3
 800778a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800778c:	6a3b      	ldr	r3, [r7, #32]
 800778e:	2b0f      	cmp	r3, #15
 8007790:	d916      	bls.n	80077c0 <UART_SetConfig+0x508>
 8007792:	6a3b      	ldr	r3, [r7, #32]
 8007794:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007798:	d212      	bcs.n	80077c0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800779a:	6a3b      	ldr	r3, [r7, #32]
 800779c:	b29b      	uxth	r3, r3
 800779e:	f023 030f 	bic.w	r3, r3, #15
 80077a2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80077a4:	6a3b      	ldr	r3, [r7, #32]
 80077a6:	085b      	lsrs	r3, r3, #1
 80077a8:	b29b      	uxth	r3, r3
 80077aa:	f003 0307 	and.w	r3, r3, #7
 80077ae:	b29a      	uxth	r2, r3
 80077b0:	8bfb      	ldrh	r3, [r7, #30]
 80077b2:	4313      	orrs	r3, r2
 80077b4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80077b6:	697b      	ldr	r3, [r7, #20]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	8bfa      	ldrh	r2, [r7, #30]
 80077bc:	60da      	str	r2, [r3, #12]
 80077be:	e062      	b.n	8007886 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80077c6:	e05e      	b.n	8007886 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80077c8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80077cc:	2b08      	cmp	r3, #8
 80077ce:	d828      	bhi.n	8007822 <UART_SetConfig+0x56a>
 80077d0:	a201      	add	r2, pc, #4	@ (adr r2, 80077d8 <UART_SetConfig+0x520>)
 80077d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077d6:	bf00      	nop
 80077d8:	080077fd 	.word	0x080077fd
 80077dc:	08007805 	.word	0x08007805
 80077e0:	0800780d 	.word	0x0800780d
 80077e4:	08007823 	.word	0x08007823
 80077e8:	08007813 	.word	0x08007813
 80077ec:	08007823 	.word	0x08007823
 80077f0:	08007823 	.word	0x08007823
 80077f4:	08007823 	.word	0x08007823
 80077f8:	0800781b 	.word	0x0800781b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077fc:	f7fd fab8 	bl	8004d70 <HAL_RCC_GetPCLK1Freq>
 8007800:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007802:	e014      	b.n	800782e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007804:	f7fd faca 	bl	8004d9c <HAL_RCC_GetPCLK2Freq>
 8007808:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800780a:	e010      	b.n	800782e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800780c:	4b1a      	ldr	r3, [pc, #104]	@ (8007878 <UART_SetConfig+0x5c0>)
 800780e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007810:	e00d      	b.n	800782e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007812:	f7fd fa3f 	bl	8004c94 <HAL_RCC_GetSysClockFreq>
 8007816:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007818:	e009      	b.n	800782e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800781a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800781e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007820:	e005      	b.n	800782e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007822:	2300      	movs	r3, #0
 8007824:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007826:	2301      	movs	r3, #1
 8007828:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800782c:	bf00      	nop
    }

    if (pclk != 0U)
 800782e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007830:	2b00      	cmp	r3, #0
 8007832:	d028      	beq.n	8007886 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007834:	697b      	ldr	r3, [r7, #20]
 8007836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007838:	4a10      	ldr	r2, [pc, #64]	@ (800787c <UART_SetConfig+0x5c4>)
 800783a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800783e:	461a      	mov	r2, r3
 8007840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007842:	fbb3 f2f2 	udiv	r2, r3, r2
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	685b      	ldr	r3, [r3, #4]
 800784a:	085b      	lsrs	r3, r3, #1
 800784c:	441a      	add	r2, r3
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	fbb2 f3f3 	udiv	r3, r2, r3
 8007856:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007858:	6a3b      	ldr	r3, [r7, #32]
 800785a:	2b0f      	cmp	r3, #15
 800785c:	d910      	bls.n	8007880 <UART_SetConfig+0x5c8>
 800785e:	6a3b      	ldr	r3, [r7, #32]
 8007860:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007864:	d20c      	bcs.n	8007880 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007866:	6a3b      	ldr	r3, [r7, #32]
 8007868:	b29a      	uxth	r2, r3
 800786a:	697b      	ldr	r3, [r7, #20]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	60da      	str	r2, [r3, #12]
 8007870:	e009      	b.n	8007886 <UART_SetConfig+0x5ce>
 8007872:	bf00      	nop
 8007874:	40008000 	.word	0x40008000
 8007878:	00f42400 	.word	0x00f42400
 800787c:	0800a828 	.word	0x0800a828
      }
      else
      {
        ret = HAL_ERROR;
 8007880:	2301      	movs	r3, #1
 8007882:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007886:	697b      	ldr	r3, [r7, #20]
 8007888:	2201      	movs	r2, #1
 800788a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	2201      	movs	r2, #1
 8007892:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007896:	697b      	ldr	r3, [r7, #20]
 8007898:	2200      	movs	r2, #0
 800789a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800789c:	697b      	ldr	r3, [r7, #20]
 800789e:	2200      	movs	r2, #0
 80078a0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80078a2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80078a6:	4618      	mov	r0, r3
 80078a8:	3730      	adds	r7, #48	@ 0x30
 80078aa:	46bd      	mov	sp, r7
 80078ac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080078b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80078b0:	b480      	push	{r7}
 80078b2:	b083      	sub	sp, #12
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078bc:	f003 0308 	and.w	r3, r3, #8
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d00a      	beq.n	80078da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	685b      	ldr	r3, [r3, #4]
 80078ca:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	430a      	orrs	r2, r1
 80078d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078de:	f003 0301 	and.w	r3, r3, #1
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d00a      	beq.n	80078fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	685b      	ldr	r3, [r3, #4]
 80078ec:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	430a      	orrs	r2, r1
 80078fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007900:	f003 0302 	and.w	r3, r3, #2
 8007904:	2b00      	cmp	r3, #0
 8007906:	d00a      	beq.n	800791e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	685b      	ldr	r3, [r3, #4]
 800790e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	430a      	orrs	r2, r1
 800791c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007922:	f003 0304 	and.w	r3, r3, #4
 8007926:	2b00      	cmp	r3, #0
 8007928:	d00a      	beq.n	8007940 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	685b      	ldr	r3, [r3, #4]
 8007930:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	430a      	orrs	r2, r1
 800793e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007944:	f003 0310 	and.w	r3, r3, #16
 8007948:	2b00      	cmp	r3, #0
 800794a:	d00a      	beq.n	8007962 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	689b      	ldr	r3, [r3, #8]
 8007952:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	430a      	orrs	r2, r1
 8007960:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007966:	f003 0320 	and.w	r3, r3, #32
 800796a:	2b00      	cmp	r3, #0
 800796c:	d00a      	beq.n	8007984 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	689b      	ldr	r3, [r3, #8]
 8007974:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	430a      	orrs	r2, r1
 8007982:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007988:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800798c:	2b00      	cmp	r3, #0
 800798e:	d01a      	beq.n	80079c6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	430a      	orrs	r2, r1
 80079a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80079ae:	d10a      	bne.n	80079c6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	430a      	orrs	r2, r1
 80079c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d00a      	beq.n	80079e8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	685b      	ldr	r3, [r3, #4]
 80079d8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	430a      	orrs	r2, r1
 80079e6:	605a      	str	r2, [r3, #4]
  }
}
 80079e8:	bf00      	nop
 80079ea:	370c      	adds	r7, #12
 80079ec:	46bd      	mov	sp, r7
 80079ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f2:	4770      	bx	lr

080079f4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b098      	sub	sp, #96	@ 0x60
 80079f8:	af02      	add	r7, sp, #8
 80079fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2200      	movs	r2, #0
 8007a00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a04:	f7fa faae 	bl	8001f64 <HAL_GetTick>
 8007a08:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f003 0308 	and.w	r3, r3, #8
 8007a14:	2b08      	cmp	r3, #8
 8007a16:	d12f      	bne.n	8007a78 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a18:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a1c:	9300      	str	r3, [sp, #0]
 8007a1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a20:	2200      	movs	r2, #0
 8007a22:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	f000 f88e 	bl	8007b48 <UART_WaitOnFlagUntilTimeout>
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d022      	beq.n	8007a78 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a3a:	e853 3f00 	ldrex	r3, [r3]
 8007a3e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a46:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	461a      	mov	r2, r3
 8007a4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a50:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a52:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a54:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007a56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a58:	e841 2300 	strex	r3, r2, [r1]
 8007a5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d1e6      	bne.n	8007a32 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	2220      	movs	r2, #32
 8007a68:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	2200      	movs	r2, #0
 8007a70:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a74:	2303      	movs	r3, #3
 8007a76:	e063      	b.n	8007b40 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f003 0304 	and.w	r3, r3, #4
 8007a82:	2b04      	cmp	r3, #4
 8007a84:	d149      	bne.n	8007b1a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a86:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a8a:	9300      	str	r3, [sp, #0]
 8007a8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a8e:	2200      	movs	r2, #0
 8007a90:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007a94:	6878      	ldr	r0, [r7, #4]
 8007a96:	f000 f857 	bl	8007b48 <UART_WaitOnFlagUntilTimeout>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d03c      	beq.n	8007b1a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aa8:	e853 3f00 	ldrex	r3, [r3]
 8007aac:	623b      	str	r3, [r7, #32]
   return(result);
 8007aae:	6a3b      	ldr	r3, [r7, #32]
 8007ab0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ab4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	461a      	mov	r2, r3
 8007abc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007abe:	633b      	str	r3, [r7, #48]	@ 0x30
 8007ac0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ac2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ac4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ac6:	e841 2300 	strex	r3, r2, [r1]
 8007aca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d1e6      	bne.n	8007aa0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	3308      	adds	r3, #8
 8007ad8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ada:	693b      	ldr	r3, [r7, #16]
 8007adc:	e853 3f00 	ldrex	r3, [r3]
 8007ae0:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	f023 0301 	bic.w	r3, r3, #1
 8007ae8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	3308      	adds	r3, #8
 8007af0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007af2:	61fa      	str	r2, [r7, #28]
 8007af4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007af6:	69b9      	ldr	r1, [r7, #24]
 8007af8:	69fa      	ldr	r2, [r7, #28]
 8007afa:	e841 2300 	strex	r3, r2, [r1]
 8007afe:	617b      	str	r3, [r7, #20]
   return(result);
 8007b00:	697b      	ldr	r3, [r7, #20]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d1e5      	bne.n	8007ad2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2220      	movs	r2, #32
 8007b0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2200      	movs	r2, #0
 8007b12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b16:	2303      	movs	r3, #3
 8007b18:	e012      	b.n	8007b40 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2220      	movs	r2, #32
 8007b1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2220      	movs	r2, #32
 8007b26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2200      	movs	r2, #0
 8007b34:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007b3e:	2300      	movs	r3, #0
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	3758      	adds	r7, #88	@ 0x58
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd80      	pop	{r7, pc}

08007b48 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	60f8      	str	r0, [r7, #12]
 8007b50:	60b9      	str	r1, [r7, #8]
 8007b52:	603b      	str	r3, [r7, #0]
 8007b54:	4613      	mov	r3, r2
 8007b56:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b58:	e04f      	b.n	8007bfa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b5a:	69bb      	ldr	r3, [r7, #24]
 8007b5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b60:	d04b      	beq.n	8007bfa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b62:	f7fa f9ff 	bl	8001f64 <HAL_GetTick>
 8007b66:	4602      	mov	r2, r0
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	1ad3      	subs	r3, r2, r3
 8007b6c:	69ba      	ldr	r2, [r7, #24]
 8007b6e:	429a      	cmp	r2, r3
 8007b70:	d302      	bcc.n	8007b78 <UART_WaitOnFlagUntilTimeout+0x30>
 8007b72:	69bb      	ldr	r3, [r7, #24]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d101      	bne.n	8007b7c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007b78:	2303      	movs	r3, #3
 8007b7a:	e04e      	b.n	8007c1a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f003 0304 	and.w	r3, r3, #4
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d037      	beq.n	8007bfa <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b8a:	68bb      	ldr	r3, [r7, #8]
 8007b8c:	2b80      	cmp	r3, #128	@ 0x80
 8007b8e:	d034      	beq.n	8007bfa <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	2b40      	cmp	r3, #64	@ 0x40
 8007b94:	d031      	beq.n	8007bfa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	69db      	ldr	r3, [r3, #28]
 8007b9c:	f003 0308 	and.w	r3, r3, #8
 8007ba0:	2b08      	cmp	r3, #8
 8007ba2:	d110      	bne.n	8007bc6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	2208      	movs	r2, #8
 8007baa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007bac:	68f8      	ldr	r0, [r7, #12]
 8007bae:	f000 f838 	bl	8007c22 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	2208      	movs	r2, #8
 8007bb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	e029      	b.n	8007c1a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	69db      	ldr	r3, [r3, #28]
 8007bcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007bd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007bd4:	d111      	bne.n	8007bfa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007bde:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007be0:	68f8      	ldr	r0, [r7, #12]
 8007be2:	f000 f81e 	bl	8007c22 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	2220      	movs	r2, #32
 8007bea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007bf6:	2303      	movs	r3, #3
 8007bf8:	e00f      	b.n	8007c1a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	69da      	ldr	r2, [r3, #28]
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	4013      	ands	r3, r2
 8007c04:	68ba      	ldr	r2, [r7, #8]
 8007c06:	429a      	cmp	r2, r3
 8007c08:	bf0c      	ite	eq
 8007c0a:	2301      	moveq	r3, #1
 8007c0c:	2300      	movne	r3, #0
 8007c0e:	b2db      	uxtb	r3, r3
 8007c10:	461a      	mov	r2, r3
 8007c12:	79fb      	ldrb	r3, [r7, #7]
 8007c14:	429a      	cmp	r2, r3
 8007c16:	d0a0      	beq.n	8007b5a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c18:	2300      	movs	r3, #0
}
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	3710      	adds	r7, #16
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	bd80      	pop	{r7, pc}

08007c22 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007c22:	b480      	push	{r7}
 8007c24:	b095      	sub	sp, #84	@ 0x54
 8007c26:	af00      	add	r7, sp, #0
 8007c28:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c32:	e853 3f00 	ldrex	r3, [r3]
 8007c36:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007c38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c3a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	461a      	mov	r2, r3
 8007c46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c48:	643b      	str	r3, [r7, #64]	@ 0x40
 8007c4a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c4c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007c4e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007c50:	e841 2300 	strex	r3, r2, [r1]
 8007c54:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007c56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d1e6      	bne.n	8007c2a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	3308      	adds	r3, #8
 8007c62:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c64:	6a3b      	ldr	r3, [r7, #32]
 8007c66:	e853 3f00 	ldrex	r3, [r3]
 8007c6a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c6c:	69fb      	ldr	r3, [r7, #28]
 8007c6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007c72:	f023 0301 	bic.w	r3, r3, #1
 8007c76:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	3308      	adds	r3, #8
 8007c7e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c80:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007c82:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c84:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c88:	e841 2300 	strex	r3, r2, [r1]
 8007c8c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d1e3      	bne.n	8007c5c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c98:	2b01      	cmp	r3, #1
 8007c9a:	d118      	bne.n	8007cce <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	e853 3f00 	ldrex	r3, [r3]
 8007ca8:	60bb      	str	r3, [r7, #8]
   return(result);
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	f023 0310 	bic.w	r3, r3, #16
 8007cb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	461a      	mov	r2, r3
 8007cb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007cba:	61bb      	str	r3, [r7, #24]
 8007cbc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cbe:	6979      	ldr	r1, [r7, #20]
 8007cc0:	69ba      	ldr	r2, [r7, #24]
 8007cc2:	e841 2300 	strex	r3, r2, [r1]
 8007cc6:	613b      	str	r3, [r7, #16]
   return(result);
 8007cc8:	693b      	ldr	r3, [r7, #16]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d1e6      	bne.n	8007c9c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2220      	movs	r2, #32
 8007cd2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2200      	movs	r2, #0
 8007cda:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2200      	movs	r2, #0
 8007ce0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007ce2:	bf00      	nop
 8007ce4:	3754      	adds	r7, #84	@ 0x54
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cec:	4770      	bx	lr

08007cee <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007cee:	b480      	push	{r7}
 8007cf0:	b085      	sub	sp, #20
 8007cf2:	af00      	add	r7, sp, #0
 8007cf4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007cfc:	2b01      	cmp	r3, #1
 8007cfe:	d101      	bne.n	8007d04 <HAL_UARTEx_DisableFifoMode+0x16>
 8007d00:	2302      	movs	r3, #2
 8007d02:	e027      	b.n	8007d54 <HAL_UARTEx_DisableFifoMode+0x66>
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	2201      	movs	r2, #1
 8007d08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2224      	movs	r2, #36	@ 0x24
 8007d10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	681a      	ldr	r2, [r3, #0]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f022 0201 	bic.w	r2, r2, #1
 8007d2a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007d32:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2200      	movs	r2, #0
 8007d38:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	68fa      	ldr	r2, [r7, #12]
 8007d40:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2220      	movs	r2, #32
 8007d46:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d52:	2300      	movs	r3, #0
}
 8007d54:	4618      	mov	r0, r3
 8007d56:	3714      	adds	r7, #20
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5e:	4770      	bx	lr

08007d60 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007d60:	b580      	push	{r7, lr}
 8007d62:	b084      	sub	sp, #16
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
 8007d68:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007d70:	2b01      	cmp	r3, #1
 8007d72:	d101      	bne.n	8007d78 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007d74:	2302      	movs	r3, #2
 8007d76:	e02d      	b.n	8007dd4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2201      	movs	r2, #1
 8007d7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	2224      	movs	r2, #36	@ 0x24
 8007d84:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	681a      	ldr	r2, [r3, #0]
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f022 0201 	bic.w	r2, r2, #1
 8007d9e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	689b      	ldr	r3, [r3, #8]
 8007da6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	683a      	ldr	r2, [r7, #0]
 8007db0:	430a      	orrs	r2, r1
 8007db2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007db4:	6878      	ldr	r0, [r7, #4]
 8007db6:	f000 f84f 	bl	8007e58 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	68fa      	ldr	r2, [r7, #12]
 8007dc0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2220      	movs	r2, #32
 8007dc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2200      	movs	r2, #0
 8007dce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007dd2:	2300      	movs	r3, #0
}
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	3710      	adds	r7, #16
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	bd80      	pop	{r7, pc}

08007ddc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007ddc:	b580      	push	{r7, lr}
 8007dde:	b084      	sub	sp, #16
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
 8007de4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007dec:	2b01      	cmp	r3, #1
 8007dee:	d101      	bne.n	8007df4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007df0:	2302      	movs	r3, #2
 8007df2:	e02d      	b.n	8007e50 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2201      	movs	r2, #1
 8007df8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2224      	movs	r2, #36	@ 0x24
 8007e00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	681a      	ldr	r2, [r3, #0]
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f022 0201 	bic.w	r2, r2, #1
 8007e1a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	689b      	ldr	r3, [r3, #8]
 8007e22:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	683a      	ldr	r2, [r7, #0]
 8007e2c:	430a      	orrs	r2, r1
 8007e2e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007e30:	6878      	ldr	r0, [r7, #4]
 8007e32:	f000 f811 	bl	8007e58 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	68fa      	ldr	r2, [r7, #12]
 8007e3c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2220      	movs	r2, #32
 8007e42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	2200      	movs	r2, #0
 8007e4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007e4e:	2300      	movs	r3, #0
}
 8007e50:	4618      	mov	r0, r3
 8007e52:	3710      	adds	r7, #16
 8007e54:	46bd      	mov	sp, r7
 8007e56:	bd80      	pop	{r7, pc}

08007e58 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007e58:	b480      	push	{r7}
 8007e5a:	b085      	sub	sp, #20
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d108      	bne.n	8007e7a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2201      	movs	r2, #1
 8007e6c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2201      	movs	r2, #1
 8007e74:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007e78:	e031      	b.n	8007ede <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007e7a:	2308      	movs	r3, #8
 8007e7c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007e7e:	2308      	movs	r3, #8
 8007e80:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	689b      	ldr	r3, [r3, #8]
 8007e88:	0e5b      	lsrs	r3, r3, #25
 8007e8a:	b2db      	uxtb	r3, r3
 8007e8c:	f003 0307 	and.w	r3, r3, #7
 8007e90:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	689b      	ldr	r3, [r3, #8]
 8007e98:	0f5b      	lsrs	r3, r3, #29
 8007e9a:	b2db      	uxtb	r3, r3
 8007e9c:	f003 0307 	and.w	r3, r3, #7
 8007ea0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007ea2:	7bbb      	ldrb	r3, [r7, #14]
 8007ea4:	7b3a      	ldrb	r2, [r7, #12]
 8007ea6:	4911      	ldr	r1, [pc, #68]	@ (8007eec <UARTEx_SetNbDataToProcess+0x94>)
 8007ea8:	5c8a      	ldrb	r2, [r1, r2]
 8007eaa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007eae:	7b3a      	ldrb	r2, [r7, #12]
 8007eb0:	490f      	ldr	r1, [pc, #60]	@ (8007ef0 <UARTEx_SetNbDataToProcess+0x98>)
 8007eb2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007eb4:	fb93 f3f2 	sdiv	r3, r3, r2
 8007eb8:	b29a      	uxth	r2, r3
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007ec0:	7bfb      	ldrb	r3, [r7, #15]
 8007ec2:	7b7a      	ldrb	r2, [r7, #13]
 8007ec4:	4909      	ldr	r1, [pc, #36]	@ (8007eec <UARTEx_SetNbDataToProcess+0x94>)
 8007ec6:	5c8a      	ldrb	r2, [r1, r2]
 8007ec8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007ecc:	7b7a      	ldrb	r2, [r7, #13]
 8007ece:	4908      	ldr	r1, [pc, #32]	@ (8007ef0 <UARTEx_SetNbDataToProcess+0x98>)
 8007ed0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007ed2:	fb93 f3f2 	sdiv	r3, r3, r2
 8007ed6:	b29a      	uxth	r2, r3
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007ede:	bf00      	nop
 8007ee0:	3714      	adds	r7, #20
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee8:	4770      	bx	lr
 8007eea:	bf00      	nop
 8007eec:	0800a840 	.word	0x0800a840
 8007ef0:	0800a848 	.word	0x0800a848

08007ef4 <__cvt>:
 8007ef4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ef8:	ec57 6b10 	vmov	r6, r7, d0
 8007efc:	2f00      	cmp	r7, #0
 8007efe:	460c      	mov	r4, r1
 8007f00:	4619      	mov	r1, r3
 8007f02:	463b      	mov	r3, r7
 8007f04:	bfbb      	ittet	lt
 8007f06:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007f0a:	461f      	movlt	r7, r3
 8007f0c:	2300      	movge	r3, #0
 8007f0e:	232d      	movlt	r3, #45	@ 0x2d
 8007f10:	700b      	strb	r3, [r1, #0]
 8007f12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f14:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007f18:	4691      	mov	r9, r2
 8007f1a:	f023 0820 	bic.w	r8, r3, #32
 8007f1e:	bfbc      	itt	lt
 8007f20:	4632      	movlt	r2, r6
 8007f22:	4616      	movlt	r6, r2
 8007f24:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007f28:	d005      	beq.n	8007f36 <__cvt+0x42>
 8007f2a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007f2e:	d100      	bne.n	8007f32 <__cvt+0x3e>
 8007f30:	3401      	adds	r4, #1
 8007f32:	2102      	movs	r1, #2
 8007f34:	e000      	b.n	8007f38 <__cvt+0x44>
 8007f36:	2103      	movs	r1, #3
 8007f38:	ab03      	add	r3, sp, #12
 8007f3a:	9301      	str	r3, [sp, #4]
 8007f3c:	ab02      	add	r3, sp, #8
 8007f3e:	9300      	str	r3, [sp, #0]
 8007f40:	ec47 6b10 	vmov	d0, r6, r7
 8007f44:	4653      	mov	r3, sl
 8007f46:	4622      	mov	r2, r4
 8007f48:	f000 fe3a 	bl	8008bc0 <_dtoa_r>
 8007f4c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007f50:	4605      	mov	r5, r0
 8007f52:	d119      	bne.n	8007f88 <__cvt+0x94>
 8007f54:	f019 0f01 	tst.w	r9, #1
 8007f58:	d00e      	beq.n	8007f78 <__cvt+0x84>
 8007f5a:	eb00 0904 	add.w	r9, r0, r4
 8007f5e:	2200      	movs	r2, #0
 8007f60:	2300      	movs	r3, #0
 8007f62:	4630      	mov	r0, r6
 8007f64:	4639      	mov	r1, r7
 8007f66:	f7f8 fdd7 	bl	8000b18 <__aeabi_dcmpeq>
 8007f6a:	b108      	cbz	r0, 8007f70 <__cvt+0x7c>
 8007f6c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007f70:	2230      	movs	r2, #48	@ 0x30
 8007f72:	9b03      	ldr	r3, [sp, #12]
 8007f74:	454b      	cmp	r3, r9
 8007f76:	d31e      	bcc.n	8007fb6 <__cvt+0xc2>
 8007f78:	9b03      	ldr	r3, [sp, #12]
 8007f7a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007f7c:	1b5b      	subs	r3, r3, r5
 8007f7e:	4628      	mov	r0, r5
 8007f80:	6013      	str	r3, [r2, #0]
 8007f82:	b004      	add	sp, #16
 8007f84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f88:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007f8c:	eb00 0904 	add.w	r9, r0, r4
 8007f90:	d1e5      	bne.n	8007f5e <__cvt+0x6a>
 8007f92:	7803      	ldrb	r3, [r0, #0]
 8007f94:	2b30      	cmp	r3, #48	@ 0x30
 8007f96:	d10a      	bne.n	8007fae <__cvt+0xba>
 8007f98:	2200      	movs	r2, #0
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	4630      	mov	r0, r6
 8007f9e:	4639      	mov	r1, r7
 8007fa0:	f7f8 fdba 	bl	8000b18 <__aeabi_dcmpeq>
 8007fa4:	b918      	cbnz	r0, 8007fae <__cvt+0xba>
 8007fa6:	f1c4 0401 	rsb	r4, r4, #1
 8007faa:	f8ca 4000 	str.w	r4, [sl]
 8007fae:	f8da 3000 	ldr.w	r3, [sl]
 8007fb2:	4499      	add	r9, r3
 8007fb4:	e7d3      	b.n	8007f5e <__cvt+0x6a>
 8007fb6:	1c59      	adds	r1, r3, #1
 8007fb8:	9103      	str	r1, [sp, #12]
 8007fba:	701a      	strb	r2, [r3, #0]
 8007fbc:	e7d9      	b.n	8007f72 <__cvt+0x7e>

08007fbe <__exponent>:
 8007fbe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007fc0:	2900      	cmp	r1, #0
 8007fc2:	bfba      	itte	lt
 8007fc4:	4249      	neglt	r1, r1
 8007fc6:	232d      	movlt	r3, #45	@ 0x2d
 8007fc8:	232b      	movge	r3, #43	@ 0x2b
 8007fca:	2909      	cmp	r1, #9
 8007fcc:	7002      	strb	r2, [r0, #0]
 8007fce:	7043      	strb	r3, [r0, #1]
 8007fd0:	dd29      	ble.n	8008026 <__exponent+0x68>
 8007fd2:	f10d 0307 	add.w	r3, sp, #7
 8007fd6:	461d      	mov	r5, r3
 8007fd8:	270a      	movs	r7, #10
 8007fda:	461a      	mov	r2, r3
 8007fdc:	fbb1 f6f7 	udiv	r6, r1, r7
 8007fe0:	fb07 1416 	mls	r4, r7, r6, r1
 8007fe4:	3430      	adds	r4, #48	@ 0x30
 8007fe6:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007fea:	460c      	mov	r4, r1
 8007fec:	2c63      	cmp	r4, #99	@ 0x63
 8007fee:	f103 33ff 	add.w	r3, r3, #4294967295
 8007ff2:	4631      	mov	r1, r6
 8007ff4:	dcf1      	bgt.n	8007fda <__exponent+0x1c>
 8007ff6:	3130      	adds	r1, #48	@ 0x30
 8007ff8:	1e94      	subs	r4, r2, #2
 8007ffa:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007ffe:	1c41      	adds	r1, r0, #1
 8008000:	4623      	mov	r3, r4
 8008002:	42ab      	cmp	r3, r5
 8008004:	d30a      	bcc.n	800801c <__exponent+0x5e>
 8008006:	f10d 0309 	add.w	r3, sp, #9
 800800a:	1a9b      	subs	r3, r3, r2
 800800c:	42ac      	cmp	r4, r5
 800800e:	bf88      	it	hi
 8008010:	2300      	movhi	r3, #0
 8008012:	3302      	adds	r3, #2
 8008014:	4403      	add	r3, r0
 8008016:	1a18      	subs	r0, r3, r0
 8008018:	b003      	add	sp, #12
 800801a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800801c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008020:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008024:	e7ed      	b.n	8008002 <__exponent+0x44>
 8008026:	2330      	movs	r3, #48	@ 0x30
 8008028:	3130      	adds	r1, #48	@ 0x30
 800802a:	7083      	strb	r3, [r0, #2]
 800802c:	70c1      	strb	r1, [r0, #3]
 800802e:	1d03      	adds	r3, r0, #4
 8008030:	e7f1      	b.n	8008016 <__exponent+0x58>
	...

08008034 <_printf_float>:
 8008034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008038:	b08d      	sub	sp, #52	@ 0x34
 800803a:	460c      	mov	r4, r1
 800803c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008040:	4616      	mov	r6, r2
 8008042:	461f      	mov	r7, r3
 8008044:	4605      	mov	r5, r0
 8008046:	f000 fcb9 	bl	80089bc <_localeconv_r>
 800804a:	6803      	ldr	r3, [r0, #0]
 800804c:	9304      	str	r3, [sp, #16]
 800804e:	4618      	mov	r0, r3
 8008050:	f7f8 f936 	bl	80002c0 <strlen>
 8008054:	2300      	movs	r3, #0
 8008056:	930a      	str	r3, [sp, #40]	@ 0x28
 8008058:	f8d8 3000 	ldr.w	r3, [r8]
 800805c:	9005      	str	r0, [sp, #20]
 800805e:	3307      	adds	r3, #7
 8008060:	f023 0307 	bic.w	r3, r3, #7
 8008064:	f103 0208 	add.w	r2, r3, #8
 8008068:	f894 a018 	ldrb.w	sl, [r4, #24]
 800806c:	f8d4 b000 	ldr.w	fp, [r4]
 8008070:	f8c8 2000 	str.w	r2, [r8]
 8008074:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008078:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800807c:	9307      	str	r3, [sp, #28]
 800807e:	f8cd 8018 	str.w	r8, [sp, #24]
 8008082:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008086:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800808a:	4b9c      	ldr	r3, [pc, #624]	@ (80082fc <_printf_float+0x2c8>)
 800808c:	f04f 32ff 	mov.w	r2, #4294967295
 8008090:	f7f8 fd74 	bl	8000b7c <__aeabi_dcmpun>
 8008094:	bb70      	cbnz	r0, 80080f4 <_printf_float+0xc0>
 8008096:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800809a:	4b98      	ldr	r3, [pc, #608]	@ (80082fc <_printf_float+0x2c8>)
 800809c:	f04f 32ff 	mov.w	r2, #4294967295
 80080a0:	f7f8 fd4e 	bl	8000b40 <__aeabi_dcmple>
 80080a4:	bb30      	cbnz	r0, 80080f4 <_printf_float+0xc0>
 80080a6:	2200      	movs	r2, #0
 80080a8:	2300      	movs	r3, #0
 80080aa:	4640      	mov	r0, r8
 80080ac:	4649      	mov	r1, r9
 80080ae:	f7f8 fd3d 	bl	8000b2c <__aeabi_dcmplt>
 80080b2:	b110      	cbz	r0, 80080ba <_printf_float+0x86>
 80080b4:	232d      	movs	r3, #45	@ 0x2d
 80080b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80080ba:	4a91      	ldr	r2, [pc, #580]	@ (8008300 <_printf_float+0x2cc>)
 80080bc:	4b91      	ldr	r3, [pc, #580]	@ (8008304 <_printf_float+0x2d0>)
 80080be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80080c2:	bf8c      	ite	hi
 80080c4:	4690      	movhi	r8, r2
 80080c6:	4698      	movls	r8, r3
 80080c8:	2303      	movs	r3, #3
 80080ca:	6123      	str	r3, [r4, #16]
 80080cc:	f02b 0304 	bic.w	r3, fp, #4
 80080d0:	6023      	str	r3, [r4, #0]
 80080d2:	f04f 0900 	mov.w	r9, #0
 80080d6:	9700      	str	r7, [sp, #0]
 80080d8:	4633      	mov	r3, r6
 80080da:	aa0b      	add	r2, sp, #44	@ 0x2c
 80080dc:	4621      	mov	r1, r4
 80080de:	4628      	mov	r0, r5
 80080e0:	f000 f9d2 	bl	8008488 <_printf_common>
 80080e4:	3001      	adds	r0, #1
 80080e6:	f040 808d 	bne.w	8008204 <_printf_float+0x1d0>
 80080ea:	f04f 30ff 	mov.w	r0, #4294967295
 80080ee:	b00d      	add	sp, #52	@ 0x34
 80080f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080f4:	4642      	mov	r2, r8
 80080f6:	464b      	mov	r3, r9
 80080f8:	4640      	mov	r0, r8
 80080fa:	4649      	mov	r1, r9
 80080fc:	f7f8 fd3e 	bl	8000b7c <__aeabi_dcmpun>
 8008100:	b140      	cbz	r0, 8008114 <_printf_float+0xe0>
 8008102:	464b      	mov	r3, r9
 8008104:	2b00      	cmp	r3, #0
 8008106:	bfbc      	itt	lt
 8008108:	232d      	movlt	r3, #45	@ 0x2d
 800810a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800810e:	4a7e      	ldr	r2, [pc, #504]	@ (8008308 <_printf_float+0x2d4>)
 8008110:	4b7e      	ldr	r3, [pc, #504]	@ (800830c <_printf_float+0x2d8>)
 8008112:	e7d4      	b.n	80080be <_printf_float+0x8a>
 8008114:	6863      	ldr	r3, [r4, #4]
 8008116:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800811a:	9206      	str	r2, [sp, #24]
 800811c:	1c5a      	adds	r2, r3, #1
 800811e:	d13b      	bne.n	8008198 <_printf_float+0x164>
 8008120:	2306      	movs	r3, #6
 8008122:	6063      	str	r3, [r4, #4]
 8008124:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008128:	2300      	movs	r3, #0
 800812a:	6022      	str	r2, [r4, #0]
 800812c:	9303      	str	r3, [sp, #12]
 800812e:	ab0a      	add	r3, sp, #40	@ 0x28
 8008130:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008134:	ab09      	add	r3, sp, #36	@ 0x24
 8008136:	9300      	str	r3, [sp, #0]
 8008138:	6861      	ldr	r1, [r4, #4]
 800813a:	ec49 8b10 	vmov	d0, r8, r9
 800813e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008142:	4628      	mov	r0, r5
 8008144:	f7ff fed6 	bl	8007ef4 <__cvt>
 8008148:	9b06      	ldr	r3, [sp, #24]
 800814a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800814c:	2b47      	cmp	r3, #71	@ 0x47
 800814e:	4680      	mov	r8, r0
 8008150:	d129      	bne.n	80081a6 <_printf_float+0x172>
 8008152:	1cc8      	adds	r0, r1, #3
 8008154:	db02      	blt.n	800815c <_printf_float+0x128>
 8008156:	6863      	ldr	r3, [r4, #4]
 8008158:	4299      	cmp	r1, r3
 800815a:	dd41      	ble.n	80081e0 <_printf_float+0x1ac>
 800815c:	f1aa 0a02 	sub.w	sl, sl, #2
 8008160:	fa5f fa8a 	uxtb.w	sl, sl
 8008164:	3901      	subs	r1, #1
 8008166:	4652      	mov	r2, sl
 8008168:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800816c:	9109      	str	r1, [sp, #36]	@ 0x24
 800816e:	f7ff ff26 	bl	8007fbe <__exponent>
 8008172:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008174:	1813      	adds	r3, r2, r0
 8008176:	2a01      	cmp	r2, #1
 8008178:	4681      	mov	r9, r0
 800817a:	6123      	str	r3, [r4, #16]
 800817c:	dc02      	bgt.n	8008184 <_printf_float+0x150>
 800817e:	6822      	ldr	r2, [r4, #0]
 8008180:	07d2      	lsls	r2, r2, #31
 8008182:	d501      	bpl.n	8008188 <_printf_float+0x154>
 8008184:	3301      	adds	r3, #1
 8008186:	6123      	str	r3, [r4, #16]
 8008188:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800818c:	2b00      	cmp	r3, #0
 800818e:	d0a2      	beq.n	80080d6 <_printf_float+0xa2>
 8008190:	232d      	movs	r3, #45	@ 0x2d
 8008192:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008196:	e79e      	b.n	80080d6 <_printf_float+0xa2>
 8008198:	9a06      	ldr	r2, [sp, #24]
 800819a:	2a47      	cmp	r2, #71	@ 0x47
 800819c:	d1c2      	bne.n	8008124 <_printf_float+0xf0>
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d1c0      	bne.n	8008124 <_printf_float+0xf0>
 80081a2:	2301      	movs	r3, #1
 80081a4:	e7bd      	b.n	8008122 <_printf_float+0xee>
 80081a6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80081aa:	d9db      	bls.n	8008164 <_printf_float+0x130>
 80081ac:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80081b0:	d118      	bne.n	80081e4 <_printf_float+0x1b0>
 80081b2:	2900      	cmp	r1, #0
 80081b4:	6863      	ldr	r3, [r4, #4]
 80081b6:	dd0b      	ble.n	80081d0 <_printf_float+0x19c>
 80081b8:	6121      	str	r1, [r4, #16]
 80081ba:	b913      	cbnz	r3, 80081c2 <_printf_float+0x18e>
 80081bc:	6822      	ldr	r2, [r4, #0]
 80081be:	07d0      	lsls	r0, r2, #31
 80081c0:	d502      	bpl.n	80081c8 <_printf_float+0x194>
 80081c2:	3301      	adds	r3, #1
 80081c4:	440b      	add	r3, r1
 80081c6:	6123      	str	r3, [r4, #16]
 80081c8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80081ca:	f04f 0900 	mov.w	r9, #0
 80081ce:	e7db      	b.n	8008188 <_printf_float+0x154>
 80081d0:	b913      	cbnz	r3, 80081d8 <_printf_float+0x1a4>
 80081d2:	6822      	ldr	r2, [r4, #0]
 80081d4:	07d2      	lsls	r2, r2, #31
 80081d6:	d501      	bpl.n	80081dc <_printf_float+0x1a8>
 80081d8:	3302      	adds	r3, #2
 80081da:	e7f4      	b.n	80081c6 <_printf_float+0x192>
 80081dc:	2301      	movs	r3, #1
 80081de:	e7f2      	b.n	80081c6 <_printf_float+0x192>
 80081e0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80081e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081e6:	4299      	cmp	r1, r3
 80081e8:	db05      	blt.n	80081f6 <_printf_float+0x1c2>
 80081ea:	6823      	ldr	r3, [r4, #0]
 80081ec:	6121      	str	r1, [r4, #16]
 80081ee:	07d8      	lsls	r0, r3, #31
 80081f0:	d5ea      	bpl.n	80081c8 <_printf_float+0x194>
 80081f2:	1c4b      	adds	r3, r1, #1
 80081f4:	e7e7      	b.n	80081c6 <_printf_float+0x192>
 80081f6:	2900      	cmp	r1, #0
 80081f8:	bfd4      	ite	le
 80081fa:	f1c1 0202 	rsble	r2, r1, #2
 80081fe:	2201      	movgt	r2, #1
 8008200:	4413      	add	r3, r2
 8008202:	e7e0      	b.n	80081c6 <_printf_float+0x192>
 8008204:	6823      	ldr	r3, [r4, #0]
 8008206:	055a      	lsls	r2, r3, #21
 8008208:	d407      	bmi.n	800821a <_printf_float+0x1e6>
 800820a:	6923      	ldr	r3, [r4, #16]
 800820c:	4642      	mov	r2, r8
 800820e:	4631      	mov	r1, r6
 8008210:	4628      	mov	r0, r5
 8008212:	47b8      	blx	r7
 8008214:	3001      	adds	r0, #1
 8008216:	d12b      	bne.n	8008270 <_printf_float+0x23c>
 8008218:	e767      	b.n	80080ea <_printf_float+0xb6>
 800821a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800821e:	f240 80dd 	bls.w	80083dc <_printf_float+0x3a8>
 8008222:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008226:	2200      	movs	r2, #0
 8008228:	2300      	movs	r3, #0
 800822a:	f7f8 fc75 	bl	8000b18 <__aeabi_dcmpeq>
 800822e:	2800      	cmp	r0, #0
 8008230:	d033      	beq.n	800829a <_printf_float+0x266>
 8008232:	4a37      	ldr	r2, [pc, #220]	@ (8008310 <_printf_float+0x2dc>)
 8008234:	2301      	movs	r3, #1
 8008236:	4631      	mov	r1, r6
 8008238:	4628      	mov	r0, r5
 800823a:	47b8      	blx	r7
 800823c:	3001      	adds	r0, #1
 800823e:	f43f af54 	beq.w	80080ea <_printf_float+0xb6>
 8008242:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008246:	4543      	cmp	r3, r8
 8008248:	db02      	blt.n	8008250 <_printf_float+0x21c>
 800824a:	6823      	ldr	r3, [r4, #0]
 800824c:	07d8      	lsls	r0, r3, #31
 800824e:	d50f      	bpl.n	8008270 <_printf_float+0x23c>
 8008250:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008254:	4631      	mov	r1, r6
 8008256:	4628      	mov	r0, r5
 8008258:	47b8      	blx	r7
 800825a:	3001      	adds	r0, #1
 800825c:	f43f af45 	beq.w	80080ea <_printf_float+0xb6>
 8008260:	f04f 0900 	mov.w	r9, #0
 8008264:	f108 38ff 	add.w	r8, r8, #4294967295
 8008268:	f104 0a1a 	add.w	sl, r4, #26
 800826c:	45c8      	cmp	r8, r9
 800826e:	dc09      	bgt.n	8008284 <_printf_float+0x250>
 8008270:	6823      	ldr	r3, [r4, #0]
 8008272:	079b      	lsls	r3, r3, #30
 8008274:	f100 8103 	bmi.w	800847e <_printf_float+0x44a>
 8008278:	68e0      	ldr	r0, [r4, #12]
 800827a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800827c:	4298      	cmp	r0, r3
 800827e:	bfb8      	it	lt
 8008280:	4618      	movlt	r0, r3
 8008282:	e734      	b.n	80080ee <_printf_float+0xba>
 8008284:	2301      	movs	r3, #1
 8008286:	4652      	mov	r2, sl
 8008288:	4631      	mov	r1, r6
 800828a:	4628      	mov	r0, r5
 800828c:	47b8      	blx	r7
 800828e:	3001      	adds	r0, #1
 8008290:	f43f af2b 	beq.w	80080ea <_printf_float+0xb6>
 8008294:	f109 0901 	add.w	r9, r9, #1
 8008298:	e7e8      	b.n	800826c <_printf_float+0x238>
 800829a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800829c:	2b00      	cmp	r3, #0
 800829e:	dc39      	bgt.n	8008314 <_printf_float+0x2e0>
 80082a0:	4a1b      	ldr	r2, [pc, #108]	@ (8008310 <_printf_float+0x2dc>)
 80082a2:	2301      	movs	r3, #1
 80082a4:	4631      	mov	r1, r6
 80082a6:	4628      	mov	r0, r5
 80082a8:	47b8      	blx	r7
 80082aa:	3001      	adds	r0, #1
 80082ac:	f43f af1d 	beq.w	80080ea <_printf_float+0xb6>
 80082b0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80082b4:	ea59 0303 	orrs.w	r3, r9, r3
 80082b8:	d102      	bne.n	80082c0 <_printf_float+0x28c>
 80082ba:	6823      	ldr	r3, [r4, #0]
 80082bc:	07d9      	lsls	r1, r3, #31
 80082be:	d5d7      	bpl.n	8008270 <_printf_float+0x23c>
 80082c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80082c4:	4631      	mov	r1, r6
 80082c6:	4628      	mov	r0, r5
 80082c8:	47b8      	blx	r7
 80082ca:	3001      	adds	r0, #1
 80082cc:	f43f af0d 	beq.w	80080ea <_printf_float+0xb6>
 80082d0:	f04f 0a00 	mov.w	sl, #0
 80082d4:	f104 0b1a 	add.w	fp, r4, #26
 80082d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082da:	425b      	negs	r3, r3
 80082dc:	4553      	cmp	r3, sl
 80082de:	dc01      	bgt.n	80082e4 <_printf_float+0x2b0>
 80082e0:	464b      	mov	r3, r9
 80082e2:	e793      	b.n	800820c <_printf_float+0x1d8>
 80082e4:	2301      	movs	r3, #1
 80082e6:	465a      	mov	r2, fp
 80082e8:	4631      	mov	r1, r6
 80082ea:	4628      	mov	r0, r5
 80082ec:	47b8      	blx	r7
 80082ee:	3001      	adds	r0, #1
 80082f0:	f43f aefb 	beq.w	80080ea <_printf_float+0xb6>
 80082f4:	f10a 0a01 	add.w	sl, sl, #1
 80082f8:	e7ee      	b.n	80082d8 <_printf_float+0x2a4>
 80082fa:	bf00      	nop
 80082fc:	7fefffff 	.word	0x7fefffff
 8008300:	0800a854 	.word	0x0800a854
 8008304:	0800a850 	.word	0x0800a850
 8008308:	0800a85c 	.word	0x0800a85c
 800830c:	0800a858 	.word	0x0800a858
 8008310:	0800a860 	.word	0x0800a860
 8008314:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008316:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800831a:	4553      	cmp	r3, sl
 800831c:	bfa8      	it	ge
 800831e:	4653      	movge	r3, sl
 8008320:	2b00      	cmp	r3, #0
 8008322:	4699      	mov	r9, r3
 8008324:	dc36      	bgt.n	8008394 <_printf_float+0x360>
 8008326:	f04f 0b00 	mov.w	fp, #0
 800832a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800832e:	f104 021a 	add.w	r2, r4, #26
 8008332:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008334:	9306      	str	r3, [sp, #24]
 8008336:	eba3 0309 	sub.w	r3, r3, r9
 800833a:	455b      	cmp	r3, fp
 800833c:	dc31      	bgt.n	80083a2 <_printf_float+0x36e>
 800833e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008340:	459a      	cmp	sl, r3
 8008342:	dc3a      	bgt.n	80083ba <_printf_float+0x386>
 8008344:	6823      	ldr	r3, [r4, #0]
 8008346:	07da      	lsls	r2, r3, #31
 8008348:	d437      	bmi.n	80083ba <_printf_float+0x386>
 800834a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800834c:	ebaa 0903 	sub.w	r9, sl, r3
 8008350:	9b06      	ldr	r3, [sp, #24]
 8008352:	ebaa 0303 	sub.w	r3, sl, r3
 8008356:	4599      	cmp	r9, r3
 8008358:	bfa8      	it	ge
 800835a:	4699      	movge	r9, r3
 800835c:	f1b9 0f00 	cmp.w	r9, #0
 8008360:	dc33      	bgt.n	80083ca <_printf_float+0x396>
 8008362:	f04f 0800 	mov.w	r8, #0
 8008366:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800836a:	f104 0b1a 	add.w	fp, r4, #26
 800836e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008370:	ebaa 0303 	sub.w	r3, sl, r3
 8008374:	eba3 0309 	sub.w	r3, r3, r9
 8008378:	4543      	cmp	r3, r8
 800837a:	f77f af79 	ble.w	8008270 <_printf_float+0x23c>
 800837e:	2301      	movs	r3, #1
 8008380:	465a      	mov	r2, fp
 8008382:	4631      	mov	r1, r6
 8008384:	4628      	mov	r0, r5
 8008386:	47b8      	blx	r7
 8008388:	3001      	adds	r0, #1
 800838a:	f43f aeae 	beq.w	80080ea <_printf_float+0xb6>
 800838e:	f108 0801 	add.w	r8, r8, #1
 8008392:	e7ec      	b.n	800836e <_printf_float+0x33a>
 8008394:	4642      	mov	r2, r8
 8008396:	4631      	mov	r1, r6
 8008398:	4628      	mov	r0, r5
 800839a:	47b8      	blx	r7
 800839c:	3001      	adds	r0, #1
 800839e:	d1c2      	bne.n	8008326 <_printf_float+0x2f2>
 80083a0:	e6a3      	b.n	80080ea <_printf_float+0xb6>
 80083a2:	2301      	movs	r3, #1
 80083a4:	4631      	mov	r1, r6
 80083a6:	4628      	mov	r0, r5
 80083a8:	9206      	str	r2, [sp, #24]
 80083aa:	47b8      	blx	r7
 80083ac:	3001      	adds	r0, #1
 80083ae:	f43f ae9c 	beq.w	80080ea <_printf_float+0xb6>
 80083b2:	9a06      	ldr	r2, [sp, #24]
 80083b4:	f10b 0b01 	add.w	fp, fp, #1
 80083b8:	e7bb      	b.n	8008332 <_printf_float+0x2fe>
 80083ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80083be:	4631      	mov	r1, r6
 80083c0:	4628      	mov	r0, r5
 80083c2:	47b8      	blx	r7
 80083c4:	3001      	adds	r0, #1
 80083c6:	d1c0      	bne.n	800834a <_printf_float+0x316>
 80083c8:	e68f      	b.n	80080ea <_printf_float+0xb6>
 80083ca:	9a06      	ldr	r2, [sp, #24]
 80083cc:	464b      	mov	r3, r9
 80083ce:	4442      	add	r2, r8
 80083d0:	4631      	mov	r1, r6
 80083d2:	4628      	mov	r0, r5
 80083d4:	47b8      	blx	r7
 80083d6:	3001      	adds	r0, #1
 80083d8:	d1c3      	bne.n	8008362 <_printf_float+0x32e>
 80083da:	e686      	b.n	80080ea <_printf_float+0xb6>
 80083dc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80083e0:	f1ba 0f01 	cmp.w	sl, #1
 80083e4:	dc01      	bgt.n	80083ea <_printf_float+0x3b6>
 80083e6:	07db      	lsls	r3, r3, #31
 80083e8:	d536      	bpl.n	8008458 <_printf_float+0x424>
 80083ea:	2301      	movs	r3, #1
 80083ec:	4642      	mov	r2, r8
 80083ee:	4631      	mov	r1, r6
 80083f0:	4628      	mov	r0, r5
 80083f2:	47b8      	blx	r7
 80083f4:	3001      	adds	r0, #1
 80083f6:	f43f ae78 	beq.w	80080ea <_printf_float+0xb6>
 80083fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80083fe:	4631      	mov	r1, r6
 8008400:	4628      	mov	r0, r5
 8008402:	47b8      	blx	r7
 8008404:	3001      	adds	r0, #1
 8008406:	f43f ae70 	beq.w	80080ea <_printf_float+0xb6>
 800840a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800840e:	2200      	movs	r2, #0
 8008410:	2300      	movs	r3, #0
 8008412:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008416:	f7f8 fb7f 	bl	8000b18 <__aeabi_dcmpeq>
 800841a:	b9c0      	cbnz	r0, 800844e <_printf_float+0x41a>
 800841c:	4653      	mov	r3, sl
 800841e:	f108 0201 	add.w	r2, r8, #1
 8008422:	4631      	mov	r1, r6
 8008424:	4628      	mov	r0, r5
 8008426:	47b8      	blx	r7
 8008428:	3001      	adds	r0, #1
 800842a:	d10c      	bne.n	8008446 <_printf_float+0x412>
 800842c:	e65d      	b.n	80080ea <_printf_float+0xb6>
 800842e:	2301      	movs	r3, #1
 8008430:	465a      	mov	r2, fp
 8008432:	4631      	mov	r1, r6
 8008434:	4628      	mov	r0, r5
 8008436:	47b8      	blx	r7
 8008438:	3001      	adds	r0, #1
 800843a:	f43f ae56 	beq.w	80080ea <_printf_float+0xb6>
 800843e:	f108 0801 	add.w	r8, r8, #1
 8008442:	45d0      	cmp	r8, sl
 8008444:	dbf3      	blt.n	800842e <_printf_float+0x3fa>
 8008446:	464b      	mov	r3, r9
 8008448:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800844c:	e6df      	b.n	800820e <_printf_float+0x1da>
 800844e:	f04f 0800 	mov.w	r8, #0
 8008452:	f104 0b1a 	add.w	fp, r4, #26
 8008456:	e7f4      	b.n	8008442 <_printf_float+0x40e>
 8008458:	2301      	movs	r3, #1
 800845a:	4642      	mov	r2, r8
 800845c:	e7e1      	b.n	8008422 <_printf_float+0x3ee>
 800845e:	2301      	movs	r3, #1
 8008460:	464a      	mov	r2, r9
 8008462:	4631      	mov	r1, r6
 8008464:	4628      	mov	r0, r5
 8008466:	47b8      	blx	r7
 8008468:	3001      	adds	r0, #1
 800846a:	f43f ae3e 	beq.w	80080ea <_printf_float+0xb6>
 800846e:	f108 0801 	add.w	r8, r8, #1
 8008472:	68e3      	ldr	r3, [r4, #12]
 8008474:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008476:	1a5b      	subs	r3, r3, r1
 8008478:	4543      	cmp	r3, r8
 800847a:	dcf0      	bgt.n	800845e <_printf_float+0x42a>
 800847c:	e6fc      	b.n	8008278 <_printf_float+0x244>
 800847e:	f04f 0800 	mov.w	r8, #0
 8008482:	f104 0919 	add.w	r9, r4, #25
 8008486:	e7f4      	b.n	8008472 <_printf_float+0x43e>

08008488 <_printf_common>:
 8008488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800848c:	4616      	mov	r6, r2
 800848e:	4698      	mov	r8, r3
 8008490:	688a      	ldr	r2, [r1, #8]
 8008492:	690b      	ldr	r3, [r1, #16]
 8008494:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008498:	4293      	cmp	r3, r2
 800849a:	bfb8      	it	lt
 800849c:	4613      	movlt	r3, r2
 800849e:	6033      	str	r3, [r6, #0]
 80084a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80084a4:	4607      	mov	r7, r0
 80084a6:	460c      	mov	r4, r1
 80084a8:	b10a      	cbz	r2, 80084ae <_printf_common+0x26>
 80084aa:	3301      	adds	r3, #1
 80084ac:	6033      	str	r3, [r6, #0]
 80084ae:	6823      	ldr	r3, [r4, #0]
 80084b0:	0699      	lsls	r1, r3, #26
 80084b2:	bf42      	ittt	mi
 80084b4:	6833      	ldrmi	r3, [r6, #0]
 80084b6:	3302      	addmi	r3, #2
 80084b8:	6033      	strmi	r3, [r6, #0]
 80084ba:	6825      	ldr	r5, [r4, #0]
 80084bc:	f015 0506 	ands.w	r5, r5, #6
 80084c0:	d106      	bne.n	80084d0 <_printf_common+0x48>
 80084c2:	f104 0a19 	add.w	sl, r4, #25
 80084c6:	68e3      	ldr	r3, [r4, #12]
 80084c8:	6832      	ldr	r2, [r6, #0]
 80084ca:	1a9b      	subs	r3, r3, r2
 80084cc:	42ab      	cmp	r3, r5
 80084ce:	dc26      	bgt.n	800851e <_printf_common+0x96>
 80084d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80084d4:	6822      	ldr	r2, [r4, #0]
 80084d6:	3b00      	subs	r3, #0
 80084d8:	bf18      	it	ne
 80084da:	2301      	movne	r3, #1
 80084dc:	0692      	lsls	r2, r2, #26
 80084de:	d42b      	bmi.n	8008538 <_printf_common+0xb0>
 80084e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80084e4:	4641      	mov	r1, r8
 80084e6:	4638      	mov	r0, r7
 80084e8:	47c8      	blx	r9
 80084ea:	3001      	adds	r0, #1
 80084ec:	d01e      	beq.n	800852c <_printf_common+0xa4>
 80084ee:	6823      	ldr	r3, [r4, #0]
 80084f0:	6922      	ldr	r2, [r4, #16]
 80084f2:	f003 0306 	and.w	r3, r3, #6
 80084f6:	2b04      	cmp	r3, #4
 80084f8:	bf02      	ittt	eq
 80084fa:	68e5      	ldreq	r5, [r4, #12]
 80084fc:	6833      	ldreq	r3, [r6, #0]
 80084fe:	1aed      	subeq	r5, r5, r3
 8008500:	68a3      	ldr	r3, [r4, #8]
 8008502:	bf0c      	ite	eq
 8008504:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008508:	2500      	movne	r5, #0
 800850a:	4293      	cmp	r3, r2
 800850c:	bfc4      	itt	gt
 800850e:	1a9b      	subgt	r3, r3, r2
 8008510:	18ed      	addgt	r5, r5, r3
 8008512:	2600      	movs	r6, #0
 8008514:	341a      	adds	r4, #26
 8008516:	42b5      	cmp	r5, r6
 8008518:	d11a      	bne.n	8008550 <_printf_common+0xc8>
 800851a:	2000      	movs	r0, #0
 800851c:	e008      	b.n	8008530 <_printf_common+0xa8>
 800851e:	2301      	movs	r3, #1
 8008520:	4652      	mov	r2, sl
 8008522:	4641      	mov	r1, r8
 8008524:	4638      	mov	r0, r7
 8008526:	47c8      	blx	r9
 8008528:	3001      	adds	r0, #1
 800852a:	d103      	bne.n	8008534 <_printf_common+0xac>
 800852c:	f04f 30ff 	mov.w	r0, #4294967295
 8008530:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008534:	3501      	adds	r5, #1
 8008536:	e7c6      	b.n	80084c6 <_printf_common+0x3e>
 8008538:	18e1      	adds	r1, r4, r3
 800853a:	1c5a      	adds	r2, r3, #1
 800853c:	2030      	movs	r0, #48	@ 0x30
 800853e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008542:	4422      	add	r2, r4
 8008544:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008548:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800854c:	3302      	adds	r3, #2
 800854e:	e7c7      	b.n	80084e0 <_printf_common+0x58>
 8008550:	2301      	movs	r3, #1
 8008552:	4622      	mov	r2, r4
 8008554:	4641      	mov	r1, r8
 8008556:	4638      	mov	r0, r7
 8008558:	47c8      	blx	r9
 800855a:	3001      	adds	r0, #1
 800855c:	d0e6      	beq.n	800852c <_printf_common+0xa4>
 800855e:	3601      	adds	r6, #1
 8008560:	e7d9      	b.n	8008516 <_printf_common+0x8e>
	...

08008564 <_printf_i>:
 8008564:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008568:	7e0f      	ldrb	r7, [r1, #24]
 800856a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800856c:	2f78      	cmp	r7, #120	@ 0x78
 800856e:	4691      	mov	r9, r2
 8008570:	4680      	mov	r8, r0
 8008572:	460c      	mov	r4, r1
 8008574:	469a      	mov	sl, r3
 8008576:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800857a:	d807      	bhi.n	800858c <_printf_i+0x28>
 800857c:	2f62      	cmp	r7, #98	@ 0x62
 800857e:	d80a      	bhi.n	8008596 <_printf_i+0x32>
 8008580:	2f00      	cmp	r7, #0
 8008582:	f000 80d1 	beq.w	8008728 <_printf_i+0x1c4>
 8008586:	2f58      	cmp	r7, #88	@ 0x58
 8008588:	f000 80b8 	beq.w	80086fc <_printf_i+0x198>
 800858c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008590:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008594:	e03a      	b.n	800860c <_printf_i+0xa8>
 8008596:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800859a:	2b15      	cmp	r3, #21
 800859c:	d8f6      	bhi.n	800858c <_printf_i+0x28>
 800859e:	a101      	add	r1, pc, #4	@ (adr r1, 80085a4 <_printf_i+0x40>)
 80085a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80085a4:	080085fd 	.word	0x080085fd
 80085a8:	08008611 	.word	0x08008611
 80085ac:	0800858d 	.word	0x0800858d
 80085b0:	0800858d 	.word	0x0800858d
 80085b4:	0800858d 	.word	0x0800858d
 80085b8:	0800858d 	.word	0x0800858d
 80085bc:	08008611 	.word	0x08008611
 80085c0:	0800858d 	.word	0x0800858d
 80085c4:	0800858d 	.word	0x0800858d
 80085c8:	0800858d 	.word	0x0800858d
 80085cc:	0800858d 	.word	0x0800858d
 80085d0:	0800870f 	.word	0x0800870f
 80085d4:	0800863b 	.word	0x0800863b
 80085d8:	080086c9 	.word	0x080086c9
 80085dc:	0800858d 	.word	0x0800858d
 80085e0:	0800858d 	.word	0x0800858d
 80085e4:	08008731 	.word	0x08008731
 80085e8:	0800858d 	.word	0x0800858d
 80085ec:	0800863b 	.word	0x0800863b
 80085f0:	0800858d 	.word	0x0800858d
 80085f4:	0800858d 	.word	0x0800858d
 80085f8:	080086d1 	.word	0x080086d1
 80085fc:	6833      	ldr	r3, [r6, #0]
 80085fe:	1d1a      	adds	r2, r3, #4
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	6032      	str	r2, [r6, #0]
 8008604:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008608:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800860c:	2301      	movs	r3, #1
 800860e:	e09c      	b.n	800874a <_printf_i+0x1e6>
 8008610:	6833      	ldr	r3, [r6, #0]
 8008612:	6820      	ldr	r0, [r4, #0]
 8008614:	1d19      	adds	r1, r3, #4
 8008616:	6031      	str	r1, [r6, #0]
 8008618:	0606      	lsls	r6, r0, #24
 800861a:	d501      	bpl.n	8008620 <_printf_i+0xbc>
 800861c:	681d      	ldr	r5, [r3, #0]
 800861e:	e003      	b.n	8008628 <_printf_i+0xc4>
 8008620:	0645      	lsls	r5, r0, #25
 8008622:	d5fb      	bpl.n	800861c <_printf_i+0xb8>
 8008624:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008628:	2d00      	cmp	r5, #0
 800862a:	da03      	bge.n	8008634 <_printf_i+0xd0>
 800862c:	232d      	movs	r3, #45	@ 0x2d
 800862e:	426d      	negs	r5, r5
 8008630:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008634:	4858      	ldr	r0, [pc, #352]	@ (8008798 <_printf_i+0x234>)
 8008636:	230a      	movs	r3, #10
 8008638:	e011      	b.n	800865e <_printf_i+0xfa>
 800863a:	6821      	ldr	r1, [r4, #0]
 800863c:	6833      	ldr	r3, [r6, #0]
 800863e:	0608      	lsls	r0, r1, #24
 8008640:	f853 5b04 	ldr.w	r5, [r3], #4
 8008644:	d402      	bmi.n	800864c <_printf_i+0xe8>
 8008646:	0649      	lsls	r1, r1, #25
 8008648:	bf48      	it	mi
 800864a:	b2ad      	uxthmi	r5, r5
 800864c:	2f6f      	cmp	r7, #111	@ 0x6f
 800864e:	4852      	ldr	r0, [pc, #328]	@ (8008798 <_printf_i+0x234>)
 8008650:	6033      	str	r3, [r6, #0]
 8008652:	bf14      	ite	ne
 8008654:	230a      	movne	r3, #10
 8008656:	2308      	moveq	r3, #8
 8008658:	2100      	movs	r1, #0
 800865a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800865e:	6866      	ldr	r6, [r4, #4]
 8008660:	60a6      	str	r6, [r4, #8]
 8008662:	2e00      	cmp	r6, #0
 8008664:	db05      	blt.n	8008672 <_printf_i+0x10e>
 8008666:	6821      	ldr	r1, [r4, #0]
 8008668:	432e      	orrs	r6, r5
 800866a:	f021 0104 	bic.w	r1, r1, #4
 800866e:	6021      	str	r1, [r4, #0]
 8008670:	d04b      	beq.n	800870a <_printf_i+0x1a6>
 8008672:	4616      	mov	r6, r2
 8008674:	fbb5 f1f3 	udiv	r1, r5, r3
 8008678:	fb03 5711 	mls	r7, r3, r1, r5
 800867c:	5dc7      	ldrb	r7, [r0, r7]
 800867e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008682:	462f      	mov	r7, r5
 8008684:	42bb      	cmp	r3, r7
 8008686:	460d      	mov	r5, r1
 8008688:	d9f4      	bls.n	8008674 <_printf_i+0x110>
 800868a:	2b08      	cmp	r3, #8
 800868c:	d10b      	bne.n	80086a6 <_printf_i+0x142>
 800868e:	6823      	ldr	r3, [r4, #0]
 8008690:	07df      	lsls	r7, r3, #31
 8008692:	d508      	bpl.n	80086a6 <_printf_i+0x142>
 8008694:	6923      	ldr	r3, [r4, #16]
 8008696:	6861      	ldr	r1, [r4, #4]
 8008698:	4299      	cmp	r1, r3
 800869a:	bfde      	ittt	le
 800869c:	2330      	movle	r3, #48	@ 0x30
 800869e:	f806 3c01 	strble.w	r3, [r6, #-1]
 80086a2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80086a6:	1b92      	subs	r2, r2, r6
 80086a8:	6122      	str	r2, [r4, #16]
 80086aa:	f8cd a000 	str.w	sl, [sp]
 80086ae:	464b      	mov	r3, r9
 80086b0:	aa03      	add	r2, sp, #12
 80086b2:	4621      	mov	r1, r4
 80086b4:	4640      	mov	r0, r8
 80086b6:	f7ff fee7 	bl	8008488 <_printf_common>
 80086ba:	3001      	adds	r0, #1
 80086bc:	d14a      	bne.n	8008754 <_printf_i+0x1f0>
 80086be:	f04f 30ff 	mov.w	r0, #4294967295
 80086c2:	b004      	add	sp, #16
 80086c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086c8:	6823      	ldr	r3, [r4, #0]
 80086ca:	f043 0320 	orr.w	r3, r3, #32
 80086ce:	6023      	str	r3, [r4, #0]
 80086d0:	4832      	ldr	r0, [pc, #200]	@ (800879c <_printf_i+0x238>)
 80086d2:	2778      	movs	r7, #120	@ 0x78
 80086d4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80086d8:	6823      	ldr	r3, [r4, #0]
 80086da:	6831      	ldr	r1, [r6, #0]
 80086dc:	061f      	lsls	r7, r3, #24
 80086de:	f851 5b04 	ldr.w	r5, [r1], #4
 80086e2:	d402      	bmi.n	80086ea <_printf_i+0x186>
 80086e4:	065f      	lsls	r7, r3, #25
 80086e6:	bf48      	it	mi
 80086e8:	b2ad      	uxthmi	r5, r5
 80086ea:	6031      	str	r1, [r6, #0]
 80086ec:	07d9      	lsls	r1, r3, #31
 80086ee:	bf44      	itt	mi
 80086f0:	f043 0320 	orrmi.w	r3, r3, #32
 80086f4:	6023      	strmi	r3, [r4, #0]
 80086f6:	b11d      	cbz	r5, 8008700 <_printf_i+0x19c>
 80086f8:	2310      	movs	r3, #16
 80086fa:	e7ad      	b.n	8008658 <_printf_i+0xf4>
 80086fc:	4826      	ldr	r0, [pc, #152]	@ (8008798 <_printf_i+0x234>)
 80086fe:	e7e9      	b.n	80086d4 <_printf_i+0x170>
 8008700:	6823      	ldr	r3, [r4, #0]
 8008702:	f023 0320 	bic.w	r3, r3, #32
 8008706:	6023      	str	r3, [r4, #0]
 8008708:	e7f6      	b.n	80086f8 <_printf_i+0x194>
 800870a:	4616      	mov	r6, r2
 800870c:	e7bd      	b.n	800868a <_printf_i+0x126>
 800870e:	6833      	ldr	r3, [r6, #0]
 8008710:	6825      	ldr	r5, [r4, #0]
 8008712:	6961      	ldr	r1, [r4, #20]
 8008714:	1d18      	adds	r0, r3, #4
 8008716:	6030      	str	r0, [r6, #0]
 8008718:	062e      	lsls	r6, r5, #24
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	d501      	bpl.n	8008722 <_printf_i+0x1be>
 800871e:	6019      	str	r1, [r3, #0]
 8008720:	e002      	b.n	8008728 <_printf_i+0x1c4>
 8008722:	0668      	lsls	r0, r5, #25
 8008724:	d5fb      	bpl.n	800871e <_printf_i+0x1ba>
 8008726:	8019      	strh	r1, [r3, #0]
 8008728:	2300      	movs	r3, #0
 800872a:	6123      	str	r3, [r4, #16]
 800872c:	4616      	mov	r6, r2
 800872e:	e7bc      	b.n	80086aa <_printf_i+0x146>
 8008730:	6833      	ldr	r3, [r6, #0]
 8008732:	1d1a      	adds	r2, r3, #4
 8008734:	6032      	str	r2, [r6, #0]
 8008736:	681e      	ldr	r6, [r3, #0]
 8008738:	6862      	ldr	r2, [r4, #4]
 800873a:	2100      	movs	r1, #0
 800873c:	4630      	mov	r0, r6
 800873e:	f7f7 fd6f 	bl	8000220 <memchr>
 8008742:	b108      	cbz	r0, 8008748 <_printf_i+0x1e4>
 8008744:	1b80      	subs	r0, r0, r6
 8008746:	6060      	str	r0, [r4, #4]
 8008748:	6863      	ldr	r3, [r4, #4]
 800874a:	6123      	str	r3, [r4, #16]
 800874c:	2300      	movs	r3, #0
 800874e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008752:	e7aa      	b.n	80086aa <_printf_i+0x146>
 8008754:	6923      	ldr	r3, [r4, #16]
 8008756:	4632      	mov	r2, r6
 8008758:	4649      	mov	r1, r9
 800875a:	4640      	mov	r0, r8
 800875c:	47d0      	blx	sl
 800875e:	3001      	adds	r0, #1
 8008760:	d0ad      	beq.n	80086be <_printf_i+0x15a>
 8008762:	6823      	ldr	r3, [r4, #0]
 8008764:	079b      	lsls	r3, r3, #30
 8008766:	d413      	bmi.n	8008790 <_printf_i+0x22c>
 8008768:	68e0      	ldr	r0, [r4, #12]
 800876a:	9b03      	ldr	r3, [sp, #12]
 800876c:	4298      	cmp	r0, r3
 800876e:	bfb8      	it	lt
 8008770:	4618      	movlt	r0, r3
 8008772:	e7a6      	b.n	80086c2 <_printf_i+0x15e>
 8008774:	2301      	movs	r3, #1
 8008776:	4632      	mov	r2, r6
 8008778:	4649      	mov	r1, r9
 800877a:	4640      	mov	r0, r8
 800877c:	47d0      	blx	sl
 800877e:	3001      	adds	r0, #1
 8008780:	d09d      	beq.n	80086be <_printf_i+0x15a>
 8008782:	3501      	adds	r5, #1
 8008784:	68e3      	ldr	r3, [r4, #12]
 8008786:	9903      	ldr	r1, [sp, #12]
 8008788:	1a5b      	subs	r3, r3, r1
 800878a:	42ab      	cmp	r3, r5
 800878c:	dcf2      	bgt.n	8008774 <_printf_i+0x210>
 800878e:	e7eb      	b.n	8008768 <_printf_i+0x204>
 8008790:	2500      	movs	r5, #0
 8008792:	f104 0619 	add.w	r6, r4, #25
 8008796:	e7f5      	b.n	8008784 <_printf_i+0x220>
 8008798:	0800a862 	.word	0x0800a862
 800879c:	0800a873 	.word	0x0800a873

080087a0 <std>:
 80087a0:	2300      	movs	r3, #0
 80087a2:	b510      	push	{r4, lr}
 80087a4:	4604      	mov	r4, r0
 80087a6:	e9c0 3300 	strd	r3, r3, [r0]
 80087aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80087ae:	6083      	str	r3, [r0, #8]
 80087b0:	8181      	strh	r1, [r0, #12]
 80087b2:	6643      	str	r3, [r0, #100]	@ 0x64
 80087b4:	81c2      	strh	r2, [r0, #14]
 80087b6:	6183      	str	r3, [r0, #24]
 80087b8:	4619      	mov	r1, r3
 80087ba:	2208      	movs	r2, #8
 80087bc:	305c      	adds	r0, #92	@ 0x5c
 80087be:	f000 f8f4 	bl	80089aa <memset>
 80087c2:	4b0d      	ldr	r3, [pc, #52]	@ (80087f8 <std+0x58>)
 80087c4:	6263      	str	r3, [r4, #36]	@ 0x24
 80087c6:	4b0d      	ldr	r3, [pc, #52]	@ (80087fc <std+0x5c>)
 80087c8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80087ca:	4b0d      	ldr	r3, [pc, #52]	@ (8008800 <std+0x60>)
 80087cc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80087ce:	4b0d      	ldr	r3, [pc, #52]	@ (8008804 <std+0x64>)
 80087d0:	6323      	str	r3, [r4, #48]	@ 0x30
 80087d2:	4b0d      	ldr	r3, [pc, #52]	@ (8008808 <std+0x68>)
 80087d4:	6224      	str	r4, [r4, #32]
 80087d6:	429c      	cmp	r4, r3
 80087d8:	d006      	beq.n	80087e8 <std+0x48>
 80087da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80087de:	4294      	cmp	r4, r2
 80087e0:	d002      	beq.n	80087e8 <std+0x48>
 80087e2:	33d0      	adds	r3, #208	@ 0xd0
 80087e4:	429c      	cmp	r4, r3
 80087e6:	d105      	bne.n	80087f4 <std+0x54>
 80087e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80087ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087f0:	f000 b958 	b.w	8008aa4 <__retarget_lock_init_recursive>
 80087f4:	bd10      	pop	{r4, pc}
 80087f6:	bf00      	nop
 80087f8:	08008925 	.word	0x08008925
 80087fc:	08008947 	.word	0x08008947
 8008800:	0800897f 	.word	0x0800897f
 8008804:	080089a3 	.word	0x080089a3
 8008808:	20000508 	.word	0x20000508

0800880c <stdio_exit_handler>:
 800880c:	4a02      	ldr	r2, [pc, #8]	@ (8008818 <stdio_exit_handler+0xc>)
 800880e:	4903      	ldr	r1, [pc, #12]	@ (800881c <stdio_exit_handler+0x10>)
 8008810:	4803      	ldr	r0, [pc, #12]	@ (8008820 <stdio_exit_handler+0x14>)
 8008812:	f000 b869 	b.w	80088e8 <_fwalk_sglue>
 8008816:	bf00      	nop
 8008818:	20000014 	.word	0x20000014
 800881c:	0800a15d 	.word	0x0800a15d
 8008820:	20000024 	.word	0x20000024

08008824 <cleanup_stdio>:
 8008824:	6841      	ldr	r1, [r0, #4]
 8008826:	4b0c      	ldr	r3, [pc, #48]	@ (8008858 <cleanup_stdio+0x34>)
 8008828:	4299      	cmp	r1, r3
 800882a:	b510      	push	{r4, lr}
 800882c:	4604      	mov	r4, r0
 800882e:	d001      	beq.n	8008834 <cleanup_stdio+0x10>
 8008830:	f001 fc94 	bl	800a15c <_fflush_r>
 8008834:	68a1      	ldr	r1, [r4, #8]
 8008836:	4b09      	ldr	r3, [pc, #36]	@ (800885c <cleanup_stdio+0x38>)
 8008838:	4299      	cmp	r1, r3
 800883a:	d002      	beq.n	8008842 <cleanup_stdio+0x1e>
 800883c:	4620      	mov	r0, r4
 800883e:	f001 fc8d 	bl	800a15c <_fflush_r>
 8008842:	68e1      	ldr	r1, [r4, #12]
 8008844:	4b06      	ldr	r3, [pc, #24]	@ (8008860 <cleanup_stdio+0x3c>)
 8008846:	4299      	cmp	r1, r3
 8008848:	d004      	beq.n	8008854 <cleanup_stdio+0x30>
 800884a:	4620      	mov	r0, r4
 800884c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008850:	f001 bc84 	b.w	800a15c <_fflush_r>
 8008854:	bd10      	pop	{r4, pc}
 8008856:	bf00      	nop
 8008858:	20000508 	.word	0x20000508
 800885c:	20000570 	.word	0x20000570
 8008860:	200005d8 	.word	0x200005d8

08008864 <global_stdio_init.part.0>:
 8008864:	b510      	push	{r4, lr}
 8008866:	4b0b      	ldr	r3, [pc, #44]	@ (8008894 <global_stdio_init.part.0+0x30>)
 8008868:	4c0b      	ldr	r4, [pc, #44]	@ (8008898 <global_stdio_init.part.0+0x34>)
 800886a:	4a0c      	ldr	r2, [pc, #48]	@ (800889c <global_stdio_init.part.0+0x38>)
 800886c:	601a      	str	r2, [r3, #0]
 800886e:	4620      	mov	r0, r4
 8008870:	2200      	movs	r2, #0
 8008872:	2104      	movs	r1, #4
 8008874:	f7ff ff94 	bl	80087a0 <std>
 8008878:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800887c:	2201      	movs	r2, #1
 800887e:	2109      	movs	r1, #9
 8008880:	f7ff ff8e 	bl	80087a0 <std>
 8008884:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008888:	2202      	movs	r2, #2
 800888a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800888e:	2112      	movs	r1, #18
 8008890:	f7ff bf86 	b.w	80087a0 <std>
 8008894:	20000640 	.word	0x20000640
 8008898:	20000508 	.word	0x20000508
 800889c:	0800880d 	.word	0x0800880d

080088a0 <__sfp_lock_acquire>:
 80088a0:	4801      	ldr	r0, [pc, #4]	@ (80088a8 <__sfp_lock_acquire+0x8>)
 80088a2:	f000 b900 	b.w	8008aa6 <__retarget_lock_acquire_recursive>
 80088a6:	bf00      	nop
 80088a8:	20000649 	.word	0x20000649

080088ac <__sfp_lock_release>:
 80088ac:	4801      	ldr	r0, [pc, #4]	@ (80088b4 <__sfp_lock_release+0x8>)
 80088ae:	f000 b8fb 	b.w	8008aa8 <__retarget_lock_release_recursive>
 80088b2:	bf00      	nop
 80088b4:	20000649 	.word	0x20000649

080088b8 <__sinit>:
 80088b8:	b510      	push	{r4, lr}
 80088ba:	4604      	mov	r4, r0
 80088bc:	f7ff fff0 	bl	80088a0 <__sfp_lock_acquire>
 80088c0:	6a23      	ldr	r3, [r4, #32]
 80088c2:	b11b      	cbz	r3, 80088cc <__sinit+0x14>
 80088c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088c8:	f7ff bff0 	b.w	80088ac <__sfp_lock_release>
 80088cc:	4b04      	ldr	r3, [pc, #16]	@ (80088e0 <__sinit+0x28>)
 80088ce:	6223      	str	r3, [r4, #32]
 80088d0:	4b04      	ldr	r3, [pc, #16]	@ (80088e4 <__sinit+0x2c>)
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d1f5      	bne.n	80088c4 <__sinit+0xc>
 80088d8:	f7ff ffc4 	bl	8008864 <global_stdio_init.part.0>
 80088dc:	e7f2      	b.n	80088c4 <__sinit+0xc>
 80088de:	bf00      	nop
 80088e0:	08008825 	.word	0x08008825
 80088e4:	20000640 	.word	0x20000640

080088e8 <_fwalk_sglue>:
 80088e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088ec:	4607      	mov	r7, r0
 80088ee:	4688      	mov	r8, r1
 80088f0:	4614      	mov	r4, r2
 80088f2:	2600      	movs	r6, #0
 80088f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80088f8:	f1b9 0901 	subs.w	r9, r9, #1
 80088fc:	d505      	bpl.n	800890a <_fwalk_sglue+0x22>
 80088fe:	6824      	ldr	r4, [r4, #0]
 8008900:	2c00      	cmp	r4, #0
 8008902:	d1f7      	bne.n	80088f4 <_fwalk_sglue+0xc>
 8008904:	4630      	mov	r0, r6
 8008906:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800890a:	89ab      	ldrh	r3, [r5, #12]
 800890c:	2b01      	cmp	r3, #1
 800890e:	d907      	bls.n	8008920 <_fwalk_sglue+0x38>
 8008910:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008914:	3301      	adds	r3, #1
 8008916:	d003      	beq.n	8008920 <_fwalk_sglue+0x38>
 8008918:	4629      	mov	r1, r5
 800891a:	4638      	mov	r0, r7
 800891c:	47c0      	blx	r8
 800891e:	4306      	orrs	r6, r0
 8008920:	3568      	adds	r5, #104	@ 0x68
 8008922:	e7e9      	b.n	80088f8 <_fwalk_sglue+0x10>

08008924 <__sread>:
 8008924:	b510      	push	{r4, lr}
 8008926:	460c      	mov	r4, r1
 8008928:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800892c:	f000 f86c 	bl	8008a08 <_read_r>
 8008930:	2800      	cmp	r0, #0
 8008932:	bfab      	itete	ge
 8008934:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008936:	89a3      	ldrhlt	r3, [r4, #12]
 8008938:	181b      	addge	r3, r3, r0
 800893a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800893e:	bfac      	ite	ge
 8008940:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008942:	81a3      	strhlt	r3, [r4, #12]
 8008944:	bd10      	pop	{r4, pc}

08008946 <__swrite>:
 8008946:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800894a:	461f      	mov	r7, r3
 800894c:	898b      	ldrh	r3, [r1, #12]
 800894e:	05db      	lsls	r3, r3, #23
 8008950:	4605      	mov	r5, r0
 8008952:	460c      	mov	r4, r1
 8008954:	4616      	mov	r6, r2
 8008956:	d505      	bpl.n	8008964 <__swrite+0x1e>
 8008958:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800895c:	2302      	movs	r3, #2
 800895e:	2200      	movs	r2, #0
 8008960:	f000 f840 	bl	80089e4 <_lseek_r>
 8008964:	89a3      	ldrh	r3, [r4, #12]
 8008966:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800896a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800896e:	81a3      	strh	r3, [r4, #12]
 8008970:	4632      	mov	r2, r6
 8008972:	463b      	mov	r3, r7
 8008974:	4628      	mov	r0, r5
 8008976:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800897a:	f000 b857 	b.w	8008a2c <_write_r>

0800897e <__sseek>:
 800897e:	b510      	push	{r4, lr}
 8008980:	460c      	mov	r4, r1
 8008982:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008986:	f000 f82d 	bl	80089e4 <_lseek_r>
 800898a:	1c43      	adds	r3, r0, #1
 800898c:	89a3      	ldrh	r3, [r4, #12]
 800898e:	bf15      	itete	ne
 8008990:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008992:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008996:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800899a:	81a3      	strheq	r3, [r4, #12]
 800899c:	bf18      	it	ne
 800899e:	81a3      	strhne	r3, [r4, #12]
 80089a0:	bd10      	pop	{r4, pc}

080089a2 <__sclose>:
 80089a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089a6:	f000 b80d 	b.w	80089c4 <_close_r>

080089aa <memset>:
 80089aa:	4402      	add	r2, r0
 80089ac:	4603      	mov	r3, r0
 80089ae:	4293      	cmp	r3, r2
 80089b0:	d100      	bne.n	80089b4 <memset+0xa>
 80089b2:	4770      	bx	lr
 80089b4:	f803 1b01 	strb.w	r1, [r3], #1
 80089b8:	e7f9      	b.n	80089ae <memset+0x4>
	...

080089bc <_localeconv_r>:
 80089bc:	4800      	ldr	r0, [pc, #0]	@ (80089c0 <_localeconv_r+0x4>)
 80089be:	4770      	bx	lr
 80089c0:	20000160 	.word	0x20000160

080089c4 <_close_r>:
 80089c4:	b538      	push	{r3, r4, r5, lr}
 80089c6:	4d06      	ldr	r5, [pc, #24]	@ (80089e0 <_close_r+0x1c>)
 80089c8:	2300      	movs	r3, #0
 80089ca:	4604      	mov	r4, r0
 80089cc:	4608      	mov	r0, r1
 80089ce:	602b      	str	r3, [r5, #0]
 80089d0:	f7f9 f9be 	bl	8001d50 <_close>
 80089d4:	1c43      	adds	r3, r0, #1
 80089d6:	d102      	bne.n	80089de <_close_r+0x1a>
 80089d8:	682b      	ldr	r3, [r5, #0]
 80089da:	b103      	cbz	r3, 80089de <_close_r+0x1a>
 80089dc:	6023      	str	r3, [r4, #0]
 80089de:	bd38      	pop	{r3, r4, r5, pc}
 80089e0:	20000644 	.word	0x20000644

080089e4 <_lseek_r>:
 80089e4:	b538      	push	{r3, r4, r5, lr}
 80089e6:	4d07      	ldr	r5, [pc, #28]	@ (8008a04 <_lseek_r+0x20>)
 80089e8:	4604      	mov	r4, r0
 80089ea:	4608      	mov	r0, r1
 80089ec:	4611      	mov	r1, r2
 80089ee:	2200      	movs	r2, #0
 80089f0:	602a      	str	r2, [r5, #0]
 80089f2:	461a      	mov	r2, r3
 80089f4:	f7f9 f9d3 	bl	8001d9e <_lseek>
 80089f8:	1c43      	adds	r3, r0, #1
 80089fa:	d102      	bne.n	8008a02 <_lseek_r+0x1e>
 80089fc:	682b      	ldr	r3, [r5, #0]
 80089fe:	b103      	cbz	r3, 8008a02 <_lseek_r+0x1e>
 8008a00:	6023      	str	r3, [r4, #0]
 8008a02:	bd38      	pop	{r3, r4, r5, pc}
 8008a04:	20000644 	.word	0x20000644

08008a08 <_read_r>:
 8008a08:	b538      	push	{r3, r4, r5, lr}
 8008a0a:	4d07      	ldr	r5, [pc, #28]	@ (8008a28 <_read_r+0x20>)
 8008a0c:	4604      	mov	r4, r0
 8008a0e:	4608      	mov	r0, r1
 8008a10:	4611      	mov	r1, r2
 8008a12:	2200      	movs	r2, #0
 8008a14:	602a      	str	r2, [r5, #0]
 8008a16:	461a      	mov	r2, r3
 8008a18:	f7f9 f961 	bl	8001cde <_read>
 8008a1c:	1c43      	adds	r3, r0, #1
 8008a1e:	d102      	bne.n	8008a26 <_read_r+0x1e>
 8008a20:	682b      	ldr	r3, [r5, #0]
 8008a22:	b103      	cbz	r3, 8008a26 <_read_r+0x1e>
 8008a24:	6023      	str	r3, [r4, #0]
 8008a26:	bd38      	pop	{r3, r4, r5, pc}
 8008a28:	20000644 	.word	0x20000644

08008a2c <_write_r>:
 8008a2c:	b538      	push	{r3, r4, r5, lr}
 8008a2e:	4d07      	ldr	r5, [pc, #28]	@ (8008a4c <_write_r+0x20>)
 8008a30:	4604      	mov	r4, r0
 8008a32:	4608      	mov	r0, r1
 8008a34:	4611      	mov	r1, r2
 8008a36:	2200      	movs	r2, #0
 8008a38:	602a      	str	r2, [r5, #0]
 8008a3a:	461a      	mov	r2, r3
 8008a3c:	f7f9 f96c 	bl	8001d18 <_write>
 8008a40:	1c43      	adds	r3, r0, #1
 8008a42:	d102      	bne.n	8008a4a <_write_r+0x1e>
 8008a44:	682b      	ldr	r3, [r5, #0]
 8008a46:	b103      	cbz	r3, 8008a4a <_write_r+0x1e>
 8008a48:	6023      	str	r3, [r4, #0]
 8008a4a:	bd38      	pop	{r3, r4, r5, pc}
 8008a4c:	20000644 	.word	0x20000644

08008a50 <__errno>:
 8008a50:	4b01      	ldr	r3, [pc, #4]	@ (8008a58 <__errno+0x8>)
 8008a52:	6818      	ldr	r0, [r3, #0]
 8008a54:	4770      	bx	lr
 8008a56:	bf00      	nop
 8008a58:	20000020 	.word	0x20000020

08008a5c <__libc_init_array>:
 8008a5c:	b570      	push	{r4, r5, r6, lr}
 8008a5e:	4d0d      	ldr	r5, [pc, #52]	@ (8008a94 <__libc_init_array+0x38>)
 8008a60:	4c0d      	ldr	r4, [pc, #52]	@ (8008a98 <__libc_init_array+0x3c>)
 8008a62:	1b64      	subs	r4, r4, r5
 8008a64:	10a4      	asrs	r4, r4, #2
 8008a66:	2600      	movs	r6, #0
 8008a68:	42a6      	cmp	r6, r4
 8008a6a:	d109      	bne.n	8008a80 <__libc_init_array+0x24>
 8008a6c:	4d0b      	ldr	r5, [pc, #44]	@ (8008a9c <__libc_init_array+0x40>)
 8008a6e:	4c0c      	ldr	r4, [pc, #48]	@ (8008aa0 <__libc_init_array+0x44>)
 8008a70:	f001 fec2 	bl	800a7f8 <_init>
 8008a74:	1b64      	subs	r4, r4, r5
 8008a76:	10a4      	asrs	r4, r4, #2
 8008a78:	2600      	movs	r6, #0
 8008a7a:	42a6      	cmp	r6, r4
 8008a7c:	d105      	bne.n	8008a8a <__libc_init_array+0x2e>
 8008a7e:	bd70      	pop	{r4, r5, r6, pc}
 8008a80:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a84:	4798      	blx	r3
 8008a86:	3601      	adds	r6, #1
 8008a88:	e7ee      	b.n	8008a68 <__libc_init_array+0xc>
 8008a8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a8e:	4798      	blx	r3
 8008a90:	3601      	adds	r6, #1
 8008a92:	e7f2      	b.n	8008a7a <__libc_init_array+0x1e>
 8008a94:	0800abcc 	.word	0x0800abcc
 8008a98:	0800abcc 	.word	0x0800abcc
 8008a9c:	0800abcc 	.word	0x0800abcc
 8008aa0:	0800abd0 	.word	0x0800abd0

08008aa4 <__retarget_lock_init_recursive>:
 8008aa4:	4770      	bx	lr

08008aa6 <__retarget_lock_acquire_recursive>:
 8008aa6:	4770      	bx	lr

08008aa8 <__retarget_lock_release_recursive>:
 8008aa8:	4770      	bx	lr

08008aaa <quorem>:
 8008aaa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008aae:	6903      	ldr	r3, [r0, #16]
 8008ab0:	690c      	ldr	r4, [r1, #16]
 8008ab2:	42a3      	cmp	r3, r4
 8008ab4:	4607      	mov	r7, r0
 8008ab6:	db7e      	blt.n	8008bb6 <quorem+0x10c>
 8008ab8:	3c01      	subs	r4, #1
 8008aba:	f101 0814 	add.w	r8, r1, #20
 8008abe:	00a3      	lsls	r3, r4, #2
 8008ac0:	f100 0514 	add.w	r5, r0, #20
 8008ac4:	9300      	str	r3, [sp, #0]
 8008ac6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008aca:	9301      	str	r3, [sp, #4]
 8008acc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008ad0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008ad4:	3301      	adds	r3, #1
 8008ad6:	429a      	cmp	r2, r3
 8008ad8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008adc:	fbb2 f6f3 	udiv	r6, r2, r3
 8008ae0:	d32e      	bcc.n	8008b40 <quorem+0x96>
 8008ae2:	f04f 0a00 	mov.w	sl, #0
 8008ae6:	46c4      	mov	ip, r8
 8008ae8:	46ae      	mov	lr, r5
 8008aea:	46d3      	mov	fp, sl
 8008aec:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008af0:	b298      	uxth	r0, r3
 8008af2:	fb06 a000 	mla	r0, r6, r0, sl
 8008af6:	0c02      	lsrs	r2, r0, #16
 8008af8:	0c1b      	lsrs	r3, r3, #16
 8008afa:	fb06 2303 	mla	r3, r6, r3, r2
 8008afe:	f8de 2000 	ldr.w	r2, [lr]
 8008b02:	b280      	uxth	r0, r0
 8008b04:	b292      	uxth	r2, r2
 8008b06:	1a12      	subs	r2, r2, r0
 8008b08:	445a      	add	r2, fp
 8008b0a:	f8de 0000 	ldr.w	r0, [lr]
 8008b0e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008b12:	b29b      	uxth	r3, r3
 8008b14:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008b18:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008b1c:	b292      	uxth	r2, r2
 8008b1e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008b22:	45e1      	cmp	r9, ip
 8008b24:	f84e 2b04 	str.w	r2, [lr], #4
 8008b28:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008b2c:	d2de      	bcs.n	8008aec <quorem+0x42>
 8008b2e:	9b00      	ldr	r3, [sp, #0]
 8008b30:	58eb      	ldr	r3, [r5, r3]
 8008b32:	b92b      	cbnz	r3, 8008b40 <quorem+0x96>
 8008b34:	9b01      	ldr	r3, [sp, #4]
 8008b36:	3b04      	subs	r3, #4
 8008b38:	429d      	cmp	r5, r3
 8008b3a:	461a      	mov	r2, r3
 8008b3c:	d32f      	bcc.n	8008b9e <quorem+0xf4>
 8008b3e:	613c      	str	r4, [r7, #16]
 8008b40:	4638      	mov	r0, r7
 8008b42:	f001 f97f 	bl	8009e44 <__mcmp>
 8008b46:	2800      	cmp	r0, #0
 8008b48:	db25      	blt.n	8008b96 <quorem+0xec>
 8008b4a:	4629      	mov	r1, r5
 8008b4c:	2000      	movs	r0, #0
 8008b4e:	f858 2b04 	ldr.w	r2, [r8], #4
 8008b52:	f8d1 c000 	ldr.w	ip, [r1]
 8008b56:	fa1f fe82 	uxth.w	lr, r2
 8008b5a:	fa1f f38c 	uxth.w	r3, ip
 8008b5e:	eba3 030e 	sub.w	r3, r3, lr
 8008b62:	4403      	add	r3, r0
 8008b64:	0c12      	lsrs	r2, r2, #16
 8008b66:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008b6a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008b6e:	b29b      	uxth	r3, r3
 8008b70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b74:	45c1      	cmp	r9, r8
 8008b76:	f841 3b04 	str.w	r3, [r1], #4
 8008b7a:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008b7e:	d2e6      	bcs.n	8008b4e <quorem+0xa4>
 8008b80:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008b84:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008b88:	b922      	cbnz	r2, 8008b94 <quorem+0xea>
 8008b8a:	3b04      	subs	r3, #4
 8008b8c:	429d      	cmp	r5, r3
 8008b8e:	461a      	mov	r2, r3
 8008b90:	d30b      	bcc.n	8008baa <quorem+0x100>
 8008b92:	613c      	str	r4, [r7, #16]
 8008b94:	3601      	adds	r6, #1
 8008b96:	4630      	mov	r0, r6
 8008b98:	b003      	add	sp, #12
 8008b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b9e:	6812      	ldr	r2, [r2, #0]
 8008ba0:	3b04      	subs	r3, #4
 8008ba2:	2a00      	cmp	r2, #0
 8008ba4:	d1cb      	bne.n	8008b3e <quorem+0x94>
 8008ba6:	3c01      	subs	r4, #1
 8008ba8:	e7c6      	b.n	8008b38 <quorem+0x8e>
 8008baa:	6812      	ldr	r2, [r2, #0]
 8008bac:	3b04      	subs	r3, #4
 8008bae:	2a00      	cmp	r2, #0
 8008bb0:	d1ef      	bne.n	8008b92 <quorem+0xe8>
 8008bb2:	3c01      	subs	r4, #1
 8008bb4:	e7ea      	b.n	8008b8c <quorem+0xe2>
 8008bb6:	2000      	movs	r0, #0
 8008bb8:	e7ee      	b.n	8008b98 <quorem+0xee>
 8008bba:	0000      	movs	r0, r0
 8008bbc:	0000      	movs	r0, r0
	...

08008bc0 <_dtoa_r>:
 8008bc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bc4:	69c7      	ldr	r7, [r0, #28]
 8008bc6:	b097      	sub	sp, #92	@ 0x5c
 8008bc8:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008bcc:	ec55 4b10 	vmov	r4, r5, d0
 8008bd0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008bd2:	9107      	str	r1, [sp, #28]
 8008bd4:	4681      	mov	r9, r0
 8008bd6:	920c      	str	r2, [sp, #48]	@ 0x30
 8008bd8:	9311      	str	r3, [sp, #68]	@ 0x44
 8008bda:	b97f      	cbnz	r7, 8008bfc <_dtoa_r+0x3c>
 8008bdc:	2010      	movs	r0, #16
 8008bde:	f000 fe09 	bl	80097f4 <malloc>
 8008be2:	4602      	mov	r2, r0
 8008be4:	f8c9 001c 	str.w	r0, [r9, #28]
 8008be8:	b920      	cbnz	r0, 8008bf4 <_dtoa_r+0x34>
 8008bea:	4ba9      	ldr	r3, [pc, #676]	@ (8008e90 <_dtoa_r+0x2d0>)
 8008bec:	21ef      	movs	r1, #239	@ 0xef
 8008bee:	48a9      	ldr	r0, [pc, #676]	@ (8008e94 <_dtoa_r+0x2d4>)
 8008bf0:	f001 fafa 	bl	800a1e8 <__assert_func>
 8008bf4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008bf8:	6007      	str	r7, [r0, #0]
 8008bfa:	60c7      	str	r7, [r0, #12]
 8008bfc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008c00:	6819      	ldr	r1, [r3, #0]
 8008c02:	b159      	cbz	r1, 8008c1c <_dtoa_r+0x5c>
 8008c04:	685a      	ldr	r2, [r3, #4]
 8008c06:	604a      	str	r2, [r1, #4]
 8008c08:	2301      	movs	r3, #1
 8008c0a:	4093      	lsls	r3, r2
 8008c0c:	608b      	str	r3, [r1, #8]
 8008c0e:	4648      	mov	r0, r9
 8008c10:	f000 fee6 	bl	80099e0 <_Bfree>
 8008c14:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008c18:	2200      	movs	r2, #0
 8008c1a:	601a      	str	r2, [r3, #0]
 8008c1c:	1e2b      	subs	r3, r5, #0
 8008c1e:	bfb9      	ittee	lt
 8008c20:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008c24:	9305      	strlt	r3, [sp, #20]
 8008c26:	2300      	movge	r3, #0
 8008c28:	6033      	strge	r3, [r6, #0]
 8008c2a:	9f05      	ldr	r7, [sp, #20]
 8008c2c:	4b9a      	ldr	r3, [pc, #616]	@ (8008e98 <_dtoa_r+0x2d8>)
 8008c2e:	bfbc      	itt	lt
 8008c30:	2201      	movlt	r2, #1
 8008c32:	6032      	strlt	r2, [r6, #0]
 8008c34:	43bb      	bics	r3, r7
 8008c36:	d112      	bne.n	8008c5e <_dtoa_r+0x9e>
 8008c38:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008c3a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008c3e:	6013      	str	r3, [r2, #0]
 8008c40:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008c44:	4323      	orrs	r3, r4
 8008c46:	f000 855a 	beq.w	80096fe <_dtoa_r+0xb3e>
 8008c4a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008c4c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008eac <_dtoa_r+0x2ec>
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	f000 855c 	beq.w	800970e <_dtoa_r+0xb4e>
 8008c56:	f10a 0303 	add.w	r3, sl, #3
 8008c5a:	f000 bd56 	b.w	800970a <_dtoa_r+0xb4a>
 8008c5e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008c62:	2200      	movs	r2, #0
 8008c64:	ec51 0b17 	vmov	r0, r1, d7
 8008c68:	2300      	movs	r3, #0
 8008c6a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008c6e:	f7f7 ff53 	bl	8000b18 <__aeabi_dcmpeq>
 8008c72:	4680      	mov	r8, r0
 8008c74:	b158      	cbz	r0, 8008c8e <_dtoa_r+0xce>
 8008c76:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008c78:	2301      	movs	r3, #1
 8008c7a:	6013      	str	r3, [r2, #0]
 8008c7c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008c7e:	b113      	cbz	r3, 8008c86 <_dtoa_r+0xc6>
 8008c80:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008c82:	4b86      	ldr	r3, [pc, #536]	@ (8008e9c <_dtoa_r+0x2dc>)
 8008c84:	6013      	str	r3, [r2, #0]
 8008c86:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008eb0 <_dtoa_r+0x2f0>
 8008c8a:	f000 bd40 	b.w	800970e <_dtoa_r+0xb4e>
 8008c8e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008c92:	aa14      	add	r2, sp, #80	@ 0x50
 8008c94:	a915      	add	r1, sp, #84	@ 0x54
 8008c96:	4648      	mov	r0, r9
 8008c98:	f001 f984 	bl	8009fa4 <__d2b>
 8008c9c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008ca0:	9002      	str	r0, [sp, #8]
 8008ca2:	2e00      	cmp	r6, #0
 8008ca4:	d078      	beq.n	8008d98 <_dtoa_r+0x1d8>
 8008ca6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ca8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008cac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008cb0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008cb4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008cb8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008cbc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008cc0:	4619      	mov	r1, r3
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	4b76      	ldr	r3, [pc, #472]	@ (8008ea0 <_dtoa_r+0x2e0>)
 8008cc6:	f7f7 fb07 	bl	80002d8 <__aeabi_dsub>
 8008cca:	a36b      	add	r3, pc, #428	@ (adr r3, 8008e78 <_dtoa_r+0x2b8>)
 8008ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cd0:	f7f7 fcba 	bl	8000648 <__aeabi_dmul>
 8008cd4:	a36a      	add	r3, pc, #424	@ (adr r3, 8008e80 <_dtoa_r+0x2c0>)
 8008cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cda:	f7f7 faff 	bl	80002dc <__adddf3>
 8008cde:	4604      	mov	r4, r0
 8008ce0:	4630      	mov	r0, r6
 8008ce2:	460d      	mov	r5, r1
 8008ce4:	f7f7 fc46 	bl	8000574 <__aeabi_i2d>
 8008ce8:	a367      	add	r3, pc, #412	@ (adr r3, 8008e88 <_dtoa_r+0x2c8>)
 8008cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cee:	f7f7 fcab 	bl	8000648 <__aeabi_dmul>
 8008cf2:	4602      	mov	r2, r0
 8008cf4:	460b      	mov	r3, r1
 8008cf6:	4620      	mov	r0, r4
 8008cf8:	4629      	mov	r1, r5
 8008cfa:	f7f7 faef 	bl	80002dc <__adddf3>
 8008cfe:	4604      	mov	r4, r0
 8008d00:	460d      	mov	r5, r1
 8008d02:	f7f7 ff51 	bl	8000ba8 <__aeabi_d2iz>
 8008d06:	2200      	movs	r2, #0
 8008d08:	4607      	mov	r7, r0
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	4620      	mov	r0, r4
 8008d0e:	4629      	mov	r1, r5
 8008d10:	f7f7 ff0c 	bl	8000b2c <__aeabi_dcmplt>
 8008d14:	b140      	cbz	r0, 8008d28 <_dtoa_r+0x168>
 8008d16:	4638      	mov	r0, r7
 8008d18:	f7f7 fc2c 	bl	8000574 <__aeabi_i2d>
 8008d1c:	4622      	mov	r2, r4
 8008d1e:	462b      	mov	r3, r5
 8008d20:	f7f7 fefa 	bl	8000b18 <__aeabi_dcmpeq>
 8008d24:	b900      	cbnz	r0, 8008d28 <_dtoa_r+0x168>
 8008d26:	3f01      	subs	r7, #1
 8008d28:	2f16      	cmp	r7, #22
 8008d2a:	d852      	bhi.n	8008dd2 <_dtoa_r+0x212>
 8008d2c:	4b5d      	ldr	r3, [pc, #372]	@ (8008ea4 <_dtoa_r+0x2e4>)
 8008d2e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008d32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d36:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008d3a:	f7f7 fef7 	bl	8000b2c <__aeabi_dcmplt>
 8008d3e:	2800      	cmp	r0, #0
 8008d40:	d049      	beq.n	8008dd6 <_dtoa_r+0x216>
 8008d42:	3f01      	subs	r7, #1
 8008d44:	2300      	movs	r3, #0
 8008d46:	9310      	str	r3, [sp, #64]	@ 0x40
 8008d48:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008d4a:	1b9b      	subs	r3, r3, r6
 8008d4c:	1e5a      	subs	r2, r3, #1
 8008d4e:	bf45      	ittet	mi
 8008d50:	f1c3 0301 	rsbmi	r3, r3, #1
 8008d54:	9300      	strmi	r3, [sp, #0]
 8008d56:	2300      	movpl	r3, #0
 8008d58:	2300      	movmi	r3, #0
 8008d5a:	9206      	str	r2, [sp, #24]
 8008d5c:	bf54      	ite	pl
 8008d5e:	9300      	strpl	r3, [sp, #0]
 8008d60:	9306      	strmi	r3, [sp, #24]
 8008d62:	2f00      	cmp	r7, #0
 8008d64:	db39      	blt.n	8008dda <_dtoa_r+0x21a>
 8008d66:	9b06      	ldr	r3, [sp, #24]
 8008d68:	970d      	str	r7, [sp, #52]	@ 0x34
 8008d6a:	443b      	add	r3, r7
 8008d6c:	9306      	str	r3, [sp, #24]
 8008d6e:	2300      	movs	r3, #0
 8008d70:	9308      	str	r3, [sp, #32]
 8008d72:	9b07      	ldr	r3, [sp, #28]
 8008d74:	2b09      	cmp	r3, #9
 8008d76:	d863      	bhi.n	8008e40 <_dtoa_r+0x280>
 8008d78:	2b05      	cmp	r3, #5
 8008d7a:	bfc4      	itt	gt
 8008d7c:	3b04      	subgt	r3, #4
 8008d7e:	9307      	strgt	r3, [sp, #28]
 8008d80:	9b07      	ldr	r3, [sp, #28]
 8008d82:	f1a3 0302 	sub.w	r3, r3, #2
 8008d86:	bfcc      	ite	gt
 8008d88:	2400      	movgt	r4, #0
 8008d8a:	2401      	movle	r4, #1
 8008d8c:	2b03      	cmp	r3, #3
 8008d8e:	d863      	bhi.n	8008e58 <_dtoa_r+0x298>
 8008d90:	e8df f003 	tbb	[pc, r3]
 8008d94:	2b375452 	.word	0x2b375452
 8008d98:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008d9c:	441e      	add	r6, r3
 8008d9e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008da2:	2b20      	cmp	r3, #32
 8008da4:	bfc1      	itttt	gt
 8008da6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008daa:	409f      	lslgt	r7, r3
 8008dac:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008db0:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008db4:	bfd6      	itet	le
 8008db6:	f1c3 0320 	rsble	r3, r3, #32
 8008dba:	ea47 0003 	orrgt.w	r0, r7, r3
 8008dbe:	fa04 f003 	lslle.w	r0, r4, r3
 8008dc2:	f7f7 fbc7 	bl	8000554 <__aeabi_ui2d>
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008dcc:	3e01      	subs	r6, #1
 8008dce:	9212      	str	r2, [sp, #72]	@ 0x48
 8008dd0:	e776      	b.n	8008cc0 <_dtoa_r+0x100>
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	e7b7      	b.n	8008d46 <_dtoa_r+0x186>
 8008dd6:	9010      	str	r0, [sp, #64]	@ 0x40
 8008dd8:	e7b6      	b.n	8008d48 <_dtoa_r+0x188>
 8008dda:	9b00      	ldr	r3, [sp, #0]
 8008ddc:	1bdb      	subs	r3, r3, r7
 8008dde:	9300      	str	r3, [sp, #0]
 8008de0:	427b      	negs	r3, r7
 8008de2:	9308      	str	r3, [sp, #32]
 8008de4:	2300      	movs	r3, #0
 8008de6:	930d      	str	r3, [sp, #52]	@ 0x34
 8008de8:	e7c3      	b.n	8008d72 <_dtoa_r+0x1b2>
 8008dea:	2301      	movs	r3, #1
 8008dec:	9309      	str	r3, [sp, #36]	@ 0x24
 8008dee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008df0:	eb07 0b03 	add.w	fp, r7, r3
 8008df4:	f10b 0301 	add.w	r3, fp, #1
 8008df8:	2b01      	cmp	r3, #1
 8008dfa:	9303      	str	r3, [sp, #12]
 8008dfc:	bfb8      	it	lt
 8008dfe:	2301      	movlt	r3, #1
 8008e00:	e006      	b.n	8008e10 <_dtoa_r+0x250>
 8008e02:	2301      	movs	r3, #1
 8008e04:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e06:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	dd28      	ble.n	8008e5e <_dtoa_r+0x29e>
 8008e0c:	469b      	mov	fp, r3
 8008e0e:	9303      	str	r3, [sp, #12]
 8008e10:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008e14:	2100      	movs	r1, #0
 8008e16:	2204      	movs	r2, #4
 8008e18:	f102 0514 	add.w	r5, r2, #20
 8008e1c:	429d      	cmp	r5, r3
 8008e1e:	d926      	bls.n	8008e6e <_dtoa_r+0x2ae>
 8008e20:	6041      	str	r1, [r0, #4]
 8008e22:	4648      	mov	r0, r9
 8008e24:	f000 fd9c 	bl	8009960 <_Balloc>
 8008e28:	4682      	mov	sl, r0
 8008e2a:	2800      	cmp	r0, #0
 8008e2c:	d142      	bne.n	8008eb4 <_dtoa_r+0x2f4>
 8008e2e:	4b1e      	ldr	r3, [pc, #120]	@ (8008ea8 <_dtoa_r+0x2e8>)
 8008e30:	4602      	mov	r2, r0
 8008e32:	f240 11af 	movw	r1, #431	@ 0x1af
 8008e36:	e6da      	b.n	8008bee <_dtoa_r+0x2e>
 8008e38:	2300      	movs	r3, #0
 8008e3a:	e7e3      	b.n	8008e04 <_dtoa_r+0x244>
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	e7d5      	b.n	8008dec <_dtoa_r+0x22c>
 8008e40:	2401      	movs	r4, #1
 8008e42:	2300      	movs	r3, #0
 8008e44:	9307      	str	r3, [sp, #28]
 8008e46:	9409      	str	r4, [sp, #36]	@ 0x24
 8008e48:	f04f 3bff 	mov.w	fp, #4294967295
 8008e4c:	2200      	movs	r2, #0
 8008e4e:	f8cd b00c 	str.w	fp, [sp, #12]
 8008e52:	2312      	movs	r3, #18
 8008e54:	920c      	str	r2, [sp, #48]	@ 0x30
 8008e56:	e7db      	b.n	8008e10 <_dtoa_r+0x250>
 8008e58:	2301      	movs	r3, #1
 8008e5a:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e5c:	e7f4      	b.n	8008e48 <_dtoa_r+0x288>
 8008e5e:	f04f 0b01 	mov.w	fp, #1
 8008e62:	f8cd b00c 	str.w	fp, [sp, #12]
 8008e66:	465b      	mov	r3, fp
 8008e68:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008e6c:	e7d0      	b.n	8008e10 <_dtoa_r+0x250>
 8008e6e:	3101      	adds	r1, #1
 8008e70:	0052      	lsls	r2, r2, #1
 8008e72:	e7d1      	b.n	8008e18 <_dtoa_r+0x258>
 8008e74:	f3af 8000 	nop.w
 8008e78:	636f4361 	.word	0x636f4361
 8008e7c:	3fd287a7 	.word	0x3fd287a7
 8008e80:	8b60c8b3 	.word	0x8b60c8b3
 8008e84:	3fc68a28 	.word	0x3fc68a28
 8008e88:	509f79fb 	.word	0x509f79fb
 8008e8c:	3fd34413 	.word	0x3fd34413
 8008e90:	0800a891 	.word	0x0800a891
 8008e94:	0800a8a8 	.word	0x0800a8a8
 8008e98:	7ff00000 	.word	0x7ff00000
 8008e9c:	0800a861 	.word	0x0800a861
 8008ea0:	3ff80000 	.word	0x3ff80000
 8008ea4:	0800a9f8 	.word	0x0800a9f8
 8008ea8:	0800a900 	.word	0x0800a900
 8008eac:	0800a88d 	.word	0x0800a88d
 8008eb0:	0800a860 	.word	0x0800a860
 8008eb4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008eb8:	6018      	str	r0, [r3, #0]
 8008eba:	9b03      	ldr	r3, [sp, #12]
 8008ebc:	2b0e      	cmp	r3, #14
 8008ebe:	f200 80a1 	bhi.w	8009004 <_dtoa_r+0x444>
 8008ec2:	2c00      	cmp	r4, #0
 8008ec4:	f000 809e 	beq.w	8009004 <_dtoa_r+0x444>
 8008ec8:	2f00      	cmp	r7, #0
 8008eca:	dd33      	ble.n	8008f34 <_dtoa_r+0x374>
 8008ecc:	4b9c      	ldr	r3, [pc, #624]	@ (8009140 <_dtoa_r+0x580>)
 8008ece:	f007 020f 	and.w	r2, r7, #15
 8008ed2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ed6:	ed93 7b00 	vldr	d7, [r3]
 8008eda:	05f8      	lsls	r0, r7, #23
 8008edc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008ee0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008ee4:	d516      	bpl.n	8008f14 <_dtoa_r+0x354>
 8008ee6:	4b97      	ldr	r3, [pc, #604]	@ (8009144 <_dtoa_r+0x584>)
 8008ee8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008eec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008ef0:	f7f7 fcd4 	bl	800089c <__aeabi_ddiv>
 8008ef4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008ef8:	f004 040f 	and.w	r4, r4, #15
 8008efc:	2603      	movs	r6, #3
 8008efe:	4d91      	ldr	r5, [pc, #580]	@ (8009144 <_dtoa_r+0x584>)
 8008f00:	b954      	cbnz	r4, 8008f18 <_dtoa_r+0x358>
 8008f02:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008f06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f0a:	f7f7 fcc7 	bl	800089c <__aeabi_ddiv>
 8008f0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008f12:	e028      	b.n	8008f66 <_dtoa_r+0x3a6>
 8008f14:	2602      	movs	r6, #2
 8008f16:	e7f2      	b.n	8008efe <_dtoa_r+0x33e>
 8008f18:	07e1      	lsls	r1, r4, #31
 8008f1a:	d508      	bpl.n	8008f2e <_dtoa_r+0x36e>
 8008f1c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008f20:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008f24:	f7f7 fb90 	bl	8000648 <__aeabi_dmul>
 8008f28:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008f2c:	3601      	adds	r6, #1
 8008f2e:	1064      	asrs	r4, r4, #1
 8008f30:	3508      	adds	r5, #8
 8008f32:	e7e5      	b.n	8008f00 <_dtoa_r+0x340>
 8008f34:	f000 80af 	beq.w	8009096 <_dtoa_r+0x4d6>
 8008f38:	427c      	negs	r4, r7
 8008f3a:	4b81      	ldr	r3, [pc, #516]	@ (8009140 <_dtoa_r+0x580>)
 8008f3c:	4d81      	ldr	r5, [pc, #516]	@ (8009144 <_dtoa_r+0x584>)
 8008f3e:	f004 020f 	and.w	r2, r4, #15
 8008f42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008f4e:	f7f7 fb7b 	bl	8000648 <__aeabi_dmul>
 8008f52:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008f56:	1124      	asrs	r4, r4, #4
 8008f58:	2300      	movs	r3, #0
 8008f5a:	2602      	movs	r6, #2
 8008f5c:	2c00      	cmp	r4, #0
 8008f5e:	f040 808f 	bne.w	8009080 <_dtoa_r+0x4c0>
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d1d3      	bne.n	8008f0e <_dtoa_r+0x34e>
 8008f66:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008f68:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	f000 8094 	beq.w	800909a <_dtoa_r+0x4da>
 8008f72:	4b75      	ldr	r3, [pc, #468]	@ (8009148 <_dtoa_r+0x588>)
 8008f74:	2200      	movs	r2, #0
 8008f76:	4620      	mov	r0, r4
 8008f78:	4629      	mov	r1, r5
 8008f7a:	f7f7 fdd7 	bl	8000b2c <__aeabi_dcmplt>
 8008f7e:	2800      	cmp	r0, #0
 8008f80:	f000 808b 	beq.w	800909a <_dtoa_r+0x4da>
 8008f84:	9b03      	ldr	r3, [sp, #12]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	f000 8087 	beq.w	800909a <_dtoa_r+0x4da>
 8008f8c:	f1bb 0f00 	cmp.w	fp, #0
 8008f90:	dd34      	ble.n	8008ffc <_dtoa_r+0x43c>
 8008f92:	4620      	mov	r0, r4
 8008f94:	4b6d      	ldr	r3, [pc, #436]	@ (800914c <_dtoa_r+0x58c>)
 8008f96:	2200      	movs	r2, #0
 8008f98:	4629      	mov	r1, r5
 8008f9a:	f7f7 fb55 	bl	8000648 <__aeabi_dmul>
 8008f9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008fa2:	f107 38ff 	add.w	r8, r7, #4294967295
 8008fa6:	3601      	adds	r6, #1
 8008fa8:	465c      	mov	r4, fp
 8008faa:	4630      	mov	r0, r6
 8008fac:	f7f7 fae2 	bl	8000574 <__aeabi_i2d>
 8008fb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008fb4:	f7f7 fb48 	bl	8000648 <__aeabi_dmul>
 8008fb8:	4b65      	ldr	r3, [pc, #404]	@ (8009150 <_dtoa_r+0x590>)
 8008fba:	2200      	movs	r2, #0
 8008fbc:	f7f7 f98e 	bl	80002dc <__adddf3>
 8008fc0:	4605      	mov	r5, r0
 8008fc2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008fc6:	2c00      	cmp	r4, #0
 8008fc8:	d16a      	bne.n	80090a0 <_dtoa_r+0x4e0>
 8008fca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008fce:	4b61      	ldr	r3, [pc, #388]	@ (8009154 <_dtoa_r+0x594>)
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	f7f7 f981 	bl	80002d8 <__aeabi_dsub>
 8008fd6:	4602      	mov	r2, r0
 8008fd8:	460b      	mov	r3, r1
 8008fda:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008fde:	462a      	mov	r2, r5
 8008fe0:	4633      	mov	r3, r6
 8008fe2:	f7f7 fdc1 	bl	8000b68 <__aeabi_dcmpgt>
 8008fe6:	2800      	cmp	r0, #0
 8008fe8:	f040 8298 	bne.w	800951c <_dtoa_r+0x95c>
 8008fec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ff0:	462a      	mov	r2, r5
 8008ff2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008ff6:	f7f7 fd99 	bl	8000b2c <__aeabi_dcmplt>
 8008ffa:	bb38      	cbnz	r0, 800904c <_dtoa_r+0x48c>
 8008ffc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009000:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009004:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009006:	2b00      	cmp	r3, #0
 8009008:	f2c0 8157 	blt.w	80092ba <_dtoa_r+0x6fa>
 800900c:	2f0e      	cmp	r7, #14
 800900e:	f300 8154 	bgt.w	80092ba <_dtoa_r+0x6fa>
 8009012:	4b4b      	ldr	r3, [pc, #300]	@ (8009140 <_dtoa_r+0x580>)
 8009014:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009018:	ed93 7b00 	vldr	d7, [r3]
 800901c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800901e:	2b00      	cmp	r3, #0
 8009020:	ed8d 7b00 	vstr	d7, [sp]
 8009024:	f280 80e5 	bge.w	80091f2 <_dtoa_r+0x632>
 8009028:	9b03      	ldr	r3, [sp, #12]
 800902a:	2b00      	cmp	r3, #0
 800902c:	f300 80e1 	bgt.w	80091f2 <_dtoa_r+0x632>
 8009030:	d10c      	bne.n	800904c <_dtoa_r+0x48c>
 8009032:	4b48      	ldr	r3, [pc, #288]	@ (8009154 <_dtoa_r+0x594>)
 8009034:	2200      	movs	r2, #0
 8009036:	ec51 0b17 	vmov	r0, r1, d7
 800903a:	f7f7 fb05 	bl	8000648 <__aeabi_dmul>
 800903e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009042:	f7f7 fd87 	bl	8000b54 <__aeabi_dcmpge>
 8009046:	2800      	cmp	r0, #0
 8009048:	f000 8266 	beq.w	8009518 <_dtoa_r+0x958>
 800904c:	2400      	movs	r4, #0
 800904e:	4625      	mov	r5, r4
 8009050:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009052:	4656      	mov	r6, sl
 8009054:	ea6f 0803 	mvn.w	r8, r3
 8009058:	2700      	movs	r7, #0
 800905a:	4621      	mov	r1, r4
 800905c:	4648      	mov	r0, r9
 800905e:	f000 fcbf 	bl	80099e0 <_Bfree>
 8009062:	2d00      	cmp	r5, #0
 8009064:	f000 80bd 	beq.w	80091e2 <_dtoa_r+0x622>
 8009068:	b12f      	cbz	r7, 8009076 <_dtoa_r+0x4b6>
 800906a:	42af      	cmp	r7, r5
 800906c:	d003      	beq.n	8009076 <_dtoa_r+0x4b6>
 800906e:	4639      	mov	r1, r7
 8009070:	4648      	mov	r0, r9
 8009072:	f000 fcb5 	bl	80099e0 <_Bfree>
 8009076:	4629      	mov	r1, r5
 8009078:	4648      	mov	r0, r9
 800907a:	f000 fcb1 	bl	80099e0 <_Bfree>
 800907e:	e0b0      	b.n	80091e2 <_dtoa_r+0x622>
 8009080:	07e2      	lsls	r2, r4, #31
 8009082:	d505      	bpl.n	8009090 <_dtoa_r+0x4d0>
 8009084:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009088:	f7f7 fade 	bl	8000648 <__aeabi_dmul>
 800908c:	3601      	adds	r6, #1
 800908e:	2301      	movs	r3, #1
 8009090:	1064      	asrs	r4, r4, #1
 8009092:	3508      	adds	r5, #8
 8009094:	e762      	b.n	8008f5c <_dtoa_r+0x39c>
 8009096:	2602      	movs	r6, #2
 8009098:	e765      	b.n	8008f66 <_dtoa_r+0x3a6>
 800909a:	9c03      	ldr	r4, [sp, #12]
 800909c:	46b8      	mov	r8, r7
 800909e:	e784      	b.n	8008faa <_dtoa_r+0x3ea>
 80090a0:	4b27      	ldr	r3, [pc, #156]	@ (8009140 <_dtoa_r+0x580>)
 80090a2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80090a4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80090a8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80090ac:	4454      	add	r4, sl
 80090ae:	2900      	cmp	r1, #0
 80090b0:	d054      	beq.n	800915c <_dtoa_r+0x59c>
 80090b2:	4929      	ldr	r1, [pc, #164]	@ (8009158 <_dtoa_r+0x598>)
 80090b4:	2000      	movs	r0, #0
 80090b6:	f7f7 fbf1 	bl	800089c <__aeabi_ddiv>
 80090ba:	4633      	mov	r3, r6
 80090bc:	462a      	mov	r2, r5
 80090be:	f7f7 f90b 	bl	80002d8 <__aeabi_dsub>
 80090c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80090c6:	4656      	mov	r6, sl
 80090c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80090cc:	f7f7 fd6c 	bl	8000ba8 <__aeabi_d2iz>
 80090d0:	4605      	mov	r5, r0
 80090d2:	f7f7 fa4f 	bl	8000574 <__aeabi_i2d>
 80090d6:	4602      	mov	r2, r0
 80090d8:	460b      	mov	r3, r1
 80090da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80090de:	f7f7 f8fb 	bl	80002d8 <__aeabi_dsub>
 80090e2:	3530      	adds	r5, #48	@ 0x30
 80090e4:	4602      	mov	r2, r0
 80090e6:	460b      	mov	r3, r1
 80090e8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80090ec:	f806 5b01 	strb.w	r5, [r6], #1
 80090f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80090f4:	f7f7 fd1a 	bl	8000b2c <__aeabi_dcmplt>
 80090f8:	2800      	cmp	r0, #0
 80090fa:	d172      	bne.n	80091e2 <_dtoa_r+0x622>
 80090fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009100:	4911      	ldr	r1, [pc, #68]	@ (8009148 <_dtoa_r+0x588>)
 8009102:	2000      	movs	r0, #0
 8009104:	f7f7 f8e8 	bl	80002d8 <__aeabi_dsub>
 8009108:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800910c:	f7f7 fd0e 	bl	8000b2c <__aeabi_dcmplt>
 8009110:	2800      	cmp	r0, #0
 8009112:	f040 80b4 	bne.w	800927e <_dtoa_r+0x6be>
 8009116:	42a6      	cmp	r6, r4
 8009118:	f43f af70 	beq.w	8008ffc <_dtoa_r+0x43c>
 800911c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009120:	4b0a      	ldr	r3, [pc, #40]	@ (800914c <_dtoa_r+0x58c>)
 8009122:	2200      	movs	r2, #0
 8009124:	f7f7 fa90 	bl	8000648 <__aeabi_dmul>
 8009128:	4b08      	ldr	r3, [pc, #32]	@ (800914c <_dtoa_r+0x58c>)
 800912a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800912e:	2200      	movs	r2, #0
 8009130:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009134:	f7f7 fa88 	bl	8000648 <__aeabi_dmul>
 8009138:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800913c:	e7c4      	b.n	80090c8 <_dtoa_r+0x508>
 800913e:	bf00      	nop
 8009140:	0800a9f8 	.word	0x0800a9f8
 8009144:	0800a9d0 	.word	0x0800a9d0
 8009148:	3ff00000 	.word	0x3ff00000
 800914c:	40240000 	.word	0x40240000
 8009150:	401c0000 	.word	0x401c0000
 8009154:	40140000 	.word	0x40140000
 8009158:	3fe00000 	.word	0x3fe00000
 800915c:	4631      	mov	r1, r6
 800915e:	4628      	mov	r0, r5
 8009160:	f7f7 fa72 	bl	8000648 <__aeabi_dmul>
 8009164:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009168:	9413      	str	r4, [sp, #76]	@ 0x4c
 800916a:	4656      	mov	r6, sl
 800916c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009170:	f7f7 fd1a 	bl	8000ba8 <__aeabi_d2iz>
 8009174:	4605      	mov	r5, r0
 8009176:	f7f7 f9fd 	bl	8000574 <__aeabi_i2d>
 800917a:	4602      	mov	r2, r0
 800917c:	460b      	mov	r3, r1
 800917e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009182:	f7f7 f8a9 	bl	80002d8 <__aeabi_dsub>
 8009186:	3530      	adds	r5, #48	@ 0x30
 8009188:	f806 5b01 	strb.w	r5, [r6], #1
 800918c:	4602      	mov	r2, r0
 800918e:	460b      	mov	r3, r1
 8009190:	42a6      	cmp	r6, r4
 8009192:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009196:	f04f 0200 	mov.w	r2, #0
 800919a:	d124      	bne.n	80091e6 <_dtoa_r+0x626>
 800919c:	4baf      	ldr	r3, [pc, #700]	@ (800945c <_dtoa_r+0x89c>)
 800919e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80091a2:	f7f7 f89b 	bl	80002dc <__adddf3>
 80091a6:	4602      	mov	r2, r0
 80091a8:	460b      	mov	r3, r1
 80091aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80091ae:	f7f7 fcdb 	bl	8000b68 <__aeabi_dcmpgt>
 80091b2:	2800      	cmp	r0, #0
 80091b4:	d163      	bne.n	800927e <_dtoa_r+0x6be>
 80091b6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80091ba:	49a8      	ldr	r1, [pc, #672]	@ (800945c <_dtoa_r+0x89c>)
 80091bc:	2000      	movs	r0, #0
 80091be:	f7f7 f88b 	bl	80002d8 <__aeabi_dsub>
 80091c2:	4602      	mov	r2, r0
 80091c4:	460b      	mov	r3, r1
 80091c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80091ca:	f7f7 fcaf 	bl	8000b2c <__aeabi_dcmplt>
 80091ce:	2800      	cmp	r0, #0
 80091d0:	f43f af14 	beq.w	8008ffc <_dtoa_r+0x43c>
 80091d4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80091d6:	1e73      	subs	r3, r6, #1
 80091d8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80091da:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80091de:	2b30      	cmp	r3, #48	@ 0x30
 80091e0:	d0f8      	beq.n	80091d4 <_dtoa_r+0x614>
 80091e2:	4647      	mov	r7, r8
 80091e4:	e03b      	b.n	800925e <_dtoa_r+0x69e>
 80091e6:	4b9e      	ldr	r3, [pc, #632]	@ (8009460 <_dtoa_r+0x8a0>)
 80091e8:	f7f7 fa2e 	bl	8000648 <__aeabi_dmul>
 80091ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80091f0:	e7bc      	b.n	800916c <_dtoa_r+0x5ac>
 80091f2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80091f6:	4656      	mov	r6, sl
 80091f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80091fc:	4620      	mov	r0, r4
 80091fe:	4629      	mov	r1, r5
 8009200:	f7f7 fb4c 	bl	800089c <__aeabi_ddiv>
 8009204:	f7f7 fcd0 	bl	8000ba8 <__aeabi_d2iz>
 8009208:	4680      	mov	r8, r0
 800920a:	f7f7 f9b3 	bl	8000574 <__aeabi_i2d>
 800920e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009212:	f7f7 fa19 	bl	8000648 <__aeabi_dmul>
 8009216:	4602      	mov	r2, r0
 8009218:	460b      	mov	r3, r1
 800921a:	4620      	mov	r0, r4
 800921c:	4629      	mov	r1, r5
 800921e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009222:	f7f7 f859 	bl	80002d8 <__aeabi_dsub>
 8009226:	f806 4b01 	strb.w	r4, [r6], #1
 800922a:	9d03      	ldr	r5, [sp, #12]
 800922c:	eba6 040a 	sub.w	r4, r6, sl
 8009230:	42a5      	cmp	r5, r4
 8009232:	4602      	mov	r2, r0
 8009234:	460b      	mov	r3, r1
 8009236:	d133      	bne.n	80092a0 <_dtoa_r+0x6e0>
 8009238:	f7f7 f850 	bl	80002dc <__adddf3>
 800923c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009240:	4604      	mov	r4, r0
 8009242:	460d      	mov	r5, r1
 8009244:	f7f7 fc90 	bl	8000b68 <__aeabi_dcmpgt>
 8009248:	b9c0      	cbnz	r0, 800927c <_dtoa_r+0x6bc>
 800924a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800924e:	4620      	mov	r0, r4
 8009250:	4629      	mov	r1, r5
 8009252:	f7f7 fc61 	bl	8000b18 <__aeabi_dcmpeq>
 8009256:	b110      	cbz	r0, 800925e <_dtoa_r+0x69e>
 8009258:	f018 0f01 	tst.w	r8, #1
 800925c:	d10e      	bne.n	800927c <_dtoa_r+0x6bc>
 800925e:	9902      	ldr	r1, [sp, #8]
 8009260:	4648      	mov	r0, r9
 8009262:	f000 fbbd 	bl	80099e0 <_Bfree>
 8009266:	2300      	movs	r3, #0
 8009268:	7033      	strb	r3, [r6, #0]
 800926a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800926c:	3701      	adds	r7, #1
 800926e:	601f      	str	r7, [r3, #0]
 8009270:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009272:	2b00      	cmp	r3, #0
 8009274:	f000 824b 	beq.w	800970e <_dtoa_r+0xb4e>
 8009278:	601e      	str	r6, [r3, #0]
 800927a:	e248      	b.n	800970e <_dtoa_r+0xb4e>
 800927c:	46b8      	mov	r8, r7
 800927e:	4633      	mov	r3, r6
 8009280:	461e      	mov	r6, r3
 8009282:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009286:	2a39      	cmp	r2, #57	@ 0x39
 8009288:	d106      	bne.n	8009298 <_dtoa_r+0x6d8>
 800928a:	459a      	cmp	sl, r3
 800928c:	d1f8      	bne.n	8009280 <_dtoa_r+0x6c0>
 800928e:	2230      	movs	r2, #48	@ 0x30
 8009290:	f108 0801 	add.w	r8, r8, #1
 8009294:	f88a 2000 	strb.w	r2, [sl]
 8009298:	781a      	ldrb	r2, [r3, #0]
 800929a:	3201      	adds	r2, #1
 800929c:	701a      	strb	r2, [r3, #0]
 800929e:	e7a0      	b.n	80091e2 <_dtoa_r+0x622>
 80092a0:	4b6f      	ldr	r3, [pc, #444]	@ (8009460 <_dtoa_r+0x8a0>)
 80092a2:	2200      	movs	r2, #0
 80092a4:	f7f7 f9d0 	bl	8000648 <__aeabi_dmul>
 80092a8:	2200      	movs	r2, #0
 80092aa:	2300      	movs	r3, #0
 80092ac:	4604      	mov	r4, r0
 80092ae:	460d      	mov	r5, r1
 80092b0:	f7f7 fc32 	bl	8000b18 <__aeabi_dcmpeq>
 80092b4:	2800      	cmp	r0, #0
 80092b6:	d09f      	beq.n	80091f8 <_dtoa_r+0x638>
 80092b8:	e7d1      	b.n	800925e <_dtoa_r+0x69e>
 80092ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80092bc:	2a00      	cmp	r2, #0
 80092be:	f000 80ea 	beq.w	8009496 <_dtoa_r+0x8d6>
 80092c2:	9a07      	ldr	r2, [sp, #28]
 80092c4:	2a01      	cmp	r2, #1
 80092c6:	f300 80cd 	bgt.w	8009464 <_dtoa_r+0x8a4>
 80092ca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80092cc:	2a00      	cmp	r2, #0
 80092ce:	f000 80c1 	beq.w	8009454 <_dtoa_r+0x894>
 80092d2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80092d6:	9c08      	ldr	r4, [sp, #32]
 80092d8:	9e00      	ldr	r6, [sp, #0]
 80092da:	9a00      	ldr	r2, [sp, #0]
 80092dc:	441a      	add	r2, r3
 80092de:	9200      	str	r2, [sp, #0]
 80092e0:	9a06      	ldr	r2, [sp, #24]
 80092e2:	2101      	movs	r1, #1
 80092e4:	441a      	add	r2, r3
 80092e6:	4648      	mov	r0, r9
 80092e8:	9206      	str	r2, [sp, #24]
 80092ea:	f000 fc2d 	bl	8009b48 <__i2b>
 80092ee:	4605      	mov	r5, r0
 80092f0:	b166      	cbz	r6, 800930c <_dtoa_r+0x74c>
 80092f2:	9b06      	ldr	r3, [sp, #24]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	dd09      	ble.n	800930c <_dtoa_r+0x74c>
 80092f8:	42b3      	cmp	r3, r6
 80092fa:	9a00      	ldr	r2, [sp, #0]
 80092fc:	bfa8      	it	ge
 80092fe:	4633      	movge	r3, r6
 8009300:	1ad2      	subs	r2, r2, r3
 8009302:	9200      	str	r2, [sp, #0]
 8009304:	9a06      	ldr	r2, [sp, #24]
 8009306:	1af6      	subs	r6, r6, r3
 8009308:	1ad3      	subs	r3, r2, r3
 800930a:	9306      	str	r3, [sp, #24]
 800930c:	9b08      	ldr	r3, [sp, #32]
 800930e:	b30b      	cbz	r3, 8009354 <_dtoa_r+0x794>
 8009310:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009312:	2b00      	cmp	r3, #0
 8009314:	f000 80c6 	beq.w	80094a4 <_dtoa_r+0x8e4>
 8009318:	2c00      	cmp	r4, #0
 800931a:	f000 80c0 	beq.w	800949e <_dtoa_r+0x8de>
 800931e:	4629      	mov	r1, r5
 8009320:	4622      	mov	r2, r4
 8009322:	4648      	mov	r0, r9
 8009324:	f000 fcc8 	bl	8009cb8 <__pow5mult>
 8009328:	9a02      	ldr	r2, [sp, #8]
 800932a:	4601      	mov	r1, r0
 800932c:	4605      	mov	r5, r0
 800932e:	4648      	mov	r0, r9
 8009330:	f000 fc20 	bl	8009b74 <__multiply>
 8009334:	9902      	ldr	r1, [sp, #8]
 8009336:	4680      	mov	r8, r0
 8009338:	4648      	mov	r0, r9
 800933a:	f000 fb51 	bl	80099e0 <_Bfree>
 800933e:	9b08      	ldr	r3, [sp, #32]
 8009340:	1b1b      	subs	r3, r3, r4
 8009342:	9308      	str	r3, [sp, #32]
 8009344:	f000 80b1 	beq.w	80094aa <_dtoa_r+0x8ea>
 8009348:	9a08      	ldr	r2, [sp, #32]
 800934a:	4641      	mov	r1, r8
 800934c:	4648      	mov	r0, r9
 800934e:	f000 fcb3 	bl	8009cb8 <__pow5mult>
 8009352:	9002      	str	r0, [sp, #8]
 8009354:	2101      	movs	r1, #1
 8009356:	4648      	mov	r0, r9
 8009358:	f000 fbf6 	bl	8009b48 <__i2b>
 800935c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800935e:	4604      	mov	r4, r0
 8009360:	2b00      	cmp	r3, #0
 8009362:	f000 81d8 	beq.w	8009716 <_dtoa_r+0xb56>
 8009366:	461a      	mov	r2, r3
 8009368:	4601      	mov	r1, r0
 800936a:	4648      	mov	r0, r9
 800936c:	f000 fca4 	bl	8009cb8 <__pow5mult>
 8009370:	9b07      	ldr	r3, [sp, #28]
 8009372:	2b01      	cmp	r3, #1
 8009374:	4604      	mov	r4, r0
 8009376:	f300 809f 	bgt.w	80094b8 <_dtoa_r+0x8f8>
 800937a:	9b04      	ldr	r3, [sp, #16]
 800937c:	2b00      	cmp	r3, #0
 800937e:	f040 8097 	bne.w	80094b0 <_dtoa_r+0x8f0>
 8009382:	9b05      	ldr	r3, [sp, #20]
 8009384:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009388:	2b00      	cmp	r3, #0
 800938a:	f040 8093 	bne.w	80094b4 <_dtoa_r+0x8f4>
 800938e:	9b05      	ldr	r3, [sp, #20]
 8009390:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009394:	0d1b      	lsrs	r3, r3, #20
 8009396:	051b      	lsls	r3, r3, #20
 8009398:	b133      	cbz	r3, 80093a8 <_dtoa_r+0x7e8>
 800939a:	9b00      	ldr	r3, [sp, #0]
 800939c:	3301      	adds	r3, #1
 800939e:	9300      	str	r3, [sp, #0]
 80093a0:	9b06      	ldr	r3, [sp, #24]
 80093a2:	3301      	adds	r3, #1
 80093a4:	9306      	str	r3, [sp, #24]
 80093a6:	2301      	movs	r3, #1
 80093a8:	9308      	str	r3, [sp, #32]
 80093aa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	f000 81b8 	beq.w	8009722 <_dtoa_r+0xb62>
 80093b2:	6923      	ldr	r3, [r4, #16]
 80093b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80093b8:	6918      	ldr	r0, [r3, #16]
 80093ba:	f000 fb79 	bl	8009ab0 <__hi0bits>
 80093be:	f1c0 0020 	rsb	r0, r0, #32
 80093c2:	9b06      	ldr	r3, [sp, #24]
 80093c4:	4418      	add	r0, r3
 80093c6:	f010 001f 	ands.w	r0, r0, #31
 80093ca:	f000 8082 	beq.w	80094d2 <_dtoa_r+0x912>
 80093ce:	f1c0 0320 	rsb	r3, r0, #32
 80093d2:	2b04      	cmp	r3, #4
 80093d4:	dd73      	ble.n	80094be <_dtoa_r+0x8fe>
 80093d6:	9b00      	ldr	r3, [sp, #0]
 80093d8:	f1c0 001c 	rsb	r0, r0, #28
 80093dc:	4403      	add	r3, r0
 80093de:	9300      	str	r3, [sp, #0]
 80093e0:	9b06      	ldr	r3, [sp, #24]
 80093e2:	4403      	add	r3, r0
 80093e4:	4406      	add	r6, r0
 80093e6:	9306      	str	r3, [sp, #24]
 80093e8:	9b00      	ldr	r3, [sp, #0]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	dd05      	ble.n	80093fa <_dtoa_r+0x83a>
 80093ee:	9902      	ldr	r1, [sp, #8]
 80093f0:	461a      	mov	r2, r3
 80093f2:	4648      	mov	r0, r9
 80093f4:	f000 fcba 	bl	8009d6c <__lshift>
 80093f8:	9002      	str	r0, [sp, #8]
 80093fa:	9b06      	ldr	r3, [sp, #24]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	dd05      	ble.n	800940c <_dtoa_r+0x84c>
 8009400:	4621      	mov	r1, r4
 8009402:	461a      	mov	r2, r3
 8009404:	4648      	mov	r0, r9
 8009406:	f000 fcb1 	bl	8009d6c <__lshift>
 800940a:	4604      	mov	r4, r0
 800940c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800940e:	2b00      	cmp	r3, #0
 8009410:	d061      	beq.n	80094d6 <_dtoa_r+0x916>
 8009412:	9802      	ldr	r0, [sp, #8]
 8009414:	4621      	mov	r1, r4
 8009416:	f000 fd15 	bl	8009e44 <__mcmp>
 800941a:	2800      	cmp	r0, #0
 800941c:	da5b      	bge.n	80094d6 <_dtoa_r+0x916>
 800941e:	2300      	movs	r3, #0
 8009420:	9902      	ldr	r1, [sp, #8]
 8009422:	220a      	movs	r2, #10
 8009424:	4648      	mov	r0, r9
 8009426:	f000 fafd 	bl	8009a24 <__multadd>
 800942a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800942c:	9002      	str	r0, [sp, #8]
 800942e:	f107 38ff 	add.w	r8, r7, #4294967295
 8009432:	2b00      	cmp	r3, #0
 8009434:	f000 8177 	beq.w	8009726 <_dtoa_r+0xb66>
 8009438:	4629      	mov	r1, r5
 800943a:	2300      	movs	r3, #0
 800943c:	220a      	movs	r2, #10
 800943e:	4648      	mov	r0, r9
 8009440:	f000 faf0 	bl	8009a24 <__multadd>
 8009444:	f1bb 0f00 	cmp.w	fp, #0
 8009448:	4605      	mov	r5, r0
 800944a:	dc6f      	bgt.n	800952c <_dtoa_r+0x96c>
 800944c:	9b07      	ldr	r3, [sp, #28]
 800944e:	2b02      	cmp	r3, #2
 8009450:	dc49      	bgt.n	80094e6 <_dtoa_r+0x926>
 8009452:	e06b      	b.n	800952c <_dtoa_r+0x96c>
 8009454:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009456:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800945a:	e73c      	b.n	80092d6 <_dtoa_r+0x716>
 800945c:	3fe00000 	.word	0x3fe00000
 8009460:	40240000 	.word	0x40240000
 8009464:	9b03      	ldr	r3, [sp, #12]
 8009466:	1e5c      	subs	r4, r3, #1
 8009468:	9b08      	ldr	r3, [sp, #32]
 800946a:	42a3      	cmp	r3, r4
 800946c:	db09      	blt.n	8009482 <_dtoa_r+0x8c2>
 800946e:	1b1c      	subs	r4, r3, r4
 8009470:	9b03      	ldr	r3, [sp, #12]
 8009472:	2b00      	cmp	r3, #0
 8009474:	f6bf af30 	bge.w	80092d8 <_dtoa_r+0x718>
 8009478:	9b00      	ldr	r3, [sp, #0]
 800947a:	9a03      	ldr	r2, [sp, #12]
 800947c:	1a9e      	subs	r6, r3, r2
 800947e:	2300      	movs	r3, #0
 8009480:	e72b      	b.n	80092da <_dtoa_r+0x71a>
 8009482:	9b08      	ldr	r3, [sp, #32]
 8009484:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009486:	9408      	str	r4, [sp, #32]
 8009488:	1ae3      	subs	r3, r4, r3
 800948a:	441a      	add	r2, r3
 800948c:	9e00      	ldr	r6, [sp, #0]
 800948e:	9b03      	ldr	r3, [sp, #12]
 8009490:	920d      	str	r2, [sp, #52]	@ 0x34
 8009492:	2400      	movs	r4, #0
 8009494:	e721      	b.n	80092da <_dtoa_r+0x71a>
 8009496:	9c08      	ldr	r4, [sp, #32]
 8009498:	9e00      	ldr	r6, [sp, #0]
 800949a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800949c:	e728      	b.n	80092f0 <_dtoa_r+0x730>
 800949e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80094a2:	e751      	b.n	8009348 <_dtoa_r+0x788>
 80094a4:	9a08      	ldr	r2, [sp, #32]
 80094a6:	9902      	ldr	r1, [sp, #8]
 80094a8:	e750      	b.n	800934c <_dtoa_r+0x78c>
 80094aa:	f8cd 8008 	str.w	r8, [sp, #8]
 80094ae:	e751      	b.n	8009354 <_dtoa_r+0x794>
 80094b0:	2300      	movs	r3, #0
 80094b2:	e779      	b.n	80093a8 <_dtoa_r+0x7e8>
 80094b4:	9b04      	ldr	r3, [sp, #16]
 80094b6:	e777      	b.n	80093a8 <_dtoa_r+0x7e8>
 80094b8:	2300      	movs	r3, #0
 80094ba:	9308      	str	r3, [sp, #32]
 80094bc:	e779      	b.n	80093b2 <_dtoa_r+0x7f2>
 80094be:	d093      	beq.n	80093e8 <_dtoa_r+0x828>
 80094c0:	9a00      	ldr	r2, [sp, #0]
 80094c2:	331c      	adds	r3, #28
 80094c4:	441a      	add	r2, r3
 80094c6:	9200      	str	r2, [sp, #0]
 80094c8:	9a06      	ldr	r2, [sp, #24]
 80094ca:	441a      	add	r2, r3
 80094cc:	441e      	add	r6, r3
 80094ce:	9206      	str	r2, [sp, #24]
 80094d0:	e78a      	b.n	80093e8 <_dtoa_r+0x828>
 80094d2:	4603      	mov	r3, r0
 80094d4:	e7f4      	b.n	80094c0 <_dtoa_r+0x900>
 80094d6:	9b03      	ldr	r3, [sp, #12]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	46b8      	mov	r8, r7
 80094dc:	dc20      	bgt.n	8009520 <_dtoa_r+0x960>
 80094de:	469b      	mov	fp, r3
 80094e0:	9b07      	ldr	r3, [sp, #28]
 80094e2:	2b02      	cmp	r3, #2
 80094e4:	dd1e      	ble.n	8009524 <_dtoa_r+0x964>
 80094e6:	f1bb 0f00 	cmp.w	fp, #0
 80094ea:	f47f adb1 	bne.w	8009050 <_dtoa_r+0x490>
 80094ee:	4621      	mov	r1, r4
 80094f0:	465b      	mov	r3, fp
 80094f2:	2205      	movs	r2, #5
 80094f4:	4648      	mov	r0, r9
 80094f6:	f000 fa95 	bl	8009a24 <__multadd>
 80094fa:	4601      	mov	r1, r0
 80094fc:	4604      	mov	r4, r0
 80094fe:	9802      	ldr	r0, [sp, #8]
 8009500:	f000 fca0 	bl	8009e44 <__mcmp>
 8009504:	2800      	cmp	r0, #0
 8009506:	f77f ada3 	ble.w	8009050 <_dtoa_r+0x490>
 800950a:	4656      	mov	r6, sl
 800950c:	2331      	movs	r3, #49	@ 0x31
 800950e:	f806 3b01 	strb.w	r3, [r6], #1
 8009512:	f108 0801 	add.w	r8, r8, #1
 8009516:	e59f      	b.n	8009058 <_dtoa_r+0x498>
 8009518:	9c03      	ldr	r4, [sp, #12]
 800951a:	46b8      	mov	r8, r7
 800951c:	4625      	mov	r5, r4
 800951e:	e7f4      	b.n	800950a <_dtoa_r+0x94a>
 8009520:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009524:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009526:	2b00      	cmp	r3, #0
 8009528:	f000 8101 	beq.w	800972e <_dtoa_r+0xb6e>
 800952c:	2e00      	cmp	r6, #0
 800952e:	dd05      	ble.n	800953c <_dtoa_r+0x97c>
 8009530:	4629      	mov	r1, r5
 8009532:	4632      	mov	r2, r6
 8009534:	4648      	mov	r0, r9
 8009536:	f000 fc19 	bl	8009d6c <__lshift>
 800953a:	4605      	mov	r5, r0
 800953c:	9b08      	ldr	r3, [sp, #32]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d05c      	beq.n	80095fc <_dtoa_r+0xa3c>
 8009542:	6869      	ldr	r1, [r5, #4]
 8009544:	4648      	mov	r0, r9
 8009546:	f000 fa0b 	bl	8009960 <_Balloc>
 800954a:	4606      	mov	r6, r0
 800954c:	b928      	cbnz	r0, 800955a <_dtoa_r+0x99a>
 800954e:	4b82      	ldr	r3, [pc, #520]	@ (8009758 <_dtoa_r+0xb98>)
 8009550:	4602      	mov	r2, r0
 8009552:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009556:	f7ff bb4a 	b.w	8008bee <_dtoa_r+0x2e>
 800955a:	692a      	ldr	r2, [r5, #16]
 800955c:	3202      	adds	r2, #2
 800955e:	0092      	lsls	r2, r2, #2
 8009560:	f105 010c 	add.w	r1, r5, #12
 8009564:	300c      	adds	r0, #12
 8009566:	f000 fe31 	bl	800a1cc <memcpy>
 800956a:	2201      	movs	r2, #1
 800956c:	4631      	mov	r1, r6
 800956e:	4648      	mov	r0, r9
 8009570:	f000 fbfc 	bl	8009d6c <__lshift>
 8009574:	f10a 0301 	add.w	r3, sl, #1
 8009578:	9300      	str	r3, [sp, #0]
 800957a:	eb0a 030b 	add.w	r3, sl, fp
 800957e:	9308      	str	r3, [sp, #32]
 8009580:	9b04      	ldr	r3, [sp, #16]
 8009582:	f003 0301 	and.w	r3, r3, #1
 8009586:	462f      	mov	r7, r5
 8009588:	9306      	str	r3, [sp, #24]
 800958a:	4605      	mov	r5, r0
 800958c:	9b00      	ldr	r3, [sp, #0]
 800958e:	9802      	ldr	r0, [sp, #8]
 8009590:	4621      	mov	r1, r4
 8009592:	f103 3bff 	add.w	fp, r3, #4294967295
 8009596:	f7ff fa88 	bl	8008aaa <quorem>
 800959a:	4603      	mov	r3, r0
 800959c:	3330      	adds	r3, #48	@ 0x30
 800959e:	9003      	str	r0, [sp, #12]
 80095a0:	4639      	mov	r1, r7
 80095a2:	9802      	ldr	r0, [sp, #8]
 80095a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80095a6:	f000 fc4d 	bl	8009e44 <__mcmp>
 80095aa:	462a      	mov	r2, r5
 80095ac:	9004      	str	r0, [sp, #16]
 80095ae:	4621      	mov	r1, r4
 80095b0:	4648      	mov	r0, r9
 80095b2:	f000 fc63 	bl	8009e7c <__mdiff>
 80095b6:	68c2      	ldr	r2, [r0, #12]
 80095b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095ba:	4606      	mov	r6, r0
 80095bc:	bb02      	cbnz	r2, 8009600 <_dtoa_r+0xa40>
 80095be:	4601      	mov	r1, r0
 80095c0:	9802      	ldr	r0, [sp, #8]
 80095c2:	f000 fc3f 	bl	8009e44 <__mcmp>
 80095c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095c8:	4602      	mov	r2, r0
 80095ca:	4631      	mov	r1, r6
 80095cc:	4648      	mov	r0, r9
 80095ce:	920c      	str	r2, [sp, #48]	@ 0x30
 80095d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80095d2:	f000 fa05 	bl	80099e0 <_Bfree>
 80095d6:	9b07      	ldr	r3, [sp, #28]
 80095d8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80095da:	9e00      	ldr	r6, [sp, #0]
 80095dc:	ea42 0103 	orr.w	r1, r2, r3
 80095e0:	9b06      	ldr	r3, [sp, #24]
 80095e2:	4319      	orrs	r1, r3
 80095e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095e6:	d10d      	bne.n	8009604 <_dtoa_r+0xa44>
 80095e8:	2b39      	cmp	r3, #57	@ 0x39
 80095ea:	d027      	beq.n	800963c <_dtoa_r+0xa7c>
 80095ec:	9a04      	ldr	r2, [sp, #16]
 80095ee:	2a00      	cmp	r2, #0
 80095f0:	dd01      	ble.n	80095f6 <_dtoa_r+0xa36>
 80095f2:	9b03      	ldr	r3, [sp, #12]
 80095f4:	3331      	adds	r3, #49	@ 0x31
 80095f6:	f88b 3000 	strb.w	r3, [fp]
 80095fa:	e52e      	b.n	800905a <_dtoa_r+0x49a>
 80095fc:	4628      	mov	r0, r5
 80095fe:	e7b9      	b.n	8009574 <_dtoa_r+0x9b4>
 8009600:	2201      	movs	r2, #1
 8009602:	e7e2      	b.n	80095ca <_dtoa_r+0xa0a>
 8009604:	9904      	ldr	r1, [sp, #16]
 8009606:	2900      	cmp	r1, #0
 8009608:	db04      	blt.n	8009614 <_dtoa_r+0xa54>
 800960a:	9807      	ldr	r0, [sp, #28]
 800960c:	4301      	orrs	r1, r0
 800960e:	9806      	ldr	r0, [sp, #24]
 8009610:	4301      	orrs	r1, r0
 8009612:	d120      	bne.n	8009656 <_dtoa_r+0xa96>
 8009614:	2a00      	cmp	r2, #0
 8009616:	ddee      	ble.n	80095f6 <_dtoa_r+0xa36>
 8009618:	9902      	ldr	r1, [sp, #8]
 800961a:	9300      	str	r3, [sp, #0]
 800961c:	2201      	movs	r2, #1
 800961e:	4648      	mov	r0, r9
 8009620:	f000 fba4 	bl	8009d6c <__lshift>
 8009624:	4621      	mov	r1, r4
 8009626:	9002      	str	r0, [sp, #8]
 8009628:	f000 fc0c 	bl	8009e44 <__mcmp>
 800962c:	2800      	cmp	r0, #0
 800962e:	9b00      	ldr	r3, [sp, #0]
 8009630:	dc02      	bgt.n	8009638 <_dtoa_r+0xa78>
 8009632:	d1e0      	bne.n	80095f6 <_dtoa_r+0xa36>
 8009634:	07da      	lsls	r2, r3, #31
 8009636:	d5de      	bpl.n	80095f6 <_dtoa_r+0xa36>
 8009638:	2b39      	cmp	r3, #57	@ 0x39
 800963a:	d1da      	bne.n	80095f2 <_dtoa_r+0xa32>
 800963c:	2339      	movs	r3, #57	@ 0x39
 800963e:	f88b 3000 	strb.w	r3, [fp]
 8009642:	4633      	mov	r3, r6
 8009644:	461e      	mov	r6, r3
 8009646:	3b01      	subs	r3, #1
 8009648:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800964c:	2a39      	cmp	r2, #57	@ 0x39
 800964e:	d04e      	beq.n	80096ee <_dtoa_r+0xb2e>
 8009650:	3201      	adds	r2, #1
 8009652:	701a      	strb	r2, [r3, #0]
 8009654:	e501      	b.n	800905a <_dtoa_r+0x49a>
 8009656:	2a00      	cmp	r2, #0
 8009658:	dd03      	ble.n	8009662 <_dtoa_r+0xaa2>
 800965a:	2b39      	cmp	r3, #57	@ 0x39
 800965c:	d0ee      	beq.n	800963c <_dtoa_r+0xa7c>
 800965e:	3301      	adds	r3, #1
 8009660:	e7c9      	b.n	80095f6 <_dtoa_r+0xa36>
 8009662:	9a00      	ldr	r2, [sp, #0]
 8009664:	9908      	ldr	r1, [sp, #32]
 8009666:	f802 3c01 	strb.w	r3, [r2, #-1]
 800966a:	428a      	cmp	r2, r1
 800966c:	d028      	beq.n	80096c0 <_dtoa_r+0xb00>
 800966e:	9902      	ldr	r1, [sp, #8]
 8009670:	2300      	movs	r3, #0
 8009672:	220a      	movs	r2, #10
 8009674:	4648      	mov	r0, r9
 8009676:	f000 f9d5 	bl	8009a24 <__multadd>
 800967a:	42af      	cmp	r7, r5
 800967c:	9002      	str	r0, [sp, #8]
 800967e:	f04f 0300 	mov.w	r3, #0
 8009682:	f04f 020a 	mov.w	r2, #10
 8009686:	4639      	mov	r1, r7
 8009688:	4648      	mov	r0, r9
 800968a:	d107      	bne.n	800969c <_dtoa_r+0xadc>
 800968c:	f000 f9ca 	bl	8009a24 <__multadd>
 8009690:	4607      	mov	r7, r0
 8009692:	4605      	mov	r5, r0
 8009694:	9b00      	ldr	r3, [sp, #0]
 8009696:	3301      	adds	r3, #1
 8009698:	9300      	str	r3, [sp, #0]
 800969a:	e777      	b.n	800958c <_dtoa_r+0x9cc>
 800969c:	f000 f9c2 	bl	8009a24 <__multadd>
 80096a0:	4629      	mov	r1, r5
 80096a2:	4607      	mov	r7, r0
 80096a4:	2300      	movs	r3, #0
 80096a6:	220a      	movs	r2, #10
 80096a8:	4648      	mov	r0, r9
 80096aa:	f000 f9bb 	bl	8009a24 <__multadd>
 80096ae:	4605      	mov	r5, r0
 80096b0:	e7f0      	b.n	8009694 <_dtoa_r+0xad4>
 80096b2:	f1bb 0f00 	cmp.w	fp, #0
 80096b6:	bfcc      	ite	gt
 80096b8:	465e      	movgt	r6, fp
 80096ba:	2601      	movle	r6, #1
 80096bc:	4456      	add	r6, sl
 80096be:	2700      	movs	r7, #0
 80096c0:	9902      	ldr	r1, [sp, #8]
 80096c2:	9300      	str	r3, [sp, #0]
 80096c4:	2201      	movs	r2, #1
 80096c6:	4648      	mov	r0, r9
 80096c8:	f000 fb50 	bl	8009d6c <__lshift>
 80096cc:	4621      	mov	r1, r4
 80096ce:	9002      	str	r0, [sp, #8]
 80096d0:	f000 fbb8 	bl	8009e44 <__mcmp>
 80096d4:	2800      	cmp	r0, #0
 80096d6:	dcb4      	bgt.n	8009642 <_dtoa_r+0xa82>
 80096d8:	d102      	bne.n	80096e0 <_dtoa_r+0xb20>
 80096da:	9b00      	ldr	r3, [sp, #0]
 80096dc:	07db      	lsls	r3, r3, #31
 80096de:	d4b0      	bmi.n	8009642 <_dtoa_r+0xa82>
 80096e0:	4633      	mov	r3, r6
 80096e2:	461e      	mov	r6, r3
 80096e4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80096e8:	2a30      	cmp	r2, #48	@ 0x30
 80096ea:	d0fa      	beq.n	80096e2 <_dtoa_r+0xb22>
 80096ec:	e4b5      	b.n	800905a <_dtoa_r+0x49a>
 80096ee:	459a      	cmp	sl, r3
 80096f0:	d1a8      	bne.n	8009644 <_dtoa_r+0xa84>
 80096f2:	2331      	movs	r3, #49	@ 0x31
 80096f4:	f108 0801 	add.w	r8, r8, #1
 80096f8:	f88a 3000 	strb.w	r3, [sl]
 80096fc:	e4ad      	b.n	800905a <_dtoa_r+0x49a>
 80096fe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009700:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800975c <_dtoa_r+0xb9c>
 8009704:	b11b      	cbz	r3, 800970e <_dtoa_r+0xb4e>
 8009706:	f10a 0308 	add.w	r3, sl, #8
 800970a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800970c:	6013      	str	r3, [r2, #0]
 800970e:	4650      	mov	r0, sl
 8009710:	b017      	add	sp, #92	@ 0x5c
 8009712:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009716:	9b07      	ldr	r3, [sp, #28]
 8009718:	2b01      	cmp	r3, #1
 800971a:	f77f ae2e 	ble.w	800937a <_dtoa_r+0x7ba>
 800971e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009720:	9308      	str	r3, [sp, #32]
 8009722:	2001      	movs	r0, #1
 8009724:	e64d      	b.n	80093c2 <_dtoa_r+0x802>
 8009726:	f1bb 0f00 	cmp.w	fp, #0
 800972a:	f77f aed9 	ble.w	80094e0 <_dtoa_r+0x920>
 800972e:	4656      	mov	r6, sl
 8009730:	9802      	ldr	r0, [sp, #8]
 8009732:	4621      	mov	r1, r4
 8009734:	f7ff f9b9 	bl	8008aaa <quorem>
 8009738:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800973c:	f806 3b01 	strb.w	r3, [r6], #1
 8009740:	eba6 020a 	sub.w	r2, r6, sl
 8009744:	4593      	cmp	fp, r2
 8009746:	ddb4      	ble.n	80096b2 <_dtoa_r+0xaf2>
 8009748:	9902      	ldr	r1, [sp, #8]
 800974a:	2300      	movs	r3, #0
 800974c:	220a      	movs	r2, #10
 800974e:	4648      	mov	r0, r9
 8009750:	f000 f968 	bl	8009a24 <__multadd>
 8009754:	9002      	str	r0, [sp, #8]
 8009756:	e7eb      	b.n	8009730 <_dtoa_r+0xb70>
 8009758:	0800a900 	.word	0x0800a900
 800975c:	0800a884 	.word	0x0800a884

08009760 <_free_r>:
 8009760:	b538      	push	{r3, r4, r5, lr}
 8009762:	4605      	mov	r5, r0
 8009764:	2900      	cmp	r1, #0
 8009766:	d041      	beq.n	80097ec <_free_r+0x8c>
 8009768:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800976c:	1f0c      	subs	r4, r1, #4
 800976e:	2b00      	cmp	r3, #0
 8009770:	bfb8      	it	lt
 8009772:	18e4      	addlt	r4, r4, r3
 8009774:	f000 f8e8 	bl	8009948 <__malloc_lock>
 8009778:	4a1d      	ldr	r2, [pc, #116]	@ (80097f0 <_free_r+0x90>)
 800977a:	6813      	ldr	r3, [r2, #0]
 800977c:	b933      	cbnz	r3, 800978c <_free_r+0x2c>
 800977e:	6063      	str	r3, [r4, #4]
 8009780:	6014      	str	r4, [r2, #0]
 8009782:	4628      	mov	r0, r5
 8009784:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009788:	f000 b8e4 	b.w	8009954 <__malloc_unlock>
 800978c:	42a3      	cmp	r3, r4
 800978e:	d908      	bls.n	80097a2 <_free_r+0x42>
 8009790:	6820      	ldr	r0, [r4, #0]
 8009792:	1821      	adds	r1, r4, r0
 8009794:	428b      	cmp	r3, r1
 8009796:	bf01      	itttt	eq
 8009798:	6819      	ldreq	r1, [r3, #0]
 800979a:	685b      	ldreq	r3, [r3, #4]
 800979c:	1809      	addeq	r1, r1, r0
 800979e:	6021      	streq	r1, [r4, #0]
 80097a0:	e7ed      	b.n	800977e <_free_r+0x1e>
 80097a2:	461a      	mov	r2, r3
 80097a4:	685b      	ldr	r3, [r3, #4]
 80097a6:	b10b      	cbz	r3, 80097ac <_free_r+0x4c>
 80097a8:	42a3      	cmp	r3, r4
 80097aa:	d9fa      	bls.n	80097a2 <_free_r+0x42>
 80097ac:	6811      	ldr	r1, [r2, #0]
 80097ae:	1850      	adds	r0, r2, r1
 80097b0:	42a0      	cmp	r0, r4
 80097b2:	d10b      	bne.n	80097cc <_free_r+0x6c>
 80097b4:	6820      	ldr	r0, [r4, #0]
 80097b6:	4401      	add	r1, r0
 80097b8:	1850      	adds	r0, r2, r1
 80097ba:	4283      	cmp	r3, r0
 80097bc:	6011      	str	r1, [r2, #0]
 80097be:	d1e0      	bne.n	8009782 <_free_r+0x22>
 80097c0:	6818      	ldr	r0, [r3, #0]
 80097c2:	685b      	ldr	r3, [r3, #4]
 80097c4:	6053      	str	r3, [r2, #4]
 80097c6:	4408      	add	r0, r1
 80097c8:	6010      	str	r0, [r2, #0]
 80097ca:	e7da      	b.n	8009782 <_free_r+0x22>
 80097cc:	d902      	bls.n	80097d4 <_free_r+0x74>
 80097ce:	230c      	movs	r3, #12
 80097d0:	602b      	str	r3, [r5, #0]
 80097d2:	e7d6      	b.n	8009782 <_free_r+0x22>
 80097d4:	6820      	ldr	r0, [r4, #0]
 80097d6:	1821      	adds	r1, r4, r0
 80097d8:	428b      	cmp	r3, r1
 80097da:	bf04      	itt	eq
 80097dc:	6819      	ldreq	r1, [r3, #0]
 80097de:	685b      	ldreq	r3, [r3, #4]
 80097e0:	6063      	str	r3, [r4, #4]
 80097e2:	bf04      	itt	eq
 80097e4:	1809      	addeq	r1, r1, r0
 80097e6:	6021      	streq	r1, [r4, #0]
 80097e8:	6054      	str	r4, [r2, #4]
 80097ea:	e7ca      	b.n	8009782 <_free_r+0x22>
 80097ec:	bd38      	pop	{r3, r4, r5, pc}
 80097ee:	bf00      	nop
 80097f0:	20000650 	.word	0x20000650

080097f4 <malloc>:
 80097f4:	4b02      	ldr	r3, [pc, #8]	@ (8009800 <malloc+0xc>)
 80097f6:	4601      	mov	r1, r0
 80097f8:	6818      	ldr	r0, [r3, #0]
 80097fa:	f000 b825 	b.w	8009848 <_malloc_r>
 80097fe:	bf00      	nop
 8009800:	20000020 	.word	0x20000020

08009804 <sbrk_aligned>:
 8009804:	b570      	push	{r4, r5, r6, lr}
 8009806:	4e0f      	ldr	r6, [pc, #60]	@ (8009844 <sbrk_aligned+0x40>)
 8009808:	460c      	mov	r4, r1
 800980a:	6831      	ldr	r1, [r6, #0]
 800980c:	4605      	mov	r5, r0
 800980e:	b911      	cbnz	r1, 8009816 <sbrk_aligned+0x12>
 8009810:	f000 fccc 	bl	800a1ac <_sbrk_r>
 8009814:	6030      	str	r0, [r6, #0]
 8009816:	4621      	mov	r1, r4
 8009818:	4628      	mov	r0, r5
 800981a:	f000 fcc7 	bl	800a1ac <_sbrk_r>
 800981e:	1c43      	adds	r3, r0, #1
 8009820:	d103      	bne.n	800982a <sbrk_aligned+0x26>
 8009822:	f04f 34ff 	mov.w	r4, #4294967295
 8009826:	4620      	mov	r0, r4
 8009828:	bd70      	pop	{r4, r5, r6, pc}
 800982a:	1cc4      	adds	r4, r0, #3
 800982c:	f024 0403 	bic.w	r4, r4, #3
 8009830:	42a0      	cmp	r0, r4
 8009832:	d0f8      	beq.n	8009826 <sbrk_aligned+0x22>
 8009834:	1a21      	subs	r1, r4, r0
 8009836:	4628      	mov	r0, r5
 8009838:	f000 fcb8 	bl	800a1ac <_sbrk_r>
 800983c:	3001      	adds	r0, #1
 800983e:	d1f2      	bne.n	8009826 <sbrk_aligned+0x22>
 8009840:	e7ef      	b.n	8009822 <sbrk_aligned+0x1e>
 8009842:	bf00      	nop
 8009844:	2000064c 	.word	0x2000064c

08009848 <_malloc_r>:
 8009848:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800984c:	1ccd      	adds	r5, r1, #3
 800984e:	f025 0503 	bic.w	r5, r5, #3
 8009852:	3508      	adds	r5, #8
 8009854:	2d0c      	cmp	r5, #12
 8009856:	bf38      	it	cc
 8009858:	250c      	movcc	r5, #12
 800985a:	2d00      	cmp	r5, #0
 800985c:	4606      	mov	r6, r0
 800985e:	db01      	blt.n	8009864 <_malloc_r+0x1c>
 8009860:	42a9      	cmp	r1, r5
 8009862:	d904      	bls.n	800986e <_malloc_r+0x26>
 8009864:	230c      	movs	r3, #12
 8009866:	6033      	str	r3, [r6, #0]
 8009868:	2000      	movs	r0, #0
 800986a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800986e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009944 <_malloc_r+0xfc>
 8009872:	f000 f869 	bl	8009948 <__malloc_lock>
 8009876:	f8d8 3000 	ldr.w	r3, [r8]
 800987a:	461c      	mov	r4, r3
 800987c:	bb44      	cbnz	r4, 80098d0 <_malloc_r+0x88>
 800987e:	4629      	mov	r1, r5
 8009880:	4630      	mov	r0, r6
 8009882:	f7ff ffbf 	bl	8009804 <sbrk_aligned>
 8009886:	1c43      	adds	r3, r0, #1
 8009888:	4604      	mov	r4, r0
 800988a:	d158      	bne.n	800993e <_malloc_r+0xf6>
 800988c:	f8d8 4000 	ldr.w	r4, [r8]
 8009890:	4627      	mov	r7, r4
 8009892:	2f00      	cmp	r7, #0
 8009894:	d143      	bne.n	800991e <_malloc_r+0xd6>
 8009896:	2c00      	cmp	r4, #0
 8009898:	d04b      	beq.n	8009932 <_malloc_r+0xea>
 800989a:	6823      	ldr	r3, [r4, #0]
 800989c:	4639      	mov	r1, r7
 800989e:	4630      	mov	r0, r6
 80098a0:	eb04 0903 	add.w	r9, r4, r3
 80098a4:	f000 fc82 	bl	800a1ac <_sbrk_r>
 80098a8:	4581      	cmp	r9, r0
 80098aa:	d142      	bne.n	8009932 <_malloc_r+0xea>
 80098ac:	6821      	ldr	r1, [r4, #0]
 80098ae:	1a6d      	subs	r5, r5, r1
 80098b0:	4629      	mov	r1, r5
 80098b2:	4630      	mov	r0, r6
 80098b4:	f7ff ffa6 	bl	8009804 <sbrk_aligned>
 80098b8:	3001      	adds	r0, #1
 80098ba:	d03a      	beq.n	8009932 <_malloc_r+0xea>
 80098bc:	6823      	ldr	r3, [r4, #0]
 80098be:	442b      	add	r3, r5
 80098c0:	6023      	str	r3, [r4, #0]
 80098c2:	f8d8 3000 	ldr.w	r3, [r8]
 80098c6:	685a      	ldr	r2, [r3, #4]
 80098c8:	bb62      	cbnz	r2, 8009924 <_malloc_r+0xdc>
 80098ca:	f8c8 7000 	str.w	r7, [r8]
 80098ce:	e00f      	b.n	80098f0 <_malloc_r+0xa8>
 80098d0:	6822      	ldr	r2, [r4, #0]
 80098d2:	1b52      	subs	r2, r2, r5
 80098d4:	d420      	bmi.n	8009918 <_malloc_r+0xd0>
 80098d6:	2a0b      	cmp	r2, #11
 80098d8:	d917      	bls.n	800990a <_malloc_r+0xc2>
 80098da:	1961      	adds	r1, r4, r5
 80098dc:	42a3      	cmp	r3, r4
 80098de:	6025      	str	r5, [r4, #0]
 80098e0:	bf18      	it	ne
 80098e2:	6059      	strne	r1, [r3, #4]
 80098e4:	6863      	ldr	r3, [r4, #4]
 80098e6:	bf08      	it	eq
 80098e8:	f8c8 1000 	streq.w	r1, [r8]
 80098ec:	5162      	str	r2, [r4, r5]
 80098ee:	604b      	str	r3, [r1, #4]
 80098f0:	4630      	mov	r0, r6
 80098f2:	f000 f82f 	bl	8009954 <__malloc_unlock>
 80098f6:	f104 000b 	add.w	r0, r4, #11
 80098fa:	1d23      	adds	r3, r4, #4
 80098fc:	f020 0007 	bic.w	r0, r0, #7
 8009900:	1ac2      	subs	r2, r0, r3
 8009902:	bf1c      	itt	ne
 8009904:	1a1b      	subne	r3, r3, r0
 8009906:	50a3      	strne	r3, [r4, r2]
 8009908:	e7af      	b.n	800986a <_malloc_r+0x22>
 800990a:	6862      	ldr	r2, [r4, #4]
 800990c:	42a3      	cmp	r3, r4
 800990e:	bf0c      	ite	eq
 8009910:	f8c8 2000 	streq.w	r2, [r8]
 8009914:	605a      	strne	r2, [r3, #4]
 8009916:	e7eb      	b.n	80098f0 <_malloc_r+0xa8>
 8009918:	4623      	mov	r3, r4
 800991a:	6864      	ldr	r4, [r4, #4]
 800991c:	e7ae      	b.n	800987c <_malloc_r+0x34>
 800991e:	463c      	mov	r4, r7
 8009920:	687f      	ldr	r7, [r7, #4]
 8009922:	e7b6      	b.n	8009892 <_malloc_r+0x4a>
 8009924:	461a      	mov	r2, r3
 8009926:	685b      	ldr	r3, [r3, #4]
 8009928:	42a3      	cmp	r3, r4
 800992a:	d1fb      	bne.n	8009924 <_malloc_r+0xdc>
 800992c:	2300      	movs	r3, #0
 800992e:	6053      	str	r3, [r2, #4]
 8009930:	e7de      	b.n	80098f0 <_malloc_r+0xa8>
 8009932:	230c      	movs	r3, #12
 8009934:	6033      	str	r3, [r6, #0]
 8009936:	4630      	mov	r0, r6
 8009938:	f000 f80c 	bl	8009954 <__malloc_unlock>
 800993c:	e794      	b.n	8009868 <_malloc_r+0x20>
 800993e:	6005      	str	r5, [r0, #0]
 8009940:	e7d6      	b.n	80098f0 <_malloc_r+0xa8>
 8009942:	bf00      	nop
 8009944:	20000650 	.word	0x20000650

08009948 <__malloc_lock>:
 8009948:	4801      	ldr	r0, [pc, #4]	@ (8009950 <__malloc_lock+0x8>)
 800994a:	f7ff b8ac 	b.w	8008aa6 <__retarget_lock_acquire_recursive>
 800994e:	bf00      	nop
 8009950:	20000648 	.word	0x20000648

08009954 <__malloc_unlock>:
 8009954:	4801      	ldr	r0, [pc, #4]	@ (800995c <__malloc_unlock+0x8>)
 8009956:	f7ff b8a7 	b.w	8008aa8 <__retarget_lock_release_recursive>
 800995a:	bf00      	nop
 800995c:	20000648 	.word	0x20000648

08009960 <_Balloc>:
 8009960:	b570      	push	{r4, r5, r6, lr}
 8009962:	69c6      	ldr	r6, [r0, #28]
 8009964:	4604      	mov	r4, r0
 8009966:	460d      	mov	r5, r1
 8009968:	b976      	cbnz	r6, 8009988 <_Balloc+0x28>
 800996a:	2010      	movs	r0, #16
 800996c:	f7ff ff42 	bl	80097f4 <malloc>
 8009970:	4602      	mov	r2, r0
 8009972:	61e0      	str	r0, [r4, #28]
 8009974:	b920      	cbnz	r0, 8009980 <_Balloc+0x20>
 8009976:	4b18      	ldr	r3, [pc, #96]	@ (80099d8 <_Balloc+0x78>)
 8009978:	4818      	ldr	r0, [pc, #96]	@ (80099dc <_Balloc+0x7c>)
 800997a:	216b      	movs	r1, #107	@ 0x6b
 800997c:	f000 fc34 	bl	800a1e8 <__assert_func>
 8009980:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009984:	6006      	str	r6, [r0, #0]
 8009986:	60c6      	str	r6, [r0, #12]
 8009988:	69e6      	ldr	r6, [r4, #28]
 800998a:	68f3      	ldr	r3, [r6, #12]
 800998c:	b183      	cbz	r3, 80099b0 <_Balloc+0x50>
 800998e:	69e3      	ldr	r3, [r4, #28]
 8009990:	68db      	ldr	r3, [r3, #12]
 8009992:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009996:	b9b8      	cbnz	r0, 80099c8 <_Balloc+0x68>
 8009998:	2101      	movs	r1, #1
 800999a:	fa01 f605 	lsl.w	r6, r1, r5
 800999e:	1d72      	adds	r2, r6, #5
 80099a0:	0092      	lsls	r2, r2, #2
 80099a2:	4620      	mov	r0, r4
 80099a4:	f000 fc3e 	bl	800a224 <_calloc_r>
 80099a8:	b160      	cbz	r0, 80099c4 <_Balloc+0x64>
 80099aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80099ae:	e00e      	b.n	80099ce <_Balloc+0x6e>
 80099b0:	2221      	movs	r2, #33	@ 0x21
 80099b2:	2104      	movs	r1, #4
 80099b4:	4620      	mov	r0, r4
 80099b6:	f000 fc35 	bl	800a224 <_calloc_r>
 80099ba:	69e3      	ldr	r3, [r4, #28]
 80099bc:	60f0      	str	r0, [r6, #12]
 80099be:	68db      	ldr	r3, [r3, #12]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d1e4      	bne.n	800998e <_Balloc+0x2e>
 80099c4:	2000      	movs	r0, #0
 80099c6:	bd70      	pop	{r4, r5, r6, pc}
 80099c8:	6802      	ldr	r2, [r0, #0]
 80099ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80099ce:	2300      	movs	r3, #0
 80099d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80099d4:	e7f7      	b.n	80099c6 <_Balloc+0x66>
 80099d6:	bf00      	nop
 80099d8:	0800a891 	.word	0x0800a891
 80099dc:	0800a911 	.word	0x0800a911

080099e0 <_Bfree>:
 80099e0:	b570      	push	{r4, r5, r6, lr}
 80099e2:	69c6      	ldr	r6, [r0, #28]
 80099e4:	4605      	mov	r5, r0
 80099e6:	460c      	mov	r4, r1
 80099e8:	b976      	cbnz	r6, 8009a08 <_Bfree+0x28>
 80099ea:	2010      	movs	r0, #16
 80099ec:	f7ff ff02 	bl	80097f4 <malloc>
 80099f0:	4602      	mov	r2, r0
 80099f2:	61e8      	str	r0, [r5, #28]
 80099f4:	b920      	cbnz	r0, 8009a00 <_Bfree+0x20>
 80099f6:	4b09      	ldr	r3, [pc, #36]	@ (8009a1c <_Bfree+0x3c>)
 80099f8:	4809      	ldr	r0, [pc, #36]	@ (8009a20 <_Bfree+0x40>)
 80099fa:	218f      	movs	r1, #143	@ 0x8f
 80099fc:	f000 fbf4 	bl	800a1e8 <__assert_func>
 8009a00:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009a04:	6006      	str	r6, [r0, #0]
 8009a06:	60c6      	str	r6, [r0, #12]
 8009a08:	b13c      	cbz	r4, 8009a1a <_Bfree+0x3a>
 8009a0a:	69eb      	ldr	r3, [r5, #28]
 8009a0c:	6862      	ldr	r2, [r4, #4]
 8009a0e:	68db      	ldr	r3, [r3, #12]
 8009a10:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009a14:	6021      	str	r1, [r4, #0]
 8009a16:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009a1a:	bd70      	pop	{r4, r5, r6, pc}
 8009a1c:	0800a891 	.word	0x0800a891
 8009a20:	0800a911 	.word	0x0800a911

08009a24 <__multadd>:
 8009a24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a28:	690d      	ldr	r5, [r1, #16]
 8009a2a:	4607      	mov	r7, r0
 8009a2c:	460c      	mov	r4, r1
 8009a2e:	461e      	mov	r6, r3
 8009a30:	f101 0c14 	add.w	ip, r1, #20
 8009a34:	2000      	movs	r0, #0
 8009a36:	f8dc 3000 	ldr.w	r3, [ip]
 8009a3a:	b299      	uxth	r1, r3
 8009a3c:	fb02 6101 	mla	r1, r2, r1, r6
 8009a40:	0c1e      	lsrs	r6, r3, #16
 8009a42:	0c0b      	lsrs	r3, r1, #16
 8009a44:	fb02 3306 	mla	r3, r2, r6, r3
 8009a48:	b289      	uxth	r1, r1
 8009a4a:	3001      	adds	r0, #1
 8009a4c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009a50:	4285      	cmp	r5, r0
 8009a52:	f84c 1b04 	str.w	r1, [ip], #4
 8009a56:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009a5a:	dcec      	bgt.n	8009a36 <__multadd+0x12>
 8009a5c:	b30e      	cbz	r6, 8009aa2 <__multadd+0x7e>
 8009a5e:	68a3      	ldr	r3, [r4, #8]
 8009a60:	42ab      	cmp	r3, r5
 8009a62:	dc19      	bgt.n	8009a98 <__multadd+0x74>
 8009a64:	6861      	ldr	r1, [r4, #4]
 8009a66:	4638      	mov	r0, r7
 8009a68:	3101      	adds	r1, #1
 8009a6a:	f7ff ff79 	bl	8009960 <_Balloc>
 8009a6e:	4680      	mov	r8, r0
 8009a70:	b928      	cbnz	r0, 8009a7e <__multadd+0x5a>
 8009a72:	4602      	mov	r2, r0
 8009a74:	4b0c      	ldr	r3, [pc, #48]	@ (8009aa8 <__multadd+0x84>)
 8009a76:	480d      	ldr	r0, [pc, #52]	@ (8009aac <__multadd+0x88>)
 8009a78:	21ba      	movs	r1, #186	@ 0xba
 8009a7a:	f000 fbb5 	bl	800a1e8 <__assert_func>
 8009a7e:	6922      	ldr	r2, [r4, #16]
 8009a80:	3202      	adds	r2, #2
 8009a82:	f104 010c 	add.w	r1, r4, #12
 8009a86:	0092      	lsls	r2, r2, #2
 8009a88:	300c      	adds	r0, #12
 8009a8a:	f000 fb9f 	bl	800a1cc <memcpy>
 8009a8e:	4621      	mov	r1, r4
 8009a90:	4638      	mov	r0, r7
 8009a92:	f7ff ffa5 	bl	80099e0 <_Bfree>
 8009a96:	4644      	mov	r4, r8
 8009a98:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009a9c:	3501      	adds	r5, #1
 8009a9e:	615e      	str	r6, [r3, #20]
 8009aa0:	6125      	str	r5, [r4, #16]
 8009aa2:	4620      	mov	r0, r4
 8009aa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009aa8:	0800a900 	.word	0x0800a900
 8009aac:	0800a911 	.word	0x0800a911

08009ab0 <__hi0bits>:
 8009ab0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009ab4:	4603      	mov	r3, r0
 8009ab6:	bf36      	itet	cc
 8009ab8:	0403      	lslcc	r3, r0, #16
 8009aba:	2000      	movcs	r0, #0
 8009abc:	2010      	movcc	r0, #16
 8009abe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009ac2:	bf3c      	itt	cc
 8009ac4:	021b      	lslcc	r3, r3, #8
 8009ac6:	3008      	addcc	r0, #8
 8009ac8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009acc:	bf3c      	itt	cc
 8009ace:	011b      	lslcc	r3, r3, #4
 8009ad0:	3004      	addcc	r0, #4
 8009ad2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ad6:	bf3c      	itt	cc
 8009ad8:	009b      	lslcc	r3, r3, #2
 8009ada:	3002      	addcc	r0, #2
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	db05      	blt.n	8009aec <__hi0bits+0x3c>
 8009ae0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009ae4:	f100 0001 	add.w	r0, r0, #1
 8009ae8:	bf08      	it	eq
 8009aea:	2020      	moveq	r0, #32
 8009aec:	4770      	bx	lr

08009aee <__lo0bits>:
 8009aee:	6803      	ldr	r3, [r0, #0]
 8009af0:	4602      	mov	r2, r0
 8009af2:	f013 0007 	ands.w	r0, r3, #7
 8009af6:	d00b      	beq.n	8009b10 <__lo0bits+0x22>
 8009af8:	07d9      	lsls	r1, r3, #31
 8009afa:	d421      	bmi.n	8009b40 <__lo0bits+0x52>
 8009afc:	0798      	lsls	r0, r3, #30
 8009afe:	bf49      	itett	mi
 8009b00:	085b      	lsrmi	r3, r3, #1
 8009b02:	089b      	lsrpl	r3, r3, #2
 8009b04:	2001      	movmi	r0, #1
 8009b06:	6013      	strmi	r3, [r2, #0]
 8009b08:	bf5c      	itt	pl
 8009b0a:	6013      	strpl	r3, [r2, #0]
 8009b0c:	2002      	movpl	r0, #2
 8009b0e:	4770      	bx	lr
 8009b10:	b299      	uxth	r1, r3
 8009b12:	b909      	cbnz	r1, 8009b18 <__lo0bits+0x2a>
 8009b14:	0c1b      	lsrs	r3, r3, #16
 8009b16:	2010      	movs	r0, #16
 8009b18:	b2d9      	uxtb	r1, r3
 8009b1a:	b909      	cbnz	r1, 8009b20 <__lo0bits+0x32>
 8009b1c:	3008      	adds	r0, #8
 8009b1e:	0a1b      	lsrs	r3, r3, #8
 8009b20:	0719      	lsls	r1, r3, #28
 8009b22:	bf04      	itt	eq
 8009b24:	091b      	lsreq	r3, r3, #4
 8009b26:	3004      	addeq	r0, #4
 8009b28:	0799      	lsls	r1, r3, #30
 8009b2a:	bf04      	itt	eq
 8009b2c:	089b      	lsreq	r3, r3, #2
 8009b2e:	3002      	addeq	r0, #2
 8009b30:	07d9      	lsls	r1, r3, #31
 8009b32:	d403      	bmi.n	8009b3c <__lo0bits+0x4e>
 8009b34:	085b      	lsrs	r3, r3, #1
 8009b36:	f100 0001 	add.w	r0, r0, #1
 8009b3a:	d003      	beq.n	8009b44 <__lo0bits+0x56>
 8009b3c:	6013      	str	r3, [r2, #0]
 8009b3e:	4770      	bx	lr
 8009b40:	2000      	movs	r0, #0
 8009b42:	4770      	bx	lr
 8009b44:	2020      	movs	r0, #32
 8009b46:	4770      	bx	lr

08009b48 <__i2b>:
 8009b48:	b510      	push	{r4, lr}
 8009b4a:	460c      	mov	r4, r1
 8009b4c:	2101      	movs	r1, #1
 8009b4e:	f7ff ff07 	bl	8009960 <_Balloc>
 8009b52:	4602      	mov	r2, r0
 8009b54:	b928      	cbnz	r0, 8009b62 <__i2b+0x1a>
 8009b56:	4b05      	ldr	r3, [pc, #20]	@ (8009b6c <__i2b+0x24>)
 8009b58:	4805      	ldr	r0, [pc, #20]	@ (8009b70 <__i2b+0x28>)
 8009b5a:	f240 1145 	movw	r1, #325	@ 0x145
 8009b5e:	f000 fb43 	bl	800a1e8 <__assert_func>
 8009b62:	2301      	movs	r3, #1
 8009b64:	6144      	str	r4, [r0, #20]
 8009b66:	6103      	str	r3, [r0, #16]
 8009b68:	bd10      	pop	{r4, pc}
 8009b6a:	bf00      	nop
 8009b6c:	0800a900 	.word	0x0800a900
 8009b70:	0800a911 	.word	0x0800a911

08009b74 <__multiply>:
 8009b74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b78:	4617      	mov	r7, r2
 8009b7a:	690a      	ldr	r2, [r1, #16]
 8009b7c:	693b      	ldr	r3, [r7, #16]
 8009b7e:	429a      	cmp	r2, r3
 8009b80:	bfa8      	it	ge
 8009b82:	463b      	movge	r3, r7
 8009b84:	4689      	mov	r9, r1
 8009b86:	bfa4      	itt	ge
 8009b88:	460f      	movge	r7, r1
 8009b8a:	4699      	movge	r9, r3
 8009b8c:	693d      	ldr	r5, [r7, #16]
 8009b8e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009b92:	68bb      	ldr	r3, [r7, #8]
 8009b94:	6879      	ldr	r1, [r7, #4]
 8009b96:	eb05 060a 	add.w	r6, r5, sl
 8009b9a:	42b3      	cmp	r3, r6
 8009b9c:	b085      	sub	sp, #20
 8009b9e:	bfb8      	it	lt
 8009ba0:	3101      	addlt	r1, #1
 8009ba2:	f7ff fedd 	bl	8009960 <_Balloc>
 8009ba6:	b930      	cbnz	r0, 8009bb6 <__multiply+0x42>
 8009ba8:	4602      	mov	r2, r0
 8009baa:	4b41      	ldr	r3, [pc, #260]	@ (8009cb0 <__multiply+0x13c>)
 8009bac:	4841      	ldr	r0, [pc, #260]	@ (8009cb4 <__multiply+0x140>)
 8009bae:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009bb2:	f000 fb19 	bl	800a1e8 <__assert_func>
 8009bb6:	f100 0414 	add.w	r4, r0, #20
 8009bba:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009bbe:	4623      	mov	r3, r4
 8009bc0:	2200      	movs	r2, #0
 8009bc2:	4573      	cmp	r3, lr
 8009bc4:	d320      	bcc.n	8009c08 <__multiply+0x94>
 8009bc6:	f107 0814 	add.w	r8, r7, #20
 8009bca:	f109 0114 	add.w	r1, r9, #20
 8009bce:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009bd2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009bd6:	9302      	str	r3, [sp, #8]
 8009bd8:	1beb      	subs	r3, r5, r7
 8009bda:	3b15      	subs	r3, #21
 8009bdc:	f023 0303 	bic.w	r3, r3, #3
 8009be0:	3304      	adds	r3, #4
 8009be2:	3715      	adds	r7, #21
 8009be4:	42bd      	cmp	r5, r7
 8009be6:	bf38      	it	cc
 8009be8:	2304      	movcc	r3, #4
 8009bea:	9301      	str	r3, [sp, #4]
 8009bec:	9b02      	ldr	r3, [sp, #8]
 8009bee:	9103      	str	r1, [sp, #12]
 8009bf0:	428b      	cmp	r3, r1
 8009bf2:	d80c      	bhi.n	8009c0e <__multiply+0x9a>
 8009bf4:	2e00      	cmp	r6, #0
 8009bf6:	dd03      	ble.n	8009c00 <__multiply+0x8c>
 8009bf8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d055      	beq.n	8009cac <__multiply+0x138>
 8009c00:	6106      	str	r6, [r0, #16]
 8009c02:	b005      	add	sp, #20
 8009c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c08:	f843 2b04 	str.w	r2, [r3], #4
 8009c0c:	e7d9      	b.n	8009bc2 <__multiply+0x4e>
 8009c0e:	f8b1 a000 	ldrh.w	sl, [r1]
 8009c12:	f1ba 0f00 	cmp.w	sl, #0
 8009c16:	d01f      	beq.n	8009c58 <__multiply+0xe4>
 8009c18:	46c4      	mov	ip, r8
 8009c1a:	46a1      	mov	r9, r4
 8009c1c:	2700      	movs	r7, #0
 8009c1e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009c22:	f8d9 3000 	ldr.w	r3, [r9]
 8009c26:	fa1f fb82 	uxth.w	fp, r2
 8009c2a:	b29b      	uxth	r3, r3
 8009c2c:	fb0a 330b 	mla	r3, sl, fp, r3
 8009c30:	443b      	add	r3, r7
 8009c32:	f8d9 7000 	ldr.w	r7, [r9]
 8009c36:	0c12      	lsrs	r2, r2, #16
 8009c38:	0c3f      	lsrs	r7, r7, #16
 8009c3a:	fb0a 7202 	mla	r2, sl, r2, r7
 8009c3e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009c42:	b29b      	uxth	r3, r3
 8009c44:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009c48:	4565      	cmp	r5, ip
 8009c4a:	f849 3b04 	str.w	r3, [r9], #4
 8009c4e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009c52:	d8e4      	bhi.n	8009c1e <__multiply+0xaa>
 8009c54:	9b01      	ldr	r3, [sp, #4]
 8009c56:	50e7      	str	r7, [r4, r3]
 8009c58:	9b03      	ldr	r3, [sp, #12]
 8009c5a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009c5e:	3104      	adds	r1, #4
 8009c60:	f1b9 0f00 	cmp.w	r9, #0
 8009c64:	d020      	beq.n	8009ca8 <__multiply+0x134>
 8009c66:	6823      	ldr	r3, [r4, #0]
 8009c68:	4647      	mov	r7, r8
 8009c6a:	46a4      	mov	ip, r4
 8009c6c:	f04f 0a00 	mov.w	sl, #0
 8009c70:	f8b7 b000 	ldrh.w	fp, [r7]
 8009c74:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009c78:	fb09 220b 	mla	r2, r9, fp, r2
 8009c7c:	4452      	add	r2, sl
 8009c7e:	b29b      	uxth	r3, r3
 8009c80:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009c84:	f84c 3b04 	str.w	r3, [ip], #4
 8009c88:	f857 3b04 	ldr.w	r3, [r7], #4
 8009c8c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009c90:	f8bc 3000 	ldrh.w	r3, [ip]
 8009c94:	fb09 330a 	mla	r3, r9, sl, r3
 8009c98:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009c9c:	42bd      	cmp	r5, r7
 8009c9e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009ca2:	d8e5      	bhi.n	8009c70 <__multiply+0xfc>
 8009ca4:	9a01      	ldr	r2, [sp, #4]
 8009ca6:	50a3      	str	r3, [r4, r2]
 8009ca8:	3404      	adds	r4, #4
 8009caa:	e79f      	b.n	8009bec <__multiply+0x78>
 8009cac:	3e01      	subs	r6, #1
 8009cae:	e7a1      	b.n	8009bf4 <__multiply+0x80>
 8009cb0:	0800a900 	.word	0x0800a900
 8009cb4:	0800a911 	.word	0x0800a911

08009cb8 <__pow5mult>:
 8009cb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cbc:	4615      	mov	r5, r2
 8009cbe:	f012 0203 	ands.w	r2, r2, #3
 8009cc2:	4607      	mov	r7, r0
 8009cc4:	460e      	mov	r6, r1
 8009cc6:	d007      	beq.n	8009cd8 <__pow5mult+0x20>
 8009cc8:	4c25      	ldr	r4, [pc, #148]	@ (8009d60 <__pow5mult+0xa8>)
 8009cca:	3a01      	subs	r2, #1
 8009ccc:	2300      	movs	r3, #0
 8009cce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009cd2:	f7ff fea7 	bl	8009a24 <__multadd>
 8009cd6:	4606      	mov	r6, r0
 8009cd8:	10ad      	asrs	r5, r5, #2
 8009cda:	d03d      	beq.n	8009d58 <__pow5mult+0xa0>
 8009cdc:	69fc      	ldr	r4, [r7, #28]
 8009cde:	b97c      	cbnz	r4, 8009d00 <__pow5mult+0x48>
 8009ce0:	2010      	movs	r0, #16
 8009ce2:	f7ff fd87 	bl	80097f4 <malloc>
 8009ce6:	4602      	mov	r2, r0
 8009ce8:	61f8      	str	r0, [r7, #28]
 8009cea:	b928      	cbnz	r0, 8009cf8 <__pow5mult+0x40>
 8009cec:	4b1d      	ldr	r3, [pc, #116]	@ (8009d64 <__pow5mult+0xac>)
 8009cee:	481e      	ldr	r0, [pc, #120]	@ (8009d68 <__pow5mult+0xb0>)
 8009cf0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009cf4:	f000 fa78 	bl	800a1e8 <__assert_func>
 8009cf8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009cfc:	6004      	str	r4, [r0, #0]
 8009cfe:	60c4      	str	r4, [r0, #12]
 8009d00:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009d04:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009d08:	b94c      	cbnz	r4, 8009d1e <__pow5mult+0x66>
 8009d0a:	f240 2171 	movw	r1, #625	@ 0x271
 8009d0e:	4638      	mov	r0, r7
 8009d10:	f7ff ff1a 	bl	8009b48 <__i2b>
 8009d14:	2300      	movs	r3, #0
 8009d16:	f8c8 0008 	str.w	r0, [r8, #8]
 8009d1a:	4604      	mov	r4, r0
 8009d1c:	6003      	str	r3, [r0, #0]
 8009d1e:	f04f 0900 	mov.w	r9, #0
 8009d22:	07eb      	lsls	r3, r5, #31
 8009d24:	d50a      	bpl.n	8009d3c <__pow5mult+0x84>
 8009d26:	4631      	mov	r1, r6
 8009d28:	4622      	mov	r2, r4
 8009d2a:	4638      	mov	r0, r7
 8009d2c:	f7ff ff22 	bl	8009b74 <__multiply>
 8009d30:	4631      	mov	r1, r6
 8009d32:	4680      	mov	r8, r0
 8009d34:	4638      	mov	r0, r7
 8009d36:	f7ff fe53 	bl	80099e0 <_Bfree>
 8009d3a:	4646      	mov	r6, r8
 8009d3c:	106d      	asrs	r5, r5, #1
 8009d3e:	d00b      	beq.n	8009d58 <__pow5mult+0xa0>
 8009d40:	6820      	ldr	r0, [r4, #0]
 8009d42:	b938      	cbnz	r0, 8009d54 <__pow5mult+0x9c>
 8009d44:	4622      	mov	r2, r4
 8009d46:	4621      	mov	r1, r4
 8009d48:	4638      	mov	r0, r7
 8009d4a:	f7ff ff13 	bl	8009b74 <__multiply>
 8009d4e:	6020      	str	r0, [r4, #0]
 8009d50:	f8c0 9000 	str.w	r9, [r0]
 8009d54:	4604      	mov	r4, r0
 8009d56:	e7e4      	b.n	8009d22 <__pow5mult+0x6a>
 8009d58:	4630      	mov	r0, r6
 8009d5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d5e:	bf00      	nop
 8009d60:	0800a9c4 	.word	0x0800a9c4
 8009d64:	0800a891 	.word	0x0800a891
 8009d68:	0800a911 	.word	0x0800a911

08009d6c <__lshift>:
 8009d6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d70:	460c      	mov	r4, r1
 8009d72:	6849      	ldr	r1, [r1, #4]
 8009d74:	6923      	ldr	r3, [r4, #16]
 8009d76:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009d7a:	68a3      	ldr	r3, [r4, #8]
 8009d7c:	4607      	mov	r7, r0
 8009d7e:	4691      	mov	r9, r2
 8009d80:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009d84:	f108 0601 	add.w	r6, r8, #1
 8009d88:	42b3      	cmp	r3, r6
 8009d8a:	db0b      	blt.n	8009da4 <__lshift+0x38>
 8009d8c:	4638      	mov	r0, r7
 8009d8e:	f7ff fde7 	bl	8009960 <_Balloc>
 8009d92:	4605      	mov	r5, r0
 8009d94:	b948      	cbnz	r0, 8009daa <__lshift+0x3e>
 8009d96:	4602      	mov	r2, r0
 8009d98:	4b28      	ldr	r3, [pc, #160]	@ (8009e3c <__lshift+0xd0>)
 8009d9a:	4829      	ldr	r0, [pc, #164]	@ (8009e40 <__lshift+0xd4>)
 8009d9c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009da0:	f000 fa22 	bl	800a1e8 <__assert_func>
 8009da4:	3101      	adds	r1, #1
 8009da6:	005b      	lsls	r3, r3, #1
 8009da8:	e7ee      	b.n	8009d88 <__lshift+0x1c>
 8009daa:	2300      	movs	r3, #0
 8009dac:	f100 0114 	add.w	r1, r0, #20
 8009db0:	f100 0210 	add.w	r2, r0, #16
 8009db4:	4618      	mov	r0, r3
 8009db6:	4553      	cmp	r3, sl
 8009db8:	db33      	blt.n	8009e22 <__lshift+0xb6>
 8009dba:	6920      	ldr	r0, [r4, #16]
 8009dbc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009dc0:	f104 0314 	add.w	r3, r4, #20
 8009dc4:	f019 091f 	ands.w	r9, r9, #31
 8009dc8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009dcc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009dd0:	d02b      	beq.n	8009e2a <__lshift+0xbe>
 8009dd2:	f1c9 0e20 	rsb	lr, r9, #32
 8009dd6:	468a      	mov	sl, r1
 8009dd8:	2200      	movs	r2, #0
 8009dda:	6818      	ldr	r0, [r3, #0]
 8009ddc:	fa00 f009 	lsl.w	r0, r0, r9
 8009de0:	4310      	orrs	r0, r2
 8009de2:	f84a 0b04 	str.w	r0, [sl], #4
 8009de6:	f853 2b04 	ldr.w	r2, [r3], #4
 8009dea:	459c      	cmp	ip, r3
 8009dec:	fa22 f20e 	lsr.w	r2, r2, lr
 8009df0:	d8f3      	bhi.n	8009dda <__lshift+0x6e>
 8009df2:	ebac 0304 	sub.w	r3, ip, r4
 8009df6:	3b15      	subs	r3, #21
 8009df8:	f023 0303 	bic.w	r3, r3, #3
 8009dfc:	3304      	adds	r3, #4
 8009dfe:	f104 0015 	add.w	r0, r4, #21
 8009e02:	4560      	cmp	r0, ip
 8009e04:	bf88      	it	hi
 8009e06:	2304      	movhi	r3, #4
 8009e08:	50ca      	str	r2, [r1, r3]
 8009e0a:	b10a      	cbz	r2, 8009e10 <__lshift+0xa4>
 8009e0c:	f108 0602 	add.w	r6, r8, #2
 8009e10:	3e01      	subs	r6, #1
 8009e12:	4638      	mov	r0, r7
 8009e14:	612e      	str	r6, [r5, #16]
 8009e16:	4621      	mov	r1, r4
 8009e18:	f7ff fde2 	bl	80099e0 <_Bfree>
 8009e1c:	4628      	mov	r0, r5
 8009e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e22:	f842 0f04 	str.w	r0, [r2, #4]!
 8009e26:	3301      	adds	r3, #1
 8009e28:	e7c5      	b.n	8009db6 <__lshift+0x4a>
 8009e2a:	3904      	subs	r1, #4
 8009e2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e30:	f841 2f04 	str.w	r2, [r1, #4]!
 8009e34:	459c      	cmp	ip, r3
 8009e36:	d8f9      	bhi.n	8009e2c <__lshift+0xc0>
 8009e38:	e7ea      	b.n	8009e10 <__lshift+0xa4>
 8009e3a:	bf00      	nop
 8009e3c:	0800a900 	.word	0x0800a900
 8009e40:	0800a911 	.word	0x0800a911

08009e44 <__mcmp>:
 8009e44:	690a      	ldr	r2, [r1, #16]
 8009e46:	4603      	mov	r3, r0
 8009e48:	6900      	ldr	r0, [r0, #16]
 8009e4a:	1a80      	subs	r0, r0, r2
 8009e4c:	b530      	push	{r4, r5, lr}
 8009e4e:	d10e      	bne.n	8009e6e <__mcmp+0x2a>
 8009e50:	3314      	adds	r3, #20
 8009e52:	3114      	adds	r1, #20
 8009e54:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009e58:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009e5c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009e60:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009e64:	4295      	cmp	r5, r2
 8009e66:	d003      	beq.n	8009e70 <__mcmp+0x2c>
 8009e68:	d205      	bcs.n	8009e76 <__mcmp+0x32>
 8009e6a:	f04f 30ff 	mov.w	r0, #4294967295
 8009e6e:	bd30      	pop	{r4, r5, pc}
 8009e70:	42a3      	cmp	r3, r4
 8009e72:	d3f3      	bcc.n	8009e5c <__mcmp+0x18>
 8009e74:	e7fb      	b.n	8009e6e <__mcmp+0x2a>
 8009e76:	2001      	movs	r0, #1
 8009e78:	e7f9      	b.n	8009e6e <__mcmp+0x2a>
	...

08009e7c <__mdiff>:
 8009e7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e80:	4689      	mov	r9, r1
 8009e82:	4606      	mov	r6, r0
 8009e84:	4611      	mov	r1, r2
 8009e86:	4648      	mov	r0, r9
 8009e88:	4614      	mov	r4, r2
 8009e8a:	f7ff ffdb 	bl	8009e44 <__mcmp>
 8009e8e:	1e05      	subs	r5, r0, #0
 8009e90:	d112      	bne.n	8009eb8 <__mdiff+0x3c>
 8009e92:	4629      	mov	r1, r5
 8009e94:	4630      	mov	r0, r6
 8009e96:	f7ff fd63 	bl	8009960 <_Balloc>
 8009e9a:	4602      	mov	r2, r0
 8009e9c:	b928      	cbnz	r0, 8009eaa <__mdiff+0x2e>
 8009e9e:	4b3f      	ldr	r3, [pc, #252]	@ (8009f9c <__mdiff+0x120>)
 8009ea0:	f240 2137 	movw	r1, #567	@ 0x237
 8009ea4:	483e      	ldr	r0, [pc, #248]	@ (8009fa0 <__mdiff+0x124>)
 8009ea6:	f000 f99f 	bl	800a1e8 <__assert_func>
 8009eaa:	2301      	movs	r3, #1
 8009eac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009eb0:	4610      	mov	r0, r2
 8009eb2:	b003      	add	sp, #12
 8009eb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009eb8:	bfbc      	itt	lt
 8009eba:	464b      	movlt	r3, r9
 8009ebc:	46a1      	movlt	r9, r4
 8009ebe:	4630      	mov	r0, r6
 8009ec0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009ec4:	bfba      	itte	lt
 8009ec6:	461c      	movlt	r4, r3
 8009ec8:	2501      	movlt	r5, #1
 8009eca:	2500      	movge	r5, #0
 8009ecc:	f7ff fd48 	bl	8009960 <_Balloc>
 8009ed0:	4602      	mov	r2, r0
 8009ed2:	b918      	cbnz	r0, 8009edc <__mdiff+0x60>
 8009ed4:	4b31      	ldr	r3, [pc, #196]	@ (8009f9c <__mdiff+0x120>)
 8009ed6:	f240 2145 	movw	r1, #581	@ 0x245
 8009eda:	e7e3      	b.n	8009ea4 <__mdiff+0x28>
 8009edc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009ee0:	6926      	ldr	r6, [r4, #16]
 8009ee2:	60c5      	str	r5, [r0, #12]
 8009ee4:	f109 0310 	add.w	r3, r9, #16
 8009ee8:	f109 0514 	add.w	r5, r9, #20
 8009eec:	f104 0e14 	add.w	lr, r4, #20
 8009ef0:	f100 0b14 	add.w	fp, r0, #20
 8009ef4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009ef8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009efc:	9301      	str	r3, [sp, #4]
 8009efe:	46d9      	mov	r9, fp
 8009f00:	f04f 0c00 	mov.w	ip, #0
 8009f04:	9b01      	ldr	r3, [sp, #4]
 8009f06:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009f0a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009f0e:	9301      	str	r3, [sp, #4]
 8009f10:	fa1f f38a 	uxth.w	r3, sl
 8009f14:	4619      	mov	r1, r3
 8009f16:	b283      	uxth	r3, r0
 8009f18:	1acb      	subs	r3, r1, r3
 8009f1a:	0c00      	lsrs	r0, r0, #16
 8009f1c:	4463      	add	r3, ip
 8009f1e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009f22:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009f26:	b29b      	uxth	r3, r3
 8009f28:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009f2c:	4576      	cmp	r6, lr
 8009f2e:	f849 3b04 	str.w	r3, [r9], #4
 8009f32:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009f36:	d8e5      	bhi.n	8009f04 <__mdiff+0x88>
 8009f38:	1b33      	subs	r3, r6, r4
 8009f3a:	3b15      	subs	r3, #21
 8009f3c:	f023 0303 	bic.w	r3, r3, #3
 8009f40:	3415      	adds	r4, #21
 8009f42:	3304      	adds	r3, #4
 8009f44:	42a6      	cmp	r6, r4
 8009f46:	bf38      	it	cc
 8009f48:	2304      	movcc	r3, #4
 8009f4a:	441d      	add	r5, r3
 8009f4c:	445b      	add	r3, fp
 8009f4e:	461e      	mov	r6, r3
 8009f50:	462c      	mov	r4, r5
 8009f52:	4544      	cmp	r4, r8
 8009f54:	d30e      	bcc.n	8009f74 <__mdiff+0xf8>
 8009f56:	f108 0103 	add.w	r1, r8, #3
 8009f5a:	1b49      	subs	r1, r1, r5
 8009f5c:	f021 0103 	bic.w	r1, r1, #3
 8009f60:	3d03      	subs	r5, #3
 8009f62:	45a8      	cmp	r8, r5
 8009f64:	bf38      	it	cc
 8009f66:	2100      	movcc	r1, #0
 8009f68:	440b      	add	r3, r1
 8009f6a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009f6e:	b191      	cbz	r1, 8009f96 <__mdiff+0x11a>
 8009f70:	6117      	str	r7, [r2, #16]
 8009f72:	e79d      	b.n	8009eb0 <__mdiff+0x34>
 8009f74:	f854 1b04 	ldr.w	r1, [r4], #4
 8009f78:	46e6      	mov	lr, ip
 8009f7a:	0c08      	lsrs	r0, r1, #16
 8009f7c:	fa1c fc81 	uxtah	ip, ip, r1
 8009f80:	4471      	add	r1, lr
 8009f82:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009f86:	b289      	uxth	r1, r1
 8009f88:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009f8c:	f846 1b04 	str.w	r1, [r6], #4
 8009f90:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009f94:	e7dd      	b.n	8009f52 <__mdiff+0xd6>
 8009f96:	3f01      	subs	r7, #1
 8009f98:	e7e7      	b.n	8009f6a <__mdiff+0xee>
 8009f9a:	bf00      	nop
 8009f9c:	0800a900 	.word	0x0800a900
 8009fa0:	0800a911 	.word	0x0800a911

08009fa4 <__d2b>:
 8009fa4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009fa8:	460f      	mov	r7, r1
 8009faa:	2101      	movs	r1, #1
 8009fac:	ec59 8b10 	vmov	r8, r9, d0
 8009fb0:	4616      	mov	r6, r2
 8009fb2:	f7ff fcd5 	bl	8009960 <_Balloc>
 8009fb6:	4604      	mov	r4, r0
 8009fb8:	b930      	cbnz	r0, 8009fc8 <__d2b+0x24>
 8009fba:	4602      	mov	r2, r0
 8009fbc:	4b23      	ldr	r3, [pc, #140]	@ (800a04c <__d2b+0xa8>)
 8009fbe:	4824      	ldr	r0, [pc, #144]	@ (800a050 <__d2b+0xac>)
 8009fc0:	f240 310f 	movw	r1, #783	@ 0x30f
 8009fc4:	f000 f910 	bl	800a1e8 <__assert_func>
 8009fc8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009fcc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009fd0:	b10d      	cbz	r5, 8009fd6 <__d2b+0x32>
 8009fd2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009fd6:	9301      	str	r3, [sp, #4]
 8009fd8:	f1b8 0300 	subs.w	r3, r8, #0
 8009fdc:	d023      	beq.n	800a026 <__d2b+0x82>
 8009fde:	4668      	mov	r0, sp
 8009fe0:	9300      	str	r3, [sp, #0]
 8009fe2:	f7ff fd84 	bl	8009aee <__lo0bits>
 8009fe6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009fea:	b1d0      	cbz	r0, 800a022 <__d2b+0x7e>
 8009fec:	f1c0 0320 	rsb	r3, r0, #32
 8009ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8009ff4:	430b      	orrs	r3, r1
 8009ff6:	40c2      	lsrs	r2, r0
 8009ff8:	6163      	str	r3, [r4, #20]
 8009ffa:	9201      	str	r2, [sp, #4]
 8009ffc:	9b01      	ldr	r3, [sp, #4]
 8009ffe:	61a3      	str	r3, [r4, #24]
 800a000:	2b00      	cmp	r3, #0
 800a002:	bf0c      	ite	eq
 800a004:	2201      	moveq	r2, #1
 800a006:	2202      	movne	r2, #2
 800a008:	6122      	str	r2, [r4, #16]
 800a00a:	b1a5      	cbz	r5, 800a036 <__d2b+0x92>
 800a00c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a010:	4405      	add	r5, r0
 800a012:	603d      	str	r5, [r7, #0]
 800a014:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a018:	6030      	str	r0, [r6, #0]
 800a01a:	4620      	mov	r0, r4
 800a01c:	b003      	add	sp, #12
 800a01e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a022:	6161      	str	r1, [r4, #20]
 800a024:	e7ea      	b.n	8009ffc <__d2b+0x58>
 800a026:	a801      	add	r0, sp, #4
 800a028:	f7ff fd61 	bl	8009aee <__lo0bits>
 800a02c:	9b01      	ldr	r3, [sp, #4]
 800a02e:	6163      	str	r3, [r4, #20]
 800a030:	3020      	adds	r0, #32
 800a032:	2201      	movs	r2, #1
 800a034:	e7e8      	b.n	800a008 <__d2b+0x64>
 800a036:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a03a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a03e:	6038      	str	r0, [r7, #0]
 800a040:	6918      	ldr	r0, [r3, #16]
 800a042:	f7ff fd35 	bl	8009ab0 <__hi0bits>
 800a046:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a04a:	e7e5      	b.n	800a018 <__d2b+0x74>
 800a04c:	0800a900 	.word	0x0800a900
 800a050:	0800a911 	.word	0x0800a911

0800a054 <__sflush_r>:
 800a054:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a05c:	0716      	lsls	r6, r2, #28
 800a05e:	4605      	mov	r5, r0
 800a060:	460c      	mov	r4, r1
 800a062:	d454      	bmi.n	800a10e <__sflush_r+0xba>
 800a064:	684b      	ldr	r3, [r1, #4]
 800a066:	2b00      	cmp	r3, #0
 800a068:	dc02      	bgt.n	800a070 <__sflush_r+0x1c>
 800a06a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	dd48      	ble.n	800a102 <__sflush_r+0xae>
 800a070:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a072:	2e00      	cmp	r6, #0
 800a074:	d045      	beq.n	800a102 <__sflush_r+0xae>
 800a076:	2300      	movs	r3, #0
 800a078:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a07c:	682f      	ldr	r7, [r5, #0]
 800a07e:	6a21      	ldr	r1, [r4, #32]
 800a080:	602b      	str	r3, [r5, #0]
 800a082:	d030      	beq.n	800a0e6 <__sflush_r+0x92>
 800a084:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a086:	89a3      	ldrh	r3, [r4, #12]
 800a088:	0759      	lsls	r1, r3, #29
 800a08a:	d505      	bpl.n	800a098 <__sflush_r+0x44>
 800a08c:	6863      	ldr	r3, [r4, #4]
 800a08e:	1ad2      	subs	r2, r2, r3
 800a090:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a092:	b10b      	cbz	r3, 800a098 <__sflush_r+0x44>
 800a094:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a096:	1ad2      	subs	r2, r2, r3
 800a098:	2300      	movs	r3, #0
 800a09a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a09c:	6a21      	ldr	r1, [r4, #32]
 800a09e:	4628      	mov	r0, r5
 800a0a0:	47b0      	blx	r6
 800a0a2:	1c43      	adds	r3, r0, #1
 800a0a4:	89a3      	ldrh	r3, [r4, #12]
 800a0a6:	d106      	bne.n	800a0b6 <__sflush_r+0x62>
 800a0a8:	6829      	ldr	r1, [r5, #0]
 800a0aa:	291d      	cmp	r1, #29
 800a0ac:	d82b      	bhi.n	800a106 <__sflush_r+0xb2>
 800a0ae:	4a2a      	ldr	r2, [pc, #168]	@ (800a158 <__sflush_r+0x104>)
 800a0b0:	40ca      	lsrs	r2, r1
 800a0b2:	07d6      	lsls	r6, r2, #31
 800a0b4:	d527      	bpl.n	800a106 <__sflush_r+0xb2>
 800a0b6:	2200      	movs	r2, #0
 800a0b8:	6062      	str	r2, [r4, #4]
 800a0ba:	04d9      	lsls	r1, r3, #19
 800a0bc:	6922      	ldr	r2, [r4, #16]
 800a0be:	6022      	str	r2, [r4, #0]
 800a0c0:	d504      	bpl.n	800a0cc <__sflush_r+0x78>
 800a0c2:	1c42      	adds	r2, r0, #1
 800a0c4:	d101      	bne.n	800a0ca <__sflush_r+0x76>
 800a0c6:	682b      	ldr	r3, [r5, #0]
 800a0c8:	b903      	cbnz	r3, 800a0cc <__sflush_r+0x78>
 800a0ca:	6560      	str	r0, [r4, #84]	@ 0x54
 800a0cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a0ce:	602f      	str	r7, [r5, #0]
 800a0d0:	b1b9      	cbz	r1, 800a102 <__sflush_r+0xae>
 800a0d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a0d6:	4299      	cmp	r1, r3
 800a0d8:	d002      	beq.n	800a0e0 <__sflush_r+0x8c>
 800a0da:	4628      	mov	r0, r5
 800a0dc:	f7ff fb40 	bl	8009760 <_free_r>
 800a0e0:	2300      	movs	r3, #0
 800a0e2:	6363      	str	r3, [r4, #52]	@ 0x34
 800a0e4:	e00d      	b.n	800a102 <__sflush_r+0xae>
 800a0e6:	2301      	movs	r3, #1
 800a0e8:	4628      	mov	r0, r5
 800a0ea:	47b0      	blx	r6
 800a0ec:	4602      	mov	r2, r0
 800a0ee:	1c50      	adds	r0, r2, #1
 800a0f0:	d1c9      	bne.n	800a086 <__sflush_r+0x32>
 800a0f2:	682b      	ldr	r3, [r5, #0]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d0c6      	beq.n	800a086 <__sflush_r+0x32>
 800a0f8:	2b1d      	cmp	r3, #29
 800a0fa:	d001      	beq.n	800a100 <__sflush_r+0xac>
 800a0fc:	2b16      	cmp	r3, #22
 800a0fe:	d11e      	bne.n	800a13e <__sflush_r+0xea>
 800a100:	602f      	str	r7, [r5, #0]
 800a102:	2000      	movs	r0, #0
 800a104:	e022      	b.n	800a14c <__sflush_r+0xf8>
 800a106:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a10a:	b21b      	sxth	r3, r3
 800a10c:	e01b      	b.n	800a146 <__sflush_r+0xf2>
 800a10e:	690f      	ldr	r7, [r1, #16]
 800a110:	2f00      	cmp	r7, #0
 800a112:	d0f6      	beq.n	800a102 <__sflush_r+0xae>
 800a114:	0793      	lsls	r3, r2, #30
 800a116:	680e      	ldr	r6, [r1, #0]
 800a118:	bf08      	it	eq
 800a11a:	694b      	ldreq	r3, [r1, #20]
 800a11c:	600f      	str	r7, [r1, #0]
 800a11e:	bf18      	it	ne
 800a120:	2300      	movne	r3, #0
 800a122:	eba6 0807 	sub.w	r8, r6, r7
 800a126:	608b      	str	r3, [r1, #8]
 800a128:	f1b8 0f00 	cmp.w	r8, #0
 800a12c:	dde9      	ble.n	800a102 <__sflush_r+0xae>
 800a12e:	6a21      	ldr	r1, [r4, #32]
 800a130:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a132:	4643      	mov	r3, r8
 800a134:	463a      	mov	r2, r7
 800a136:	4628      	mov	r0, r5
 800a138:	47b0      	blx	r6
 800a13a:	2800      	cmp	r0, #0
 800a13c:	dc08      	bgt.n	800a150 <__sflush_r+0xfc>
 800a13e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a142:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a146:	81a3      	strh	r3, [r4, #12]
 800a148:	f04f 30ff 	mov.w	r0, #4294967295
 800a14c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a150:	4407      	add	r7, r0
 800a152:	eba8 0800 	sub.w	r8, r8, r0
 800a156:	e7e7      	b.n	800a128 <__sflush_r+0xd4>
 800a158:	20400001 	.word	0x20400001

0800a15c <_fflush_r>:
 800a15c:	b538      	push	{r3, r4, r5, lr}
 800a15e:	690b      	ldr	r3, [r1, #16]
 800a160:	4605      	mov	r5, r0
 800a162:	460c      	mov	r4, r1
 800a164:	b913      	cbnz	r3, 800a16c <_fflush_r+0x10>
 800a166:	2500      	movs	r5, #0
 800a168:	4628      	mov	r0, r5
 800a16a:	bd38      	pop	{r3, r4, r5, pc}
 800a16c:	b118      	cbz	r0, 800a176 <_fflush_r+0x1a>
 800a16e:	6a03      	ldr	r3, [r0, #32]
 800a170:	b90b      	cbnz	r3, 800a176 <_fflush_r+0x1a>
 800a172:	f7fe fba1 	bl	80088b8 <__sinit>
 800a176:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d0f3      	beq.n	800a166 <_fflush_r+0xa>
 800a17e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a180:	07d0      	lsls	r0, r2, #31
 800a182:	d404      	bmi.n	800a18e <_fflush_r+0x32>
 800a184:	0599      	lsls	r1, r3, #22
 800a186:	d402      	bmi.n	800a18e <_fflush_r+0x32>
 800a188:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a18a:	f7fe fc8c 	bl	8008aa6 <__retarget_lock_acquire_recursive>
 800a18e:	4628      	mov	r0, r5
 800a190:	4621      	mov	r1, r4
 800a192:	f7ff ff5f 	bl	800a054 <__sflush_r>
 800a196:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a198:	07da      	lsls	r2, r3, #31
 800a19a:	4605      	mov	r5, r0
 800a19c:	d4e4      	bmi.n	800a168 <_fflush_r+0xc>
 800a19e:	89a3      	ldrh	r3, [r4, #12]
 800a1a0:	059b      	lsls	r3, r3, #22
 800a1a2:	d4e1      	bmi.n	800a168 <_fflush_r+0xc>
 800a1a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a1a6:	f7fe fc7f 	bl	8008aa8 <__retarget_lock_release_recursive>
 800a1aa:	e7dd      	b.n	800a168 <_fflush_r+0xc>

0800a1ac <_sbrk_r>:
 800a1ac:	b538      	push	{r3, r4, r5, lr}
 800a1ae:	4d06      	ldr	r5, [pc, #24]	@ (800a1c8 <_sbrk_r+0x1c>)
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	4604      	mov	r4, r0
 800a1b4:	4608      	mov	r0, r1
 800a1b6:	602b      	str	r3, [r5, #0]
 800a1b8:	f7f7 fdfe 	bl	8001db8 <_sbrk>
 800a1bc:	1c43      	adds	r3, r0, #1
 800a1be:	d102      	bne.n	800a1c6 <_sbrk_r+0x1a>
 800a1c0:	682b      	ldr	r3, [r5, #0]
 800a1c2:	b103      	cbz	r3, 800a1c6 <_sbrk_r+0x1a>
 800a1c4:	6023      	str	r3, [r4, #0]
 800a1c6:	bd38      	pop	{r3, r4, r5, pc}
 800a1c8:	20000644 	.word	0x20000644

0800a1cc <memcpy>:
 800a1cc:	440a      	add	r2, r1
 800a1ce:	4291      	cmp	r1, r2
 800a1d0:	f100 33ff 	add.w	r3, r0, #4294967295
 800a1d4:	d100      	bne.n	800a1d8 <memcpy+0xc>
 800a1d6:	4770      	bx	lr
 800a1d8:	b510      	push	{r4, lr}
 800a1da:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a1de:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a1e2:	4291      	cmp	r1, r2
 800a1e4:	d1f9      	bne.n	800a1da <memcpy+0xe>
 800a1e6:	bd10      	pop	{r4, pc}

0800a1e8 <__assert_func>:
 800a1e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a1ea:	4614      	mov	r4, r2
 800a1ec:	461a      	mov	r2, r3
 800a1ee:	4b09      	ldr	r3, [pc, #36]	@ (800a214 <__assert_func+0x2c>)
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	4605      	mov	r5, r0
 800a1f4:	68d8      	ldr	r0, [r3, #12]
 800a1f6:	b14c      	cbz	r4, 800a20c <__assert_func+0x24>
 800a1f8:	4b07      	ldr	r3, [pc, #28]	@ (800a218 <__assert_func+0x30>)
 800a1fa:	9100      	str	r1, [sp, #0]
 800a1fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a200:	4906      	ldr	r1, [pc, #24]	@ (800a21c <__assert_func+0x34>)
 800a202:	462b      	mov	r3, r5
 800a204:	f000 f842 	bl	800a28c <fiprintf>
 800a208:	f000 f852 	bl	800a2b0 <abort>
 800a20c:	4b04      	ldr	r3, [pc, #16]	@ (800a220 <__assert_func+0x38>)
 800a20e:	461c      	mov	r4, r3
 800a210:	e7f3      	b.n	800a1fa <__assert_func+0x12>
 800a212:	bf00      	nop
 800a214:	20000020 	.word	0x20000020
 800a218:	0800a974 	.word	0x0800a974
 800a21c:	0800a981 	.word	0x0800a981
 800a220:	0800a9af 	.word	0x0800a9af

0800a224 <_calloc_r>:
 800a224:	b570      	push	{r4, r5, r6, lr}
 800a226:	fba1 5402 	umull	r5, r4, r1, r2
 800a22a:	b934      	cbnz	r4, 800a23a <_calloc_r+0x16>
 800a22c:	4629      	mov	r1, r5
 800a22e:	f7ff fb0b 	bl	8009848 <_malloc_r>
 800a232:	4606      	mov	r6, r0
 800a234:	b928      	cbnz	r0, 800a242 <_calloc_r+0x1e>
 800a236:	4630      	mov	r0, r6
 800a238:	bd70      	pop	{r4, r5, r6, pc}
 800a23a:	220c      	movs	r2, #12
 800a23c:	6002      	str	r2, [r0, #0]
 800a23e:	2600      	movs	r6, #0
 800a240:	e7f9      	b.n	800a236 <_calloc_r+0x12>
 800a242:	462a      	mov	r2, r5
 800a244:	4621      	mov	r1, r4
 800a246:	f7fe fbb0 	bl	80089aa <memset>
 800a24a:	e7f4      	b.n	800a236 <_calloc_r+0x12>

0800a24c <__ascii_mbtowc>:
 800a24c:	b082      	sub	sp, #8
 800a24e:	b901      	cbnz	r1, 800a252 <__ascii_mbtowc+0x6>
 800a250:	a901      	add	r1, sp, #4
 800a252:	b142      	cbz	r2, 800a266 <__ascii_mbtowc+0x1a>
 800a254:	b14b      	cbz	r3, 800a26a <__ascii_mbtowc+0x1e>
 800a256:	7813      	ldrb	r3, [r2, #0]
 800a258:	600b      	str	r3, [r1, #0]
 800a25a:	7812      	ldrb	r2, [r2, #0]
 800a25c:	1e10      	subs	r0, r2, #0
 800a25e:	bf18      	it	ne
 800a260:	2001      	movne	r0, #1
 800a262:	b002      	add	sp, #8
 800a264:	4770      	bx	lr
 800a266:	4610      	mov	r0, r2
 800a268:	e7fb      	b.n	800a262 <__ascii_mbtowc+0x16>
 800a26a:	f06f 0001 	mvn.w	r0, #1
 800a26e:	e7f8      	b.n	800a262 <__ascii_mbtowc+0x16>

0800a270 <__ascii_wctomb>:
 800a270:	4603      	mov	r3, r0
 800a272:	4608      	mov	r0, r1
 800a274:	b141      	cbz	r1, 800a288 <__ascii_wctomb+0x18>
 800a276:	2aff      	cmp	r2, #255	@ 0xff
 800a278:	d904      	bls.n	800a284 <__ascii_wctomb+0x14>
 800a27a:	228a      	movs	r2, #138	@ 0x8a
 800a27c:	601a      	str	r2, [r3, #0]
 800a27e:	f04f 30ff 	mov.w	r0, #4294967295
 800a282:	4770      	bx	lr
 800a284:	700a      	strb	r2, [r1, #0]
 800a286:	2001      	movs	r0, #1
 800a288:	4770      	bx	lr
	...

0800a28c <fiprintf>:
 800a28c:	b40e      	push	{r1, r2, r3}
 800a28e:	b503      	push	{r0, r1, lr}
 800a290:	4601      	mov	r1, r0
 800a292:	ab03      	add	r3, sp, #12
 800a294:	4805      	ldr	r0, [pc, #20]	@ (800a2ac <fiprintf+0x20>)
 800a296:	f853 2b04 	ldr.w	r2, [r3], #4
 800a29a:	6800      	ldr	r0, [r0, #0]
 800a29c:	9301      	str	r3, [sp, #4]
 800a29e:	f000 f837 	bl	800a310 <_vfiprintf_r>
 800a2a2:	b002      	add	sp, #8
 800a2a4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a2a8:	b003      	add	sp, #12
 800a2aa:	4770      	bx	lr
 800a2ac:	20000020 	.word	0x20000020

0800a2b0 <abort>:
 800a2b0:	b508      	push	{r3, lr}
 800a2b2:	2006      	movs	r0, #6
 800a2b4:	f000 fa00 	bl	800a6b8 <raise>
 800a2b8:	2001      	movs	r0, #1
 800a2ba:	f7f7 fd05 	bl	8001cc8 <_exit>

0800a2be <__sfputc_r>:
 800a2be:	6893      	ldr	r3, [r2, #8]
 800a2c0:	3b01      	subs	r3, #1
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	b410      	push	{r4}
 800a2c6:	6093      	str	r3, [r2, #8]
 800a2c8:	da08      	bge.n	800a2dc <__sfputc_r+0x1e>
 800a2ca:	6994      	ldr	r4, [r2, #24]
 800a2cc:	42a3      	cmp	r3, r4
 800a2ce:	db01      	blt.n	800a2d4 <__sfputc_r+0x16>
 800a2d0:	290a      	cmp	r1, #10
 800a2d2:	d103      	bne.n	800a2dc <__sfputc_r+0x1e>
 800a2d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a2d8:	f000 b932 	b.w	800a540 <__swbuf_r>
 800a2dc:	6813      	ldr	r3, [r2, #0]
 800a2de:	1c58      	adds	r0, r3, #1
 800a2e0:	6010      	str	r0, [r2, #0]
 800a2e2:	7019      	strb	r1, [r3, #0]
 800a2e4:	4608      	mov	r0, r1
 800a2e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a2ea:	4770      	bx	lr

0800a2ec <__sfputs_r>:
 800a2ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2ee:	4606      	mov	r6, r0
 800a2f0:	460f      	mov	r7, r1
 800a2f2:	4614      	mov	r4, r2
 800a2f4:	18d5      	adds	r5, r2, r3
 800a2f6:	42ac      	cmp	r4, r5
 800a2f8:	d101      	bne.n	800a2fe <__sfputs_r+0x12>
 800a2fa:	2000      	movs	r0, #0
 800a2fc:	e007      	b.n	800a30e <__sfputs_r+0x22>
 800a2fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a302:	463a      	mov	r2, r7
 800a304:	4630      	mov	r0, r6
 800a306:	f7ff ffda 	bl	800a2be <__sfputc_r>
 800a30a:	1c43      	adds	r3, r0, #1
 800a30c:	d1f3      	bne.n	800a2f6 <__sfputs_r+0xa>
 800a30e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a310 <_vfiprintf_r>:
 800a310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a314:	460d      	mov	r5, r1
 800a316:	b09d      	sub	sp, #116	@ 0x74
 800a318:	4614      	mov	r4, r2
 800a31a:	4698      	mov	r8, r3
 800a31c:	4606      	mov	r6, r0
 800a31e:	b118      	cbz	r0, 800a328 <_vfiprintf_r+0x18>
 800a320:	6a03      	ldr	r3, [r0, #32]
 800a322:	b90b      	cbnz	r3, 800a328 <_vfiprintf_r+0x18>
 800a324:	f7fe fac8 	bl	80088b8 <__sinit>
 800a328:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a32a:	07d9      	lsls	r1, r3, #31
 800a32c:	d405      	bmi.n	800a33a <_vfiprintf_r+0x2a>
 800a32e:	89ab      	ldrh	r3, [r5, #12]
 800a330:	059a      	lsls	r2, r3, #22
 800a332:	d402      	bmi.n	800a33a <_vfiprintf_r+0x2a>
 800a334:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a336:	f7fe fbb6 	bl	8008aa6 <__retarget_lock_acquire_recursive>
 800a33a:	89ab      	ldrh	r3, [r5, #12]
 800a33c:	071b      	lsls	r3, r3, #28
 800a33e:	d501      	bpl.n	800a344 <_vfiprintf_r+0x34>
 800a340:	692b      	ldr	r3, [r5, #16]
 800a342:	b99b      	cbnz	r3, 800a36c <_vfiprintf_r+0x5c>
 800a344:	4629      	mov	r1, r5
 800a346:	4630      	mov	r0, r6
 800a348:	f000 f938 	bl	800a5bc <__swsetup_r>
 800a34c:	b170      	cbz	r0, 800a36c <_vfiprintf_r+0x5c>
 800a34e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a350:	07dc      	lsls	r4, r3, #31
 800a352:	d504      	bpl.n	800a35e <_vfiprintf_r+0x4e>
 800a354:	f04f 30ff 	mov.w	r0, #4294967295
 800a358:	b01d      	add	sp, #116	@ 0x74
 800a35a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a35e:	89ab      	ldrh	r3, [r5, #12]
 800a360:	0598      	lsls	r0, r3, #22
 800a362:	d4f7      	bmi.n	800a354 <_vfiprintf_r+0x44>
 800a364:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a366:	f7fe fb9f 	bl	8008aa8 <__retarget_lock_release_recursive>
 800a36a:	e7f3      	b.n	800a354 <_vfiprintf_r+0x44>
 800a36c:	2300      	movs	r3, #0
 800a36e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a370:	2320      	movs	r3, #32
 800a372:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a376:	f8cd 800c 	str.w	r8, [sp, #12]
 800a37a:	2330      	movs	r3, #48	@ 0x30
 800a37c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a52c <_vfiprintf_r+0x21c>
 800a380:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a384:	f04f 0901 	mov.w	r9, #1
 800a388:	4623      	mov	r3, r4
 800a38a:	469a      	mov	sl, r3
 800a38c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a390:	b10a      	cbz	r2, 800a396 <_vfiprintf_r+0x86>
 800a392:	2a25      	cmp	r2, #37	@ 0x25
 800a394:	d1f9      	bne.n	800a38a <_vfiprintf_r+0x7a>
 800a396:	ebba 0b04 	subs.w	fp, sl, r4
 800a39a:	d00b      	beq.n	800a3b4 <_vfiprintf_r+0xa4>
 800a39c:	465b      	mov	r3, fp
 800a39e:	4622      	mov	r2, r4
 800a3a0:	4629      	mov	r1, r5
 800a3a2:	4630      	mov	r0, r6
 800a3a4:	f7ff ffa2 	bl	800a2ec <__sfputs_r>
 800a3a8:	3001      	adds	r0, #1
 800a3aa:	f000 80a7 	beq.w	800a4fc <_vfiprintf_r+0x1ec>
 800a3ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a3b0:	445a      	add	r2, fp
 800a3b2:	9209      	str	r2, [sp, #36]	@ 0x24
 800a3b4:	f89a 3000 	ldrb.w	r3, [sl]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	f000 809f 	beq.w	800a4fc <_vfiprintf_r+0x1ec>
 800a3be:	2300      	movs	r3, #0
 800a3c0:	f04f 32ff 	mov.w	r2, #4294967295
 800a3c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a3c8:	f10a 0a01 	add.w	sl, sl, #1
 800a3cc:	9304      	str	r3, [sp, #16]
 800a3ce:	9307      	str	r3, [sp, #28]
 800a3d0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a3d4:	931a      	str	r3, [sp, #104]	@ 0x68
 800a3d6:	4654      	mov	r4, sl
 800a3d8:	2205      	movs	r2, #5
 800a3da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3de:	4853      	ldr	r0, [pc, #332]	@ (800a52c <_vfiprintf_r+0x21c>)
 800a3e0:	f7f5 ff1e 	bl	8000220 <memchr>
 800a3e4:	9a04      	ldr	r2, [sp, #16]
 800a3e6:	b9d8      	cbnz	r0, 800a420 <_vfiprintf_r+0x110>
 800a3e8:	06d1      	lsls	r1, r2, #27
 800a3ea:	bf44      	itt	mi
 800a3ec:	2320      	movmi	r3, #32
 800a3ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a3f2:	0713      	lsls	r3, r2, #28
 800a3f4:	bf44      	itt	mi
 800a3f6:	232b      	movmi	r3, #43	@ 0x2b
 800a3f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a3fc:	f89a 3000 	ldrb.w	r3, [sl]
 800a400:	2b2a      	cmp	r3, #42	@ 0x2a
 800a402:	d015      	beq.n	800a430 <_vfiprintf_r+0x120>
 800a404:	9a07      	ldr	r2, [sp, #28]
 800a406:	4654      	mov	r4, sl
 800a408:	2000      	movs	r0, #0
 800a40a:	f04f 0c0a 	mov.w	ip, #10
 800a40e:	4621      	mov	r1, r4
 800a410:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a414:	3b30      	subs	r3, #48	@ 0x30
 800a416:	2b09      	cmp	r3, #9
 800a418:	d94b      	bls.n	800a4b2 <_vfiprintf_r+0x1a2>
 800a41a:	b1b0      	cbz	r0, 800a44a <_vfiprintf_r+0x13a>
 800a41c:	9207      	str	r2, [sp, #28]
 800a41e:	e014      	b.n	800a44a <_vfiprintf_r+0x13a>
 800a420:	eba0 0308 	sub.w	r3, r0, r8
 800a424:	fa09 f303 	lsl.w	r3, r9, r3
 800a428:	4313      	orrs	r3, r2
 800a42a:	9304      	str	r3, [sp, #16]
 800a42c:	46a2      	mov	sl, r4
 800a42e:	e7d2      	b.n	800a3d6 <_vfiprintf_r+0xc6>
 800a430:	9b03      	ldr	r3, [sp, #12]
 800a432:	1d19      	adds	r1, r3, #4
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	9103      	str	r1, [sp, #12]
 800a438:	2b00      	cmp	r3, #0
 800a43a:	bfbb      	ittet	lt
 800a43c:	425b      	neglt	r3, r3
 800a43e:	f042 0202 	orrlt.w	r2, r2, #2
 800a442:	9307      	strge	r3, [sp, #28]
 800a444:	9307      	strlt	r3, [sp, #28]
 800a446:	bfb8      	it	lt
 800a448:	9204      	strlt	r2, [sp, #16]
 800a44a:	7823      	ldrb	r3, [r4, #0]
 800a44c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a44e:	d10a      	bne.n	800a466 <_vfiprintf_r+0x156>
 800a450:	7863      	ldrb	r3, [r4, #1]
 800a452:	2b2a      	cmp	r3, #42	@ 0x2a
 800a454:	d132      	bne.n	800a4bc <_vfiprintf_r+0x1ac>
 800a456:	9b03      	ldr	r3, [sp, #12]
 800a458:	1d1a      	adds	r2, r3, #4
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	9203      	str	r2, [sp, #12]
 800a45e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a462:	3402      	adds	r4, #2
 800a464:	9305      	str	r3, [sp, #20]
 800a466:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a53c <_vfiprintf_r+0x22c>
 800a46a:	7821      	ldrb	r1, [r4, #0]
 800a46c:	2203      	movs	r2, #3
 800a46e:	4650      	mov	r0, sl
 800a470:	f7f5 fed6 	bl	8000220 <memchr>
 800a474:	b138      	cbz	r0, 800a486 <_vfiprintf_r+0x176>
 800a476:	9b04      	ldr	r3, [sp, #16]
 800a478:	eba0 000a 	sub.w	r0, r0, sl
 800a47c:	2240      	movs	r2, #64	@ 0x40
 800a47e:	4082      	lsls	r2, r0
 800a480:	4313      	orrs	r3, r2
 800a482:	3401      	adds	r4, #1
 800a484:	9304      	str	r3, [sp, #16]
 800a486:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a48a:	4829      	ldr	r0, [pc, #164]	@ (800a530 <_vfiprintf_r+0x220>)
 800a48c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a490:	2206      	movs	r2, #6
 800a492:	f7f5 fec5 	bl	8000220 <memchr>
 800a496:	2800      	cmp	r0, #0
 800a498:	d03f      	beq.n	800a51a <_vfiprintf_r+0x20a>
 800a49a:	4b26      	ldr	r3, [pc, #152]	@ (800a534 <_vfiprintf_r+0x224>)
 800a49c:	bb1b      	cbnz	r3, 800a4e6 <_vfiprintf_r+0x1d6>
 800a49e:	9b03      	ldr	r3, [sp, #12]
 800a4a0:	3307      	adds	r3, #7
 800a4a2:	f023 0307 	bic.w	r3, r3, #7
 800a4a6:	3308      	adds	r3, #8
 800a4a8:	9303      	str	r3, [sp, #12]
 800a4aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4ac:	443b      	add	r3, r7
 800a4ae:	9309      	str	r3, [sp, #36]	@ 0x24
 800a4b0:	e76a      	b.n	800a388 <_vfiprintf_r+0x78>
 800a4b2:	fb0c 3202 	mla	r2, ip, r2, r3
 800a4b6:	460c      	mov	r4, r1
 800a4b8:	2001      	movs	r0, #1
 800a4ba:	e7a8      	b.n	800a40e <_vfiprintf_r+0xfe>
 800a4bc:	2300      	movs	r3, #0
 800a4be:	3401      	adds	r4, #1
 800a4c0:	9305      	str	r3, [sp, #20]
 800a4c2:	4619      	mov	r1, r3
 800a4c4:	f04f 0c0a 	mov.w	ip, #10
 800a4c8:	4620      	mov	r0, r4
 800a4ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a4ce:	3a30      	subs	r2, #48	@ 0x30
 800a4d0:	2a09      	cmp	r2, #9
 800a4d2:	d903      	bls.n	800a4dc <_vfiprintf_r+0x1cc>
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d0c6      	beq.n	800a466 <_vfiprintf_r+0x156>
 800a4d8:	9105      	str	r1, [sp, #20]
 800a4da:	e7c4      	b.n	800a466 <_vfiprintf_r+0x156>
 800a4dc:	fb0c 2101 	mla	r1, ip, r1, r2
 800a4e0:	4604      	mov	r4, r0
 800a4e2:	2301      	movs	r3, #1
 800a4e4:	e7f0      	b.n	800a4c8 <_vfiprintf_r+0x1b8>
 800a4e6:	ab03      	add	r3, sp, #12
 800a4e8:	9300      	str	r3, [sp, #0]
 800a4ea:	462a      	mov	r2, r5
 800a4ec:	4b12      	ldr	r3, [pc, #72]	@ (800a538 <_vfiprintf_r+0x228>)
 800a4ee:	a904      	add	r1, sp, #16
 800a4f0:	4630      	mov	r0, r6
 800a4f2:	f7fd fd9f 	bl	8008034 <_printf_float>
 800a4f6:	4607      	mov	r7, r0
 800a4f8:	1c78      	adds	r0, r7, #1
 800a4fa:	d1d6      	bne.n	800a4aa <_vfiprintf_r+0x19a>
 800a4fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a4fe:	07d9      	lsls	r1, r3, #31
 800a500:	d405      	bmi.n	800a50e <_vfiprintf_r+0x1fe>
 800a502:	89ab      	ldrh	r3, [r5, #12]
 800a504:	059a      	lsls	r2, r3, #22
 800a506:	d402      	bmi.n	800a50e <_vfiprintf_r+0x1fe>
 800a508:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a50a:	f7fe facd 	bl	8008aa8 <__retarget_lock_release_recursive>
 800a50e:	89ab      	ldrh	r3, [r5, #12]
 800a510:	065b      	lsls	r3, r3, #25
 800a512:	f53f af1f 	bmi.w	800a354 <_vfiprintf_r+0x44>
 800a516:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a518:	e71e      	b.n	800a358 <_vfiprintf_r+0x48>
 800a51a:	ab03      	add	r3, sp, #12
 800a51c:	9300      	str	r3, [sp, #0]
 800a51e:	462a      	mov	r2, r5
 800a520:	4b05      	ldr	r3, [pc, #20]	@ (800a538 <_vfiprintf_r+0x228>)
 800a522:	a904      	add	r1, sp, #16
 800a524:	4630      	mov	r0, r6
 800a526:	f7fe f81d 	bl	8008564 <_printf_i>
 800a52a:	e7e4      	b.n	800a4f6 <_vfiprintf_r+0x1e6>
 800a52c:	0800a9b0 	.word	0x0800a9b0
 800a530:	0800a9ba 	.word	0x0800a9ba
 800a534:	08008035 	.word	0x08008035
 800a538:	0800a2ed 	.word	0x0800a2ed
 800a53c:	0800a9b6 	.word	0x0800a9b6

0800a540 <__swbuf_r>:
 800a540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a542:	460e      	mov	r6, r1
 800a544:	4614      	mov	r4, r2
 800a546:	4605      	mov	r5, r0
 800a548:	b118      	cbz	r0, 800a552 <__swbuf_r+0x12>
 800a54a:	6a03      	ldr	r3, [r0, #32]
 800a54c:	b90b      	cbnz	r3, 800a552 <__swbuf_r+0x12>
 800a54e:	f7fe f9b3 	bl	80088b8 <__sinit>
 800a552:	69a3      	ldr	r3, [r4, #24]
 800a554:	60a3      	str	r3, [r4, #8]
 800a556:	89a3      	ldrh	r3, [r4, #12]
 800a558:	071a      	lsls	r2, r3, #28
 800a55a:	d501      	bpl.n	800a560 <__swbuf_r+0x20>
 800a55c:	6923      	ldr	r3, [r4, #16]
 800a55e:	b943      	cbnz	r3, 800a572 <__swbuf_r+0x32>
 800a560:	4621      	mov	r1, r4
 800a562:	4628      	mov	r0, r5
 800a564:	f000 f82a 	bl	800a5bc <__swsetup_r>
 800a568:	b118      	cbz	r0, 800a572 <__swbuf_r+0x32>
 800a56a:	f04f 37ff 	mov.w	r7, #4294967295
 800a56e:	4638      	mov	r0, r7
 800a570:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a572:	6823      	ldr	r3, [r4, #0]
 800a574:	6922      	ldr	r2, [r4, #16]
 800a576:	1a98      	subs	r0, r3, r2
 800a578:	6963      	ldr	r3, [r4, #20]
 800a57a:	b2f6      	uxtb	r6, r6
 800a57c:	4283      	cmp	r3, r0
 800a57e:	4637      	mov	r7, r6
 800a580:	dc05      	bgt.n	800a58e <__swbuf_r+0x4e>
 800a582:	4621      	mov	r1, r4
 800a584:	4628      	mov	r0, r5
 800a586:	f7ff fde9 	bl	800a15c <_fflush_r>
 800a58a:	2800      	cmp	r0, #0
 800a58c:	d1ed      	bne.n	800a56a <__swbuf_r+0x2a>
 800a58e:	68a3      	ldr	r3, [r4, #8]
 800a590:	3b01      	subs	r3, #1
 800a592:	60a3      	str	r3, [r4, #8]
 800a594:	6823      	ldr	r3, [r4, #0]
 800a596:	1c5a      	adds	r2, r3, #1
 800a598:	6022      	str	r2, [r4, #0]
 800a59a:	701e      	strb	r6, [r3, #0]
 800a59c:	6962      	ldr	r2, [r4, #20]
 800a59e:	1c43      	adds	r3, r0, #1
 800a5a0:	429a      	cmp	r2, r3
 800a5a2:	d004      	beq.n	800a5ae <__swbuf_r+0x6e>
 800a5a4:	89a3      	ldrh	r3, [r4, #12]
 800a5a6:	07db      	lsls	r3, r3, #31
 800a5a8:	d5e1      	bpl.n	800a56e <__swbuf_r+0x2e>
 800a5aa:	2e0a      	cmp	r6, #10
 800a5ac:	d1df      	bne.n	800a56e <__swbuf_r+0x2e>
 800a5ae:	4621      	mov	r1, r4
 800a5b0:	4628      	mov	r0, r5
 800a5b2:	f7ff fdd3 	bl	800a15c <_fflush_r>
 800a5b6:	2800      	cmp	r0, #0
 800a5b8:	d0d9      	beq.n	800a56e <__swbuf_r+0x2e>
 800a5ba:	e7d6      	b.n	800a56a <__swbuf_r+0x2a>

0800a5bc <__swsetup_r>:
 800a5bc:	b538      	push	{r3, r4, r5, lr}
 800a5be:	4b29      	ldr	r3, [pc, #164]	@ (800a664 <__swsetup_r+0xa8>)
 800a5c0:	4605      	mov	r5, r0
 800a5c2:	6818      	ldr	r0, [r3, #0]
 800a5c4:	460c      	mov	r4, r1
 800a5c6:	b118      	cbz	r0, 800a5d0 <__swsetup_r+0x14>
 800a5c8:	6a03      	ldr	r3, [r0, #32]
 800a5ca:	b90b      	cbnz	r3, 800a5d0 <__swsetup_r+0x14>
 800a5cc:	f7fe f974 	bl	80088b8 <__sinit>
 800a5d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5d4:	0719      	lsls	r1, r3, #28
 800a5d6:	d422      	bmi.n	800a61e <__swsetup_r+0x62>
 800a5d8:	06da      	lsls	r2, r3, #27
 800a5da:	d407      	bmi.n	800a5ec <__swsetup_r+0x30>
 800a5dc:	2209      	movs	r2, #9
 800a5de:	602a      	str	r2, [r5, #0]
 800a5e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a5e4:	81a3      	strh	r3, [r4, #12]
 800a5e6:	f04f 30ff 	mov.w	r0, #4294967295
 800a5ea:	e033      	b.n	800a654 <__swsetup_r+0x98>
 800a5ec:	0758      	lsls	r0, r3, #29
 800a5ee:	d512      	bpl.n	800a616 <__swsetup_r+0x5a>
 800a5f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a5f2:	b141      	cbz	r1, 800a606 <__swsetup_r+0x4a>
 800a5f4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a5f8:	4299      	cmp	r1, r3
 800a5fa:	d002      	beq.n	800a602 <__swsetup_r+0x46>
 800a5fc:	4628      	mov	r0, r5
 800a5fe:	f7ff f8af 	bl	8009760 <_free_r>
 800a602:	2300      	movs	r3, #0
 800a604:	6363      	str	r3, [r4, #52]	@ 0x34
 800a606:	89a3      	ldrh	r3, [r4, #12]
 800a608:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a60c:	81a3      	strh	r3, [r4, #12]
 800a60e:	2300      	movs	r3, #0
 800a610:	6063      	str	r3, [r4, #4]
 800a612:	6923      	ldr	r3, [r4, #16]
 800a614:	6023      	str	r3, [r4, #0]
 800a616:	89a3      	ldrh	r3, [r4, #12]
 800a618:	f043 0308 	orr.w	r3, r3, #8
 800a61c:	81a3      	strh	r3, [r4, #12]
 800a61e:	6923      	ldr	r3, [r4, #16]
 800a620:	b94b      	cbnz	r3, 800a636 <__swsetup_r+0x7a>
 800a622:	89a3      	ldrh	r3, [r4, #12]
 800a624:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a628:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a62c:	d003      	beq.n	800a636 <__swsetup_r+0x7a>
 800a62e:	4621      	mov	r1, r4
 800a630:	4628      	mov	r0, r5
 800a632:	f000 f883 	bl	800a73c <__smakebuf_r>
 800a636:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a63a:	f013 0201 	ands.w	r2, r3, #1
 800a63e:	d00a      	beq.n	800a656 <__swsetup_r+0x9a>
 800a640:	2200      	movs	r2, #0
 800a642:	60a2      	str	r2, [r4, #8]
 800a644:	6962      	ldr	r2, [r4, #20]
 800a646:	4252      	negs	r2, r2
 800a648:	61a2      	str	r2, [r4, #24]
 800a64a:	6922      	ldr	r2, [r4, #16]
 800a64c:	b942      	cbnz	r2, 800a660 <__swsetup_r+0xa4>
 800a64e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a652:	d1c5      	bne.n	800a5e0 <__swsetup_r+0x24>
 800a654:	bd38      	pop	{r3, r4, r5, pc}
 800a656:	0799      	lsls	r1, r3, #30
 800a658:	bf58      	it	pl
 800a65a:	6962      	ldrpl	r2, [r4, #20]
 800a65c:	60a2      	str	r2, [r4, #8]
 800a65e:	e7f4      	b.n	800a64a <__swsetup_r+0x8e>
 800a660:	2000      	movs	r0, #0
 800a662:	e7f7      	b.n	800a654 <__swsetup_r+0x98>
 800a664:	20000020 	.word	0x20000020

0800a668 <_raise_r>:
 800a668:	291f      	cmp	r1, #31
 800a66a:	b538      	push	{r3, r4, r5, lr}
 800a66c:	4605      	mov	r5, r0
 800a66e:	460c      	mov	r4, r1
 800a670:	d904      	bls.n	800a67c <_raise_r+0x14>
 800a672:	2316      	movs	r3, #22
 800a674:	6003      	str	r3, [r0, #0]
 800a676:	f04f 30ff 	mov.w	r0, #4294967295
 800a67a:	bd38      	pop	{r3, r4, r5, pc}
 800a67c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a67e:	b112      	cbz	r2, 800a686 <_raise_r+0x1e>
 800a680:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a684:	b94b      	cbnz	r3, 800a69a <_raise_r+0x32>
 800a686:	4628      	mov	r0, r5
 800a688:	f000 f830 	bl	800a6ec <_getpid_r>
 800a68c:	4622      	mov	r2, r4
 800a68e:	4601      	mov	r1, r0
 800a690:	4628      	mov	r0, r5
 800a692:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a696:	f000 b817 	b.w	800a6c8 <_kill_r>
 800a69a:	2b01      	cmp	r3, #1
 800a69c:	d00a      	beq.n	800a6b4 <_raise_r+0x4c>
 800a69e:	1c59      	adds	r1, r3, #1
 800a6a0:	d103      	bne.n	800a6aa <_raise_r+0x42>
 800a6a2:	2316      	movs	r3, #22
 800a6a4:	6003      	str	r3, [r0, #0]
 800a6a6:	2001      	movs	r0, #1
 800a6a8:	e7e7      	b.n	800a67a <_raise_r+0x12>
 800a6aa:	2100      	movs	r1, #0
 800a6ac:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a6b0:	4620      	mov	r0, r4
 800a6b2:	4798      	blx	r3
 800a6b4:	2000      	movs	r0, #0
 800a6b6:	e7e0      	b.n	800a67a <_raise_r+0x12>

0800a6b8 <raise>:
 800a6b8:	4b02      	ldr	r3, [pc, #8]	@ (800a6c4 <raise+0xc>)
 800a6ba:	4601      	mov	r1, r0
 800a6bc:	6818      	ldr	r0, [r3, #0]
 800a6be:	f7ff bfd3 	b.w	800a668 <_raise_r>
 800a6c2:	bf00      	nop
 800a6c4:	20000020 	.word	0x20000020

0800a6c8 <_kill_r>:
 800a6c8:	b538      	push	{r3, r4, r5, lr}
 800a6ca:	4d07      	ldr	r5, [pc, #28]	@ (800a6e8 <_kill_r+0x20>)
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	4604      	mov	r4, r0
 800a6d0:	4608      	mov	r0, r1
 800a6d2:	4611      	mov	r1, r2
 800a6d4:	602b      	str	r3, [r5, #0]
 800a6d6:	f7f7 fae7 	bl	8001ca8 <_kill>
 800a6da:	1c43      	adds	r3, r0, #1
 800a6dc:	d102      	bne.n	800a6e4 <_kill_r+0x1c>
 800a6de:	682b      	ldr	r3, [r5, #0]
 800a6e0:	b103      	cbz	r3, 800a6e4 <_kill_r+0x1c>
 800a6e2:	6023      	str	r3, [r4, #0]
 800a6e4:	bd38      	pop	{r3, r4, r5, pc}
 800a6e6:	bf00      	nop
 800a6e8:	20000644 	.word	0x20000644

0800a6ec <_getpid_r>:
 800a6ec:	f7f7 bad4 	b.w	8001c98 <_getpid>

0800a6f0 <__swhatbuf_r>:
 800a6f0:	b570      	push	{r4, r5, r6, lr}
 800a6f2:	460c      	mov	r4, r1
 800a6f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6f8:	2900      	cmp	r1, #0
 800a6fa:	b096      	sub	sp, #88	@ 0x58
 800a6fc:	4615      	mov	r5, r2
 800a6fe:	461e      	mov	r6, r3
 800a700:	da0d      	bge.n	800a71e <__swhatbuf_r+0x2e>
 800a702:	89a3      	ldrh	r3, [r4, #12]
 800a704:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a708:	f04f 0100 	mov.w	r1, #0
 800a70c:	bf14      	ite	ne
 800a70e:	2340      	movne	r3, #64	@ 0x40
 800a710:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a714:	2000      	movs	r0, #0
 800a716:	6031      	str	r1, [r6, #0]
 800a718:	602b      	str	r3, [r5, #0]
 800a71a:	b016      	add	sp, #88	@ 0x58
 800a71c:	bd70      	pop	{r4, r5, r6, pc}
 800a71e:	466a      	mov	r2, sp
 800a720:	f000 f848 	bl	800a7b4 <_fstat_r>
 800a724:	2800      	cmp	r0, #0
 800a726:	dbec      	blt.n	800a702 <__swhatbuf_r+0x12>
 800a728:	9901      	ldr	r1, [sp, #4]
 800a72a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a72e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a732:	4259      	negs	r1, r3
 800a734:	4159      	adcs	r1, r3
 800a736:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a73a:	e7eb      	b.n	800a714 <__swhatbuf_r+0x24>

0800a73c <__smakebuf_r>:
 800a73c:	898b      	ldrh	r3, [r1, #12]
 800a73e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a740:	079d      	lsls	r5, r3, #30
 800a742:	4606      	mov	r6, r0
 800a744:	460c      	mov	r4, r1
 800a746:	d507      	bpl.n	800a758 <__smakebuf_r+0x1c>
 800a748:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a74c:	6023      	str	r3, [r4, #0]
 800a74e:	6123      	str	r3, [r4, #16]
 800a750:	2301      	movs	r3, #1
 800a752:	6163      	str	r3, [r4, #20]
 800a754:	b003      	add	sp, #12
 800a756:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a758:	ab01      	add	r3, sp, #4
 800a75a:	466a      	mov	r2, sp
 800a75c:	f7ff ffc8 	bl	800a6f0 <__swhatbuf_r>
 800a760:	9f00      	ldr	r7, [sp, #0]
 800a762:	4605      	mov	r5, r0
 800a764:	4639      	mov	r1, r7
 800a766:	4630      	mov	r0, r6
 800a768:	f7ff f86e 	bl	8009848 <_malloc_r>
 800a76c:	b948      	cbnz	r0, 800a782 <__smakebuf_r+0x46>
 800a76e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a772:	059a      	lsls	r2, r3, #22
 800a774:	d4ee      	bmi.n	800a754 <__smakebuf_r+0x18>
 800a776:	f023 0303 	bic.w	r3, r3, #3
 800a77a:	f043 0302 	orr.w	r3, r3, #2
 800a77e:	81a3      	strh	r3, [r4, #12]
 800a780:	e7e2      	b.n	800a748 <__smakebuf_r+0xc>
 800a782:	89a3      	ldrh	r3, [r4, #12]
 800a784:	6020      	str	r0, [r4, #0]
 800a786:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a78a:	81a3      	strh	r3, [r4, #12]
 800a78c:	9b01      	ldr	r3, [sp, #4]
 800a78e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a792:	b15b      	cbz	r3, 800a7ac <__smakebuf_r+0x70>
 800a794:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a798:	4630      	mov	r0, r6
 800a79a:	f000 f81d 	bl	800a7d8 <_isatty_r>
 800a79e:	b128      	cbz	r0, 800a7ac <__smakebuf_r+0x70>
 800a7a0:	89a3      	ldrh	r3, [r4, #12]
 800a7a2:	f023 0303 	bic.w	r3, r3, #3
 800a7a6:	f043 0301 	orr.w	r3, r3, #1
 800a7aa:	81a3      	strh	r3, [r4, #12]
 800a7ac:	89a3      	ldrh	r3, [r4, #12]
 800a7ae:	431d      	orrs	r5, r3
 800a7b0:	81a5      	strh	r5, [r4, #12]
 800a7b2:	e7cf      	b.n	800a754 <__smakebuf_r+0x18>

0800a7b4 <_fstat_r>:
 800a7b4:	b538      	push	{r3, r4, r5, lr}
 800a7b6:	4d07      	ldr	r5, [pc, #28]	@ (800a7d4 <_fstat_r+0x20>)
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	4604      	mov	r4, r0
 800a7bc:	4608      	mov	r0, r1
 800a7be:	4611      	mov	r1, r2
 800a7c0:	602b      	str	r3, [r5, #0]
 800a7c2:	f7f7 fad1 	bl	8001d68 <_fstat>
 800a7c6:	1c43      	adds	r3, r0, #1
 800a7c8:	d102      	bne.n	800a7d0 <_fstat_r+0x1c>
 800a7ca:	682b      	ldr	r3, [r5, #0]
 800a7cc:	b103      	cbz	r3, 800a7d0 <_fstat_r+0x1c>
 800a7ce:	6023      	str	r3, [r4, #0]
 800a7d0:	bd38      	pop	{r3, r4, r5, pc}
 800a7d2:	bf00      	nop
 800a7d4:	20000644 	.word	0x20000644

0800a7d8 <_isatty_r>:
 800a7d8:	b538      	push	{r3, r4, r5, lr}
 800a7da:	4d06      	ldr	r5, [pc, #24]	@ (800a7f4 <_isatty_r+0x1c>)
 800a7dc:	2300      	movs	r3, #0
 800a7de:	4604      	mov	r4, r0
 800a7e0:	4608      	mov	r0, r1
 800a7e2:	602b      	str	r3, [r5, #0]
 800a7e4:	f7f7 fad0 	bl	8001d88 <_isatty>
 800a7e8:	1c43      	adds	r3, r0, #1
 800a7ea:	d102      	bne.n	800a7f2 <_isatty_r+0x1a>
 800a7ec:	682b      	ldr	r3, [r5, #0]
 800a7ee:	b103      	cbz	r3, 800a7f2 <_isatty_r+0x1a>
 800a7f0:	6023      	str	r3, [r4, #0]
 800a7f2:	bd38      	pop	{r3, r4, r5, pc}
 800a7f4:	20000644 	.word	0x20000644

0800a7f8 <_init>:
 800a7f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7fa:	bf00      	nop
 800a7fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a7fe:	bc08      	pop	{r3}
 800a800:	469e      	mov	lr, r3
 800a802:	4770      	bx	lr

0800a804 <_fini>:
 800a804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a806:	bf00      	nop
 800a808:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a80a:	bc08      	pop	{r3}
 800a80c:	469e      	mov	lr, r3
 800a80e:	4770      	bx	lr
