SCHM0106

HEADER
{
 FREEID 243
 VARIABLES
 {
  #ARCHITECTURE="Reg_ClkEnable"
  #BLOCKTABLE_FILE="#CarimboLarc.bde"
  #BLOCKTABLE_INCLUDED="1"
  #DEFAULT_RANGE0="<range<index=\"0\"><name=\"c\"><left=\"32\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE1="<range<index=\"0\"><name=\"d\"><left=\"NumeroBits - 32\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE2="<range<index=\"0\"><name=\"q\"><left=\"NumeroBits - 32\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE3="<range<index=\"0\"><name=\"qi\"><left=\"NumeroBits - 32\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #ENTITY="Reg_ClkEnable"
  #LANGUAGE="VHDL"
  AUTHOR="Wilson Ruggiero"
  COMPANY="Larc-Epusp"
  CREATIONDATE="09/11/2013"
  PAGECOUNT="2"
  TITLE="No Title"
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
 }
 
 BODY
 {
  VHDLDESIGNUNITHDR  20, 0, 0
  {
   LABEL ""
   TEXT 
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;"
   RECT (280,260,800,385)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
  }
  TEXT  21, 0, 0
  {
   TEXT "Registra o valor da entrada na borda de subida do sinal de relógio se o clock enable estiver ativo"
   RECT (580,400,1826,435)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (12,0,0,400,0,0,0,"Arial")
  }
  TEXT  22, 0, 0
  {
   TEXT "Registrador Tipo D com Clock Enable"
   RECT (800,320,1771,388)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (24,0,0,400,0,0,0,"Arial")
  }
  INSTANCE  23, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="D(NumeroBits - 32:0)"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="std_logic_vector"
   }
   COORD (640,680)
   VERTEXES ( (2,78) )
  }
  TEXT  25, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (282,663,560,698)
   ALIGN 6
   MARGINS (1,1)
   PARENT 23
  }
  INSTANCE  26, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #LIBRARY="#terminals"
    #REFERENCE="Q(NumeroBits - 32:0)"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="std_logic_vector"
   }
   COORD (1630,742)
   VERTEXES ( (2,85) )
  }
  TEXT  28, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1710,725,1990,760)
   ALIGN 4
   MARGINS (1,1)
   PARENT 26
  }
  PROCESS  29, 0, 0
  {
   LABEL "Registrador"
   TEXT 
"Registrador :\n"+
"process (R, S, C)\n"+
"-- Section above this comment may be overwritten according to\n"+
"-- \"Update sensitivity list automatically\" option status\n"+
"begin\n"+
"\tif R='1' then\t-- \tReset assíncrono\n"+
"\t\tqi(NumeroBits -1 downto 0) <= (others => '0');-- Inicialização com zero\n"+
"\telsif S = '1' then -- Set assíncrono\n"+
"\t\tqi(NumeroBits - 1 downto 0) <= (others => '1'); -- Inicialização com um\n"+
"\telsif (C'event and C='1') then  -- Clock na borda de subida\n"+
"\t\tif CE = '1' then\n"+
"\t\t\tqi <= D;\n"+
"\t\telse\n"+
"\t\t\tnull;\n"+
"\t\tend if;\n"+
"\tend if;\n"+
"end process Registrador;"
   RECT (716,610,936,910)
   ALIGN 5
   MARGINS (20,20)
   FONT (12,0,0,700,0,0,0,"Arial")
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   CORNER 10
   VTX (  79, 82, 87, 89, 158, 161 )
   VARIABLES
   {
    #DIRECTION_LIST="79 82 89 158 161 "
    #UPDATE_SENS_LIST="1"
   }
   LIST (  82, 89, 158 )
  }
  SIGNALASSIGN  35, 0, 0
  {
   LABEL "SignalAssignments_1"
   TEXT "Q <= qi after Tprop;"
   RECT (1166,688,1486,808)
   OUTLINE 0,3, (123,4,123)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
   VTX (  84, 86 )
  }
  NET BUS  38, 0, 0
  NET BUS  42, 0, 0
  NET WIRE  46, 0, 0
  NET BUS  49, 0, 0
  TEXT  52, 0, 0
  {
   TEXT "$#NAME"
   RECT (945,651,1175,680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 106
  }
  INSTANCE  56, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="C(32:0)"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (640,860)
   VERTEXES ( (2,157) )
  }
  TEXT  63, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (466,844,565,879)
   ALIGN 2
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 56
  }
  INSTANCE  64, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="R"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="std_logic"
   }
   COORD (640,1000)
   VERTEXES ( (2,83) )
  }
  TEXT  66, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (542,984,565,1019)
   ALIGN 2
   MARGINS (1,1)
   COLOR (0,0,192)
   PARENT 64
  }
  GENERIC  67, 0, 0
  {
   LABEL "Generic"
   TEXT "NumeroBits : INTEGER := 8;"
   RECT (520,1080,940,1160)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
  }
  GENERIC  68, 0, 0
  {
   LABEL "Generic_2"
   TEXT "Tprop : time := 5 ns;"
   RECT (960,1080,1340,1160)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
  }
  GENERIC  69, 0, 0
  {
   LABEL "Generic_3"
   TEXT "Tsetup : time := 2 ns;"
   RECT (1380,1080,1760,1160)
   MARGINS (20,20)
   MULTILINE
   SYNTAXCOLORED
   SHOWTEXT
   CORNER 10
  }
  INSTANCE  70, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="S"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="std_logic"
   }
   COORD (640,560)
   VERTEXES ( (2,88) )
  }
  TEXT  72, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (548,543,569,578)
   ALIGN 6
   MARGINS (1,1)
   PARENT 70
  }
  NET WIRE  73, 0, 0
  VTX  78, 0, 0
  {
   COORD (640,680)
  }
  VTX  79, 0, 0
  {
   COORD (716,682)
  }
  VTX  82, 0, 0
  {
   COORD (820,910)
  }
  VTX  83, 0, 0
  {
   COORD (640,1000)
  }
  VTX  84, 0, 0
  {
   COORD (1486,744)
  }
  VTX  85, 0, 0
  {
   COORD (1630,742)
  }
  VTX  86, 0, 0
  {
   COORD (1166,744)
  }
  VTX  87, 0, 0
  {
   COORD (936,744)
  }
  VTX  88, 0, 0
  {
   COORD (640,560)
  }
  VTX  89, 0, 0
  {
   COORD (820,610)
  }
  VTX  90, 0, 0
  {
   COORD (715,680)
  }
  BUS  91, 0, 0
  {
   NET 38
   VTX 78, 90
  }
  VTX  92, 0, 0
  {
   COORD (715,682)
  }
  BUS  93, 0, 0
  {
   NET 38
   VTX 90, 92
  }
  BUS  94, 0, 0
  {
   NET 38
   VTX 92, 79
  }
  VTX  100, 0, 0
  {
   COORD (820,1000)
  }
  WIRE  101, 0, 0
  {
   NET 46
   VTX 82, 100
  }
  WIRE  102, 0, 0
  {
   NET 46
   VTX 100, 83
  }
  VTX  103, 0, 0
  {
   COORD (1486,742)
  }
  BUS  104, 0, 0
  {
   NET 49
   VTX 84, 103
  }
  BUS  105, 0, 0
  {
   NET 49
   VTX 103, 85
  }
  BUS  106, 0, 0
  {
   NET 223
   VTX 86, 87
  }
  VTX  107, 0, 0
  {
   COORD (820,560)
  }
  WIRE  108, 0, 0
  {
   NET 73
   VTX 88, 107
  }
  WIRE  109, 0, 0
  {
   NET 73
   VTX 107, 89
  }
  INSTANCE  110, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="CE"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="std_logic"
   }
   COORD (640,780)
   VERTEXES ( (2,160) )
  }
  TEXT  111, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (527,763,569,798)
   ALIGN 6
   MARGINS (1,1)
   PARENT 110
  }
  VTX  157, 0, 0
  {
   COORD (640,860)
  }
  VTX  158, 0, 0
  {
   COORD (716,860)
  }
  BUS  159, 0, 0
  {
   NET 42
   VTX 157, 158
  }
  VTX  160, 0, 0
  {
   COORD (640,780)
  }
  VTX  161, 0, 0
  {
   COORD (716,780)
  }
  WIRE  163, 0, 0
  {
   NET 164
   VTX 160, 161
  }
  NET WIRE  164, 0, 0
  NET BUS  223, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="qi(NumeroBits - 32:0)"
    #VHDL_TYPE="std_logic_vector"
   }
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (2200,1700)
  MARGINS (200,200,200,200)
  RECT (0,0,100,200)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1371399343"
   AUTOR="Nome do autor",BOTH
   DATA="Data de criação",BOTH
   PAGENAME=""
   PAGENUMBER="1"
   PROJETO="Nome do Projeto",BOTH
  }
 }
 
 BODY
 {
  LINE  224, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (1180,1340), (1180,1500) )
   FILL (1,(0,0,0),0)
  }
  LINE  225, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (1180,1380), (2000,1380) )
   FILL (1,(0,0,0),0)
  }
  LINE  226, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (2000,1500), (2000,1320), (1180,1320) )
   FILL (1,(0,0,0),0)
  }
  LINE  227, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (2000,1500), (1180,1500) )
   FILL (1,(0,0,0),0)
  }
  LINE  228, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (1480,1340), (1480,1400) )
   FILL (1,(0,0,0),0)
  }
  LINE  229, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (1480,1400), (1480,1500) )
   FILL (1,(0,0,0),0)
  }
  BMPPICT  230, 0, 0
  {
   RECT (1180,1320,1480,1380)
   TEXT
   "ezE1QTMzOEZELTk0QjYtNGZmNC1BMUUwLTZCREEwNTg1QzkwRH0AWCAAACgAAAChAAAALAAAAAEACAAAAAAAMBwAABMLAAATCwAAAAEAAAAAAABiDwAA98GeAKJvZADQtrIAikYxAP///wC9mpQA/e3iAHMnGADo2tIA1JFkAN+fcwD/1rkAbSAEAOnKtQCdZVIAyIRYAOuwiwD/59QAu5J9APr28gCwgXEAaxgAAJZXOwBzIAMA/93DAOTTyADJqZgA7eLiAH41GQDntZYAjE09AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAAAAFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQAAAAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBRQUBwcZGRkODg4ODgwZEhIHFBQUBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAAAABQUFBQUFBQUFBQUFBQUFBQUFBQUFFAcHEhIZDAwBAQEREQsLChAQEBAKCxEBDhkHBxQUFBQUFBQFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAAAAFBQUFBQUFBQUFBQUFBQUFBQUUBxIZDBkZGRkZDAwMDAEBERELCwsTCx4eDgwZEgcHFBQUHA4eHg4ZHAcUBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQAAAAUFBQUFBQUFBQUFBQUFBQcSGRkZGRkZGRkZGRkZGRkZGRkZGQkSBxQUBQUFBQUFBQUFBQUFFAkOHhERAQ4SBwUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAAAABQUFBQUFBQUFBQUFBQcZDBkZGRkZGRkSEhISEhISEgcUBQUFBQUFBQUFBQUFBQUFBRQUFAcHHAkOGwoRAQwZFAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAAAAFBQUFBQUFBQUFBQcMDAwZGRISEgcHBxQUFBQFBQUFBQUFBRQUBxwJGg4DAxsbBhUVFQ8XFxcEBB0dHQQXDxAbDgkUBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQAAAAUFBQUFBQUFBQcMAQwMGRIHBwcHBwcHEhIJGhoDGxsGExUVDxcXBAQdHR0YGBgWFhYAAAAAAAAAAAAAABYIHR8CGwkFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBRQaGxsHBQUFBQUFBQUFAAAABQUFBQUFBQUZAQEMGRkZHhMTEBUPDxcXFwQEHR0ICBgWFhYWFhYWFhYAAAAAAAAAAAAAFhgdBB8PAhUGAwMaGhwcFAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFHAMTDwQYCBcbHAUFBQUFBQUAAAAFBQUFBQUFDhEBDBkZGRIeBAAWFhYWFhYWFhYWFhYWFhYWFhYAAAAAABYWCAgdHw8CFQYbAxocHBQFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBRwaBg8EHQ0WFhYWFhgEEwkFBQUFBQAAAAUFBQUFBQ4LEQEMGRkSEgcOBAAWGBgYGBgYGBgYGBgYDQ0NCB0EHwIVExsDGgkcFAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUcHBQFBQUFBQUFBQUFBRQcHAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUUCRsVFx0YFhYWGBgYGBgYGBYWBBUaFAUFAAAABQUFBQUOCxEBDBkZGRISBxQaHxYYGBgYGBgYGBgYFh0VGwMOCRwUFAUFBQUFBRQaDhwHFBQFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBRUEDxUbGhwUBQUHCQMGDx0PFAUFBQUFBQUFBQUFBQUFBQUFBQUFHAkJCRoaGhoOHAUFBQUFBQUFBQcaGw8EGBYWGBgYGBgYGBgYGBgWFhYAAB0VGgUAAAAFBQUFDgoLEQEMGRkSEgcHFAUcDxYWDQ0YGBgYGBgYGAYFBQUFBQUFBQUFBQUFBQMfHR8PFRMbAxoJBxQFBQUFBQUFBQUFBQUFBQUUDwAAFhgIBAMFBwIdGBYWAAQcBQUFBQUFBQUFBQUFBQUFBQUFFBsEHR0dHR0ICAIcBQUFBQUFHA4TFx0WFhYWDQ0NGBgYGBgWFhYAAAANHR8PAhMaBQAAAAUFBRIKCgsRAQwZGRISBwcUBQUcDwAWGBgNDQ0NDQ0WGBsFBQUFBQUFBQUFBQUFBRofAAAWFhYIHQQXDxsUBQUFBQUFBQUFBQUFBQcXFhgYGAAAGwUHBAANDQ0WHQkFBQUFBQUFBQUFBQUFBQUFBRwVDQAWFhYWAAgVHAUFBQUHDhMXHRYAFg0NDQ0NDRYWFgAAABYIHR8CExsaHBQFBQUFAAAABQUUHhAKCxEBDBkZEhIHFAUFBQUcAgANDQ0NDQ0NDQ0AHQMFBQUFBQUFBQUFBQUFBQcVCBYYFhYWAAAADRUUBQUFBQUFBQUFBQUFHB8WGBgYFh0OBRQPFhgYGBYdGgUFBQUFBQUFBQUFBQUFBQUOFwAAGBgYGAAfAwUFBRQaExcdFgAAFhgYGBgWAAAAAA0dHw8VGwMJHBQFBQUFBQUFBQUAAAAFBRIKEAoLEQEMGRkSEgcFBQUFBQUHAgAWGBgYDQ0NDQ0ABAkFBQUFBQUFBQUFBQUFBQUbBAANGBgYGBgAFhUHBQUFBQUFBQUFBQUaHRYYGBgAHRoFBQIAGBgYFhgDBQUFBQUFBQUFBQUFBQUFGx0AFg0NDRYADwkFBRwbDx0NFhYWGBgYFgAAAA0IHw8VGxocBwUFBQUFBQUFBQUFBQUFBQAAAAUFDhAQCgsRAQwZGRIHFAUFBQUFBQUUAgAWGA0NDQ0NDQ0WDwcFBQUFBQUFBQUFBQUFBQUJDwAWDQ0NDQ0WFg8JBQUFBQUFBQUFBQMdFg0NDQAEHAUFExYNDQ0NFhsFBQUFBQUFBQUFBQUFBxUNAA0NDQ0ADRUHBRQbHxgWFhYYGBgWAAAIHwITAxocFAUFBQUFBQUFBQUFBQUFBQUFBQUFAAAABRQeChAKCxEBDBkZEhIUBQUFBQUFBQUUFRYWDQ0NDQ0NDQ0WFRQFBQUFBQUFBQUFBQUFBQUHFQ0ADRgYGBgYFh8aBQUFBQUFBQUFAwgWGBgYABccBQUbDQ0NDQ0WEwUFBQUFBQUFBQUFBRoXFhYYGBgWAB0DBQUJDxgWFhgYGBYWDQQCBhocFAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAAAAFFB4KEAoLEQEMGRkZEgUFBQUFBQUFBQUUFRYWDQ0NDRgYGBgYBgUFBQUFBQUFBQUFBQUFBQUFGwgAFg0NDQ0NAAQDBQUFBQUFBQUbDRYNDQ0WDxQFBQMNDQ0NDQACFAUFBQUFBQUFBQUbBBYWGBgYFhYPGgUFHBcAFhgYGBgWCAIDHBQFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQAAAAUHEQoQEAoLEQEMGRkSBQUFBQUFBQUFBQUFEw0WDQ0NGBgYGBYdAwUFBQUFBQUFBQUFBQUFBQUFGh8AAA0NGBgYFh0bBQUFBQUFBRMYGBgYGBYVBQUFGggWGBgYAA8UBQUFBQUFBQUHFRgWGA0NDQ0IFQcFBQUTABYYGBgYFh0DBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAAAABQceCwoQCgsRAQwMGRIUBQUFBQUFBQUFBQUFEw0WDQ0NDQ0NDRYECQUFBQUFBQUFBQUFBQUFBQUFHAINAA0YGBgYFggGFAUFBQUFFRYWGBgWFhMFBQUJHRYYGBgAHxwFBQUFBQUFCQ8WFg0NDQ0NHRsFBQUFBQIADQ0NDQ0WFQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAAAAFFA4LCxAQCgsRAQwMEhQFBQUFBQUFBQUFBQUFBg0AGBgYGBgYGAAXHAUFBQUFBQUFBQUFBQUFBQUFFAYIABgNDQ0NFhYVBwUFBRQPABYWDRYWGwUFBRwEFhgYGBYdCQUFBQUFFAMEABYNDQ0NDRYEGwkFBQUFGwAAGBgYGBYXCQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQAAAAUFGQsLChAKCxEBDAwZFAUFBQUFBQUFBQUFBQUFBggAGBgYGBgYGBYVFAUFBQUFBQUFBQUFBQUFBQUFBQMEABYNDQ0NFhYPHAUFHBcADQ0NFggDBQUFFA8AGBgYFh0aBQUFBRQbCAAAAAAAABYWDRYNBBUaBQUHDwAADQ0NDRYEGxwFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAAAABQUUHgsKEBAKCxEBDAwHBQUFBQUFBQUFBQUFBQUFGwgADQ0YGBgYGBgGBQUFBQUFBQUFBQUFBQUFBQUFBQkPAAANDQ0NFhYXCQUJBBYYGBgAHRoFBQUFAgAYGBgWDQMFBQUFFAMbBhUCHx0NAAANDRYAAB0VHAUcDwAAGBgYGAANHxUDBwUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAAAAFBQUSEQsKEAoKCxEBARkFBQUFBQUFBQUFBQUFBQUFGwgADQ0YGBgYFggDBQUFBQUFBQUFBQUFBQUFBQUFBQcVDQANDQ0NFgAEGgkdAA0NDQAdCQUFBQUVABgYGBYWGwUFBQUFBQUFBRQcCQMVHw0NDQ0WAAAPHAUHEwgAAA0NDRYAAB0XEw4HBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQAAAAUFBQUJEQoKEBAKCxEBAQcFBQUFBQUFBQUFBQUFBQUFGwgADRgYGBgYAAQaBQUFBQUFBQUFBQUFBQUFBQUFBRQbCAANDQ0NDQAEFR0WDQ0NAB8cBQUFBRMADQ0NDRYTBQUFBQUFBQUFBQUFBQUOHQAYDQ0NABYbBQUFDgIIABYNDQ0WFhYWHRcVGxoUBQUFBQUFBQUFBQUFBQUFBQUFBQUFAAAABQUFBQUZEQoKEBAKCwsRDhQFBQUFBQUFBQUFBQUFBQUFAx0ADQ0NDQ0NABccBQUFBQUFBQUFBQUFBQUFBQUFBQUaHwAWGBgYGBYWGA0NDQ0AFwcFBQUFGxYWDQ0NABUUBQUFBQUFBQUFBQUHAw8YFg0NDQ0ADRsFBQUFFAMCCAAAFg0NDQ0WFhYYHRcVGxocBQUFBQUFBQUFBQUFBQUFBQUAAAAFBQUFBQUSEQoKEBAKCwsRDAUFBQUFBQUFBQUFBQUFBQUFDgQADQ0NDQ0NFg8UBQUFBQUFBQUFBQUFBQUFBQUFBQUcAg0WGBgYGBYWDQ0NFgAPFAUFBQUDDRYNDQ0ADxQFBQUFBQUUCQMGAgQYFg0NDQ0WAA0TFAUFBQUFBRQaFQQNABYWFhYWFhYWFhYYHQQbBQUFBQUFBQUFBQUFBQUFBQAAAAUFBQUFBQUHHgsKEBAQCgoLDAUFBQUFBQUFBQUFBQUFBQUFGgQADRgYGBgYFhUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFGwgADQ0NDQ0NDQ0WFhUFBQUFBRodFg0NDRYXBxQcCQ4bFRcdGBYWFhYWFhYAAAgPAwUFBQUFBQUFBQUFHBsCBA0WABYWDRgYGBgWABcHBQUFBQUFBQUFBQUFBQUFAAAABQUFBQUFBQUFGRELChAQEBAKDAUFBQUFBQUFBQUFBQUFBQUFGh8ADQ0NDQ0WCBsFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAwQAFhgYGA0NDRYNBgUFBQUFHAQWDQ0NDR0VAh8dCBYWABYWFhYWAAAADQQCAxQFBQUFBQUFBQUFBQUFBQUJGwIEHQ0AABYWGBgABAkFBQUFBQUFBQUFBQUFBQUAAAAFBQUFBQUFBQUFBw4LChAQEBAQDhQFBQUFBQUFBQUFBQUFBQUFCR8AFg0NDQ0WHRoFBQUFBQUFBQUFBQUFBQUFBQUFBQUFCQIAABgYGBgYFhgbBQUFBQUcHwANDQ0NFgAAAAAWFhYWFgAAAAAIHwIbCQUFBQUFBQUFBQUFBQUFBQUFBQUFBRwDEwIECA0AAAANAwUFBQUFBQUFBQUFBQUFBQAAAAUFBQUFBQUFBQUFBRwOEQoKChAQHhIFBQUFBQUFBQUFBQUFBQUFCR8AFhgYGBgABAkFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBxMIAA0YGBgWCAMFBQUFBRQPAA0NDQ0NDQ0NFgAAAAAIBA8CBgMcBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFFBwOBhUCHwQbBQUFBQUFBQUFBQUFBQUFAAAABQUFBQUFBQUFBQUFBQUHDB4LCwsKCwwUBQUFBQUFBQUFBQUFBQUFHAIAFhgYGBgADxwFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQMfAAANDQAIGgUFBQUFBQIADQ0NAAAAABYIBB8CBgMJBxQFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBRQcCRwFBQUFBQUFBQUFBQUFBQUAAAAFBQUFBQUFBQUFBQUFBQUFFBIOHhELCx4SBQUFBQUFBQUFBQUFBQUFBwIWGBgYGBYWFRQFFBQFBQUFBQUFBQUFBQUFBQUFBQUFBRwCCBYWFgIUBQUFBQUFAx0AAA0dHwIVGwMJBxQFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQAAAAUFBQUFBQUFBQUFBQUFBQUFBQUHCQ4eEREOBxQFBQUFBQUFBQUFBQUFCQQWGBgYHQ0WFQcHBQUFBQUFBQUFBQUFBQUFBQUFBQUFBRQaExMDFAUFBQUFBQUFCQYTAwkcFAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAAAABQUFBQUFBQUFBQUFBQUFBQUFBQUFBQcHDAwMGQcUBQUFBQUFBQUFBQUJBBYNDQ0dHwQdGwcUFAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAAAAFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQcHEhIHFBQFBRQUFBQcAxcWFhYWFhYdFxAQCx4aCRwUBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQAAAAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFFBQUFBQUCQ4DBg8IABYNDQ0NDQ0EGwYPGhQUFAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUF"+
"AAAABQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUUHAkaAxsGBhMTEwYGBhocHBsDFAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAAAAFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBxoUBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQAAAAUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBwcFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAAAABQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAAAAFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQAAAA=="
  }
  RECT  231, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   AREA (1180,1320,1480,1380)
   FILL (1,(0,0,0),0)
  }
  TEXT  232, 0, 0
  {
   TEXT "PCS2405: Arquitetura de Computadores"
   RECT (1500,1340,1974,1372)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,700,0,0,0,"Arial")
  }
  LINE  233, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (1180,1440), (1180,1440), (1480,1440) )
   FILL (1,(0,0,0),0)
  }
  LINE  234, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (1480,1440), (2000,1440) )
   FILL (1,(0,0,0),0)
  }
  TEXT  235, 0, 0
  {
   TEXT "Projeto"
   RECT (1280,1400,1362,1430)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
   VAR
  }
  TEXT  236, 0, 0
  {
   TEXT "Data"
   RECT (1360,1460,1415,1490)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
  }
  TEXT  237, 0, 0
  {
   TEXT "Autor"
   RECT (1200,1460,1262,1490)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
  }
  LINE  238, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (1320,1440), (1320,1500) )
   FILL (1,(0,0,0),0)
  }
  LINE  239, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   POINTS ( (1800,1440), (1800,1500) )
   FILL (1,(0,0,0),0)
  }
  TEXT  240, 0, 0
  {
   TEXT "$Projeto"
   RECT (1500,1400,1692,1430)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
  }
  TEXT  241, 0, 0
  {
   TEXT "$Autor"
   RECT (1500,1460,1669,1490)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
  }
  TEXT  242, 0, 0
  {
   TEXT "$Data"
   RECT (1800,1460,1979,1490)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
  }
 }
 
}

