
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     3    0.087545    0.204309    1.649248    1.985162 v cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.207780    0.021813    2.006975 v cell3/config_data_in (fpgacell)
                                              2.006975   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
                                  0.250000    0.587035   clock uncertainty
                                  0.000000    0.587035   clock reconvergence pessimism
                                  0.336310    0.923345   library hold time
                                              0.923345   data required time
---------------------------------------------------------------------------------------------
                                              0.923345   data required time
                                             -2.006975   data arrival time
---------------------------------------------------------------------------------------------
                                              1.083630   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     3    0.115017    0.264411    1.685178    2.020448 v cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.269585    0.030465    2.050913 v cell1/config_data_in (fpgacell)
                                              2.050913   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
                                  0.250000    0.599828   clock uncertainty
                                  0.000000    0.599828   clock reconvergence pessimism
                                  0.336310    0.936138   library hold time
                                              0.936138   data required time
---------------------------------------------------------------------------------------------
                                              0.936138   data required time
                                             -2.050913   data arrival time
---------------------------------------------------------------------------------------------
                                              1.114775   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     3    0.107656    0.243744    1.692294    2.042122 v cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.244296    0.005720    2.047842 v cell2/config_data_in (fpgacell)
                                              2.047842   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
                                  0.250000    0.585915   clock uncertainty
                                  0.000000    0.585915   clock reconvergence pessimism
                                  0.336310    0.922225   library hold time
                                              0.922225   data required time
---------------------------------------------------------------------------------------------
                                              0.922225   data required time
                                             -2.047842   data arrival time
---------------------------------------------------------------------------------------------
                                              1.125617   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003505    0.016446    0.009095 2000.009155 ^ config_data_in (in)
                                                         config_data_in (net)
                      0.016446    0.000000 2000.009155 ^ input1/A (sky130_fd_sc_hd__buf_2)
     1    0.037735    0.140721    0.140744 2000.149902 ^ input1/X (sky130_fd_sc_hd__buf_2)
                                                         net1 (net)
                      0.140751    0.001819 2000.151733 ^ cell0/config_data_in (fpgacell)
                                           2000.151733   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
                                  0.250000    0.585270   clock uncertainty
                                  0.000000    0.585270   clock reconvergence pessimism
                                  0.438870    1.024140   library hold time
                                              1.024140   data required time
---------------------------------------------------------------------------------------------
                                              1.024140   data required time
                                           -2000.151733   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.127563   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104927    0.002956 2000.152344 ^ cell3/nrst (fpgacell)
                                           2000.152344   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
                                  0.250000    0.587035   clock uncertainty
                                  0.000000    0.587035   clock reconvergence pessimism
                                  0.077920    0.664955   library hold time
                                              0.664955   data required time
---------------------------------------------------------------------------------------------
                                              0.664955   data required time
                                           -2000.152344   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.487305   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.107058    0.012051 2000.161499 ^ cell2/nrst (fpgacell)
                                           2000.161499   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
                                  0.250000    0.585915   clock uncertainty
                                  0.000000    0.585915   clock reconvergence pessimism
                                  0.077920    0.663835   library hold time
                                              0.663835   data required time
---------------------------------------------------------------------------------------------
                                              0.663835   data required time
                                           -2000.161499   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.497559   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011008    0.017979    0.010914 2000.010986 v en (in)
                                                         en (net)
                      0.017980    0.000000 2000.010986 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120048    0.053709    0.104137 2000.115112 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.054116    0.003638 2000.118774 v cell3/en (fpgacell)
                                           2000.118774   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
                                  0.250000    0.587035   clock uncertainty
                                  0.000000    0.587035   clock reconvergence pessimism
                                 -0.070010    0.517025   library hold time
                                              0.517025   data required time
---------------------------------------------------------------------------------------------
                                              0.517025   data required time
                                           -2000.118774   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.601685   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011008    0.017979    0.010914 2000.010986 v en (in)
                                                         en (net)
                      0.017980    0.000000 2000.010986 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120048    0.053709    0.104137 2000.115112 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.059056    0.012960 2000.128052 v cell2/en (fpgacell)
                                           2000.128052   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
                                  0.250000    0.585915   clock uncertainty
                                  0.000000    0.585915   clock reconvergence pessimism
                                 -0.070010    0.515905   library hold time
                                              0.515905   data required time
---------------------------------------------------------------------------------------------
                                              0.515905   data required time
                                           -2000.128052   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.612183   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.184103    0.058890 2000.335205 ^ cell1/nrst (fpgacell)
                                           2000.335205   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
                                  0.250000    0.599828   clock uncertainty
                                  0.000000    0.599828   clock reconvergence pessimism
                                  0.077920    0.677748   library hold time
                                              0.677748   data required time
---------------------------------------------------------------------------------------------
                                              0.677748   data required time
                                           -2000.335205   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.657349   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
                                           2000.343384   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
                                  0.250000    0.585270   clock uncertainty
                                  0.000000    0.585270   clock reconvergence pessimism
                                  0.077920    0.663190   library hold time
                                              0.663190   data required time
---------------------------------------------------------------------------------------------
                                              0.663190   data required time
                                           -2000.343384   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.680176   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011008    0.017979    0.010914 2000.010986 v en (in)
                                                         en (net)
                      0.017980    0.000000 2000.010986 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120048    0.053709    0.104137 2000.115112 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.053913    0.002728 2000.117798 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.196016    0.065174    0.110504 2000.228394 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.151451    0.066393 2000.294678 v cell1/en (fpgacell)
                                           2000.294678   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
                                  0.250000    0.599828   clock uncertainty
                                  0.000000    0.599828   clock reconvergence pessimism
                                 -0.070010    0.529818   library hold time
                                              0.529818   data required time
---------------------------------------------------------------------------------------------
                                              0.529818   data required time
                                           -2000.294678   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.764893   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011008    0.017979    0.010914 2000.010986 v en (in)
                                                         en (net)
                      0.017980    0.000000 2000.010986 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120048    0.053709    0.104137 2000.115112 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.053913    0.002728 2000.117798 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.196016    0.065174    0.110504 2000.228394 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.165326    0.075261 2000.303589 v cell0/en (fpgacell)
                                           2000.303589   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
                                  0.250000    0.585270   clock uncertainty
                                  0.000000    0.585270   clock reconvergence pessimism
                                 -0.070010    0.515260   library hold time
                                              0.515260   data required time
---------------------------------------------------------------------------------------------
                                              0.515260   data required time
                                           -2000.303589   data arrival time
---------------------------------------------------------------------------------------------
                                           1999.788330   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011105    0.018138    0.011141 2000.011230 v config_en (in)
                                                         config_en (net)
                      0.018140    0.000000 2000.011230 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124440    0.055173    0.104365 2000.115601 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.055577    0.003638 2000.119141 v cell3/config_en (fpgacell)
                                           2000.119141   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
                                  0.250000    0.587035   clock uncertainty
                                  0.000000    0.587035   clock reconvergence pessimism
                                 -1.064420   -0.477385   library hold time
                                             -0.477385   data required time
---------------------------------------------------------------------------------------------
                                             -0.477385   data required time
                                           -2000.119141   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.596680   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011105    0.018138    0.011141 2000.011230 v config_en (in)
                                                         config_en (net)
                      0.018140    0.000000 2000.011230 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124440    0.055173    0.104365 2000.115601 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.061681    0.014325 2000.129883 v cell2/config_en (fpgacell)
                                           2000.129883   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
                                  0.250000    0.585915   clock uncertainty
                                  0.000000    0.585915   clock reconvergence pessimism
                                 -1.064420   -0.478505   library hold time
                                             -0.478505   data required time
---------------------------------------------------------------------------------------------
                                             -0.478505   data required time
                                           -2000.129883   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.608276   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011105    0.018138    0.011141 2000.011230 v config_en (in)
                                                         config_en (net)
                      0.018140    0.000000 2000.011230 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124440    0.055173    0.104365 2000.115601 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.055287    0.001819 2000.117432 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.191033    0.062725    0.111186 2000.228516 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.145938    0.063665 2000.292236 v cell1/config_en (fpgacell)
                                           2000.292236   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
                                  0.250000    0.599828   clock uncertainty
                                  0.000000    0.599828   clock reconvergence pessimism
                                 -1.064420   -0.464592   library hold time
                                             -0.464592   data required time
---------------------------------------------------------------------------------------------
                                             -0.464592   data required time
                                           -2000.292236   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.756714   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011105    0.018138    0.011141 2000.011230 v config_en (in)
                                                         config_en (net)
                      0.018140    0.000000 2000.011230 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124440    0.055173    0.104365 2000.115601 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.055287    0.001819 2000.117432 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.191033    0.062725    0.111186 2000.228516 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.161232    0.073214 2000.301758 v cell0/config_en (fpgacell)
                                           2000.301758   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
                                  0.250000    0.585270   clock uncertainty
                                  0.000000    0.585270   clock reconvergence pessimism
                                 -1.064420   -0.479150   library hold time
                                             -0.479150   data required time
---------------------------------------------------------------------------------------------
                                             -0.479150   data required time
                                           -2000.301758   data arrival time
---------------------------------------------------------------------------------------------
                                           2000.780884   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     3    0.036415    0.093380    1.576244    1.913280 v cell3/config_data_out (fpgacell)
                                                         net136 (net)
                      0.093542    0.004635    1.917915 v output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034290    0.062810    0.143148    2.061062 v output136/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.062811    0.000365    2.061428 v config_data_out (out)
                                              2.061428   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                             -2.061428   data arrival time
---------------------------------------------------------------------------------------------
                                           2001.811279   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.006179    0.021832   10.696568   11.031838 v cell0/SBsouth_out[13] (fpgacell)
                                                         net205 (net)
                      0.021832    0.000081   11.031919 v output205/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062719    0.114288   11.146207 v output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.062720    0.000356   11.146564 v io_south_out[13] (out)
                                             11.146564   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.146564   data arrival time
---------------------------------------------------------------------------------------------
                                           2010.896484   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.006200    0.021883   10.703236   11.038507 v cell0/SBwest_out[13] (fpgacell)
                                                         net237 (net)
                      0.021883    0.000102   11.038609 v output237/A (sky130_fd_sc_hd__buf_2)
     1    0.034100    0.062354    0.114118   11.152727 v output237/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.062354    0.000242   11.152969 v io_west_out[13] (out)
                                             11.152969   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.152969   data arrival time
---------------------------------------------------------------------------------------------
                                           2010.902832   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.006235    0.021906   10.703276   11.039191 v cell2/SBwest_out[13] (fpgacell)
                                                         net254 (net)
                      0.021906    0.000105   11.039296 v output254/A (sky130_fd_sc_hd__buf_2)
     1    0.034110    0.062368    0.114139   11.153435 v output254/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.062369    0.000242   11.153677 v io_west_out[29] (out)
                                             11.153677   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.153677   data arrival time
---------------------------------------------------------------------------------------------
                                           2010.903564   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.006125    0.021795   10.696506   11.046333 v cell1/SBsouth_out[13] (fpgacell)
                                                         net222 (net)
                      0.021795    0.000078   11.046412 v output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062719    0.114276   11.160686 v output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.062720    0.000356   11.161043 v io_south_out[29] (out)
                                             11.161043   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.161043   data arrival time
---------------------------------------------------------------------------------------------
                                           2010.911011   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.005603    0.021456   10.748898   11.084167 v cell0/SBsouth_out[7] (fpgacell)
                                                         net230 (net)
                      0.021456    0.000077   11.084245 v output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.062619    0.114084   11.198329 v output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.062620    0.000345   11.198673 v io_south_out[7] (out)
                                             11.198673   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.198673   data arrival time
---------------------------------------------------------------------------------------------
                                           2010.948608   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.005520    0.021400   10.748802   11.098630 v cell1/SBsouth_out[7] (fpgacell)
                                                         net216 (net)
                      0.021400    0.000075   11.098705 v output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.062619    0.114064   11.212770 v output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.062620    0.000345   11.213115 v io_south_out[23] (out)
                                             11.213115   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.213115   data arrival time
---------------------------------------------------------------------------------------------
                                           2010.963135   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.005616    0.021480   10.787847   11.123116 v cell0/SBsouth_out[11] (fpgacell)
                                                         net203 (net)
                      0.021480    0.000074   11.123191 v output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062717    0.114164   11.237354 v output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.062718    0.000356   11.237711 v io_south_out[11] (out)
                                             11.237711   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.237711   data arrival time
---------------------------------------------------------------------------------------------
                                           2010.987671   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.005673    0.021518   10.787910   11.137738 v cell1/SBsouth_out[11] (fpgacell)
                                                         net220 (net)
                      0.021518    0.000076   11.137815 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.062619    0.114106   11.251921 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.062621    0.000345   11.252265 v io_south_out[27] (out)
                                             11.252265   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.252265   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.002197   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.006475    0.022223   10.812970   11.148886 v cell2/SBwest_out[7] (fpgacell)
                                                         net248 (net)
                      0.022223    0.000105   11.148991 v output248/A (sky130_fd_sc_hd__buf_2)
     1    0.034042    0.062271    0.114165   11.263155 v output248/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.062271    0.000242   11.263397 v io_west_out[23] (out)
                                             11.263397   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.263397   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.013306   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.006660    0.022345   10.813181   11.148452 v cell0/SBwest_out[7] (fpgacell)
                                                         net262 (net)
                      0.022345    0.000107   11.148558 v output262/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.062465    0.114356   11.262914 v output262/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.062465    0.000260   11.263174 v io_west_out[7] (out)
                                             11.263174   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.263174   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.013184   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.006106    0.021784   10.815659   11.150929 v cell0/SBwest_out[11] (fpgacell)
                                                         net235 (net)
                      0.021784    0.000102   11.151031 v output235/A (sky130_fd_sc_hd__buf_2)
     1    0.034047    0.062274    0.114015   11.265047 v output235/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.062275    0.000242   11.265289 v io_west_out[11] (out)
                                             11.265289   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.265289   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.015137   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.006148    0.021812   10.815706   11.151621 v cell2/SBwest_out[11] (fpgacell)
                                                         net252 (net)
                      0.021812    0.000104   11.151725 v output252/A (sky130_fd_sc_hd__buf_2)
     1    0.034164    0.062454    0.114161   11.265886 v output252/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.062455    0.000260   11.266147 v io_west_out[27] (out)
                                             11.266147   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.266147   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.016113   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.005216    0.021218   10.846581   11.181852 v cell0/SBsouth_out[4] (fpgacell)
                                                         net227 (net)
                      0.021218    0.000074   11.181926 v output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062715    0.114071   11.295997 v output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.062716    0.000356   11.296352 v io_south_out[4] (out)
                                             11.296352   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.296352   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.046265   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.005273    0.021256   10.846646   11.196474 v cell1/SBsouth_out[4] (fpgacell)
                                                         net213 (net)
                      0.021256    0.000076   11.196550 v output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.062618    0.114014   11.310564 v output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.062619    0.000345   11.310909 v io_south_out[20] (out)
                                             11.310909   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.310909   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.060913   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.005203    0.021209   10.867677   11.202948 v cell0/SBsouth_out[5] (fpgacell)
                                                         net228 (net)
                      0.021209    0.000077   11.203025 v output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062715    0.114068   11.317093 v output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.062716    0.000356   11.317449 v io_south_out[5] (out)
                                             11.317449   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.317449   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.067505   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.005120    0.021153   10.867581   11.217408 v cell1/SBsouth_out[5] (fpgacell)
                                                         net214 (net)
                      0.021153    0.000075   11.217484 v output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062715    0.114047   11.331532 v output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.062716    0.000356   11.331888 v io_south_out[21] (out)
                                             11.331888   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.331888   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.081787   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.005852    0.021631   10.880601   11.216516 v cell2/SBwest_out[4] (fpgacell)
                                                         net245 (net)
                      0.021631    0.000036   11.216552 v output245/A (sky130_fd_sc_hd__buf_2)
     1    0.034245    0.062585    0.114181   11.330732 v output245/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.062585    0.000286   11.331018 v io_west_out[20] (out)
                                             11.331018   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.331018   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.080933   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.005806    0.021605   10.880539   11.215809 v cell0/SBwest_out[4] (fpgacell)
                                                         net259 (net)
                      0.021605    0.000102   11.215911 v output259/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.062337    0.114007   11.329919 v output259/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.062337    0.000242   11.330161 v io_west_out[4] (out)
                                             11.330161   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.330161   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.080200   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.005839    0.022400   10.891019   11.228054 v cell3/CBeast_out[13] (fpgacell)
                                                         net158 (net)
                      0.022400    0.000031   11.228086 v output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033937    0.062083    0.114152   11.342237 v output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.062083    0.000165   11.342402 v io_east_out[29] (out)
                                             11.342402   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.342402   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.092285   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.005657    0.022184   10.890744   11.240572 v cell1/CBeast_out[13] (fpgacell)
                                                         net141 (net)
                      0.022184    0.000034   11.240606 v output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034172    0.062459    0.114323   11.354929 v output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.062459    0.000235   11.355165 v io_east_out[13] (out)
                                             11.355165   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.355165   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.105225   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.005265    0.021689   10.908123   11.243393 v cell0/SBsouth_out[3] (fpgacell)
                                                         net226 (net)
                      0.021689    0.000076   11.243469 v output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.062621    0.114166   11.357636 v output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.062622    0.000345   11.357981 v io_south_out[3] (out)
                                             11.357981   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.357981   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.107910   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.007265    0.022575   10.918681   11.253952 v cell0/SBsouth_out[10] (fpgacell)
                                                         net202 (net)
                      0.022575    0.000076   11.254028 v output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.062626    0.114481   11.368509 v output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.062627    0.000345   11.368854 v io_south_out[10] (out)
                                             11.368854   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.368854   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.118896   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.005377    0.021826   10.908297   11.258124 v cell1/SBsouth_out[3] (fpgacell)
                                                         net211 (net)
                      0.021826    0.000080   11.258204 v output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062719    0.114286   11.372491 v output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.062720    0.000356   11.372847 v io_south_out[19] (out)
                                             11.372847   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.372847   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.122681   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.008211    0.023047   10.923281   11.259195 v cell2/SBwest_out[8] (fpgacell)
                                                         net249 (net)
                      0.023047    0.000105   11.259300 v output249/A (sky130_fd_sc_hd__buf_2)
     1    0.034103    0.062365    0.114534   11.373835 v output249/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.062366    0.000242   11.374077 v io_west_out[24] (out)
                                             11.374077   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.374077   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.124023   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.008167    0.023028   10.923230   11.258500 v cell0/SBwest_out[8] (fpgacell)
                                                         net263 (net)
                      0.023028    0.000102   11.258602 v output263/A (sky130_fd_sc_hd__buf_2)
     1    0.034096    0.062355    0.114519   11.373121 v output263/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.062356    0.000242   11.373363 v io_west_out[8] (out)
                                             11.373363   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.373363   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.123413   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.005208    0.021629   10.930054   11.265969 v cell2/CBnorth_out[13] (fpgacell)
                                                         net173 (net)
                      0.021629    0.000059   11.266027 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.062664    0.114150   11.380178 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.062665    0.000374   11.380552 v io_north_out[13] (out)
                                             11.380552   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.380552   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.130493   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.005171    0.021586   10.929996   11.267032 v cell3/CBnorth_out[13] (fpgacell)
                                                         net190 (net)
                      0.021586    0.000059   11.267091 v output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034485    0.062987    0.114384   11.381474 v output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.062988    0.000401   11.381876 v io_north_out[29] (out)
                                             11.381876   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.381876   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.131836   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.005676    0.022196   10.932575   11.269610 v cell3/CBeast_out[7] (fpgacell)
                                                         net152 (net)
                      0.022196    0.000031   11.269642 v output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034064    0.062285    0.114216   11.383858 v output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.062285    0.000200   11.384058 v io_east_out[23] (out)
                                             11.384058   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.384058   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.134033   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.007377    0.022649   10.918809   11.268637 v cell1/SBsouth_out[10] (fpgacell)
                                                         net219 (net)
                      0.022649    0.000080   11.268717 v output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034329    0.062744    0.114595   11.383311 v output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.062745    0.000357   11.383669 v io_south_out[26] (out)
                                             11.383669   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.383669   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.133667   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.006159    0.021816   10.934570   11.269840 v cell0/SBwest_out[5] (fpgacell)
                                                         net260 (net)
                      0.021816    0.000036   11.269876 v output260/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.062343    0.114086   11.383963 v output260/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.062343    0.000242   11.384205 v io_west_out[5] (out)
                                             11.384205   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.384205   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.134033   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.006165    0.021835   10.936331   11.271602 v cell0/SBsouth_out[8] (fpgacell)
                                                         net231 (net)
                      0.021835    0.000076   11.271678 v output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062719    0.114290   11.385968 v output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.062720    0.000356   11.386324 v io_south_out[8] (out)
                                             11.386324   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.386324   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.136353   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.006135    0.021805   10.934532   11.270447 v cell2/SBwest_out[5] (fpgacell)
                                                         net246 (net)
                      0.021805    0.000105   11.270552 v output246/A (sky130_fd_sc_hd__buf_2)
     1    0.034144    0.062422    0.114140   11.384692 v output246/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.062423    0.000251   11.384943 v io_west_out[21] (out)
                                             11.384943   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.384943   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.135010   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.005486    0.021958   10.932278   11.282105 v cell1/CBeast_out[7] (fpgacell)
                                                         net166 (net)
                      0.021958    0.000025   11.282130 v output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034082    0.062313    0.114148   11.396278 v output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.062313    0.000209   11.396486 v io_east_out[7] (out)
                                             11.396486   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.396486   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.146362   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.006135    0.022137   10.947036   11.282951 v cell2/SBwest_out[3] (fpgacell)
                                                         net243 (net)
                      0.022137    0.000105   11.283055 v output243/A (sky130_fd_sc_hd__buf_2)
     1    0.034103    0.062360    0.114212   11.397267 v output243/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.062360    0.000242   11.397510 v io_west_out[19] (out)
                                             11.397510   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.397510   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.147461   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.006106    0.022118   10.947002   11.282273 v cell0/SBwest_out[3] (fpgacell)
                                                         net258 (net)
                      0.022118    0.000102   11.282375 v output258/A (sky130_fd_sc_hd__buf_2)
     1    0.034105    0.062362    0.114207   11.396583 v output258/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.062362    0.000242   11.396825 v io_west_out[3] (out)
                                             11.396825   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.396825   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.146851   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.006120    0.021805   10.936279   11.286107 v cell1/SBsouth_out[8] (fpgacell)
                                                         net217 (net)
                      0.021805    0.000075   11.286182 v output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062719    0.114278   11.400460 v output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.062720    0.000356   11.400817 v io_south_out[24] (out)
                                             11.400817   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.400817   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.150635   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.006144    0.021805   10.982687   11.317958 v cell0/SBwest_out[10] (fpgacell)
                                                         net234 (net)
                      0.021805    0.000036   11.317994 v output234/A (sky130_fd_sc_hd__buf_2)
     1    0.034105    0.062360    0.114096   11.432090 v output234/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.062360    0.000242   11.432333 v io_west_out[10] (out)
                                             11.432333   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.432333   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.182251   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.006135    0.021804   10.982666   11.318581 v cell2/SBwest_out[10] (fpgacell)
                                                         net251 (net)
                      0.021804    0.000105   11.318686 v output251/A (sky130_fd_sc_hd__buf_2)
     1    0.034142    0.062419    0.114137   11.432823 v output251/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.062419    0.000251   11.433074 v io_west_out[26] (out)
                                             11.433074   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.433074   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.182983   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.006106    0.022586   10.991686   11.326957 v cell0/SBwest_out[14] (fpgacell)
                                                         net238 (net)
                      0.022586    0.000102   11.327059 v output238/A (sky130_fd_sc_hd__buf_2)
     1    0.034128    0.062403    0.114396   11.441455 v output238/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[14] (net)
                      0.062403    0.000251   11.441707 v io_west_out[14] (out)
                                             11.441707   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.441707   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.191650   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.006183    0.022642   10.991771   11.327685 v cell2/SBwest_out[14] (fpgacell)
                                                         net256 (net)
                      0.022642    0.000105   11.327790 v output256/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.062348    0.114378   11.442168 v output256/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[30] (net)
                      0.062348    0.000242   11.442410 v io_west_out[30] (out)
                                             11.442410   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.442410   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.192261   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.006103    0.022591   10.996767   11.332038 v cell0/SBsouth_out[12] (fpgacell)
                                                         net204 (net)
                      0.022591    0.000077   11.332115 v output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062724    0.114557   11.446672 v output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.062725    0.000356   11.447028 v io_south_out[12] (out)
                                             11.447028   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.447028   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.197021   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.006020    0.022531   10.996675   11.346502 v cell1/SBsouth_out[12] (fpgacell)
                                                         net221 (net)
                      0.022531    0.000075   11.346579 v output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062724    0.114536   11.461114 v output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.062725    0.000356   11.461471 v io_south_out[28] (out)
                                             11.461471   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.461471   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.211426   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.006066    0.022554   11.014118   11.350033 v cell2/CBnorth_out[11] (fpgacell)
                                                         net171 (net)
                      0.022554    0.000064   11.350098 v output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.062670    0.114478   11.464576 v output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.062672    0.000374   11.464950 v io_north_out[11] (out)
                                             11.464950   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.464950   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.214844   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.005946    0.022467   11.013986   11.351021 v cell3/CBnorth_out[11] (fpgacell)
                                                         net188 (net)
                      0.022467    0.000060   11.351081 v output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.062669    0.114448   11.465529 v output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.062671    0.000374   11.465903 v io_north_out[27] (out)
                                             11.465903   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.465903   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.215942   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.006403    0.022798   11.021322   11.356592 v cell0/SBsouth_out[14] (fpgacell)
                                                         net206 (net)
                      0.022798    0.000077   11.356669 v output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.062628    0.114559   11.471229 v output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[14] (net)
                      0.062629    0.000345   11.471573 v io_south_out[14] (out)
                                             11.471573   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.471573   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.221680   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.005567    0.022059   11.026626   11.363661 v cell3/CBeast_out[11] (fpgacell)
                                                         net156 (net)
                      0.022059    0.000025   11.363686 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033914    0.062047    0.114002   11.477688 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.062047    0.000165   11.477853 v io_east_out[27] (out)
                                             11.477853   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.477853   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.227783   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.005775    0.022333   11.025080   11.362115 v cell3/CBeast_out[15] (fpgacell)
                                                         net161 (net)
                      0.022333    0.000031   11.362146 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034143    0.062414    0.114345   11.476491 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[31] (net)
                      0.062414    0.000226   11.476718 v io_east_out[31] (out)
                                             11.476718   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.476718   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.226685   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.005265    0.022373   11.028384   11.363654 v cell0/SBsouth_out[15] (fpgacell)
                                                         net207 (net)
                      0.022373    0.000076   11.363730 v output207/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062723    0.114480   11.478210 v output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[15] (net)
                      0.062724    0.000356   11.478567 v io_south_out[15] (out)
                                             11.478567   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.478567   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.228394   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.005647    0.022171   11.024880   11.374708 v cell1/CBeast_out[15] (fpgacell)
                                                         net143 (net)
                      0.022171    0.000025   11.374733 v output143/A (sky130_fd_sc_hd__buf_2)
     1    0.033895    0.062020    0.114018   11.488750 v output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[15] (net)
                      0.062020    0.000165   11.488916 v io_east_out[15] (out)
                                             11.488916   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.488916   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.238892   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.005208    0.021632   11.035856   11.372891 v cell3/CBnorth_out[7] (fpgacell)
                                                         net184 (net)
                      0.021632    0.000060   11.372951 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.062664    0.114152   11.487103 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.062665    0.000374   11.487477 v io_north_out[23] (out)
                                             11.487477   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.487477   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.237305   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.005336    0.021788   11.036056   11.371971 v cell2/CBnorth_out[7] (fpgacell)
                                                         net198 (net)
                      0.021788    0.000063   11.372034 v output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034496    0.063005    0.114469   11.486504 v output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.063007    0.000402   11.486906 v io_north_out[7] (out)
                                             11.486906   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.486906   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.236816   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.006320    0.022737   11.021229   11.371057 v cell1/SBsouth_out[14] (fpgacell)
                                                         net224 (net)
                      0.022737    0.000075   11.371132 v output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.062627    0.114538   11.485670 v output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[30] (net)
                      0.062629    0.000345   11.486014 v io_south_out[30] (out)
                                             11.486014   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.486014   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.235962   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.006641    0.022161   11.035840   11.371111 v cell0/SBsouth_out[9] (fpgacell)
                                                         net232 (net)
                      0.022161    0.000079   11.371190 v output232/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062721    0.114404   11.485594 v output232/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.062723    0.000356   11.485950 v io_south_out[9] (out)
                                             11.485950   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.485950   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.235962   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.005764    0.022307   11.026932   11.376760 v cell1/CBeast_out[11] (fpgacell)
                                                         net139 (net)
                      0.022307    0.000036   11.376796 v output139/A (sky130_fd_sc_hd__buf_2)
     1    0.033983    0.062159    0.114166   11.490961 v output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.062159    0.000183   11.491144 v io_east_out[11] (out)
                                             11.491144   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.491144   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.241211   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.005220    0.022320   11.028311   11.378139 v cell1/SBsouth_out[15] (fpgacell)
                                                         net225 (net)
                      0.022320    0.000075   11.378214 v output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062722    0.114461   11.492676 v output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[31] (net)
                      0.062724    0.000356   11.493032 v io_south_out[31] (out)
                                             11.493032   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.493032   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.243042   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.005632    0.030753   11.041158   11.376428 v cell0/SBsouth_out[6] (fpgacell)
                                                         net229 (net)
                      0.030753    0.000082   11.376510 v output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034326    0.062744    0.117820   11.494329 v output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.062745    0.000357   11.494686 v io_south_out[6] (out)
                                             11.494686   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.494686   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.244629   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.006375    0.022772   11.046235   11.382151 v cell2/SBwest_out[6] (fpgacell)
                                                         net247 (net)
                      0.022772    0.000105   11.382256 v output247/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.062450    0.114492   11.496747 v output247/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.062450    0.000259   11.497006 v io_west_out[22] (out)
                                             11.497006   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.497006   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.246826   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.006280    0.022703   11.046130   11.381401 v cell0/SBwest_out[6] (fpgacell)
                                                         net261 (net)
                      0.022703    0.000102   11.381503 v output261/A (sky130_fd_sc_hd__buf_2)
     1    0.034049    0.062283    0.114344   11.495848 v output261/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.062284    0.000242   11.496090 v io_west_out[6] (out)
                                             11.496090   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.496090   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.245972   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.007008    0.022404   11.036259   11.386086 v cell1/SBsouth_out[9] (fpgacell)
                                                         net218 (net)
                      0.022404    0.000090   11.386176 v output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034434    0.062929    0.114587   11.500763 v output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.062931    0.000430   11.501193 v io_south_out[25] (out)
                                             11.501193   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.501193   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.251221   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.005525    0.030586   11.040933   11.390760 v cell1/SBsouth_out[6] (fpgacell)
                                                         net215 (net)
                      0.030586    0.000078   11.390839 v output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062728    0.117740   11.508578 v output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.062729    0.000356   11.508935 v io_south_out[22] (out)
                                             11.508935   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.508935   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.258911   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.005965    0.022492   11.071964   11.407234 v cell0/SBsouth_out[1] (fpgacell)
                                                         net212 (net)
                      0.022492    0.000076   11.407311 v output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062723    0.114523   11.521833 v output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.062725    0.000356   11.522190 v io_south_out[1] (out)
                                             11.522190   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.522190   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.272095   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.006183    0.021835   11.081236   11.417151 v cell2/SBwest_out[9] (fpgacell)
                                                         net250 (net)
                      0.021835    0.000105   11.417256 v output250/A (sky130_fd_sc_hd__buf_2)
     1    0.034105    0.062360    0.114107   11.531363 v output250/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.062360    0.000242   11.531606 v io_west_out[25] (out)
                                             11.531606   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.531606   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.281616   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.006079    0.021765   11.081118   11.416389 v cell0/SBwest_out[9] (fpgacell)
                                                         net264 (net)
                      0.021765    0.000102   11.416491 v output264/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.062338    0.114064   11.530555 v output264/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.062338    0.000242   11.530797 v io_west_out[9] (out)
                                             11.530797   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.530797   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.280762   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.005920    0.022459   11.071914   11.421741 v cell1/SBsouth_out[1] (fpgacell)
                                                         net209 (net)
                      0.022459    0.000075   11.421817 v output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062723    0.114511   11.536327 v output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.062725    0.000356   11.536684 v io_south_out[17] (out)
                                             11.536684   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.536684   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.286621   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.006144    0.024904   11.113132   11.448403 v cell0/SBwest_out[15] (fpgacell)
                                                         net239 (net)
                      0.024904    0.000036   11.448440 v output239/A (sky130_fd_sc_hd__buf_2)
     1    0.034098    0.062358    0.115271   11.563711 v output239/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[15] (net)
                      0.062358    0.000242   11.563953 v io_west_out[15] (out)
                                             11.563953   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.563953   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.313965   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.006111    0.024885   11.113086   11.449001 v cell2/SBwest_out[15] (fpgacell)
                                                         net257 (net)
                      0.024886    0.000105   11.449106 v output257/A (sky130_fd_sc_hd__buf_2)
     1    0.034135    0.062417    0.115305   11.564411 v output257/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[31] (net)
                      0.062417    0.000251   11.564662 v io_west_out[31] (out)
                                             11.564662   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.564662   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.314575   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.006083    0.022579   11.120728   11.456644 v cell2/SBwest_out[1] (fpgacell)
                                                         net241 (net)
                      0.022579    0.000105   11.456749 v output241/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.062448    0.114423   11.571172 v output241/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.062449    0.000259   11.571431 v io_west_out[17] (out)
                                             11.571431   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.571431   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.321411   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.005979    0.022504   11.120614   11.455885 v cell0/SBwest_out[1] (fpgacell)
                                                         net244 (net)
                      0.022504    0.000102   11.455987 v output244/A (sky130_fd_sc_hd__buf_2)
     1    0.034040    0.062269    0.114261   11.570249 v output244/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.062269    0.000242   11.570491 v io_west_out[1] (out)
                                             11.570491   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.570491   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.320557   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.006267    0.022705   11.124296   11.461331 v cell3/CBeast_out[4] (fpgacell)
                                                         net149 (net)
                      0.022705    0.000025   11.461356 v output149/A (sky130_fd_sc_hd__buf_2)
     1    0.033953    0.062113    0.114274   11.575630 v output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.062113    0.000174   11.575805 v io_east_out[20] (out)
                                             11.575805   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.575805   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.325806   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.006270    0.022707   11.137159   11.474195 v cell3/CBeast_out[5] (fpgacell)
                                                         net150 (net)
                      0.022707    0.000030   11.474224 v output150/A (sky130_fd_sc_hd__buf_2)
     1    0.033993    0.062175    0.114318   11.588543 v output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.062175    0.000183   11.588726 v io_east_out[21] (out)
                                             11.588726   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.588726   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.338745   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.006347    0.022762   11.124385   11.474213 v cell1/CBeast_out[4] (fpgacell)
                                                         net163 (net)
                      0.022762    0.000025   11.474237 v output163/A (sky130_fd_sc_hd__buf_2)
     1    0.033973    0.062146    0.114313   11.588551 v output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.062146    0.000183   11.588734 v io_east_out[4] (out)
                                             11.588734   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.588734   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.338745   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.006867    0.023124   11.149516   11.486551 v cell3/CBeast_out[10] (fpgacell)
                                                         net155 (net)
                      0.023124    0.000031   11.486583 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034019    0.062220    0.114497   11.601080 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.062220    0.000192   11.601272 v io_east_out[26] (out)
                                             11.601272   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.601272   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.351196   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.006147    0.022618   11.137022   11.486850 v cell1/CBeast_out[5] (fpgacell)
                                                         net164 (net)
                      0.022618    0.000025   11.486875 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033895    0.062023    0.114176   11.601051 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.062023    0.000165   11.601216 v io_east_out[5] (out)
                                             11.601216   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.601216   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.351196   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.005771    0.022329   11.149671   11.486706 v cell3/CBnorth_out[5] (fpgacell)
                                                         net182 (net)
                      0.022329    0.000059   11.486765 v output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034240    0.062613    0.114364   11.601129 v output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.062614    0.000361   11.601490 v io_north_out[21] (out)
                                             11.601490   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.601490   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.351440   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.005846    0.022405   11.149773   11.485688 v cell2/CBnorth_out[5] (fpgacell)
                                                         net196 (net)
                      0.022405    0.000060   11.485748 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.062609    0.114387   11.600136 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.062610    0.000361   11.600497 v io_north_out[5] (out)
                                             11.600497   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.600497   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.350586   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.005084    0.021488   11.152565   11.489601 v cell3/CBnorth_out[8] (fpgacell)
                                                         net185 (net)
                      0.021488    0.000062   11.489663 v output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.062663    0.114101   11.603764 v output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.062665    0.000374   11.604137 v io_north_out[24] (out)
                                             11.604137   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.604137   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.354126   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.004998    0.021386   11.152431   11.488346 v cell2/CBnorth_out[8] (fpgacell)
                                                         net199 (net)
                      0.021386    0.000059   11.488404 v output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034240    0.062607    0.114031   11.602435 v output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.062608    0.000361   11.602797 v io_north_out[8] (out)
                                             11.602797   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.602797   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.352783   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.006747    0.023038   11.149383   11.499210 v cell1/CBeast_out[10] (fpgacell)
                                                         net138 (net)
                      0.023038    0.000025   11.499236 v output138/A (sky130_fd_sc_hd__buf_2)
     1    0.033902    0.062035    0.114333   11.613569 v output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.062035    0.000165   11.613734 v io_east_out[10] (out)
                                             11.613734   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.613734   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.363770   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.005757    0.022310   11.163122   11.500157 v cell3/CBeast_out[8] (fpgacell)
                                                         net153 (net)
                      0.022310    0.000030   11.500188 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033921    0.062059    0.114100   11.614287 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.062059    0.000165   11.614453 v io_east_out[24] (out)
                                             11.614453   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.614453   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.364380   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.007346    0.023476   11.168534   11.504449 v cell2/CBnorth_out[10] (fpgacell)
                                                         net170 (net)
                      0.023476    0.000060   11.504510 v output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.062673    0.114825   11.619334 v output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.062675    0.000374   11.619708 v io_north_out[10] (out)
                                             11.619708   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.619708   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.369629   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.007271    0.023423   11.168451   11.505486 v cell3/CBnorth_out[10] (fpgacell)
                                                         net187 (net)
                      0.023423    0.000059   11.505546 v output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.062673    0.114803   11.620349 v output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.062675    0.000374   11.620723 v io_north_out[26] (out)
                                             11.620723   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.620723   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.370605   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.005764    0.022319   11.163132   11.512959 v cell1/CBeast_out[8] (fpgacell)
                                                         net167 (net)
                      0.022319    0.000036   11.512997 v output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034053    0.062269    0.114246   11.627242 v output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.062269    0.000200   11.627441 v io_east_out[8] (out)
                                             11.627441   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.627441   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.377319   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.005371    0.021826   11.181673   11.518708 v cell3/CBnorth_out[3] (fpgacell)
                                                         net179 (net)
                      0.021826    0.000059   11.518766 v output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.062665    0.114221   11.632987 v output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.062667    0.000374   11.633361 v io_north_out[19] (out)
                                             11.633361   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.633361   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.383301   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.005490    0.021970   11.181857   11.517773 v cell2/CBnorth_out[3] (fpgacell)
                                                         net194 (net)
                      0.021970    0.000061   11.517834 v output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034500    0.063012    0.114539   11.632374 v output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.063014    0.000402   11.632776 v io_north_out[3] (out)
                                             11.632776   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.632776   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.382568   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.005371    0.021832   11.184533   11.521568 v cell3/CBnorth_out[6] (fpgacell)
                                                         net183 (net)
                      0.021832    0.000059   11.521626 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.062665    0.114222   11.635849 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.062667    0.000374   11.636223 v io_north_out[22] (out)
                                             11.636223   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.636223   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.386230   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.005408    0.021877   11.184588   11.520504 v cell2/CBnorth_out[6] (fpgacell)
                                                         net197 (net)
                      0.021877    0.000059   11.520562 v output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.062666    0.114238   11.634801 v output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.062667    0.000374   11.635175 v io_north_out[6] (out)
                                             11.635175   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.635175   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.385132   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.006369    0.022772   11.192526   11.528440 v cell2/CBnorth_out[4] (fpgacell)
                                                         net195 (net)
                      0.022772    0.000064   11.528504 v output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.062672    0.114555   11.643060 v output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.062673    0.000374   11.643435 v io_north_out[4] (out)
                                             11.643435   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.643435   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.393311   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.008683    0.030438   11.189093   11.525008 v cell2/SBwest_out[2] (fpgacell)
                                                         net242 (net)
                      0.030438    0.000105   11.525113 v output242/A (sky130_fd_sc_hd__buf_2)
     1    0.034042    0.062277    0.117418   11.642530 v output242/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.062277    0.000242   11.642774 v io_west_out[18] (out)
                                             11.642774   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.642774   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.392578   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.008634    0.030437   11.189023   11.524294 v cell0/SBwest_out[2] (fpgacell)
                                                         net255 (net)
                      0.030437    0.000036   11.524330 v output255/A (sky130_fd_sc_hd__buf_2)
     1    0.034223    0.062565    0.117608   11.641938 v output255/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.062566    0.000295   11.642233 v io_west_out[2] (out)
                                             11.642233   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.642233   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.392212   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.006289    0.022714   11.192436   11.529472 v cell3/CBnorth_out[4] (fpgacell)
                                                         net181 (net)
                      0.022714    0.000062   11.529534 v output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034492    0.063005    0.114793   11.644327 v output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.063007    0.000401   11.644728 v io_north_out[20] (out)
                                             11.644728   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.644728   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.394653   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.013057    0.027219   11.199731   11.536767 v cell3/CBeast_out[3] (fpgacell)
                                                         net147 (net)
                      0.027219    0.000030   11.536797 v output147/A (sky130_fd_sc_hd__buf_2)
     1    0.033918    0.062060    0.116029   11.652825 v output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.062060    0.000165   11.652991 v io_east_out[19] (out)
                                             11.652991   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.652991   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.402832   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.006564    0.022919   11.199445   11.536481 v cell3/CBeast_out[12] (fpgacell)
                                                         net157 (net)
                      0.022919    0.000031   11.536511 v output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034081    0.062314    0.114492   11.651004 v output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.062314    0.000200   11.651204 v io_east_out[28] (out)
                                             11.651204   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.651204   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.401245   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.006455    0.022841   11.200965   11.538000 v cell3/CBeast_out[14] (fpgacell)
                                                         net160 (net)
                      0.022841    0.000025   11.538025 v output160/A (sky130_fd_sc_hd__buf_2)
     1    0.033949    0.062107    0.114317   11.652342 v output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[30] (net)
                      0.062107    0.000174   11.652515 v io_east_out[30] (out)
                                             11.652515   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.652515   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.402344   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.006347    0.022762   11.199204   11.549032 v cell1/CBeast_out[12] (fpgacell)
                                                         net140 (net)
                      0.022762    0.000025   11.549057 v output140/A (sky130_fd_sc_hd__buf_2)
     1    0.033921    0.062061    0.114260   11.663317 v output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.062061    0.000165   11.663482 v io_east_out[12] (out)
                                             11.663482   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.663482   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.413574   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.006454    0.022840   11.200964   11.550792 v cell1/CBeast_out[14] (fpgacell)
                                                         net142 (net)
                      0.022840    0.000025   11.550817 v output142/A (sky130_fd_sc_hd__buf_2)
     1    0.033980    0.062156    0.114349   11.665166 v output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[14] (net)
                      0.062156    0.000183   11.665349 v io_east_out[14] (out)
                                             11.665349   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.665349   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.415405   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.013064    0.027217   11.199739   11.549566 v cell1/CBeast_out[3] (fpgacell)
                                                         net162 (net)
                      0.027217    0.000036   11.549603 v output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034053    0.062274    0.116174   11.665776 v output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.062274    0.000200   11.665977 v io_east_out[3] (out)
                                             11.665977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.665977   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.416016   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.007054    0.025721   11.215071   11.550342 v cell0/SBwest_out[12] (fpgacell)
                                                         net236 (net)
                      0.025721    0.000107   11.550448 v output236/A (sky130_fd_sc_hd__buf_2)
     1    0.034159    0.062456    0.115664   11.666112 v output236/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.062456    0.000260   11.666372 v io_west_out[12] (out)
                                             11.666372   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.666372   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.416260   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.006855    0.025581   11.214849   11.550764 v cell2/SBwest_out[12] (fpgacell)
                                                         net253 (net)
                      0.025581    0.000036   11.550799 v output253/A (sky130_fd_sc_hd__buf_2)
     1    0.034050    0.062287    0.115482   11.666282 v output253/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.062288    0.000242   11.666524 v io_west_out[28] (out)
                                             11.666524   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.666524   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.416504   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.005808    0.022364   11.221288   11.557202 v cell2/CBnorth_out[15] (fpgacell)
                                                         net175 (net)
                      0.022364    0.000059   11.557261 v output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.062609    0.114373   11.671634 v output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[15] (net)
                      0.062610    0.000361   11.671995 v io_north_out[15] (out)
                                             11.671995   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.671995   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.421997   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.005884    0.022422   11.221376   11.558412 v cell3/CBnorth_out[15] (fpgacell)
                                                         net193 (net)
                      0.022422    0.000062   11.558474 v output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034327    0.062749    0.114497   11.672971 v output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[31] (net)
                      0.062751    0.000377   11.673348 v io_north_out[31] (out)
                                             11.673348   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.673348   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.423340   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.005484    0.021971   11.227307   11.563223 v cell2/CBnorth_out[14] (fpgacell)
                                                         net174 (net)
                      0.021971    0.000061   11.563284 v output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.062666    0.114272   11.677556 v output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[14] (net)
                      0.062668    0.000374   11.677930 v io_north_out[14] (out)
                                             11.677930   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.677930   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.427856   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.005408    0.021879   11.227190   11.564225 v cell3/CBnorth_out[14] (fpgacell)
                                                         net192 (net)
                      0.021879    0.000060   11.564285 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034357    0.062790    0.114342   11.678627 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[30] (net)
                      0.062791    0.000377   11.679005 v io_north_out[30] (out)
                                             11.679005   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.679005   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.428955   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     1    0.007841    0.029679   11.240725   11.575994 v cell0/SBsouth_out[2] (fpgacell)
                                                         net223 (net)
                      0.029679    0.000079   11.576074 v output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062728    0.117376   11.693450 v output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.062729    0.000356   11.693807 v io_south_out[2] (out)
                                             11.693807   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.693807   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.443726   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.007067    0.023276   11.244389   11.581424 v cell3/CBeast_out[9] (fpgacell)
                                                         net154 (net)
                      0.023276    0.000025   11.581449 v output154/A (sky130_fd_sc_hd__buf_2)
     1    0.033949    0.062109    0.114482   11.695930 v output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.062109    0.000174   11.696105 v io_east_out[25] (out)
                                             11.696105   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.696105   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.446045   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.007147    0.023333   11.244477   11.594305 v cell1/CBeast_out[9] (fpgacell)
                                                         net168 (net)
                      0.023333    0.000025   11.594330 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.033980    0.062158    0.114537   11.708867 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.062158    0.000183   11.709050 v io_east_out[9] (out)
                                             11.709050   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.709050   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.458984   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.007773    0.029620   11.240611   11.590439 v cell1/SBsouth_out[2] (fpgacell)
                                                         net210 (net)
                      0.029620    0.000076   11.590515 v output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.062728    0.117352   11.707868 v output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.062729    0.000356   11.708224 v io_south_out[18] (out)
                                             11.708224   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.708224   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.458130   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.006046    0.022539   11.298547   11.634461 v cell2/CBnorth_out[12] (fpgacell)
                                                         net172 (net)
                      0.022539    0.000060   11.634522 v output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.062610    0.114435   11.748957 v output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.062611    0.000361   11.749318 v io_north_out[12] (out)
                                             11.749318   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.749318   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.499268   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.005408    0.021869   11.297397   11.634432 v cell3/CBnorth_out[9] (fpgacell)
                                                         net186 (net)
                      0.021869    0.000060   11.634491 v output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.062605    0.114197   11.748688 v output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.062607    0.000361   11.749049 v io_north_out[25] (out)
                                             11.749049   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.749049   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.499023   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.005349    0.021798   11.297303   11.633218 v cell2/CBnorth_out[9] (fpgacell)
                                                         net200 (net)
                      0.021798    0.000057   11.633275 v output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.062665    0.114211   11.747486 v output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.062667    0.000374   11.747860 v io_north_out[9] (out)
                                             11.747860   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.747860   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.497925   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.005971    0.022485   11.298464   11.635499 v cell3/CBnorth_out[12] (fpgacell)
                                                         net189 (net)
                      0.022485    0.000059   11.635558 v output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.062609    0.114415   11.749973 v output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.062611    0.000361   11.750335 v io_north_out[28] (out)
                                             11.750335   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.750335   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.500366   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.004884    0.021254   11.346609   11.683644 v cell3/CBnorth_out[1] (fpgacell)
                                                         net177 (net)
                      0.021254    0.000062   11.683707 v output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.062662    0.114018   11.797725 v output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.062663    0.000374   11.798099 v io_north_out[17] (out)
                                             11.798099   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.798099   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.548096   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.004808    0.021166   11.346489   11.682404 v cell2/CBnorth_out[1] (fpgacell)
                                                         net180 (net)
                      0.021166    0.000059   11.682463 v output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.062601    0.113948   11.796411 v output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.062602    0.000361   11.796772 v io_north_out[1] (out)
                                             11.796772   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.796772   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.546753   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.006208    0.022657   11.360198   11.697233 v cell3/CBnorth_out[2] (fpgacell)
                                                         net178 (net)
                      0.022657    0.000060   11.697292 v output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.062610    0.114476   11.811768 v output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.062612    0.000361   11.812129 v io_north_out[18] (out)
                                             11.812129   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.812129   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.562012   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     1    0.006158    0.022620   11.360142   11.696057 v cell2/CBnorth_out[2] (fpgacell)
                                                         net191 (net)
                      0.022620    0.000057   11.696114 v output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.062670    0.114502   11.810616 v output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.062672    0.000374   11.810989 v io_north_out[2] (out)
                                             11.810989   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.810989   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.560913   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.005367    0.028913   11.377911   11.714946 v cell3/CBeast_out[6] (fpgacell)
                                                         net151 (net)
                      0.028913    0.000025   11.714971 v output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033921    0.062064    0.116710   11.831681 v output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.062064    0.000165   11.831846 v io_east_out[22] (out)
                                             11.831846   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.831846   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.581787   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.005554    0.029242   11.378381   11.728209 v cell1/CBeast_out[6] (fpgacell)
                                                         net165 (net)
                      0.029242    0.000036   11.728245 v output165/A (sky130_fd_sc_hd__buf_2)
     1    0.033983    0.062164    0.116909   11.845154 v output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.062164    0.000183   11.845337 v io_east_out[6] (out)
                                             11.845337   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.845337   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.595215   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.014067    0.028030   11.478211   11.815247 v cell3/CBeast_out[1] (fpgacell)
                                                         net145 (net)
                      0.028030    0.000025   11.815271 v output145/A (sky130_fd_sc_hd__buf_2)
     1    0.033918    0.062060    0.116354   11.931625 v output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.062060    0.000165   11.931791 v io_east_out[17] (out)
                                             11.931791   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.931791   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.681885   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.014264    0.028172   11.478429   11.828257 v cell1/CBeast_out[1] (fpgacell)
                                                         net148 (net)
                      0.028172    0.000036   11.828294 v output148/A (sky130_fd_sc_hd__buf_2)
     1    0.033977    0.062154    0.116472   11.944765 v output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.062154    0.000183   11.944948 v io_east_out[1] (out)
                                             11.944948   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.944948   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.694824   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.007570    0.022774   11.495855   11.832891 v cell3/CBeast_out[2] (fpgacell)
                                                         net146 (net)
                      0.022774    0.000031   11.832922 v output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034062    0.062285    0.114418   11.947339 v output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.062285    0.000200   11.947539 v io_east_out[18] (out)
                                             11.947539   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.947539   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.697510   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.007449    0.022694   11.495719   11.845546 v cell1/CBeast_out[2] (fpgacell)
                                                         net159 (net)
                      0.022694    0.000025   11.845572 v output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034071    0.062301    0.114394   11.959965 v output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.062301    0.000209   11.960174 v io_east_out[2] (out)
                                             11.960174   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -11.960174   data arrival time
---------------------------------------------------------------------------------------------
                                           2011.710083   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.176170 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.033290    0.000000   11.176170 v cell0/CBeast_in[7] (fpgacell)
     1    0.007703    0.023732    9.438578   20.614748 v cell0/SBsouth_out[0] (fpgacell)
                                                         net201 (net)
                      0.023732    0.000078   20.614826 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.062630    0.114921   20.729748 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.062631    0.000345   20.730091 v io_south_out[0] (out)
                                             20.730091   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -20.730091   data arrival time
---------------------------------------------------------------------------------------------
                                           2020.480103   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.163378 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.163378 v cell2/CBeast_in[7] (fpgacell)
     1    0.006035    0.022526    9.486197   20.649574 v cell2/SBwest_out[0] (fpgacell)
                                                         net240 (net)
                      0.022526    0.000105   20.649679 v output240/A (sky130_fd_sc_hd__buf_2)
     1    0.034134    0.062411    0.114383   20.764063 v output240/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.062412    0.000250   20.764313 v io_west_out[16] (out)
                                             20.764313   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -20.764313   data arrival time
---------------------------------------------------------------------------------------------
                                           2020.514160   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.176170 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.033290    0.000000   11.176170 v cell0/CBeast_in[7] (fpgacell)
     1    0.006293    0.022713    9.486484   20.662655 v cell0/SBwest_out[0] (fpgacell)
                                                         net233 (net)
                      0.022713    0.000108   20.662764 v output233/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.062349    0.114403   20.777166 v output233/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.062349    0.000242   20.777407 v io_west_out[0] (out)
                                             20.777407   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -20.777407   data arrival time
---------------------------------------------------------------------------------------------
                                           2020.527344   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.163378 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.163378 v cell2/CBeast_in[7] (fpgacell)
     1    0.005087    0.021490    9.821672   20.985050 v cell2/CBnorth_out[0] (fpgacell)
                                                         net169 (net)
                      0.021490    0.000062   20.985113 v output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.062663    0.114103   21.099215 v output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.062665    0.000373   21.099588 v io_north_out[0] (out)
                                             21.099588   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -21.099588   data arrival time
---------------------------------------------------------------------------------------------
                                           2020.849487   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.163378 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.163378 v cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.045388    9.726021   20.889399 v cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.045388    0.000000   20.889399 v cell3/SBwest_in[0] (fpgacell)
     1    0.013670    0.027698    2.137469   23.026869 v cell3/CBeast_out[0] (fpgacell)
                                                         net144 (net)
                      0.027698    0.000030   23.026897 v output144/A (sky130_fd_sc_hd__buf_2)
     1    0.033979    0.062158    0.116286   23.143185 v output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.062158    0.000183   23.143368 v io_east_out[16] (out)
                                             23.143368   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.143368   data arrival time
---------------------------------------------------------------------------------------------
                                           2022.893433   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.013700    0.029225   11.129225   11.479053 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029225    0.000000   11.479053 v cell0/CBeast_in[1] (fpgacell)
     1    0.034900    0.045388    9.735843   21.214895 v cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.045388    0.000000   21.214895 v cell1/SBwest_in[0] (fpgacell)
     1    0.007620    0.023672    1.817774   23.032669 v cell1/SBsouth_out[0] (fpgacell)
                                                         net208 (net)
                      0.023672    0.000075   23.032743 v output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.062630    0.114898   23.147642 v output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.062631    0.000345   23.147987 v io_south_out[16] (out)
                                             23.147987   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.147987   data arrival time
---------------------------------------------------------------------------------------------
                                           2022.897949   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     1    0.022400    0.033290   10.826343   11.163378 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.033290    0.000000   11.163378 v cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.045388    9.726021   20.889399 v cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.045388    0.000000   20.889399 v cell3/SBwest_in[0] (fpgacell)
     1    0.005008    0.021396    2.250593   23.139992 v cell3/CBnorth_out[0] (fpgacell)
                                                         net176 (net)
                      0.021396    0.000059   23.140051 v output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.062663    0.114069   23.254120 v output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.062664    0.000373   23.254492 v io_north_out[16] (out)
                                             23.254492   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.254492   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.004395   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     1    0.013700    0.029225   11.129225   11.479053 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029225    0.000000   11.479053 v cell0/CBeast_in[1] (fpgacell)
     1    0.034900    0.045388    9.735843   21.214895 v cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.045388    0.000000   21.214895 v cell1/SBwest_in[0] (fpgacell)
     1    0.013547    0.027610    2.137332   23.352228 v cell1/CBeast_out[0] (fpgacell)
                                                         net137 (net)
                      0.027610    0.000025   23.352253 v output137/A (sky130_fd_sc_hd__buf_2)
     1    0.033902    0.062036    0.116165   23.468418 v output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.062036    0.000165   23.468582 v io_east_out[0] (out)
                                             23.468582   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                               -2000.000000 -1999.750000   output external delay
                                           -1999.750000   data required time
---------------------------------------------------------------------------------------------
                                           -1999.750000   data required time
                                            -23.468582   data arrival time
---------------------------------------------------------------------------------------------
                                           2023.218506   slack (MET)



