I 000046 55 1810          1487262372599 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487262372098 2017.02.16 18:26:12)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 7e7e2b7e29297c6828796a202b)
	(_entity
		(_time 1487262372098)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation function1 0 0 (_entity .  function1)
	)
	(_model . $root 1 -1)

)
I 000050 55 2325          1487262372603 function1
(_unit VERILOG 6.1284.6.606 (function1 0 25 (function1 0 25 ))
	(_version v147)
	(_time 1487262372098 2017.02.16 18:26:12)
	(_source (\./src/function1.v\ VERILOG (\./src/function1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 7e7a297e2e297f687c786a2426)
	(_entity
		(_time 1487262372098)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal F1 ~wire 0 25 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#39_0@ (_architecture 0 0 39 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . function1 2 -1)

)
I 000046 55 1810          1487263339515 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487263339295 2017.02.16 18:42:19)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code a2f5f5f4a2f5a0b4f4a5b6fcf7)
	(_entity
		(_time 1487263339295)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation function1 0 0 (_entity .  function1)
	)
	(_model . $root 1 -1)

)
I 000050 55 2325          1487263339519 function1
(_unit VERILOG 6.1284.6.606 (function1 0 25 (function1 0 25 ))
	(_version v147)
	(_time 1487263339295 2017.02.16 18:42:19)
	(_source (\./src/function1.v\ VERILOG (\./src/function1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code a2f1f7f4a5f5a3b4a0a4b6f8fa)
	(_entity
		(_time 1487263339295)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal F1 ~wire 0 25 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#39_0@ (_architecture 0 0 39 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . function1 2 -1)

)
I 000046 55 1800          1487329507980 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487329507447 2017.02.17 13:05:07)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code e6e1e2b4e2b1e4f0b0e1f2b8b3)
	(_entity
		(_time 1487329507447)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation test 0 0 (_entity .  test)
	)
	(_model . $root 1 -1)

)
I 000050 55 2325          1487329507995 function1
(_unit VERILOG 6.1284.6.606 (function1 0 25 (function1 0 25 ))
	(_version v147)
	(_time 1487329507447 2017.02.17 13:05:07)
	(_source (\./src/function1.v\ VERILOG (\./src/function1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code e6e5e0b4e5b1e7f0e4e0f2bcbe)
	(_entity
		(_time 1487329507447)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal F1 ~wire 0 25 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#39_0@ (_architecture 0 0 39 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . function1 2 -1)

)
I 000045 55 2300          1487329507999 test
(_unit VERILOG 6.1284.6.606 (test 0 30 (test 0 30 ))
	(_version v147)
	(_time 1487329507447 2017.02.17 13:05:07)
	(_source (\./compile/test.v\ VERILOG (\./compile/test.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code e6e4e2b5e5b0b1f1e3e8f2bcb2)
	(_entity
		(_time 1487329507447)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal F1 ~wire 0 30 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation U1 0 44 (_entity .  function1)
		(_port
			((F1) (F1))
			((a) (a))
			((b) (b))
			((c) (c))
		)
	)
	(_model . test 1 -1)

)
I 000046 55 1800          1487329974753 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487329974538 2017.02.17 13:12:54)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 7c79797c2d2b7e6a2a7b682229)
	(_entity
		(_time 1487329974538)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation test 0 0 (_entity .  test)
	)
	(_model . $root 1 -1)

)
I 000050 55 2325          1487329974757 function1
(_unit VERILOG 6.1284.6.606 (function1 0 25 (function1 0 25 ))
	(_version v147)
	(_time 1487329974538 2017.02.17 13:12:54)
	(_source (\./src/function1.v\ VERILOG (\./src/function1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 8c8d8b83dadb8d9a8e8a98d6d4)
	(_entity
		(_time 1487329974538)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal F1 ~wire 0 25 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#39_0@ (_architecture 0 0 39 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . function1 2 -1)

)
I 000045 55 2300          1487329974761 test
(_unit VERILOG 6.1284.6.606 (test 0 30 (test 0 30 ))
	(_version v147)
	(_time 1487329974538 2017.02.17 13:12:54)
	(_source (\./compile/test.v\ VERILOG (\./compile/test.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code ababaefcfcfdfcbcaea5bff1ff)
	(_entity
		(_time 1487329974538)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal F1 ~wire 0 30 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation U1 0 44 (_entity .  function1)
		(_port
			((F1) (F1))
			((a) (a))
			((b) (b))
			((c) (c))
		)
	)
	(_model . test 1 -1)

)
I 000046 55 1800          1487329981896 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487329981801 2017.02.17 13:13:01)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code ded48e8d8989dcc888d9ca808b)
	(_entity
		(_time 1487329981801)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation test 0 0 (_entity .  test)
	)
	(_model . $root 1 -1)

)
I 000045 55 2300          1487329981900 test
(_unit VERILOG 6.1284.6.606 (test 0 30 (test 0 30 ))
	(_version v147)
	(_time 1487329981801 2017.02.17 13:13:01)
	(_source (\./compile/test.v\ VERILOG (\./compile/test.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code ded18e8c8e8889c9dbd0ca848a)
	(_entity
		(_time 1487329981801)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal F1 ~wire 0 30 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation U1 0 44 (_entity .  function1)
		(_port
			((F1) (F1))
			((a) (a))
			((b) (b))
			((c) (c))
		)
	)
	(_model . test 1 -1)

)
I 000046 55 1881          1487330150598 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487330150503 2017.02.17 13:15:50)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code ecece8bebdbbeefabaebf8b2b9)
	(_entity
		(_time 1487330150503)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation test 0 0 (_entity .  test)
	)
	(_instantiation \\\function_1_and_2 \ 0 0 (_entity .  \\\function_1_and_2 \)
	)
	(_model . $root 1 -1)

)
I 000062 55 2586          1487330150602 \\\function_1_and_2 \
(_unit VERILOG 6.1284.6.606 (\\\function_1_and_2 \ 0 25 (\\\function_1_and_2 \ 0 25 ))
	(_version v147)
	(_time 1487330150503 2017.02.17 13:15:50)
	(_source (\./src/function 1 and 2.v\ VERILOG (\./src/function 1 and 2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code ecebbfbcecb8ebfaebeff9b6e8)
	(_entity
		(_time 1487330150503)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal f2 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#41_0@ (_architecture 0 0 41 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
			(@ASSIGN#42_1@ (_architecture 1 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . \\\function_1_and_2 \ 3 -1)

)
I 000046 55 1881          1487330191184 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487330191100 2017.02.17 13:16:31)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 6e3e3c6f39396c7838697a303b)
	(_entity
		(_time 1487330191100)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation test 0 0 (_entity .  test)
	)
	(_instantiation \\\function_1_and_2 \ 0 0 (_entity .  \\\function_1_and_2 \)
	)
	(_model . $root 1 -1)

)
I 000050 55 2325          1487330191188 function1
(_unit VERILOG 6.1284.6.606 (function1 0 25 (function1 0 25 ))
	(_version v147)
	(_time 1487330191100 2017.02.17 13:16:31)
	(_source (\./src/function1.v\ VERILOG (\./src/function1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 6e3a3e6f3e396f786c687a3436)
	(_entity
		(_time 1487330191100)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal F1 ~wire 0 25 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#39_0@ (_architecture 0 0 39 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . function1 2 -1)

)
I 000045 55 2300          1487330191192 test
(_unit VERILOG 6.1284.6.606 (test 0 30 (test 0 30 ))
	(_version v147)
	(_time 1487330191100 2017.02.17 13:16:31)
	(_source (\./compile/test.v\ VERILOG (\./compile/test.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 6e3b3c6e3e3839796b607a343a)
	(_entity
		(_time 1487330191100)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal F1 ~wire 0 30 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation U1 0 44 (_entity .  function1)
		(_port
			((F1) (F1))
			((a) (a))
			((b) (b))
			((c) (c))
		)
	)
	(_model . test 1 -1)

)
I 000062 55 2586          1487330191196 \\\function_1_and_2 \
(_unit VERILOG 6.1284.6.606 (\\\function_1_and_2 \ 0 25 (\\\function_1_and_2 \ 0 25 ))
	(_version v147)
	(_time 1487330191100 2017.02.17 13:16:31)
	(_source (\./src/function 1 and 2.v\ VERILOG (\./src/function 1 and 2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 6e396b6d683a6978696d7b346a)
	(_entity
		(_time 1487330191100)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal f2 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#41_0@ (_architecture 0 0 41 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
			(@ASSIGN#42_1@ (_architecture 1 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . \\\function_1_and_2 \ 3 -1)

)
I 000046 55 1881          1487330220089 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487330219994 2017.02.17 13:16:59)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 49484d4a421e4b5f1f4e5d171c)
	(_entity
		(_time 1487330219994)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation test 0 0 (_entity .  test)
	)
	(_instantiation \\\function_1_and_2 \ 0 0 (_entity .  \\\function_1_and_2 \)
	)
	(_model . $root 1 -1)

)
I 000062 55 2580          1487330220093 \\\function_1_and_2 \
(_unit VERILOG 6.1284.6.606 (\\\function_1_and_2 \ 0 25 (\\\function_1_and_2 \ 0 25 ))
	(_version v147)
	(_time 1487330219994 2017.02.17 13:16:59)
	(_source (\./src/function1and2.v\ VERILOG (\./src/function1and2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 494f1a48131d4e5f4e4a5c134d)
	(_entity
		(_time 1487330219994)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal f2 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#41_0@ (_architecture 0 0 41 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
			(@ASSIGN#42_1@ (_architecture 1 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . \\\function_1_and_2 \ 3 -1)

)
I 000046 55 1881          1487330234650 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487330234571 2017.02.17 13:17:14)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 3b3f363f6b6c392d6d3c2f656e)
	(_entity
		(_time 1487330234571)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation test 0 0 (_entity .  test)
	)
	(_instantiation \\\function_1_and_2 \ 0 0 (_entity .  \\\function_1_and_2 \)
	)
	(_model . $root 1 -1)

)
I 000050 55 2325          1487330234654 function1
(_unit VERILOG 6.1284.6.606 (function1 0 25 (function1 0 25 ))
	(_version v147)
	(_time 1487330234571 2017.02.17 13:17:14)
	(_source (\./src/function1.v\ VERILOG (\./src/function1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 3b3b343f6c6c3a2d393d2f6163)
	(_entity
		(_time 1487330234571)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal F1 ~wire 0 25 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#39_0@ (_architecture 0 0 39 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . function1 2 -1)

)
I 000045 55 2300          1487330234658 test
(_unit VERILOG 6.1284.6.606 (test 0 30 (test 0 30 ))
	(_version v147)
	(_time 1487330234571 2017.02.17 13:17:14)
	(_source (\./compile/test.v\ VERILOG (\./compile/test.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 3b3a363e6c6d6c2c3e352f616f)
	(_entity
		(_time 1487330234571)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal F1 ~wire 0 30 (_architecture (_inout ))) (_net  (_scalared) ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation U1 0 44 (_entity .  function1)
		(_port
			((F1) (F1))
			((a) (a))
			((b) (b))
			((c) (c))
		)
	)
	(_model . test 1 -1)

)
I 000062 55 2580          1487330234662 \\\function_1_and_2 \
(_unit VERILOG 6.1284.6.606 (\\\function_1_and_2 \ 0 25 (\\\function_1_and_2 \ 0 25 ))
	(_version v147)
	(_time 1487330234571 2017.02.17 13:17:14)
	(_source (\./src/function1and2.v\ VERILOG (\./src/function1and2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 3b38613d3a6f3c2d3c382e613f)
	(_entity
		(_time 1487330234571)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal f2 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#41_0@ (_architecture 0 0 41 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
			(@ASSIGN#42_1@ (_architecture 1 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . \\\function_1_and_2 \ 3 -1)

)
I 000046 55 1881          1487330268177 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487330268098 2017.02.17 13:17:48)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 36616132326134206031226863)
	(_entity
		(_time 1487330268098)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation test 0 0 (_entity .  test)
	)
	(_instantiation \\\function_1_and_2 \ 0 0 (_entity .  \\\function_1_and_2 \)
	)
	(_model . $root 1 -1)

)
V 000062 55 2580          1487330268181 \\\function_1_and_2 \
(_unit VERILOG 6.1284.6.606 (\\\function_1_and_2 \ 0 25 (\\\function_1_and_2 \ 0 25 ))
	(_version v147)
	(_time 1487330268098 2017.02.17 13:17:48)
	(_source (\./src/function1and2.v\ VERILOG (\./src/function1and2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 36663630636231203135236c32)
	(_entity
		(_time 1487330268098)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal f2 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#41_0@ (_architecture 0 0 41 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
			(@ASSIGN#42_1@ (_architecture 1 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . \\\function_1_and_2 \ 3 -1)

)
I 000046 55 1956          1487330276516 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487330276406 2017.02.17 13:17:56)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code afadf8f9fbf8adb9f9a8bbf1fa)
	(_entity
		(_time 1487330276406)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation test 0 0 (_entity .  test)
	)
	(_instantiation \\\function_1_and_2 \ 0 0 (_entity .  \\\function_1_and_2 \)
	)
	(_instantiation \\\function1and2 \ 0 0 (_entity .  \\\function1and2 \)
	)
	(_model . $root 1 -1)

)
I 000059 55 2571          1487330276520 \\\function1and2 \
(_unit VERILOG 6.1284.6.606 (\\\function1and2 \ 0 25 (\\\function1and2 \ 0 25 ))
	(_version v147)
	(_time 1487330276406 2017.02.17 13:17:56)
	(_source (\./src/function1and2.v\ VERILOG (\./src/function1and2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code afaaaffbaafba8b9a8acbaf5ab)
	(_entity
		(_time 1487330276406)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal f2 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#41_0@ (_architecture 0 0 41 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
			(@ASSIGN#42_1@ (_architecture 1 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . \\\function1and2 \ 3 -1)

)
I 000046 55 1956          1487330320087 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487330320007 2017.02.17 13:18:40)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code f9a9fba8f2aefbefaffeeda7ac)
	(_entity
		(_time 1487330320007)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation test 0 0 (_entity .  test)
	)
	(_instantiation \\\function_1_and_2 \ 0 0 (_entity .  \\\function_1_and_2 \)
	)
	(_instantiation \\\function1and2 \ 0 0 (_entity .  \\\function1and2 \)
	)
	(_model . $root 1 -1)

)
V 000059 55 2571          1487330320091 \\\function1and2 \
(_unit VERILOG 6.1284.6.606 (\\\function1and2 \ 0 25 (\\\function1and2 \ 0 25 ))
	(_version v147)
	(_time 1487330320007 2017.02.17 13:18:40)
	(_source (\./src/function1and2.v\ VERILOG (\./src/function1and2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code f9aeacaaa3adfeeffefaeca3fd)
	(_entity
		(_time 1487330320007)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal f2 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#41_0@ (_architecture 0 0 41 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
			(@ASSIGN#42_1@ (_architecture 1 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . \\\function1and2 \ 3 -1)

)
I 000046 55 2007          1487330387618 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487330386914 2017.02.17 13:19:46)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 53030451520451450554470d06)
	(_entity
		(_time 1487330386914)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation test 0 0 (_entity .  test)
	)
	(_instantiation \\\function_1_and_2 \ 0 0 (_entity .  \\\function_1_and_2 \)
	)
	(_instantiation \\\function1and2 \ 0 0 (_entity .  \\\function1and2 \)
	)
	(_instantiation func12 0 0 (_entity .  func12)
	)
	(_model . $root 1 -1)

)
I 000047 55 2521          1487330387622 func12
(_unit VERILOG 6.1284.6.606 (func12 0 25 (func12 0 25 ))
	(_version v147)
	(_time 1487330386914 2017.02.17 13:19:46)
	(_source (\./src/func12.v\ VERILOG (\./src/func12.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 53070651550452455154420c00)
	(_entity
		(_time 1487330386914)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal f2 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#41_0@ (_architecture 0 0 41 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
			(@ASSIGN#42_1@ (_architecture 1 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . func12 3 -1)

)
I 000046 55 1956          1487330513066 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487330512940 2017.02.17 13:21:52)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code a2f1aef4a2f5a0b4f4a5b6fcf7)
	(_entity
		(_time 1487330512940)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation test 0 0 (_entity .  test)
	)
	(_instantiation \\\function_1_and_2 \ 0 0 (_entity .  \\\function_1_and_2 \)
	)
	(_instantiation \\\function1and2 \ 0 0 (_entity .  \\\function1and2 \)
	)
	(_model . $root 1 -1)

)
I 000050 55 2325          1487330513070 function1
(_unit VERILOG 6.1284.6.606 (function1 0 25 (function1 0 25 ))
	(_version v147)
	(_time 1487330512940 2017.02.17 13:21:52)
	(_source (\./src/function1.v\ VERILOG (\./src/function1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code a2f5acf4a5f5a3b4a0a4b6f8fa)
	(_entity
		(_time 1487330512940)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal F1 ~wire 0 25 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#39_0@ (_architecture 0 0 39 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . function1 2 -1)

)
I 000045 55 2401          1487330513074 test
(_unit VERILOG 6.1284.6.606 (test 0 30 (test 0 30 ))
	(_version v147)
	(_time 1487330512940 2017.02.17 13:21:52)
	(_source (\./compile/test.v\ VERILOG (\./compile/test.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code a2f4aef5a5f4f5b5a7f6b6f8f6)
	(_entity
		(_time 1487330512940)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f2 ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation U2 0 46 (_entity .  func12)
		(_port
			((a) (a))
			((b) (b))
			((c) (c))
			((f1) (f1))
			((f2) (f2))
		)
	)
	(_model . test 1 -1)

)
I 000047 55 2521          1487330513078 func12
(_unit VERILOG 6.1284.6.606 (func12 0 25 (func12 0 25 ))
	(_version v147)
	(_time 1487330512940 2017.02.17 13:21:52)
	(_source (\./src/func12.v\ VERILOG (\./src/func12.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code c196cf95c596c0d7c3c6d09e92)
	(_entity
		(_time 1487330512940)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal f2 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#41_0@ (_architecture 0 0 41 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
			(@ASSIGN#42_1@ (_architecture 1 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . func12 3 -1)

)
I 000046 55 1956          1487330588784 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487330588713 2017.02.17 13:23:08)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 98ce9c9692cf9a8ece9f8cc6cd)
	(_entity
		(_time 1487330588713)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation test 0 0 (_entity .  test)
	)
	(_instantiation \\\function_1_and_2 \ 0 0 (_entity .  \\\function_1_and_2 \)
	)
	(_instantiation \\\function1and2 \ 0 0 (_entity .  \\\function1and2 \)
	)
	(_model . $root 1 -1)

)
I 000047 55 2521          1487330588798 func12
(_unit VERILOG 6.1284.6.606 (func12 0 25 (func12 0 25 ))
	(_version v147)
	(_time 1487330588713 2017.02.17 13:23:08)
	(_source (\./src/func12.v\ VERILOG (\./src/func12.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 98ca9e9695cf998e9a9f89c7cb)
	(_entity
		(_time 1487330588713)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal f2 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#41_0@ (_architecture 0 0 41 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
			(@ASSIGN#42_1@ (_architecture 1 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . func12 3 -1)

)
I 000045 55 2401          1487330588802 test
(_unit VERILOG 6.1284.6.606 (test 0 30 (test 0 30 ))
	(_version v147)
	(_time 1487330588713 2017.02.17 13:23:08)
	(_source (\./compile/test.v\ VERILOG (\./compile/test.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 98cb9c9795cecf8f9dcc8cc2cc)
	(_entity
		(_time 1487330588713)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f2 ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation U2 0 46 (_entity .  func12)
		(_port
			((a) (a))
			((b) (b))
			((c) (c))
			((f1) (f1))
			((f2) (f2))
		)
	)
	(_model . test 1 -1)

)
I 000046 55 2013          1487755196423 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487755196015 2017.02.22 11:19:56)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code d0d68783d287d2c686d7c48e85)
	(_entity
		(_time 1487755196015)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation test 0 0 (_entity .  test)
	)
	(_instantiation \\\function_1_and_2 \ 0 0 (_entity .  \\\function_1_and_2 \)
	)
	(_instantiation \\\function1and2 \ 0 0 (_entity .  \\\function1and2 \)
	)
	(_instantiation function1 0 0 (_entity .  function1)
	)
	(_model . $root 1 -1)

)
I 000050 55 2325          1487755196427 function1
(_unit VERILOG 6.1284.6.606 (function1 0 25 (function1 0 25 ))
	(_version v147)
	(_time 1487755196015 2017.02.22 11:19:56)
	(_source (\./src/function1.v\ VERILOG (\./src/function1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code d0d28583d587d1c6d2d6c48a88)
	(_entity
		(_time 1487755196015)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal F1 ~wire 0 25 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#39_0@ (_architecture 0 0 39 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . function1 2 -1)

)
I 000045 55 2401          1487755196431 test
(_unit VERILOG 6.1284.6.606 (test 0 30 (test 0 30 ))
	(_version v147)
	(_time 1487755196015 2017.02.22 11:19:56)
	(_source (\./compile/test.v\ VERILOG (\./compile/test.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code d0d38782d58687c7d584c48a84)
	(_entity
		(_time 1487755196015)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f2 ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation U2 0 46 (_entity .  func12)
		(_port
			((a) (a))
			((b) (b))
			((c) (c))
			((f1) (f1))
			((f2) (f2))
		)
	)
	(_model . test 1 -1)

)
I 000047 55 2521          1487755196435 func12
(_unit VERILOG 6.1284.6.606 (func12 0 25 (func12 0 25 ))
	(_version v147)
	(_time 1487755196015 2017.02.22 11:19:56)
	(_source (\./src/func12.v\ VERILOG (\./src/func12.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code d0d28583d587d1c6d2d7c18f83)
	(_entity
		(_time 1487755196015)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal f2 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#41_0@ (_architecture 0 0 41 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
			(@ASSIGN#42_1@ (_architecture 1 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . func12 3 -1)

)
I 000046 55 2013          1487755297756 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487755297661 2017.02.22 11:21:37)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code b9efb4ecb2eebbafefbeade7ec)
	(_entity
		(_time 1487755297661)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation test 0 0 (_entity .  test)
	)
	(_instantiation \\\function_1_and_2 \ 0 0 (_entity .  \\\function_1_and_2 \)
	)
	(_instantiation \\\function1and2 \ 0 0 (_entity .  \\\function1and2 \)
	)
	(_instantiation function1 0 0 (_entity .  function1)
	)
	(_model . $root 1 -1)

)
I 000050 55 2325          1487755297760 function1
(_unit VERILOG 6.1284.6.606 (function1 0 25 (function1 0 25 ))
	(_version v147)
	(_time 1487755297661 2017.02.22 11:21:37)
	(_source (\./src/function1.v\ VERILOG (\./src/function1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code b9ebb6ecb5eeb8afbbbfade3e1)
	(_entity
		(_time 1487755297661)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal F1 ~wire 0 25 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#39_0@ (_architecture 0 0 39 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . function1 2 -1)

)
I 000045 55 2401          1487755297764 test
(_unit VERILOG 6.1284.6.606 (test 0 30 (test 0 30 ))
	(_version v147)
	(_time 1487755297661 2017.02.22 11:21:37)
	(_source (\./compile/test.v\ VERILOG (\./compile/test.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code b9eab4edb5efeeaebcedade3ed)
	(_entity
		(_time 1487755297661)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f2 ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation U2 0 46 (_entity .  func12)
		(_port
			((a) (a))
			((b) (b))
			((c) (c))
			((f1) (f1))
			((f2) (f2))
		)
	)
	(_model . test 1 -1)

)
I 000047 55 2521          1487755297768 func12
(_unit VERILOG 6.1284.6.606 (func12 0 25 (func12 0 25 ))
	(_version v147)
	(_time 1487755297661 2017.02.22 11:21:37)
	(_source (\./src/func12.v\ VERILOG (\./src/func12.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code b9ebb6ecb5eeb8afbbbea8e6ea)
	(_entity
		(_time 1487755297661)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal f2 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#41_0@ (_architecture 0 0 41 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
			(@ASSIGN#42_1@ (_architecture 1 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . func12 3 -1)

)
I 000046 55 2013          1487755317471 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487755317392 2017.02.22 11:21:57)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code cfcfcd9b9b98cdd999c8db919a)
	(_entity
		(_time 1487755317392)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation test 0 0 (_entity .  test)
	)
	(_instantiation \\\function_1_and_2 \ 0 0 (_entity .  \\\function_1_and_2 \)
	)
	(_instantiation \\\function1and2 \ 0 0 (_entity .  \\\function1and2 \)
	)
	(_instantiation function1 0 0 (_entity .  function1)
	)
	(_model . $root 1 -1)

)
I 000050 55 2325          1487755317475 function1
(_unit VERILOG 6.1284.6.606 (function1 0 25 (function1 0 25 ))
	(_version v147)
	(_time 1487755317392 2017.02.22 11:21:57)
	(_source (\./src/function1.v\ VERILOG (\./src/function1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code cfcbcf9b9c98ced9cdc9db9597)
	(_entity
		(_time 1487755317392)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal F1 ~wire 0 25 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#39_0@ (_architecture 0 0 39 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . function1 2 -1)

)
I 000045 55 2401          1487755317479 test
(_unit VERILOG 6.1284.6.606 (test 0 30 (test 0 30 ))
	(_version v147)
	(_time 1487755317392 2017.02.22 11:21:57)
	(_source (\./compile/test.v\ VERILOG (\./compile/test.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code cfcacd9a9c9998d8ca9bdb959b)
	(_entity
		(_time 1487755317392)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f2 ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation U2 0 46 (_entity .  func12)
		(_port
			((a) (a))
			((b) (b))
			((c) (c))
			((f1) (f1))
			((f2) (f2))
		)
	)
	(_model . test 1 -1)

)
I 000047 55 2521          1487755317483 func12
(_unit VERILOG 6.1284.6.606 (func12 0 25 (func12 0 25 ))
	(_version v147)
	(_time 1487755317392 2017.02.22 11:21:57)
	(_source (\./src/func12.v\ VERILOG (\./src/func12.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code cfcbcf9b9c98ced9cdc8de909c)
	(_entity
		(_time 1487755317392)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal f2 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#41_0@ (_architecture 0 0 41 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
			(@ASSIGN#42_1@ (_architecture 1 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . func12 3 -1)

)
I 000046 55 2013          1487755473700 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487755473558 2017.02.22 11:24:33)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code ccc6c0989d9bceda9acbd89299)
	(_entity
		(_time 1487755473558)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation test 0 0 (_entity .  test)
	)
	(_instantiation \\\function_1_and_2 \ 0 0 (_entity .  \\\function_1_and_2 \)
	)
	(_instantiation \\\function1and2 \ 0 0 (_entity .  \\\function1and2 \)
	)
	(_instantiation function1 0 0 (_entity .  function1)
	)
	(_model . $root 1 -1)

)
I 000050 55 2325          1487755473704 function1
(_unit VERILOG 6.1284.6.606 (function1 0 25 (function1 0 25 ))
	(_version v147)
	(_time 1487755473558 2017.02.22 11:24:33)
	(_source (\./src/function1.v\ VERILOG (\./src/function1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code ccc2c2989a9bcddacecad89694)
	(_entity
		(_time 1487755473558)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal F1 ~wire 0 25 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#39_0@ (_architecture 0 0 39 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . function1 2 -1)

)
I 000045 55 2401          1487755473708 test
(_unit VERILOG 6.1284.6.606 (test 0 30 (test 0 30 ))
	(_version v147)
	(_time 1487755473558 2017.02.22 11:24:33)
	(_source (\./compile/test.v\ VERILOG (\./compile/test.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code ccc3c0999a9a9bdbc998d89698)
	(_entity
		(_time 1487755473558)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f2 ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation U2 0 46 (_entity .  func12)
		(_port
			((a) (a))
			((b) (b))
			((c) (c))
			((f1) (f1))
			((f2) (f2))
		)
	)
	(_model . test 1 -1)

)
I 000047 55 2521          1487755473712 func12
(_unit VERILOG 6.1284.6.606 (func12 0 25 (func12 0 25 ))
	(_version v147)
	(_time 1487755473558 2017.02.22 11:24:33)
	(_source (\./src/func12.v\ VERILOG (\./src/func12.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code ccc2c2989a9bcddacecbdd939f)
	(_entity
		(_time 1487755473558)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal f2 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#41_0@ (_architecture 0 0 41 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
			(@ASSIGN#42_1@ (_architecture 1 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . func12 3 -1)

)
I 000046 55 2013          1487755828605 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487755828495 2017.02.22 11:30:28)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 45114246421247531342511b10)
	(_entity
		(_time 1487755828495)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation test 0 0 (_entity .  test)
	)
	(_instantiation \\\function_1_and_2 \ 0 0 (_entity .  \\\function_1_and_2 \)
	)
	(_instantiation \\\function1and2 \ 0 0 (_entity .  \\\function1and2 \)
	)
	(_instantiation function1 0 0 (_entity .  function1)
	)
	(_model . $root 1 -1)

)
I 000050 55 2325          1487755828609 function1
(_unit VERILOG 6.1284.6.606 (function1 0 25 (function1 0 25 ))
	(_version v147)
	(_time 1487755828495 2017.02.22 11:30:28)
	(_source (\./src/function1.v\ VERILOG (\./src/function1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 45154046451244534743511f1d)
	(_entity
		(_time 1487755828495)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal F1 ~wire 0 25 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#39_0@ (_architecture 0 0 39 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . function1 2 -1)

)
I 000045 55 2401          1487755828613 test
(_unit VERILOG 6.1284.6.606 (test 0 30 (test 0 30 ))
	(_version v147)
	(_time 1487755828495 2017.02.22 11:30:28)
	(_source (\./compile/test.v\ VERILOG (\./compile/test.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 45144247451312524011511f11)
	(_entity
		(_time 1487755828495)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f2 ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation U2 0 46 (_entity .  func12)
		(_port
			((a) (a))
			((b) (b))
			((c) (c))
			((f1) (f1))
			((f2) (f2))
		)
	)
	(_model . test 1 -1)

)
I 000047 55 2521          1487755828617 func12
(_unit VERILOG 6.1284.6.606 (func12 0 25 (func12 0 25 ))
	(_version v147)
	(_time 1487755828495 2017.02.22 11:30:28)
	(_source (\./src/func12.v\ VERILOG (\./src/func12.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 45154046451244534742541a16)
	(_entity
		(_time 1487755828495)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal f2 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#41_0@ (_architecture 0 0 41 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
			(@ASSIGN#42_1@ (_architecture 1 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . func12 3 -1)

)
I 000046 55 2013          1487755831961 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487755831881 2017.02.22 11:30:31)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 8486808b82d38692d28390dad1)
	(_entity
		(_time 1487755831881)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation test 0 0 (_entity .  test)
	)
	(_instantiation \\\function_1_and_2 \ 0 0 (_entity .  \\\function_1_and_2 \)
	)
	(_instantiation \\\function1and2 \ 0 0 (_entity .  \\\function1and2 \)
	)
	(_instantiation function1 0 0 (_entity .  function1)
	)
	(_model . $root 1 -1)

)
I 000050 55 2325          1487755831965 function1
(_unit VERILOG 6.1284.6.606 (function1 0 25 (function1 0 25 ))
	(_version v147)
	(_time 1487755831881 2017.02.22 11:30:31)
	(_source (\./src/function1.v\ VERILOG (\./src/function1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 8482828b85d38592868290dedc)
	(_entity
		(_time 1487755831881)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal F1 ~wire 0 25 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#39_0@ (_architecture 0 0 39 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . function1 2 -1)

)
I 000045 55 2401          1487755831969 test
(_unit VERILOG 6.1284.6.606 (test 0 30 (test 0 30 ))
	(_version v147)
	(_time 1487755831881 2017.02.22 11:30:31)
	(_source (\./compile/test.v\ VERILOG (\./compile/test.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 8483808a85d2d39381d090ded0)
	(_entity
		(_time 1487755831881)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f2 ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation U2 0 46 (_entity .  func12)
		(_port
			((a) (a))
			((b) (b))
			((c) (c))
			((f1) (f1))
			((f2) (f2))
		)
	)
	(_model . test 1 -1)

)
I 000047 55 2521          1487755831973 func12
(_unit VERILOG 6.1284.6.606 (func12 0 25 (func12 0 25 ))
	(_version v147)
	(_time 1487755831881 2017.02.22 11:30:31)
	(_source (\./src/func12.v\ VERILOG (\./src/func12.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 8482828b85d38592868395dbd7)
	(_entity
		(_time 1487755831881)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal f2 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#41_0@ (_architecture 0 0 41 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
			(@ASSIGN#42_1@ (_architecture 1 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . func12 3 -1)

)
I 000046 55 2013          1487756009642 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487756009548 2017.02.22 11:33:29)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 8cdc8e83dddb8e9ada8b98d2d9)
	(_entity
		(_time 1487756009548)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation test 0 0 (_entity .  test)
	)
	(_instantiation \\\function_1_and_2 \ 0 0 (_entity .  \\\function_1_and_2 \)
	)
	(_instantiation \\\function1and2 \ 0 0 (_entity .  \\\function1and2 \)
	)
	(_instantiation function1 0 0 (_entity .  function1)
	)
	(_model . $root 1 -1)

)
I 000050 55 2325          1487756009646 function1
(_unit VERILOG 6.1284.6.606 (function1 0 25 (function1 0 25 ))
	(_version v147)
	(_time 1487756009548 2017.02.22 11:33:29)
	(_source (\./src/function1.v\ VERILOG (\./src/function1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 8cd88c83dadb8d9a8e8a98d6d4)
	(_entity
		(_time 1487756009548)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal F1 ~wire 0 25 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#39_0@ (_architecture 0 0 39 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . function1 2 -1)

)
I 000045 55 2401          1487756009650 test
(_unit VERILOG 6.1284.6.606 (test 0 30 (test 0 30 ))
	(_version v147)
	(_time 1487756009548 2017.02.22 11:33:29)
	(_source (\./compile/test.v\ VERILOG (\./compile/test.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 8cd98e82dadadb9b89d898d6d8)
	(_entity
		(_time 1487756009548)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f2 ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation U2 0 46 (_entity .  func12)
		(_port
			((a) (a))
			((b) (b))
			((c) (c))
			((f1) (f1))
			((f2) (f2))
		)
	)
	(_model . test 1 -1)

)
I 000047 55 2521          1487756009654 func12
(_unit VERILOG 6.1284.6.606 (func12 0 25 (func12 0 25 ))
	(_version v147)
	(_time 1487756009548 2017.02.22 11:33:29)
	(_source (\./src/func12.v\ VERILOG (\./src/func12.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 9bcf9b95cccc9a8d999c8ac4c8)
	(_entity
		(_time 1487756009548)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal f2 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#41_0@ (_architecture 0 0 41 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
			(@ASSIGN#42_1@ (_architecture 1 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . func12 3 -1)

)
V 000046 55 2013          1487756012367 $root
(_unit VERILOG 6.1284.6.606 ($root 0 0 ($root 0 0 ))
	(_version v147)
	(_time 1487756012256 2017.02.22 11:33:32)
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 1b4a1e1d4b4c190d4d1c0f454e)
	(_entity
		(_time 1487756012256)
		(_use )
	)
	(_parameters top_design   dbg   accs      )
	(_attribute top_design )
	(_object
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation test 0 0 (_entity .  test)
	)
	(_instantiation \\\function_1_and_2 \ 0 0 (_entity .  \\\function_1_and_2 \)
	)
	(_instantiation \\\function1and2 \ 0 0 (_entity .  \\\function1and2 \)
	)
	(_instantiation function1 0 0 (_entity .  function1)
	)
	(_model . $root 1 -1)

)
V 000050 55 2325          1487756012371 function1
(_unit VERILOG 6.1284.6.606 (function1 0 25 (function1 0 25 ))
	(_version v147)
	(_time 1487756012256 2017.02.22 11:33:32)
	(_source (\./src/function1.v\ VERILOG (\./src/function1.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 2))
	(_code 1b4e1c1d4c4c1a0d191d0f4143)
	(_entity
		(_time 1487756012256)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal F1 ~wire 0 25 (_architecture (_inout ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#39_0@ (_architecture 0 0 39 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . function1 2 -1)

)
V 000045 55 2401          1487756012375 test
(_unit VERILOG 6.1284.6.606 (test 0 30 (test 0 30 ))
	(_version v147)
	(_time 1487756012256 2017.02.22 11:33:32)
	(_source (\./compile/test.v\ VERILOG (\./compile/test.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_code 1b4f1e1c4c4d4c0c1e4f0f414f)
	(_entity
		(_time 1487756012256)
		(_use )
	)
	(_timescale 1ps 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 30 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f2 ~wire 0 30 (_architecture (_out ))) (_net  (_scalared) ) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation U2 0 46 (_entity .  func12)
		(_port
			((a) (a))
			((b) (b))
			((c) (c))
			((f1) (f1))
			((f2) (f2))
		)
	)
	(_model . test 1 -1)

)
V 000047 55 2521          1487756012379 func12
(_unit VERILOG 6.1284.6.606 (func12 0 25 (func12 0 25 ))
	(_version v147)
	(_time 1487756012256 2017.02.22 11:33:32)
	(_source (\./src/func12.v\ VERILOG (\./src/func12.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_code 3a6f3d3e6e6d3b2c383d2b6569)
	(_entity
		(_time 1487756012256)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs      )
	(_attribute )
	(_object
		(_port (_internal a ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal b ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal c ~wire 0 25 (_architecture (_in ))) (_net  (_scalared) ) (_flags1))
		(_port (_internal f1 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_port (_internal f2 ~wire 0 25 (_architecture (_out ))) (_net  (_scalared) ) (_simple) (_flags1))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~vbit (vl verilog_logic vbit)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~logic (vl verilog_logic logic)))			
		(_type (_external ~logic_reg (vl verilog_logic logic)))			
		(_type (_external ~logic_bit (vl verilog_logic vbit)))
		(_type (_external ~shortreal (vl verilog_logic real)))				
		(_type (_external ~string (vl verilog_logic string)))	
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(@ASSIGN#41_0@ (_architecture 0 0 41 (_process (_simple)
				(_target(3))
				(_sensitivity(0)(1)(2))
			)))
			(@ASSIGN#42_1@ (_architecture 1 0 42 (_process (_simple)
				(_target(4))
				(_sensitivity(0)(1)(2))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . func12 3 -1)

)
