INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Shreyansh/FPGA_projects/adder_subtractor/adder_subtractor.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
