Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Dec 11 19:54:10 2018
| Host         : DESKTOP-65OAGH3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file controller_fpga_timing_summary_routed.rpt -pb controller_fpga_timing_summary_routed.pb -rpx controller_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : controller_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21 register/latch pins with no clock driven by root clock pin: Clk_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: DispClk_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: controller_uut/FSM_onehot_State_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: controller_uut/FSM_onehot_State_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: controller_uut/FSM_onehot_State_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: controller_uut/FSM_onehot_State_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: controller_uut/FSM_onehot_State_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.623        0.000                      0                   20        0.190        0.000                      0                   20        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.623        0.000                      0                   20        0.190        0.000                      0                   20        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.623ns  (required time - arrival time)
  Source:                 DispClk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.696ns (69.713%)  route 0.737ns (30.287%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.310    SysClk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  DispClk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  DispClk_reg[2]/Q
                         net (fo=1, routed)           0.737     6.565    DispClk_reg_n_0_[2]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.069 r  DispClk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    DispClk_reg[0]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  DispClk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    DispClk_reg[4]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  DispClk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    DispClk_reg[8]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.420 r  DispClk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    DispClk_reg[12]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.743 r  DispClk_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.743    DispClk_reg[16]_i_1_n_6
    SLICE_X2Y80          FDRE                                         r  DispClk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.594    15.017    SysClk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  DispClk_reg[17]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)        0.109    15.365    DispClk_reg[17]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -7.743    
  -------------------------------------------------------------------
                         slack                                  7.623    

Slack (MET) :             7.707ns  (required time - arrival time)
  Source:                 DispClk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 1.612ns (68.630%)  route 0.737ns (31.370%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.310    SysClk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  DispClk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  DispClk_reg[2]/Q
                         net (fo=1, routed)           0.737     6.565    DispClk_reg_n_0_[2]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.069 r  DispClk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    DispClk_reg[0]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  DispClk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    DispClk_reg[4]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  DispClk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    DispClk_reg[8]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.420 r  DispClk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    DispClk_reg[12]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.659 r  DispClk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.659    DispClk_reg[16]_i_1_n_5
    SLICE_X2Y80          FDRE                                         r  DispClk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.594    15.017    SysClk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  DispClk_reg[18]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)        0.109    15.365    DispClk_reg[18]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  7.707    

Slack (MET) :             7.727ns  (required time - arrival time)
  Source:                 DispClk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 1.592ns (68.361%)  route 0.737ns (31.639%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.310    SysClk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  DispClk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  DispClk_reg[2]/Q
                         net (fo=1, routed)           0.737     6.565    DispClk_reg_n_0_[2]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.069 r  DispClk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    DispClk_reg[0]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  DispClk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    DispClk_reg[4]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  DispClk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    DispClk_reg[8]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.420 r  DispClk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.420    DispClk_reg[12]_i_1_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.639 r  DispClk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.639    DispClk_reg[16]_i_1_n_7
    SLICE_X2Y80          FDRE                                         r  DispClk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.594    15.017    SysClk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  DispClk_reg[16]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)        0.109    15.365    DispClk_reg[16]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                  7.727    

Slack (MET) :             7.740ns  (required time - arrival time)
  Source:                 DispClk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 1.579ns (68.183%)  route 0.737ns (31.817%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.310    SysClk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  DispClk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  DispClk_reg[2]/Q
                         net (fo=1, routed)           0.737     6.565    DispClk_reg_n_0_[2]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.069 r  DispClk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    DispClk_reg[0]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  DispClk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    DispClk_reg[4]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  DispClk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    DispClk_reg[8]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.626 r  DispClk_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.626    DispClk_reg[12]_i_1_n_6
    SLICE_X2Y79          FDRE                                         r  DispClk_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.594    15.017    SysClk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  DispClk_reg[13]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)        0.109    15.365    DispClk_reg[13]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -7.626    
  -------------------------------------------------------------------
                         slack                                  7.740    

Slack (MET) :             7.748ns  (required time - arrival time)
  Source:                 DispClk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 1.571ns (68.073%)  route 0.737ns (31.927%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.310    SysClk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  DispClk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  DispClk_reg[2]/Q
                         net (fo=1, routed)           0.737     6.565    DispClk_reg_n_0_[2]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.069 r  DispClk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    DispClk_reg[0]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  DispClk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    DispClk_reg[4]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  DispClk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    DispClk_reg[8]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.618 r  DispClk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.618    DispClk_reg[12]_i_1_n_4
    SLICE_X2Y79          FDRE                                         r  DispClk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.594    15.017    SysClk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  DispClk_reg[15]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)        0.109    15.365    DispClk_reg[15]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                  7.748    

Slack (MET) :             7.824ns  (required time - arrival time)
  Source:                 DispClk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 1.495ns (66.985%)  route 0.737ns (33.015%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.310    SysClk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  DispClk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  DispClk_reg[2]/Q
                         net (fo=1, routed)           0.737     6.565    DispClk_reg_n_0_[2]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.069 r  DispClk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    DispClk_reg[0]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  DispClk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    DispClk_reg[4]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  DispClk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    DispClk_reg[8]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.542 r  DispClk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.542    DispClk_reg[12]_i_1_n_5
    SLICE_X2Y79          FDRE                                         r  DispClk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.594    15.017    SysClk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  DispClk_reg[14]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)        0.109    15.365    DispClk_reg[14]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  7.824    

Slack (MET) :             7.844ns  (required time - arrival time)
  Source:                 DispClk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 1.475ns (66.687%)  route 0.737ns (33.313%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.310    SysClk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  DispClk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  DispClk_reg[2]/Q
                         net (fo=1, routed)           0.737     6.565    DispClk_reg_n_0_[2]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.069 r  DispClk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    DispClk_reg[0]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  DispClk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    DispClk_reg[4]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.303 r  DispClk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.303    DispClk_reg[8]_i_1_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.522 r  DispClk_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.522    DispClk_reg[12]_i_1_n_7
    SLICE_X2Y79          FDRE                                         r  DispClk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.594    15.017    SysClk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  DispClk_reg[12]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)        0.109    15.365    DispClk_reg[12]
  -------------------------------------------------------------------
                         required time                         15.365    
                         arrival time                          -7.522    
  -------------------------------------------------------------------
                         slack                                  7.844    

Slack (MET) :             7.856ns  (required time - arrival time)
  Source:                 DispClk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 1.462ns (66.490%)  route 0.737ns (33.510%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.310    SysClk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  DispClk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  DispClk_reg[2]/Q
                         net (fo=1, routed)           0.737     6.565    DispClk_reg_n_0_[2]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.069 r  DispClk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    DispClk_reg[0]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  DispClk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    DispClk_reg[4]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.509 r  DispClk_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.509    DispClk_reg[8]_i_1_n_6
    SLICE_X2Y78          FDRE                                         r  DispClk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.593    15.016    SysClk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  DispClk_reg[9]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y78          FDRE (Setup_fdre_C_D)        0.109    15.364    DispClk_reg[9]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                  7.856    

Slack (MET) :             7.864ns  (required time - arrival time)
  Source:                 DispClk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.454ns (66.368%)  route 0.737ns (33.632%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.310    SysClk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  DispClk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  DispClk_reg[2]/Q
                         net (fo=1, routed)           0.737     6.565    DispClk_reg_n_0_[2]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.069 r  DispClk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    DispClk_reg[0]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  DispClk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    DispClk_reg[4]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.501 r  DispClk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.501    DispClk_reg[8]_i_1_n_4
    SLICE_X2Y78          FDRE                                         r  DispClk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.593    15.016    SysClk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  DispClk_reg[11]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y78          FDRE (Setup_fdre_C_D)        0.109    15.364    DispClk_reg[11]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  7.864    

Slack (MET) :             7.940ns  (required time - arrival time)
  Source:                 DispClk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 1.378ns (65.159%)  route 0.737ns (34.841%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.707     5.310    SysClk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  DispClk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     5.828 r  DispClk_reg[2]/Q
                         net (fo=1, routed)           0.737     6.565    DispClk_reg_n_0_[2]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     7.069 r  DispClk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.069    DispClk_reg[0]_i_1_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.186 r  DispClk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.186    DispClk_reg[4]_i_1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.425 r  DispClk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.425    DispClk_reg[8]_i_1_n_5
    SLICE_X2Y78          FDRE                                         r  DispClk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SysClk (IN)
                         net (fo=0)                   0.000    10.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.593    15.016    SysClk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  DispClk_reg[10]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y78          FDRE (Setup_fdre_C_D)        0.109    15.364    DispClk_reg[10]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                          -7.425    
  -------------------------------------------------------------------
                         slack                                  7.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Clk_Btn_buf_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.596     1.515    SysClk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  Clk_Btn_buf_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.128     1.643 f  Clk_Btn_buf_reg/Q
                         net (fo=1, routed)           0.054     1.698    Clk_Btn_buf
    SLICE_X1Y80          LUT3 (Prop_lut3_I1_O)        0.099     1.797 r  Clk_i_1/O
                         net (fo=1, routed)           0.000     1.797    Clk_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  Clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.867     2.032    SysClk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  Clk_reg/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.091     1.606    Clk_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DispClk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    SysClk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  DispClk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  DispClk_reg[10]/Q
                         net (fo=1, routed)           0.114     1.792    DispClk_reg_n_0_[10]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  DispClk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    DispClk_reg[8]_i_1_n_5
    SLICE_X2Y78          FDRE                                         r  DispClk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.865     2.030    SysClk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  DispClk_reg[10]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.134     1.647    DispClk_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DispClk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    SysClk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  DispClk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  DispClk_reg[6]/Q
                         net (fo=1, routed)           0.114     1.792    DispClk_reg_n_0_[6]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  DispClk_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    DispClk_reg[4]_i_1_n_5
    SLICE_X2Y77          FDRE                                         r  DispClk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.864     2.029    SysClk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  DispClk_reg[6]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.134     1.647    DispClk_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 DispClk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    SysClk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  DispClk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  DispClk_reg[10]/Q
                         net (fo=1, routed)           0.114     1.792    DispClk_reg_n_0_[10]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.938 r  DispClk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    DispClk_reg[8]_i_1_n_4
    SLICE_X2Y78          FDRE                                         r  DispClk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.865     2.030    SysClk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  DispClk_reg[11]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.134     1.647    DispClk_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 DispClk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    SysClk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  DispClk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  DispClk_reg[6]/Q
                         net (fo=1, routed)           0.114     1.792    DispClk_reg_n_0_[6]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.938 r  DispClk_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.938    DispClk_reg[4]_i_1_n_4
    SLICE_X2Y77          FDRE                                         r  DispClk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.864     2.029    SysClk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  DispClk_reg[7]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.134     1.647    DispClk_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 DispClk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.592     1.511    SysClk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  DispClk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.164     1.675 f  DispClk_reg[0]/Q
                         net (fo=1, routed)           0.163     1.838    DispClk_reg_n_0_[0]
    SLICE_X2Y76          LUT1 (Prop_lut1_I0_O)        0.045     1.883 r  DispClk[0]_i_2/O
                         net (fo=1, routed)           0.000     1.883    DispClk[0]_i_2_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.953 r  DispClk_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.953    DispClk_reg[0]_i_1_n_7
    SLICE_X2Y76          FDRE                                         r  DispClk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.862     2.027    SysClk_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  DispClk_reg[0]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.134     1.645    DispClk_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 DispClk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    SysClk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  DispClk_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  DispClk_reg[4]/Q
                         net (fo=1, routed)           0.170     1.848    DispClk_reg_n_0_[4]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.963 r  DispClk_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.963    DispClk_reg[4]_i_1_n_7
    SLICE_X2Y77          FDRE                                         r  DispClk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.864     2.029    SysClk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  DispClk_reg[4]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.134     1.647    DispClk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 DispClk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    SysClk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  DispClk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  DispClk_reg[9]/Q
                         net (fo=1, routed)           0.175     1.852    DispClk_reg_n_0_[9]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.963 r  DispClk_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.963    DispClk_reg[8]_i_1_n_6
    SLICE_X2Y78          FDRE                                         r  DispClk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.865     2.030    SysClk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  DispClk_reg[9]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.134     1.647    DispClk_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 DispClk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.595     1.514    SysClk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  DispClk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  DispClk_reg[13]/Q
                         net (fo=1, routed)           0.175     1.853    DispClk_reg_n_0_[13]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.964 r  DispClk_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.964    DispClk_reg[12]_i_1_n_6
    SLICE_X2Y79          FDRE                                         r  DispClk_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.866     2.031    SysClk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  DispClk_reg[13]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.134     1.648    DispClk_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 DispClk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DispClk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.594     1.513    SysClk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  DispClk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  DispClk_reg[5]/Q
                         net (fo=1, routed)           0.175     1.852    DispClk_reg_n_0_[5]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.963 r  DispClk_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.963    DispClk_reg[4]_i_1_n_6
    SLICE_X2Y77          FDRE                                         r  DispClk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SysClk (IN)
                         net (fo=0)                   0.000     0.000    SysClk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SysClk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SysClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SysClk_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.864     2.029    SysClk_IBUF_BUFG
    SLICE_X2Y77          FDRE                                         r  DispClk_reg[5]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.134     1.647    DispClk_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SysClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SysClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y80     Clk_Btn_buf_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y80     Clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y76     DispClk_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     DispClk_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     DispClk_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     DispClk_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     DispClk_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     DispClk_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y79     DispClk_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     Clk_Btn_buf_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     Clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y76     DispClk_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     DispClk_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     DispClk_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     DispClk_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y76     DispClk_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y76     DispClk_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y76     DispClk_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     DispClk_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     Clk_Btn_buf_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     Clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y76     DispClk_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     DispClk_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     DispClk_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     DispClk_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     DispClk_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     DispClk_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     DispClk_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y79     DispClk_reg[13]/C



