\chapter{User Constran}\label{ch:ucffile}

This file shows the user constraint file for the Nexys4.

Net "CLK" LOC=V10 ;

 onBoard USB controller

Net "FlashCS" 
LOC = L17 ; 

Net "FlashRp" 
LOC = T4 ; 


Net "MemAdr$<$1$>$" 
LOC = K18  ;

Net "MemAdr$<$2$>$" 
LOC = K17  ;

Net "MemAdr$<$3$>$" 
LOC = J18  ; 

Net "MemAdr$<$4$>$" 
LOC = J16  ; 

Net "MemAdr$<$5$>$" 
LOC = G18  ; 

Net "MemAdr$<$6$>$" 
LOC = G16  ; 

Net "MemAdr$<$7$>$" 
LOC = H16  ; 

Net "MemAdr$<$8$>$" 
LOC = H15  ; 

Net "MemAdr$<$9$>$" 
LOC = H14  ; 

Net "MemAdr$<$10$>$" 
LOC = H13 ; 

Net "MemAdr$<$11$>$" 
LOC = F18 ; 

Net "MemAdr$<$12$>$" 
LOC = F17 ; 

Net "MemAdr$<$13$>$" 
LOC = K13 ; 

Net "MemAdr$<$14$>$" 
LOC = K12 ; 

Net "MemAdr$<$15$>$" 
LOC = E18 ; 

Net "MemAdr$<$16$>$" 
LOC = E16 ; 

Net "MemAdr$<$17$>$" 
LOC = G13 ; 

Net "MemAdr$<$18$>$" 
LOC = H12 ; 

Net "MemAdr$<$19$>$" 
LOC = D18 ; 

Net "MemAdr$<$20$>$" 
LOC = D17 ; 

Net "MemAdr$<$21$>$" 
LOC = G14 ; 

Net "MemAdr$<$22$>$" 
LOC = F14 ; 

Net "MemAdr$<$23$>$" 
LOC = C18 ; 

Net "MemAdr$<$24$>$" 
LOC = C17 ; 

Net "MemAdr$<$25$>$" 
LOC = F16 ; 

Net "MemAdr$<$26$>$" 
LOC = F15 ; 


Net "MemDB$<$0$>$" 
LOC = R13 ; 

Net "MemDB$<$1$>$" 
LOC = T14 ; 

Net "MemDB$<$2$>$" 
LOC = V14 ; 

Net "MemDB$<$3$>$" 
LOC = U5  ; 

Net "MemDB$<$4$>$" 
LOC = V5  ; 

Net "MemDB$<$5$>$" 
LOC = R3  ; 

Net "MemDB$<$6$>$" 
LOC = T3 ; 

Net "MemDB$<$7$>$"  
LOC = R5 ; 

Net "MemDB$<$8$>$"  
LOC = N5 ; 

Net "MemDB$<$9$>$"  
LOC = P6 ; 

Net "MemDB$<$10$>$"  
LOC = P12 ; 

Net "MemDB$<$11$>$"  
LOC = U13 ; 

Net "MemDB$<$12$>$"  
LOC = V13 ; 

Net "MemDB$<$13$>$"  
LOC = U10 ; 

Net "MemDB$<$14$>$"  
LOC = R8  ; 

Net "MemDB$<$15$>$"  
LOC = T8  ; 


Net "MemOE" 
LOC = L18 ; 

Net "MemWR" 
LOC = M16 ; 


Net "RamAdv" 
LOC = H18 ; 

Net "RamWait" 
LOC = V4 ; 

Net "RamClk" 
LOC = R10 ; 

Net "RamCS" 
LOC = L15 ; 

Net "RamCre" 
LOC = M18 ;

Net "RamUB" 
LOC = K15  ;

Net "RamLB" 
LOC = K16  ;

 Usb-RS232 interface
Net "RsRx" 
LOC = N17 | PULLUP; 

Net "RsTx" 
LOC = N18 ; 
