vhdl xil_defaultlib  \
"../../../../uart_loopback_synthetized.srcs/sources_1/ip/AXI4Stream_UART_0/hdl/AXI4Stream_UART_v1_0_M00_AXIS_RX.vhd" \
"../../../../uart_loopback_synthetized.srcs/sources_1/ip/AXI4Stream_UART_0/hdl/AXI4Stream_UART_v1_0_S00_AXIS_TX.vhd" \
"../../../../uart_loopback_synthetized.srcs/sources_1/ip/AXI4Stream_UART_0/hdl/UART_Engine.vhd" \
"../../../../uart_loopback_synthetized.srcs/sources_1/ip/AXI4Stream_UART_0/hdl/UART_Manager.vhd" \
"../../../../uart_loopback_synthetized.srcs/sources_1/ip/AXI4Stream_UART_0/hdl/AXI4Stream_UART_v1_0.vhd" \
"../../../../uart_loopback_synthetized.srcs/sources_1/ip/AXI4Stream_UART_0/sim/AXI4Stream_UART_0.vhd" \

nosort
