Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Sep 30 15:22:40 2024
| Host         : DESKTOP-FCJ5MKD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           11 |
| No           | No                    | Yes                    |              18 |            5 |
| No           | Yes                   | No                     |              14 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              95 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal        |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                              | Inst_UART_TX_CTRL/bitTmr                         |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                              | reset_IBUF                                       |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | Inst_UART_TX_CTRL/byte_index | Inst_UART_TX_CTRL/byte_index[31]_i_1_n_0         |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG | rate_generator_unit/p_1_in   | rate_generator_unit/counter_data[31]_i_1_n_0     |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | Inst_UART_TX_CTRL/bitIndex   | Inst_UART_TX_CTRL/FSM_onehot_txState_reg_n_0_[0] |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG |                              |                                                  |               11 |             38 |         3.45 |
+----------------+------------------------------+--------------------------------------------------+------------------+----------------+--------------+


