{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717122092783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717122092783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 22:21:32 2024 " "Processing started: Thu May 30 22:21:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717122092783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122092783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab4_Verilog_7SegmentLed -c MTran_Lab4_Verilog_7SegmentLed " "Command: quartus_map --read_settings_files=on --write_settings_files=off MTran_Lab4_Verilog_7SegmentLed -c MTran_Lab4_Verilog_7SegmentLed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122092783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717122093198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717122093198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtran_lab4_verilog_7segmentled.v 1 1 " "Found 1 design units, including 1 entities, in source file mtran_lab4_verilog_7segmentled.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTran_Lab4_Verilog_7SegmentLed " "Found entity 1: MTran_Lab4_Verilog_7SegmentLed" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717122099715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099715 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MTran_Lab4_Verilog_7SegmentLed " "Elaborating entity \"MTran_Lab4_Verilog_7SegmentLed\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717122099909 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "num2_flag MTran_Lab4_Verilog_7SegmentLed.v(12) " "Verilog HDL or VHDL warning at MTran_Lab4_Verilog_7SegmentLed.v(12): object \"num2_flag\" assigned a value but never read" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717122099914 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "add_flag MTran_Lab4_Verilog_7SegmentLed.v(100) " "Verilog HDL Always Construct warning at MTran_Lab4_Verilog_7SegmentLed.v(100): variable \"add_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717122099916 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num1_flag MTran_Lab4_Verilog_7SegmentLed.v(102) " "Verilog HDL Always Construct warning at MTran_Lab4_Verilog_7SegmentLed.v(102): variable \"num1_flag\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717122099916 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num1 MTran_Lab4_Verilog_7SegmentLed.v(131) " "Verilog HDL Always Construct warning at MTran_Lab4_Verilog_7SegmentLed.v(131): variable \"num1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717122099917 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num2 MTran_Lab4_Verilog_7SegmentLed.v(131) " "Verilog HDL Always Construct warning at MTran_Lab4_Verilog_7SegmentLed.v(131): variable \"num2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717122099917 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "err_num1 MTran_Lab4_Verilog_7SegmentLed.v(158) " "Verilog HDL Always Construct warning at MTran_Lab4_Verilog_7SegmentLed.v(158): variable \"err_num1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717122099918 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "err_num2 MTran_Lab4_Verilog_7SegmentLed.v(158) " "Verilog HDL Always Construct warning at MTran_Lab4_Verilog_7SegmentLed.v(158): variable \"err_num2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1717122099918 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit0 MTran_Lab4_Verilog_7SegmentLed.v(82) " "Verilog HDL Always Construct warning at MTran_Lab4_Verilog_7SegmentLed.v(82): inferring latch(es) for variable \"digit0\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717122099920 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit1 MTran_Lab4_Verilog_7SegmentLed.v(82) " "Verilog HDL Always Construct warning at MTran_Lab4_Verilog_7SegmentLed.v(82): inferring latch(es) for variable \"digit1\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717122099920 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit2 MTran_Lab4_Verilog_7SegmentLed.v(82) " "Verilog HDL Always Construct warning at MTran_Lab4_Verilog_7SegmentLed.v(82): inferring latch(es) for variable \"digit2\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717122099920 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digit3 MTran_Lab4_Verilog_7SegmentLed.v(82) " "Verilog HDL Always Construct warning at MTran_Lab4_Verilog_7SegmentLed.v(82): inferring latch(es) for variable \"digit3\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717122099920 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result MTran_Lab4_Verilog_7SegmentLed.v(82) " "Verilog HDL Always Construct warning at MTran_Lab4_Verilog_7SegmentLed.v(82): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717122099920 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hundred MTran_Lab4_Verilog_7SegmentLed.v(82) " "Verilog HDL Always Construct warning at MTran_Lab4_Verilog_7SegmentLed.v(82): inferring latch(es) for variable \"hundred\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717122099920 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tenth MTran_Lab4_Verilog_7SegmentLed.v(82) " "Verilog HDL Always Construct warning at MTran_Lab4_Verilog_7SegmentLed.v(82): inferring latch(es) for variable \"tenth\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717122099920 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "unit MTran_Lab4_Verilog_7SegmentLed.v(82) " "Verilog HDL Always Construct warning at MTran_Lab4_Verilog_7SegmentLed.v(82): inferring latch(es) for variable \"unit\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717122099920 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num1_flag MTran_Lab4_Verilog_7SegmentLed.v(170) " "Verilog HDL Always Construct warning at MTran_Lab4_Verilog_7SegmentLed.v(170): inferring latch(es) for variable \"num1_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 170 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717122099921 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "err_num1 MTran_Lab4_Verilog_7SegmentLed.v(170) " "Verilog HDL Always Construct warning at MTran_Lab4_Verilog_7SegmentLed.v(170): inferring latch(es) for variable \"err_num1\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 170 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717122099921 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED MTran_Lab4_Verilog_7SegmentLed.v(170) " "Verilog HDL Always Construct warning at MTran_Lab4_Verilog_7SegmentLed.v(170): inferring latch(es) for variable \"LED\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 170 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717122099921 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num1 MTran_Lab4_Verilog_7SegmentLed.v(170) " "Verilog HDL Always Construct warning at MTran_Lab4_Verilog_7SegmentLed.v(170): inferring latch(es) for variable \"num1\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 170 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717122099921 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "err_num2 MTran_Lab4_Verilog_7SegmentLed.v(197) " "Verilog HDL Always Construct warning at MTran_Lab4_Verilog_7SegmentLed.v(197): inferring latch(es) for variable \"err_num2\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 197 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717122099921 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LED MTran_Lab4_Verilog_7SegmentLed.v(197) " "Verilog HDL Always Construct warning at MTran_Lab4_Verilog_7SegmentLed.v(197): inferring latch(es) for variable \"LED\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 197 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717122099921 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num2 MTran_Lab4_Verilog_7SegmentLed.v(197) " "Verilog HDL Always Construct warning at MTran_Lab4_Verilog_7SegmentLed.v(197): inferring latch(es) for variable \"num2\", which holds its previous value in one or more paths through the always construct" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 197 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717122099921 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[0\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[0\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099925 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[1\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[1\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099925 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[2\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[2\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099925 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[3\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[3\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099925 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[4\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[4\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099925 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[5\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[5\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099925 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[6\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[6\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099926 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[7\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[7\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099926 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[8\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[8\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099926 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[9\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[9\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099926 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[10\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[10\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099926 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[11\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[11\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099926 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[12\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[12\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099926 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[13\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[13\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099926 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[14\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[14\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099926 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[15\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[15\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099926 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[16\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[16\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099926 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[17\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[17\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099926 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[18\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[18\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099926 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[19\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[19\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099926 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[20\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[20\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099926 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[21\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[21\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099926 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[22\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[22\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099926 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[23\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[23\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099926 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[24\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[24\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099926 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[25\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[25\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099926 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[26\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[26\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099926 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[27\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[27\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099927 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[28\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[28\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099927 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[29\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[29\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099927 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[30\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[30\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099927 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num2\[31\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"err_num2\[31\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099927 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[4\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"LED\[4\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099927 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[5\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"LED\[5\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099927 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[6\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"LED\[6\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099927 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[7\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"LED\[7\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099927 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[0\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[0\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[1\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[1\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[2\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[2\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[3\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[3\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[4\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[4\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[5\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[5\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[6\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[6\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[7\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[7\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[8\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[8\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[9\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[9\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[10\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[10\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[11\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[11\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[12\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[12\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[13\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[13\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[14\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[14\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[15\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[15\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[16\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[16\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[17\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[17\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[18\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[18\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[19\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[19\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[20\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[20\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[21\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[21\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[22\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[22\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[23\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[23\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[24\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[24\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[25\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[25\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[26\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[26\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[27\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[27\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[28\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[28\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099928 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[29\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[29\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[30\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[30\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[31\] MTran_Lab4_Verilog_7SegmentLed.v(208) " "Inferred latch for \"num2\[31\]\" at MTran_Lab4_Verilog_7SegmentLed.v(208)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[0\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[0\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[1\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[1\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[2\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[2\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[3\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[3\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[4\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[4\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[5\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[5\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[6\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[6\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[7\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[7\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[8\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[8\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[9\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[9\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[10\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[10\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[11\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[11\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[12\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[12\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[13\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[13\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[14\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[14\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[15\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[15\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[16\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[16\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[17\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[17\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[18\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[18\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[19\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[19\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[20\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[20\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[21\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[21\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[22\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[22\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099929 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[23\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[23\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[24\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[24\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[25\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[25\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[26\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[26\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[27\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[27\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[28\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[28\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[29\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[29\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[30\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[30\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "err_num1\[31\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"err_num1\[31\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[0\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"LED\[0\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[1\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"LED\[1\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[2\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"LED\[2\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LED\[3\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"LED\[3\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[0\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[0\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[1\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[1\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[2\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[2\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[3\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[3\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[4\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[4\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[5\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[5\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[6\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[6\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[7\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[7\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[8\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[8\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[9\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[9\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[10\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[10\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[11\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[11\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[12\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[12\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[13\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[13\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099930 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[14\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[14\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[15\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[15\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[16\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[16\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[17\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[17\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[18\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[18\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[19\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[19\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[20\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[20\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[21\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[21\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[22\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[22\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[23\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[23\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[24\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[24\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[25\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[25\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[26\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[26\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[27\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[27\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[28\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[28\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[29\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[29\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[30\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[30\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[31\] MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1\[31\]\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1_flag MTran_Lab4_Verilog_7SegmentLed.v(181) " "Inferred latch for \"num1_flag\" at MTran_Lab4_Verilog_7SegmentLed.v(181)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[0\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[0\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[1\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[1\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[2\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[2\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[3\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[3\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[4\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[4\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[5\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[5\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[6\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[6\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[7\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[7\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[8\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[8\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[9\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[9\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099931 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[10\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[10\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[11\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[11\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[12\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[12\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[13\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[13\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[14\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[14\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[15\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[15\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[16\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[16\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[17\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[17\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[18\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[18\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[19\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[19\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[20\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[20\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[21\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[21\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[22\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[22\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[23\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[23\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[24\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[24\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[25\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[25\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[26\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[26\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[27\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[27\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[28\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[28\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[29\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[29\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[30\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[30\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit3\[31\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit3\[31\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[0\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[0\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[1\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[1\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[2\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[2\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[3\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[3\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[4\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[4\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099932 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[5\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[5\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[6\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[6\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[7\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[7\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[8\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[8\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[9\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[9\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[10\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[10\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[11\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[11\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[12\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[12\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[13\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[13\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[14\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[14\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[15\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[15\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[16\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[16\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[17\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[17\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[18\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[18\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[19\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[19\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[20\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[20\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[21\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[21\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[22\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[22\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[23\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[23\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[24\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[24\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[25\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[25\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[26\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[26\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[27\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[27\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[28\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[28\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[29\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[29\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[30\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[30\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099933 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit2\[31\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit2\[31\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[0\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[0\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[1\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[1\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[2\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[2\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[3\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[3\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[4\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[4\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[5\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[5\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[6\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[6\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[7\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[7\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[8\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[8\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[9\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[9\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[10\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[10\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[11\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[11\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[12\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[12\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[13\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[13\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[14\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[14\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[15\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[15\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[16\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[16\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[17\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[17\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[18\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[18\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[19\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[19\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[20\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[20\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[21\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[21\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[22\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[22\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[23\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[23\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[24\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[24\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[25\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[25\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099934 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[26\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[26\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[27\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[27\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[28\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[28\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[29\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[29\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[30\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[30\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit1\[31\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit1\[31\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[0\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[0\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[1\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[1\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[2\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[2\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[3\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[3\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[4\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[4\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[5\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[5\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[6\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[6\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[7\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[7\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[8\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[8\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[9\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[9\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[10\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[10\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[11\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[11\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[12\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[12\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[13\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[13\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[14\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[14\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[15\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[15\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[16\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[16\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[17\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[17\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[18\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[18\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[19\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[19\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[20\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[20\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099935 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[21\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[21\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099936 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[22\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[22\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099936 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[23\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[23\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099936 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[24\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[24\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099936 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[25\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[25\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099936 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[26\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[26\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099936 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[27\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[27\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099936 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[28\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[28\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099936 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[29\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[29\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099936 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[30\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[30\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099936 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "digit0\[31\] MTran_Lab4_Verilog_7SegmentLed.v(100) " "Inferred latch for \"digit0\[31\]\" at MTran_Lab4_Verilog_7SegmentLed.v(100)" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122099936 "|MTran_Lab4_Verilog_7SegmentLed"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "Mod1" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717122100551 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "Div1" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 133 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717122100551 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "Mod0" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 133 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717122100551 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "Div0" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 132 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717122100551 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1717122100551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717122100692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122100692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122100692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122100692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122100692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122100692 ""}  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717122100692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eho " "Found entity 1: lpm_divide_eho" {  } { { "db/lpm_divide_eho.tdf" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/db/lpm_divide_eho.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717122100761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122100761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717122100780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122100780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717122100818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122100818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/db/lpm_abs_kn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717122100869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122100869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717122100892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122100892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 133 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717122100946 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122100946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122100946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122100946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122100946 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122100946 ""}  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 133 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717122100946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/db/lpm_divide_bpo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717122100968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122100968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 133 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717122101003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122101003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122101003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122101003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122101003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122101003 ""}  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 133 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717122101003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 132 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717122101021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122101021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122101021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122101021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122101021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122101021 ""}  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 132 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717122101021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_epo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_epo " "Found entity 1: lpm_divide_epo" {  } { { "db/lpm_divide_epo.tdf" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/db/lpm_divide_epo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717122101043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122101043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717122101068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122101068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/db/alt_u_div_uve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717122101114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122101114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/db/lpm_abs_nn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717122101148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122101148 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED\[3\]\$latch LED\[0\]\$latch " "Duplicate LATCH primitive \"LED\[3\]\$latch\" merged with LATCH primitive \"LED\[0\]\$latch\"" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122101372 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED\[2\]\$latch LED\[0\]\$latch " "Duplicate LATCH primitive \"LED\[2\]\$latch\" merged with LATCH primitive \"LED\[0\]\$latch\"" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122101372 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED\[1\]\$latch LED\[0\]\$latch " "Duplicate LATCH primitive \"LED\[1\]\$latch\" merged with LATCH primitive \"LED\[0\]\$latch\"" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122101372 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "err_num1\[0\] LED\[0\]\$latch " "Duplicate LATCH primitive \"err_num1\[0\]\" merged with LATCH primitive \"LED\[0\]\$latch\"" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122101372 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED\[7\]\$latch LED\[4\]\$latch " "Duplicate LATCH primitive \"LED\[7\]\$latch\" merged with LATCH primitive \"LED\[4\]\$latch\"" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122101372 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED\[6\]\$latch LED\[4\]\$latch " "Duplicate LATCH primitive \"LED\[6\]\$latch\" merged with LATCH primitive \"LED\[4\]\$latch\"" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122101372 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LED\[5\]\$latch LED\[4\]\$latch " "Duplicate LATCH primitive \"LED\[5\]\$latch\" merged with LATCH primitive \"LED\[4\]\$latch\"" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122101372 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "err_num2\[0\] LED\[4\]\$latch " "Duplicate LATCH primitive \"err_num2\[0\]\" merged with LATCH primitive \"LED\[4\]\$latch\"" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1717122101372 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1717122101372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED\[0\]\$latch " "Latch LED\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BT\[0\] " "Ports D and ENA on the latch are fed by the same signal BT\[0\]" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717122101372 ""}  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 181 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717122101372 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LED\[4\]\$latch " "Latch LED\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BT\[1\] " "Ports D and ENA on the latch are fed by the same signal BT\[1\]" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1717122101372 ""}  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 208 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1717122101372 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717122101507 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717122102013 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717122102013 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "MTran_Lab4_Verilog_7SegmentLed.v" "" { Text "D:/ESD/SEM1/Digital/Lab4/Week4/Verilog/MTran_Lab4_Verilog_7SegmentLed.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717122102252 "|MTran_Lab4_Verilog_7SegmentLed|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717122102252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "597 " "Implemented 597 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717122102254 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717122102254 ""} { "Info" "ICUT_CUT_TM_LCELLS" "547 " "Implemented 547 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717122102254 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717122102254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717122102266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 22:21:42 2024 " "Processing ended: Thu May 30 22:21:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717122102266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717122102266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717122102266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717122102266 ""}
