WARNING | 2018-04-08 20:48:08,346 | [34mangr.analyses.disassembly_utils[0m | [34mYour verison of capstone does not support MIPS instruction groups.[0m
WARNING | 2018-04-08 20:48:08,365 | [37mcle.elf[0m | [37mno segments identified in PT_LOAD[0m
WARNING | 2018-04-08 20:48:08,377 | [33mcle.loader[0m | [33mThe main binary is a position-independent executable. It is being loaded with a base address of 0x400000.[0m
<Arch AMD64 (LE)>
4194304
./instructions/sbbw_r16_r16/sbbw_r16_r16.o
IRSB {
   t0:Ity_I16 t1:Ity_I16 t2:Ity_I64 t3:Ity_I64 t4:Ity_I64 t5:Ity_I64 t6:Ity_I64 t7:Ity_I64 t8:Ity_I16 t9:Ity_I16 t10:Ity_I16 t11:Ity_I64 t12:Ity_I16 t13:Ity_I64 t14:Ity_I64 t15:Ity_I64 t16:Ity_I64 t17:Ity_I64

   00 | ------ IMark(0x400000, 3, 0) ------
   01 | t0 = GET:I16(bx)
   02 | t1 = GET:I16(cx)
   03 | t2 = GET:I64(cc_op)
   04 | t3 = GET:I64(cc_dep1)
   05 | t4 = GET:I64(cc_dep2)
   06 | t5 = GET:I64(cc_ndep)
   07 | t6 = amd64g_calculate_rflags_c(t2,t3,t4,t5):Ity_I64
   08 | t7 = And64(t6,0x0000000000000001)
   09 | t8 = 64to16(t7)
   10 | t9 = Sub16(t0,t1)
   11 | t10 = Sub16(t9,t8)
   12 | PUT(cc_op) = 0x000000000000000e
   13 | t11 = 16Uto64(t0)
   14 | PUT(cc_dep1) = t11
   15 | t12 = Xor16(t1,t8)
   16 | t13 = 16Uto64(t12)
   17 | PUT(cc_dep2) = t13
   18 | PUT(cc_ndep) = t7
   19 | PUT(bx) = t10
   20 | PUT(pc) = 0x0000000000400003
   21 | ------ IMark(0x400003, 1, 0) ------
   22 | t14 = GET:I64(rsp)
   23 | t15 = LDle:I64(t14)
   24 | t16 = Add64(t14,0x0000000000000008)
   25 | PUT(rsp) = t16
   26 | t17 = Sub64(t16,0x0000000000000080)
   27 | ====== AbiHint(0xt17, 128, t15) ======
   NEXT: PUT(rip) = t15; Ijk_Ret
}
