

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_ap_0'
================================================================
* Date:           Mon Jul 14 02:15:57 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.617 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      328|      328|  3.280 us|  3.280 us|  321|  321|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_ap_0  |      326|      326|         8|          1|          1|   320|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.44>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:17->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 11 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%Weights_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %Weights_load"   --->   Operation 12 'read' 'Weights_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_cast41_cast_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_cast41_cast"   --->   Operation 13 'read' 'p_cast41_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv_i_i16_i86_i_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv_i_i16_i86_i"   --->   Operation 14 'read' 'conv_i_i16_i86_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln23_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln23_9"   --->   Operation 15 'read' 'sext_ln23_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln23_8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln23_8"   --->   Operation 16 'read' 'sext_ln23_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln23_6_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln23_6"   --->   Operation 17 'read' 'sext_ln23_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln23_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln23_4"   --->   Operation 18 'read' 'sext_ln23_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln23_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln23_2"   --->   Operation 19 'read' 'sext_ln23_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_cast41_cast_cast = zext i10 %p_cast41_cast_read"   --->   Operation 20 'zext' 'p_cast41_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv_i_i16_i86_i_cast = sext i16 %conv_i_i16_i86_i_read"   --->   Operation 21 'sext' 'conv_i_i16_i86_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln23_9_cast = sext i16 %sext_ln23_9_read"   --->   Operation 22 'sext' 'sext_ln23_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln23_8_cast = sext i16 %sext_ln23_8_read"   --->   Operation 23 'sext' 'sext_ln23_8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln23_6_cast = sext i16 %sext_ln23_6_read"   --->   Operation 24 'sext' 'sext_ln23_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln23_4_cast = sext i16 %sext_ln23_4_read"   --->   Operation 25 'sext' 'sext_ln23_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln23_2_cast = sext i16 %sext_ln23_2_read"   --->   Operation 26 'sext' 'sext_ln23_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln17 = store i9 0, i9 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:17->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 27 'store' 'store_ln17' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i1"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%y_1 = load i9 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 29 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.77ns)   --->   "%icmp_ln17 = icmp_eq  i9 %y_1, i9 320" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:17->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 30 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.77ns)   --->   "%add_ln23 = add i9 %y_1, i9 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 31 'add' 'add_ln23' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.body4.i1.split, void %for.inc45.i.exitStub" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:17->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 32 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i9 %y_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:17->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 33 'zext' 'zext_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%OutPadConv0_addr = getelementptr i16 %OutPadConv0, i64 0, i64 %zext_ln17" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 34 'getelementptr' 'OutPadConv0_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%OutPadConv0_load = load i9 %OutPadConv0_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 35 'load' 'OutPadConv0_load' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 324> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i9 %add_ln23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 36 'zext' 'zext_ln23' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%OutPadConv0_addr_1 = getelementptr i16 %OutPadConv0, i64 0, i64 %zext_ln23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 37 'getelementptr' 'OutPadConv0_addr_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%OutPadConv0_load_1 = load i9 %OutPadConv0_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 38 'load' 'OutPadConv0_load_1' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 324> <RAM>
ST_1 : Operation 39 [1/1] (0.77ns)   --->   "%add_ln23_2 = add i9 %y_1, i9 2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 39 'add' 'add_ln23_2' <Predicate = (!icmp_ln17)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i9 %add_ln23_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 40 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%OutPadConv0_addr_2 = getelementptr i16 %OutPadConv0, i64 0, i64 %zext_ln23_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 41 'getelementptr' 'OutPadConv0_addr_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%OutPadConv0_load_2 = load i9 %OutPadConv0_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 42 'load' 'OutPadConv0_load_2' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 324> <RAM>
ST_1 : Operation 43 [1/1] (0.77ns)   --->   "%add_ln23_4 = add i9 %y_1, i9 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 43 'add' 'add_ln23_4' <Predicate = (!icmp_ln17)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i9 %add_ln23_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 44 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%OutPadConv0_addr_3 = getelementptr i16 %OutPadConv0, i64 0, i64 %zext_ln23_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 45 'getelementptr' 'OutPadConv0_addr_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%OutPadConv0_load_3 = load i9 %OutPadConv0_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 46 'load' 'OutPadConv0_load_3' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 324> <RAM>
ST_1 : Operation 47 [1/1] (0.77ns)   --->   "%add_ln23_6 = add i9 %y_1, i9 4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 47 'add' 'add_ln23_6' <Predicate = (!icmp_ln17)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i9 %add_ln23_6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 48 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%OutPadConv0_addr_4 = getelementptr i16 %OutPadConv0, i64 0, i64 %zext_ln23_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 49 'getelementptr' 'OutPadConv0_addr_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (1.23ns)   --->   "%OutPadConv0_load_4 = load i9 %OutPadConv0_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 50 'load' 'OutPadConv0_load_4' <Predicate = (!icmp_ln17)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 324> <RAM>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln17 = store i9 %add_ln23, i9 %y" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:17->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 51 'store' 'store_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.61>
ST_2 : Operation 52 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv0_load = load i9 %OutPadConv0_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 52 'load' 'OutPadConv0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 324> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i16 %OutPadConv0_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 53 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.38ns)   --->   "%mul_ln23 = mul i24 %sext_ln23, i24 %sext_ln23_2_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 54 'mul' 'mul_ln23' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv0_load_1 = load i9 %OutPadConv0_addr_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 55 'load' 'OutPadConv0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 324> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i16 %OutPadConv0_load_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 56 'sext' 'sext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [3/3] (0.99ns) (grouped into DSP with root node add_ln23_1)   --->   "%mul_ln23_1 = mul i24 %sext_ln23_1, i24 %sext_ln23_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 57 'mul' 'mul_ln23_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln23, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 58 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv0_load_2 = load i9 %OutPadConv0_addr_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 59 'load' 'OutPadConv0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 324> <RAM>
ST_2 : Operation 60 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv0_load_3 = load i9 %OutPadConv0_addr_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 60 'load' 'OutPadConv0_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 324> <RAM>
ST_2 : Operation 61 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPadConv0_load_4 = load i9 %OutPadConv0_addr_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 61 'load' 'OutPadConv0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 324> <RAM>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 62 [2/3] (0.99ns) (grouped into DSP with root node add_ln23_1)   --->   "%mul_ln23_1 = mul i24 %sext_ln23_1, i24 %sext_ln23_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 62 'mul' 'mul_ln23_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln23_3 = sext i16 %OutPadConv0_load_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 63 'sext' 'sext_ln23_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [3/3] (0.99ns) (grouped into DSP with root node add_ln23_3)   --->   "%mul_ln23_2 = mul i24 %sext_ln23_3, i24 %sext_ln23_6_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 64 'mul' 'mul_ln23_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 65 [1/3] (0.00ns) (grouped into DSP with root node add_ln23_1)   --->   "%mul_ln23_1 = mul i24 %sext_ln23_1, i24 %sext_ln23_4_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 65 'mul' 'mul_ln23_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_s, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 66 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln23_1 = add i24 %shl_ln, i24 %mul_ln23_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 67 'add' 'add_ln23_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 68 [2/3] (0.99ns) (grouped into DSP with root node add_ln23_3)   --->   "%mul_ln23_2 = mul i24 %sext_ln23_3, i24 %sext_ln23_6_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 68 'mul' 'mul_ln23_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln23_5 = sext i16 %OutPadConv0_load_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 69 'sext' 'sext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [3/3] (0.99ns) (grouped into DSP with root node add_ln23_5)   --->   "%mul_ln23_3 = mul i24 %sext_ln23_5, i24 %sext_ln23_8_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 70 'mul' 'mul_ln23_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 71 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln23_1 = add i24 %shl_ln, i24 %mul_ln23_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 71 'add' 'add_ln23_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 72 [1/3] (0.00ns) (grouped into DSP with root node add_ln23_3)   --->   "%mul_ln23_2 = mul i24 %sext_ln23_3, i24 %sext_ln23_6_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 72 'mul' 'mul_ln23_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln23_1, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 73 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln23_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_10, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 74 'bitconcatenate' 'shl_ln23_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln23_3 = add i24 %shl_ln23_1, i24 %mul_ln23_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 75 'add' 'add_ln23_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 76 [2/3] (0.99ns) (grouped into DSP with root node add_ln23_5)   --->   "%mul_ln23_3 = mul i24 %sext_ln23_5, i24 %sext_ln23_8_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 76 'mul' 'mul_ln23_3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln23_7 = sext i16 %OutPadConv0_load_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 77 'sext' 'sext_ln23_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [3/3] (0.99ns) (grouped into DSP with root node add_ln23_7)   --->   "%mul_ln23_4 = mul i24 %sext_ln23_7, i24 %sext_ln23_9_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 78 'mul' 'mul_ln23_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.29>
ST_6 : Operation 79 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln23_3 = add i24 %shl_ln23_1, i24 %mul_ln23_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 79 'add' 'add_ln23_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 80 [1/3] (0.00ns) (grouped into DSP with root node add_ln23_5)   --->   "%mul_ln23_3 = mul i24 %sext_ln23_5, i24 %sext_ln23_8_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 80 'mul' 'mul_ln23_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln23_3, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 81 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln23_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_11, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 82 'bitconcatenate' 'shl_ln23_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln23_5 = add i24 %shl_ln23_2, i24 %mul_ln23_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 83 'add' 'add_ln23_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 84 [2/3] (0.99ns) (grouped into DSP with root node add_ln23_7)   --->   "%mul_ln23_4 = mul i24 %sext_ln23_7, i24 %sext_ln23_9_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 84 'mul' 'mul_ln23_4' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 85 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln23_5 = add i24 %shl_ln23_2, i24 %mul_ln23_3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 85 'add' 'add_ln23_5' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 86 [1/3] (0.00ns) (grouped into DSP with root node add_ln23_7)   --->   "%mul_ln23_4 = mul i24 %sext_ln23_7, i24 %sext_ln23_9_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 86 'mul' 'mul_ln23_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln23_5, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 87 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln23_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_12, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 88 'bitconcatenate' 'shl_ln23_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln23_7 = add i24 %shl_ln23_3, i24 %mul_ln23_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 89 'add' 'add_ln23_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 106 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.42>

State 8 <SV = 7> <Delay = 3.09>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i9 %y_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:17->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 90 'zext' 'zext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln17 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:17->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 91 'specpipeline' 'specpipeline_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%speclooptripcount_ln17 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 320, i64 320, i64 320" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:17->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 92 'speclooptripcount' 'speclooptripcount_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:17->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 93 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln23_7 = add i24 %shl_ln23_3, i24 %mul_ln23_4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 94 'add' 'add_ln23_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln23_7, i32 8, i32 23" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 95 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i16 %trunc_ln1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 96 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.85ns)   --->   "%add_ln25 = add i17 %sext_ln25, i17 %conv_i_i16_i86_i_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 97 'add' 'add_ln25' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln25, i32 16" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 98 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.78ns)   --->   "%add_ln25_1 = add i11 %zext_ln17_1, i11 %p_cast41_cast_cast" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 99 'add' 'add_ln25_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i11 %add_ln25_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 100 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%OutConv0_addr = getelementptr i16 %OutConv0, i64 0, i64 %zext_ln25" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 101 'getelementptr' 'OutConv0_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.85ns)   --->   "%add_ln25_2 = add i16 %Weights_load_read, i16 %trunc_ln1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 102 'add' 'add_ln25_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.35ns)   --->   "%select_ln25 = select i1 %tmp, i16 0, i16 %add_ln25_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 103 'select' 'select_ln25' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 104 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln25 = store i16 %select_ln25, i11 %OutConv0_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 104 'store' 'store_ln25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1280> <RAM>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln17 = br void %for.body4.i1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:17->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32]   --->   Operation 105 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.440ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln17', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:17->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) of constant 0 on local variable 'y', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:17->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32 [27]  (0.427 ns)
	'load' operation 9 bit ('y', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) on local variable 'y', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:17->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32 [30]  (0.000 ns)
	'add' operation 9 bit ('add_ln23', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) [32]  (0.776 ns)
	'getelementptr' operation 9 bit ('OutPadConv0_addr_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) [45]  (0.000 ns)
	'load' operation 16 bit ('OutPadConv0_load_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) on array 'OutPadConv0' [46]  (1.237 ns)

 <State 2>: 3.617ns
The critical path consists of the following:
	'load' operation 16 bit ('OutPadConv0_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) on array 'OutPadConv0' [41]  (1.237 ns)
	'mul' operation 24 bit ('mul_ln23', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) [43]  (2.380 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation 24 bit of DSP[51] ('mul_ln23_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) [48]  (0.996 ns)

 <State 4>: 0.996ns
The critical path consists of the following:
	'mul' operation 24 bit of DSP[60] ('mul_ln23_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) [57]  (0.996 ns)

 <State 5>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[51] ('add_ln23_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) [51]  (0.645 ns)
	'add' operation 24 bit of DSP[60] ('add_ln23_3', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) [60]  (0.645 ns)

 <State 6>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[60] ('add_ln23_3', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) [60]  (0.645 ns)
	'add' operation 24 bit of DSP[69] ('add_ln23_5', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) [69]  (0.645 ns)

 <State 7>: 1.290ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[69] ('add_ln23_5', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) [69]  (0.645 ns)
	'add' operation 24 bit of DSP[78] ('add_ln23_7', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) [78]  (0.645 ns)

 <State 8>: 3.092ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[78] ('add_ln23_7', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:23->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) [78]  (0.645 ns)
	'add' operation 17 bit ('add_ln25', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) [81]  (0.853 ns)
	'select' operation 16 bit ('select_ln25', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) [87]  (0.357 ns)
	'store' operation 0 bit ('store_ln25', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32) of variable 'select_ln25', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:32 on array 'OutConv0' [88]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
