{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507587725458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507587725466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 16:22:05 2017 " "Processing started: Mon Oct 09 16:22:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507587725466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587725466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off a2dv2 -c a2dv2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off a2dv2 -c a2dv2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587725466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1507587726186 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "p_sine.qsys " "Elaborating Qsys system entity \"p_sine.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587735513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.16:22:19 Progress: Loading a2dv2/p_sine.qsys " "2017.10.09.16:22:19 Progress: Loading a2dv2/p_sine.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587739400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.16:22:19 Progress: Reading input file " "2017.10.09.16:22:19 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587739786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.16:22:19 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 16.0\] " "2017.10.09.16:22:19 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587739858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.16:22:20 Progress: Parameterizing module in_system_sources_probes_0 " "2017.10.09.16:22:20 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587740006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.16:22:20 Progress: Building connections " "2017.10.09.16:22:20 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587740008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.16:22:20 Progress: Parameterizing connections " "2017.10.09.16:22:20 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587740008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.16:22:20 Progress: Validating " "2017.10.09.16:22:20 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587740041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.10.09.16:22:20 Progress: Done reading input file " "2017.10.09.16:22:20 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587740736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P_sine: Generating p_sine \"p_sine\" for QUARTUS_SYNTH " "P_sine: Generating p_sine \"p_sine\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587741835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"p_sine\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"p_sine\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587742107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P_sine: Done \"p_sine\" with 2 modules, 2 files " "P_sine: Done \"p_sine\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587742109 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "p_sine.qsys " "Finished elaborating Qsys system entity \"p_sine.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587744144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/sram_access.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/sram_access.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access " "Found entity 1: sram_access" {  } { { "sram_access/synthesis/sram_access.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sram_access/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sram_access/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_mm_interconnect_0 " "Found entity 1: sram_access_mm_interconnect_0" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sram_access_mm_interconnect_0_avalon_st_adapter" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "sram_access/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "sram_access/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "sram_access/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_mm_interconnect_0_rsp_mux " "Found entity 1: sram_access_mm_interconnect_0_rsp_mux" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sram_access/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "sram_access/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744239 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "sram_access/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_mm_interconnect_0_rsp_demux " "Found entity 1: sram_access_mm_interconnect_0_rsp_demux" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_mm_interconnect_0_cmd_mux " "Found entity 1: sram_access_mm_interconnect_0_cmd_mux" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_mm_interconnect_0_cmd_demux " "Found entity 1: sram_access_mm_interconnect_0_cmd_demux" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "sram_access/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "sram_access/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744249 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744249 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744249 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744249 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "sram_access/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507587744253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "sram_access/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "sram_access/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744255 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "sram_access/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507587744256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "sram_access/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "sram_access/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sram_access_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at sram_access_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507587744261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sram_access_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at sram_access_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507587744262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_mm_interconnect_0_router_003_default_decode " "Found entity 1: sram_access_mm_interconnect_0_router_003_default_decode" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744262 ""} { "Info" "ISGN_ENTITY_NAME" "2 sram_access_mm_interconnect_0_router_003 " "Found entity 2: sram_access_mm_interconnect_0_router_003" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sram_access_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at sram_access_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507587744263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sram_access_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at sram_access_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507587744263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_mm_interconnect_0_router_002_default_decode " "Found entity 1: sram_access_mm_interconnect_0_router_002_default_decode" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744264 ""} { "Info" "ISGN_ENTITY_NAME" "2 sram_access_mm_interconnect_0_router_002 " "Found entity 2: sram_access_mm_interconnect_0_router_002" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sram_access_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sram_access_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507587744265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sram_access_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sram_access_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1507587744265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_mm_interconnect_0_router_default_decode " "Found entity 1: sram_access_mm_interconnect_0_router_default_decode" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744265 ""} { "Info" "ISGN_ENTITY_NAME" "2 sram_access_mm_interconnect_0_router " "Found entity 2: sram_access_mm_interconnect_0_router" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "sram_access/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "sram_access/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "sram_access/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "sram_access/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "sram_access/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_video_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_video_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_video_vga_controller " "Found entity 1: sram_access_video_vga_controller" {  } { { "sram_access/synthesis/submodules/sram_access_video_vga_controller.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_vga_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_video_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_video_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_video_rgb_resampler " "Found entity 1: sram_access_video_rgb_resampler" {  } { { "sram_access/synthesis/submodules/sram_access_video_rgb_resampler.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_rgb_resampler.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_video_pixel_buffer_dma " "Found entity 1: sram_access_video_pixel_buffer_dma" {  } { { "sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_video_dual_clock_buffer " "Found entity 1: sram_access_video_dual_clock_buffer" {  } { { "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "sram_access/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "sram_access/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "sram_access/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_video_clipper.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_video_clipper.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_video_clipper " "Found entity 1: sram_access_video_clipper" {  } { { "sram_access/synthesis/submodules/sram_access_video_clipper.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_clipper.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_sram " "Found entity 1: sram_access_sram" {  } { { "sram_access/synthesis/submodules/sram_access_sram.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_sram.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_jtag_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_jtag_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_jtag_master " "Found entity 1: sram_access_jtag_master" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_jtag_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_jtag_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_jtag_master_p2b_adapter " "Found entity 1: sram_access_jtag_master_p2b_adapter" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master_p2b_adapter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_jtag_master_b2p_adapter " "Found entity 1: sram_access_jtag_master_b2p_adapter" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744293 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744293 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744293 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744293 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744293 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744293 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_jtag_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_jtag_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_jtag_master_timing_adt " "Found entity 1: sram_access_jtag_master_timing_adt" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master_timing_adt.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744300 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744300 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "sram_access/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "sram_access/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "sram_access/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_bridge " "Found entity 1: sram_access_bridge" {  } { { "sram_access/synthesis/submodules/sram_access_bridge.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/sram_access_vga_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/sram_access_vga_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_access_VGA_clock " "Found entity 1: sram_access_VGA_clock" {  } { { "sram_access/synthesis/submodules/sram_access_VGA_clock.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_VGA_clock.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "sram_access/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_access/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_access/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "sram_access/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/cic.v 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC " "Found entity 1: CIC" {  } { { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (cic) " "Found design unit 1: auk_dspip_math_pkg (cic)" {  } { { "CIC/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744653 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "CIC/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (cic) " "Found design unit 1: auk_dspip_text_pkg (cic)" {  } { { "CIC/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744654 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "CIC/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (cic) " "Found design unit 1: auk_dspip_lib_pkg (cic)" {  } { { "CIC/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_small_fifo-arch " "Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744750 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_small_fifo " "Found entity 1: auk_dspip_avalon_streaming_small_fifo" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744840 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744928 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587744928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587744928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745017 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587745017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay-rtl " "Found design unit 1: auk_dspip_delay-rtl" {  } { { "CIC/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_delay.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745019 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay " "Found entity 1: auk_dspip_delay" {  } { { "CIC/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_delay.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587745019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_fastaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub-beh " "Found design unit 1: auk_dspip_fastaddsub-beh" {  } { { "CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745020 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub " "Found entity 1: auk_dspip_fastaddsub" {  } { { "CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587745020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_fastadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_fastadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd-beh " "Found design unit 1: auk_dspip_fastadd-beh" {  } { { "CIC/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_fastadd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745021 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd " "Found entity 1: auk_dspip_fastadd" {  } { { "CIC/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_fastadd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587745021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_pipelined_adder-rtl " "Found design unit 1: auk_dspip_pipelined_adder-rtl" {  } { { "CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745023 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_pipelined_adder " "Found entity 1: auk_dspip_pipelined_adder" {  } { { "CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587745023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "CIC/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745025 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "CIC/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587745025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dsp_cic_common_pkg (SystemVerilog) (CIC) " "Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (CIC)" {  } { { "CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587745107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg (cic) " "Found design unit 1: auk_dspip_cic_lib_pkg (cic)" {  } { { "CIC/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587745194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator-SYN " "Found design unit 1: auk_dspip_differentiator-SYN" {  } { { "CIC/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_differentiator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745283 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator " "Found entity 1: auk_dspip_differentiator" {  } { { "CIC/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_differentiator.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587745283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample " "Found entity 1: auk_dspip_downsample" {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587745367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator-SYN " "Found design unit 1: auk_dspip_integrator-SYN" {  } { { "CIC/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_integrator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745456 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator " "Found entity 1: auk_dspip_integrator" {  } { { "CIC/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_integrator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587745456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_upsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample-SYN " "Found design unit 1: auk_dspip_upsample-SYN" {  } { { "CIC/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_upsample.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745540 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample " "Found entity 1: auk_dspip_upsample" {  } { { "CIC/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_upsample.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587745540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_channel_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_channel_buffer-SYN " "Found design unit 1: auk_dspip_channel_buffer-SYN" {  } { { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745622 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_channel_buffer " "Found entity 1: auk_dspip_channel_buffer" {  } { { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587745622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_variable_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_variable_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample " "Found entity 1: auk_dspip_variable_downsample" {  } { { "CIC/synthesis/submodules/auk_dspip_variable_downsample.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_variable_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587745704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "CIC/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587745785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "CIC/synthesis/submodules/counter_module.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587745873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_int_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_int_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_siso " "Found entity 1: alt_cic_int_siso" {  } { { "CIC/synthesis/submodules/alt_cic_int_siso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_int_siso.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587745971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587745971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_dec_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_dec_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_siso " "Found entity 1: alt_cic_dec_siso" {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_int_simo.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_int_simo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_simo " "Found entity 1: alt_cic_int_simo" {  } { { "CIC/synthesis/submodules/alt_cic_int_simo.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_int_simo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_dec_miso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_dec_miso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_miso " "Found entity 1: alt_cic_dec_miso" {  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_core " "Found entity 1: alt_cic_core" {  } { { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/cic_cic_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/cic_cic_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_cic_ii_0 " "Found entity 1: CIC_cic_ii_0" {  } { { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adaptive_fir.v 1 1 " "Found 1 design units, including 1 entities, in source file adaptive_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 adaptive_fir " "Found entity 1: adaptive_fir" {  } { { "adaptive_fir.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nco-behavior " "Found design unit 1: nco-behavior" {  } { { "nco.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nco.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746402 ""} { "Info" "ISGN_ENTITY_NAME" "1 nco " "Found entity 1: nco" {  } { { "nco.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/nco.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2d_data_a.v 1 1 " "Found 1 design units, including 1 entities, in source file a2d_data_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 a2d_data_a " "Found entity 1: a2d_data_a" {  } { { "a2d_data_a.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2d_data_a.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746403 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "a2dv2.v(1200) " "Verilog HDL warning at a2dv2.v(1200): extended using \"x\" or \"z\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1200 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1507587746405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2dv2.v 1 1 " "Found 1 design units, including 1 entities, in source file a2dv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 a2dv2 " "Found entity 1: a2dv2" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_IP " "Found entity 1: fir_IP" {  } { { "fir_IP.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_ip/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir_ip) " "Found design unit 1: dspba_library_package (fir_ip)" {  } { { "fir_IP/dspba_library_package.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/dspba_library.vhd 4 2 " "Found 4 design units, including 2 entities, in source file fir_ip/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "fir_IP/dspba_library.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746409 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "fir_IP/dspba_library.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746409 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "fir_IP/dspba_library.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746409 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "fir_IP/dspba_library.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/dspba_library.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_ip/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir_ip) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir_ip)" {  } { { "fir_IP/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746410 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "fir_IP/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_ip/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir_ip) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_ip)" {  } { { "fir_IP/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746413 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746414 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746416 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "fir_IP/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746417 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "fir_IP/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_ip/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fir_IP/altera_avalon_sc_fifo.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/fir_ip_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_IP_0002_rtl_core-normal " "Found design unit 1: fir_IP_0002_rtl_core-normal" {  } { { "fir_IP/fir_IP_0002_rtl_core.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746422 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_IP_0002_rtl_core " "Found entity 1: fir_IP_0002_rtl_core" {  } { { "fir_IP/fir_IP_0002_rtl_core.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/fir_ip_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_IP_0002_ast-struct " "Found design unit 1: fir_IP_0002_ast-struct" {  } { { "fir_IP/fir_IP_0002_ast.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746424 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_IP_0002_ast " "Found entity 1: fir_IP_0002_ast" {  } { { "fir_IP/fir_IP_0002_ast.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ip/fir_ip_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ip/fir_ip_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_IP_0002-syn " "Found design unit 1: fir_IP_0002-syn" {  } { { "fir_IP/fir_IP_0002.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746425 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_IP_0002 " "Found entity 1: fir_IP_0002" {  } { { "fir_IP/fir_IP_0002.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/fir_IP/fir_IP_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-behavior " "Found design unit 1: debouncer-behavior" {  } { { "debouncer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/debouncer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746426 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/debouncer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_200mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_200mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_200MHz " "Found entity 1: PLL_200MHz" {  } { { "PLL_200MHz.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "just_fir.v 1 1 " "Found 1 design units, including 1 entities, in source file just_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 just_fir " "Found entity 1: just_fir" {  } { { "just_fir.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/just_fir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lfsr-behavior " "Found design unit 1: lfsr-behavior" {  } { { "lfsr.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/lfsr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746429 ""} { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/lfsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_delta_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_delta_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_delta_control " "Found entity 1: ROM_delta_control" {  } { { "ROM_delta_control.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_buffer_tap.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_buffer_tap.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_buffer_tap " "Found entity 1: ROM_buffer_tap" {  } { { "ROM_buffer_tap.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_offset.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_offset.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_offset " "Found entity 1: SRAM_offset" {  } { { "SRAM_offset.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/SRAM_offset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/p_sine/p_sine.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/p_sine/p_sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 p_sine " "Found entity 1: p_sine" {  } { { "db/ip/p_sine/p_sine.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/p_sine.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/p_sine/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/p_sine/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/p_sine/submodules/altsource_probe_top.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/p_sine/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587746437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587746437 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "a2dv2 " "Elaborating entity \"a2dv2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1507587747055 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "l_reg_reset_frame a2dv2.v(309) " "Verilog HDL or VHDL warning at a2dv2.v(309): object \"l_reg_reset_frame\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507587747057 "|a2dv2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "delay1_out_valid a2dv2.v(1226) " "Verilog HDL or VHDL warning at a2dv2.v(1226): object \"delay1_out_valid\" assigned a value but never read" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1226 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507587747057 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..5\] a2dv2.v(157) " "Output port \"LEDG\[8..5\]\" at a2dv2.v(157) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747063 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[2\] a2dv2.v(157) " "Output port \"LEDG\[2\]\" at a2dv2.v(157) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747063 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[0\] a2dv2.v(157) " "Output port \"LEDG\[0\]\" at a2dv2.v(157) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747063 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR a2dv2.v(158) " "Output port \"LEDR\" at a2dv2.v(158) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747063 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 a2dv2.v(167) " "Output port \"HEX0\" at a2dv2.v(167) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 167 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747063 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 a2dv2.v(168) " "Output port \"HEX1\" at a2dv2.v(168) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747063 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 a2dv2.v(169) " "Output port \"HEX2\" at a2dv2.v(169) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747063 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 a2dv2.v(170) " "Output port \"HEX3\" at a2dv2.v(170) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747063 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 a2dv2.v(171) " "Output port \"HEX4\" at a2dv2.v(171) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747063 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 a2dv2.v(172) " "Output port \"HEX5\" at a2dv2.v(172) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747063 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 a2dv2.v(173) " "Output port \"HEX6\" at a2dv2.v(173) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747064 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 a2dv2.v(174) " "Output port \"HEX7\" at a2dv2.v(174) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747064 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR a2dv2.v(217) " "Output port \"FL_ADDR\" at a2dv2.v(217) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747064 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DB a2dv2.v(249) " "Output port \"DB\" at a2dv2.v(249) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747064 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BLON a2dv2.v(177) " "Output port \"LCD_BLON\" at a2dv2.v(177) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 177 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747064 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN a2dv2.v(179) " "Output port \"LCD_EN\" at a2dv2.v(179) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747064 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON a2dv2.v(180) " "Output port \"LCD_ON\" at a2dv2.v(180) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747064 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS a2dv2.v(181) " "Output port \"LCD_RS\" at a2dv2.v(181) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747064 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW a2dv2.v(182) " "Output port \"LCD_RW\" at a2dv2.v(182) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747064 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK a2dv2.v(185) " "Output port \"SD_CLK\" at a2dv2.v(185) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 185 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747064 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK a2dv2.v(203) " "Output port \"I2C_SCLK\" at a2dv2.v(203) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747064 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N a2dv2.v(218) " "Output port \"FL_CE_N\" at a2dv2.v(218) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747064 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N a2dv2.v(220) " "Output port \"FL_OE_N\" at a2dv2.v(220) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747064 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N a2dv2.v(221) " "Output port \"FL_RST_N\" at a2dv2.v(221) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 221 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747064 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N a2dv2.v(223) " "Output port \"FL_WE_N\" at a2dv2.v(223) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 223 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747064 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N a2dv2.v(224) " "Output port \"FL_WP_N\" at a2dv2.v(224) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 224 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747064 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AIC_DIN a2dv2.v(240) " "Output port \"AIC_DIN\" at a2dv2.v(240) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 240 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747064 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AIC_SPI_CS a2dv2.v(244) " "Output port \"AIC_SPI_CS\" at a2dv2.v(244) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 244 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747064 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AIC_XCLK a2dv2.v(245) " "Output port \"AIC_XCLK\" at a2dv2.v(245) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747064 "|a2dv2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLKOUT0 a2dv2.v(247) " "Output port \"CLKOUT0\" at a2dv2.v(247) has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 247 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1507587747064 "|a2dv2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_200MHz PLL_200MHz:PLL_200MHz_inst " "Elaborating entity \"PLL_200MHz\" for hierarchy \"PLL_200MHz:PLL_200MHz_inst\"" {  } { { "a2dv2.v" "PLL_200MHz_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587747110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\"" {  } { { "PLL_200MHz.v" "altpll_component" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587747147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\"" {  } { { "PLL_200MHz.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587747164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type LOW " "Parameter \"bandwidth_type\" = \"LOW\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 50 " "Parameter \"clk4_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_200MHz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_200MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747165 ""}  } { { "PLL_200MHz.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507587747165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_200mhz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_200mhz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_200MHz_altpll " "Found entity 1: PLL_200MHz_altpll" {  } { { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587747203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587747203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_200MHz_altpll PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated " "Elaborating entity \"PLL_200MHz_altpll\" for hierarchy \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587747205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:lfsrs_inst " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:lfsrs_inst\"" {  } { { "a2dv2.v" "lfsrs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587747217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_delta_control ROM_delta_control:delta_control_inst " "Elaborating entity \"ROM_delta_control\" for hierarchy \"ROM_delta_control:delta_control_inst\"" {  } { { "a2dv2.v" "delta_control_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587747233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_delta_control.v" "altsyncram_component" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587747276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_delta_control.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587747294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file delta_control.hex " "Parameter \"init_file\" = \"delta_control.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=Mu " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=Mu\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1 " "Parameter \"numwords_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747294 ""}  } { { "ROM_delta_control.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_delta_control.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507587747294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cmb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cmb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cmb1 " "Found entity 1: altsyncram_cmb1" {  } { { "db/altsyncram_cmb1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587747337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587747337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cmb1 ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated " "Elaborating entity \"altsyncram_cmb1\" for hierarchy \"ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587747338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_36d2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_36d2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_36d2 " "Found entity 1: altsyncram_36d2" {  } { { "db/altsyncram_36d2.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_36d2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587747383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587747383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_36d2 ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|altsyncram_36d2:altsyncram1 " "Elaborating entity \"altsyncram_36d2\" for hierarchy \"ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|altsyncram_36d2:altsyncram1\"" {  } { { "db/altsyncram_cmb1.tdf" "altsyncram1" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587747384 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "delta_control.hex " "Byte addressed memory initialization file \"delta_control.hex\" was read in the word-addressed format" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/delta_control.hex" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/delta_control.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1507587747387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_cmb1.tdf" "mgl_prim2" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587747842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_cmb1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587747886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1299513344 " "Parameter \"NODE_NAME\" = \"1299513344\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587747886 ""}  } { { "db/altsyncram_cmb1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_cmb1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507587747886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587748258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587749059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ROM_delta_control:delta_control_inst\|altsyncram:altsyncram_component\|altsyncram_cmb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587749227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_buffer_tap ROM_buffer_tap:buffer_control_inst " "Elaborating entity \"ROM_buffer_tap\" for hierarchy \"ROM_buffer_tap:buffer_control_inst\"" {  } { { "a2dv2.v" "buffer_control_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587749531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_buffer_tap.v" "altsyncram_component" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587749556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\"" {  } { { "ROM_buffer_tap.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587749573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587749574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587749574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587749574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file buffer_tap.hex " "Parameter \"init_file\" = \"buffer_tap.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587749574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587749574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BUFF " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=BUFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587749574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587749574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1 " "Parameter \"numwords_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587749574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587749574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587749574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587749574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 1 " "Parameter \"widthad_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587749574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587749574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587749574 ""}  } { { "ROM_buffer_tap.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/ROM_buffer_tap.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507587749574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ib1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ib1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ib1 " "Found entity 1: altsyncram_1ib1" {  } { { "db/altsyncram_1ib1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587749616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587749616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ib1 ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\|altsyncram_1ib1:auto_generated " "Elaborating entity \"altsyncram_1ib1\" for hierarchy \"ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\|altsyncram_1ib1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587749617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nrc2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nrc2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nrc2 " "Found entity 1: altsyncram_nrc2" {  } { { "db/altsyncram_nrc2.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_nrc2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587749660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587749660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nrc2 ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\|altsyncram_1ib1:auto_generated\|altsyncram_nrc2:altsyncram1 " "Elaborating entity \"altsyncram_nrc2\" for hierarchy \"ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\|altsyncram_1ib1:auto_generated\|altsyncram_nrc2:altsyncram1\"" {  } { { "db/altsyncram_1ib1.tdf" "altsyncram1" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587749662 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "buffer_tap.hex " "Byte addressed memory initialization file \"buffer_tap.hex\" was read in the word-addressed format" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/buffer_tap.hex" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/buffer_tap.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1507587749664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\|altsyncram_1ib1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\|altsyncram_1ib1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1ib1.tdf" "mgl_prim2" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587749683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\|altsyncram_1ib1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\|altsyncram_1ib1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1ib1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587749695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\|altsyncram_1ib1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ROM_buffer_tap:buffer_control_inst\|altsyncram:altsyncram_component\|altsyncram_1ib1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587749695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587749695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587749695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1112884806 " "Parameter \"NODE_NAME\" = \"1112884806\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587749695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587749695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587749695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587749695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587749695 ""}  } { { "db/altsyncram_1ib1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1ib1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507587749695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adaptive_fir adaptive_fir:adaptive_fir_inst " "Elaborating entity \"adaptive_fir\" for hierarchy \"adaptive_fir:adaptive_fir_inst\"" {  } { { "a2dv2.v" "adaptive_fir_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587749703 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "43 33 adaptive_fir.v(217) " "Verilog HDL assignment warning at adaptive_fir.v(217): truncated value with size 43 to match size of target (33)" {  } { { "adaptive_fir.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507587749710 "|a2dv2|adaptive_fir:adaptive_fir_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC CIC:u0 " "Elaborating entity \"CIC\" for hierarchy \"CIC:u0\"" {  } { { "a2dv2.v" "u0" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587749772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CIC_cic_ii_0 CIC:u0\|CIC_cic_ii_0:cic_ii_0 " "Elaborating entity \"CIC_cic_ii_0\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\"" {  } { { "CIC/synthesis/CIC.v" "cic_ii_0" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587749846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_core CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core " "Elaborating entity \"alt_cic_core\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\"" {  } { { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "core" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587749916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\"" {  } { { "CIC/synthesis/submodules/alt_cic_core.sv" "input_sink" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587750121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\"" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "sink_FIFO" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587750357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6h71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6h71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6h71 " "Found entity 1: scfifo_6h71" {  } { { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587750410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587750410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6h71 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated " "Elaborating entity \"scfifo_6h71\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587750411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_nmv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_nmv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_nmv " "Found entity 1: a_dpfifo_nmv" {  } { { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587750428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587750428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_nmv CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo " "Elaborating entity \"a_dpfifo_nmv\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\"" {  } { { "db/scfifo_6h71.tdf" "dpfifo" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587750429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1bh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1bh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1bh1 " "Found entity 1: altsyncram_1bh1" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587750540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587750540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1bh1 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram " "Elaborating entity \"altsyncram_1bh1\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\"" {  } { { "db/a_dpfifo_nmv.tdf" "FIFOram" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587750542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gs8 " "Found entity 1: cmpr_gs8" {  } { { "db/cmpr_gs8.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_gs8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587750690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587750690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|cmpr_gs8:almost_full_comparer " "Elaborating entity \"cmpr_gs8\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|cmpr_gs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_nmv.tdf" "almost_full_comparer" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587750692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gs8 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|cmpr_gs8:two_comparison " "Elaborating entity \"cmpr_gs8\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|cmpr_gs8:two_comparison\"" {  } { { "db/a_dpfifo_nmv.tdf" "two_comparison" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587750702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r9b " "Found entity 1: cntr_r9b" {  } { { "db/cntr_r9b.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_r9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587750744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587750744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r9b CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|cntr_r9b:rd_ptr_msb " "Elaborating entity \"cntr_r9b\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|cntr_r9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_nmv.tdf" "rd_ptr_msb" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587750746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8a7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8a7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8a7 " "Found entity 1: cntr_8a7" {  } { { "db/cntr_8a7.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_8a7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587750789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587750789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8a7 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|cntr_8a7:usedw_counter " "Elaborating entity \"cntr_8a7\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|cntr_8a7:usedw_counter\"" {  } { { "db/a_dpfifo_nmv.tdf" "usedw_counter" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587750790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s9b " "Found entity 1: cntr_s9b" {  } { { "db/cntr_s9b.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_s9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587750832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587750832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s9b CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|cntr_s9b:wr_ptr " "Elaborating entity \"cntr_s9b\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|cntr_s9b:wr_ptr\"" {  } { { "db/a_dpfifo_nmv.tdf" "wr_ptr" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587750834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\"" {  } { { "CIC/synthesis/submodules/alt_cic_core.sv" "output_source_1" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587750895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\"" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "source_FIFO" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587751153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6i71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6i71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6i71 " "Found entity 1: scfifo_6i71" {  } { { "db/scfifo_6i71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6i71.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587751215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587751215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6i71 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated " "Elaborating entity \"scfifo_6i71\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587751216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3qv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3qv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3qv " "Found entity 1: a_dpfifo_3qv" {  } { { "db/a_dpfifo_3qv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587751233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587751233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3qv CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo " "Elaborating entity \"a_dpfifo_3qv\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\"" {  } { { "db/scfifo_6i71.tdf" "dpfifo" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6i71.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587751234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ah1 " "Found entity 1: altsyncram_5ah1" {  } { { "db/altsyncram_5ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_5ah1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587751285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587751285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ah1 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|altsyncram_5ah1:FIFOram " "Elaborating entity \"altsyncram_5ah1\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|altsyncram_5ah1:FIFOram\"" {  } { { "db/a_dpfifo_3qv.tdf" "FIFOram" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587751287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_is8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_is8 " "Found entity 1: cmpr_is8" {  } { { "db/cmpr_is8.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_is8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587751338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587751338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|cmpr_is8:almost_full_comparer " "Elaborating entity \"cmpr_is8\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|cmpr_is8:almost_full_comparer\"" {  } { { "db/a_dpfifo_3qv.tdf" "almost_full_comparer" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587751339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|cmpr_is8:two_comparison " "Elaborating entity \"cmpr_is8\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|cmpr_is8:two_comparison\"" {  } { { "db/a_dpfifo_3qv.tdf" "two_comparison" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587751350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t9b " "Found entity 1: cntr_t9b" {  } { { "db/cntr_t9b.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_t9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587751396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587751396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t9b CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|cntr_t9b:rd_ptr_msb " "Elaborating entity \"cntr_t9b\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|cntr_t9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_3qv.tdf" "rd_ptr_msb" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587751398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aa7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aa7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aa7 " "Found entity 1: cntr_aa7" {  } { { "db/cntr_aa7.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_aa7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587751443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587751443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_aa7 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|cntr_aa7:usedw_counter " "Elaborating entity \"cntr_aa7\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|cntr_aa7:usedw_counter\"" {  } { { "db/a_dpfifo_3qv.tdf" "usedw_counter" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587751445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u9b " "Found entity 1: cntr_u9b" {  } { { "db/cntr_u9b.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_u9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587751496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587751496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u9b CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|cntr_u9b:wr_ptr " "Elaborating entity \"cntr_u9b\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|scfifo:source_FIFO\|scfifo_6i71:auto_generated\|a_dpfifo_3qv:dpfifo\|cntr_u9b:wr_ptr\"" {  } { { "db/a_dpfifo_3qv.tdf" "wr_ptr" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_3qv.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587751498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\"" {  } { { "CIC/synthesis/submodules/alt_cic_core.sv" "avalon_controller" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587751550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_small_fifo CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO " "Elaborating entity \"auk_dspip_avalon_streaming_small_fifo\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|auk_dspip_avalon_streaming_small_fifo:ready_FIFO\"" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "ready_FIFO" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587751645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_dec_miso CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul " "Elaborating entity \"alt_cic_dec_miso\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\"" {  } { { "CIC/synthesis/submodules/alt_cic_core.sv" "dec_mul" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587751742 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "D_fs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"D_fs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1507587751802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_integrator:integrator\[0\].integrator_inner\[0\].integration " "Elaborating entity \"auk_dspip_integrator\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_integrator:integrator\[0\].integrator_inner\[0\].integration\"" {  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "integrator\[0\].integrator_inner\[0\].integration" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587751910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_integrator:integrator\[0\].integrator_inner\[0\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_integrator:integrator\[0\].integrator_inner\[0\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "CIC/synthesis/submodules/auk_dspip_integrator.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_integrator.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587751969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_downsample CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample " "Elaborating entity \"auk_dspip_downsample\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample\"" {  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "integrator\[0\].j0.vrc_en_0.first_dsample" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587752027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample\|counter_module:counter_fs_inst " "Elaborating entity \"counter_module\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample\|counter_module:counter_fs_inst\"" {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587752118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample\|counter_module:counter_ch_inst " "Elaborating entity \"counter_module\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_downsample:integrator\[0\].j0.vrc_en_0.first_dsample\|counter_module:counter_ch_inst\"" {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587752215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_channel_buffer CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator " "Elaborating entity \"auk_dspip_channel_buffer\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\"" {  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "integrator\[0\].fifo_regulator" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587752273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\"" {  } { { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "buffer_FIFO" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587752487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_4o51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_4o51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_4o51 " "Found entity 1: scfifo_4o51" {  } { { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587752535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587752535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_4o51 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated " "Elaborating entity \"scfifo_4o51\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587752536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_flu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_flu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_flu " "Found entity 1: a_dpfifo_flu" {  } { { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587752551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587752551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_flu CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo " "Elaborating entity \"a_dpfifo_flu\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\"" {  } { { "db/scfifo_4o51.tdf" "dpfifo" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587752552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ah1 " "Found entity 1: altsyncram_9ah1" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587752599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587752599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ah1 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram " "Elaborating entity \"altsyncram_9ah1\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\"" {  } { { "db/a_dpfifo_flu.tdf" "FIFOram" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587752600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_is8 CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|cmpr_is8:almost_full_comparer " "Elaborating entity \"cmpr_is8\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|cmpr_is8:almost_full_comparer\"" {  } { { "db/a_dpfifo_flu.tdf" "almost_full_comparer" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587752618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_module CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|counter_module:int_channel_cnt_inst " "Elaborating entity \"counter_module\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|counter_module:int_channel_cnt_inst\"" {  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "int_channel_cnt_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587758849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_differentiator:stage_diff\[0\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_differentiator:stage_diff\[0\].auk_dsp_diff\"" {  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "stage_diff\[0\].auk_dsp_diff" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587758944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_differentiator:stage_diff\[0\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_differentiator:stage_diff\[0\].auk_dsp_diff\|auk_dspip_delay:\\glogic:u0\"" {  } { { "CIC/synthesis/submodules/auk_dspip_differentiator.vhd" "\\glogic:u0" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_differentiator.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587758999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:fifo_1 " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:fifo_1\"" {  } { { "a2dv2.v" "fifo_1" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_mixed_widths FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborating entity \"dcfifo_mixed_widths\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "FIFO.v" "dcfifo_mixed_widths_component" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/FIFO.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Elaborated megafunction instantiation \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\"" {  } { { "FIFO.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/FIFO.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component " "Instantiated megafunction \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo_mixed_widths " "Parameter \"lpm_type\" = \"dcfifo_mixed_widths\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 48 " "Parameter \"lpm_width\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu_r 8 " "Parameter \"lpm_widthu_r\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width_r 12 " "Parameter \"lpm_width_r\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759309 ""}  } { { "FIFO.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/FIFO.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507587759309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_cbg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_cbg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_cbg1 " "Found entity 1: dcfifo_cbg1" {  } { { "db/dcfifo_cbg1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_cbg1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587759344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587759344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_cbg1 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated " "Elaborating entity \"dcfifo_cbg1\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\"" {  } { { "dcfifo_mixed_widths.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_on6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_on6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_on6 " "Found entity 1: a_graycounter_on6" {  } { { "db/a_graycounter_on6.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_graycounter_on6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587759390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587759390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_on6 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|a_graycounter_on6:rdptr_g1p " "Elaborating entity \"a_graycounter_on6\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|a_graycounter_on6:rdptr_g1p\"" {  } { { "db/dcfifo_cbg1.tdf" "rdptr_g1p" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_cbg1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_l5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_l5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_l5c " "Found entity 1: a_graycounter_l5c" {  } { { "db/a_graycounter_l5c.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_graycounter_l5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587759436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587759436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_l5c FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|a_graycounter_l5c:wrptr_g1p " "Elaborating entity \"a_graycounter_l5c\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|a_graycounter_l5c:wrptr_g1p\"" {  } { { "db/dcfifo_cbg1.tdf" "wrptr_g1p" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_cbg1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uou.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uou.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uou " "Found entity 1: altsyncram_uou" {  } { { "db/altsyncram_uou.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_uou.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587759487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587759487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uou FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|altsyncram_uou:fifo_ram " "Elaborating entity \"altsyncram_uou\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|altsyncram_uou:fifo_ram\"" {  } { { "db/dcfifo_cbg1.tdf" "fifo_ram" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_cbg1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_f9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_f9l " "Found entity 1: alt_synch_pipe_f9l" {  } { { "db/alt_synch_pipe_f9l.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_f9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587759509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587759509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_f9l FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|alt_synch_pipe_f9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_f9l\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|alt_synch_pipe_f9l:rs_dgwp\"" {  } { { "db/dcfifo_cbg1.tdf" "rs_dgwp" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_cbg1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_9v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_9v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_9v8 " "Found entity 1: dffpipe_9v8" {  } { { "db/dffpipe_9v8.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dffpipe_9v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587759523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587759523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_9v8 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|alt_synch_pipe_f9l:rs_dgwp\|dffpipe_9v8:dffpipe9 " "Elaborating entity \"dffpipe_9v8\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|alt_synch_pipe_f9l:rs_dgwp\|dffpipe_9v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_f9l.tdf" "dffpipe9" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_f9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_m9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_m9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_m9l " "Found entity 1: alt_synch_pipe_m9l" {  } { { "db/alt_synch_pipe_m9l.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_m9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587759537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587759537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_m9l FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|alt_synch_pipe_m9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_m9l\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|alt_synch_pipe_m9l:ws_dgrp\"" {  } { { "db/dcfifo_cbg1.tdf" "ws_dgrp" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_cbg1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_av8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_av8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_av8 " "Found entity 1: dffpipe_av8" {  } { { "db/dffpipe_av8.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dffpipe_av8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587759551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587759551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_av8 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|alt_synch_pipe_m9l:ws_dgrp\|dffpipe_av8:dffpipe12 " "Elaborating entity \"dffpipe_av8\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|alt_synch_pipe_m9l:ws_dgrp\|dffpipe_av8:dffpipe12\"" {  } { { "db/alt_synch_pipe_m9l.tdf" "dffpipe12" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_m9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_a66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587759599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587759599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_cbg1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_cbg1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_966.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_966 " "Found entity 1: cmpr_966" {  } { { "db/cmpr_966.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_966.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587759650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587759650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_966 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|cmpr_966:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_966\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|cmpr_966:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_cbg1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_cbg1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pld.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pld.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pld " "Found entity 1: cntr_pld" {  } { { "db/cntr_pld.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_pld.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587759706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587759706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pld FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|cntr_pld:cntr_b " "Elaborating entity \"cntr_pld\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|cntr_pld:cntr_b\"" {  } { { "db/dcfifo_cbg1.tdf" "cntr_b" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_cbg1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587759756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587759756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_cbg1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_cbg1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access sram_access:sram_abc " "Elaborating entity \"sram_access\" for hierarchy \"sram_access:sram_abc\"" {  } { { "a2dv2.v" "sram_abc" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_VGA_clock sram_access:sram_abc\|sram_access_VGA_clock:vga_clock " "Elaborating entity \"sram_access_VGA_clock\" for hierarchy \"sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\"" {  } { { "sram_access/synthesis/sram_access.v" "vga_clock" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\"" {  } { { "sram_access/synthesis/submodules/sram_access_VGA_clock.v" "video_pll" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_VGA_clock.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "sram_access/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "sram_access/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587759889 ""}  } { { "sram_access/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507587759889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8fb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8fb2 " "Found entity 1: altpll_8fb2" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altpll_8fb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587759934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587759934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8fb2 sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated " "Elaborating entity \"altpll_8fb2\" for hierarchy \"sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "sram_access/synthesis/submodules/sram_access_VGA_clock.v" "reset_from_locked" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_VGA_clock.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_bridge sram_access:sram_abc\|sram_access_bridge:bridge " "Elaborating entity \"sram_access_bridge\" for hierarchy \"sram_access:sram_abc\|sram_access_bridge:bridge\"" {  } { { "sram_access/synthesis/sram_access.v" "bridge" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_jtag_master sram_access:sram_abc\|sram_access_jtag_master:jtag_master " "Elaborating entity \"sram_access_jtag_master\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\"" {  } { { "sram_access/synthesis/sram_access.v" "jtag_master" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587759972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760040 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760053 ""}  } { { "sram_access/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507587760053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760055 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "sram_access/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760122 ""}  } { { "sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507587760122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760189 ""}  } { { "sram_access/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507587760189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_jtag_master_timing_adt sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|sram_access_jtag_master_timing_adt:timing_adt " "Elaborating entity \"sram_access_jtag_master_timing_adt\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|sram_access_jtag_master_timing_adt:timing_adt\"" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master.v" "timing_adt" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760296 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready sram_access_jtag_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at sram_access_jtag_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master_timing_adt.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507587760296 "|a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|sram_access_jtag_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master.v" "fifo" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master.v" "b2p" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master.v" "p2b" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master.v" "transacto" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_jtag_master_b2p_adapter sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|sram_access_jtag_master_b2p_adapter:b2p_adapter " "Elaborating entity \"sram_access_jtag_master_b2p_adapter\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|sram_access_jtag_master_b2p_adapter:b2p_adapter\"" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master.v" "b2p_adapter" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760418 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel sram_access_jtag_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at sram_access_jtag_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507587760418 "|a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|sram_access_jtag_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 sram_access_jtag_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at sram_access_jtag_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507587760418 "|a2dv2|sram_access:sram_abc|sram_access_jtag_master:jtag_master|sram_access_jtag_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_jtag_master_p2b_adapter sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|sram_access_jtag_master_p2b_adapter:p2b_adapter " "Elaborating entity \"sram_access_jtag_master_p2b_adapter\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|sram_access_jtag_master_p2b_adapter:p2b_adapter\"" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master.v" "p2b_adapter" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_reset_controller:rst_controller\"" {  } { { "sram_access/synthesis/submodules/sram_access_jtag_master.v" "rst_controller" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_jtag_master.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "sram_access/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "sram_access/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_sram sram_access:sram_abc\|sram_access_sram:sram " "Elaborating entity \"sram_access_sram\" for hierarchy \"sram_access:sram_abc\|sram_access_sram:sram\"" {  } { { "sram_access/synthesis/sram_access.v" "sram" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_video_clipper sram_access:sram_abc\|sram_access_video_clipper:video_clipper " "Elaborating entity \"sram_access_video_clipper\" for hierarchy \"sram_access:sram_abc\|sram_access_video_clipper:video_clipper\"" {  } { { "sram_access/synthesis/sram_access.v" "video_clipper" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop sram_access:sram_abc\|sram_access_video_clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"sram_access:sram_abc\|sram_access_video_clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "sram_access/synthesis/submodules/sram_access_video_clipper.v" "Clipper_Drop" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_clipper.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters sram_access:sram_abc\|sram_access_video_clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"sram_access:sram_abc\|sram_access_video_clipper:video_clipper\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "sram_access/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_drop.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760504 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (8)" {  } { { "sram_access/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507587760505 "|a2dv2|sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (8)" {  } { { "sram_access/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507587760505 "|a2dv2|sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add sram_access:sram_abc\|sram_access_video_clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"sram_access:sram_abc\|sram_access_video_clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "sram_access/synthesis/submodules/sram_access_video_clipper.v" "Clipper_Add" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_clipper.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters sram_access:sram_abc\|sram_access_video_clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"sram_access:sram_abc\|sram_access_video_clipper:video_clipper\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "sram_access/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_add.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760525 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "sram_access/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507587760525 "|a2dv2|sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (9)" {  } { { "sram_access/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507587760526 "|a2dv2|sram_access:sram_abc|sram_access_video_clipper:video_clipper|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_video_dual_clock_buffer sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer " "Elaborating entity \"sram_access_video_dual_clock_buffer\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\"" {  } { { "sram_access/synthesis/sram_access.v" "video_dual_clock_buffer" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\"" {  } { { "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" "Data_FIFO" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\"" {  } { { "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO " "Instantiated megafunction \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587760824 ""}  } { { "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507587760824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nsj1 " "Found entity 1: dcfifo_nsj1" {  } { { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 43 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587760865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587760865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nsj1 sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated " "Elaborating entity \"dcfifo_nsj1\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587760867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_gray2bin_tgb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587761084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587761084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_graycounter_qn6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587761131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587761131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "rdptr_g1p" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_graycounter_m5c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587761185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587761185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g1p" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j421 " "Found entity 1: altsyncram_j421" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587761248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587761248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j421 sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram " "Elaborating entity \"altsyncram_j421\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\"" {  } { { "db/dcfifo_nsj1.tdf" "fifo_ram" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_k9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_k9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_k9l " "Found entity 1: alt_synch_pipe_k9l" {  } { { "db/alt_synch_pipe_k9l.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_k9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587761276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587761276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_k9l sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_k9l\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp\"" {  } { { "db/dcfifo_nsj1.tdf" "rs_dgwp" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_5v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_5v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_5v8 " "Found entity 1: dffpipe_5v8" {  } { { "db/dffpipe_5v8.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dffpipe_5v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587761291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587761291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_5v8 sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp\|dffpipe_5v8:dffpipe6 " "Elaborating entity \"dffpipe_5v8\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_k9l:rs_dgwp\|dffpipe_5v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_k9l.tdf" "dffpipe6" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_k9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dffpipe_0v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587761310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587761310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_brp" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_l9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_l9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_l9l " "Found entity 1: alt_synch_pipe_l9l" {  } { { "db/alt_synch_pipe_l9l.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_l9l.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587761326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587761326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_l9l sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_l9l\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_dgrp" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_6v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_6v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_6v8 " "Found entity 1: dffpipe_6v8" {  } { { "db/dffpipe_6v8.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dffpipe_6v8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587761339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587761339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_6v8 sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp\|dffpipe_6v8:dffpipe9 " "Elaborating entity \"dffpipe_6v8\" for hierarchy \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_l9l:ws_dgrp\|dffpipe_6v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_l9l.tdf" "dffpipe9" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_synch_pipe_l9l.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_video_pixel_buffer_dma sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma " "Elaborating entity \"sram_access_video_pixel_buffer_dma\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\"" {  } { { "sram_access/synthesis/sram_access.v" "video_pixel_buffer_dma" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sram_access_video_pixel_buffer_dma.v(234) " "Verilog HDL assignment warning at sram_access_video_pixel_buffer_dma.v(234): truncated value with size 32 to match size of target (16)" {  } { { "sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507587761368 "|a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sram_access_video_pixel_buffer_dma.v(235) " "Verilog HDL assignment warning at sram_access_video_pixel_buffer_dma.v(235): truncated value with size 32 to match size of target (16)" {  } { { "sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507587761368 "|a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sram_access_video_pixel_buffer_dma.v(240) " "Verilog HDL assignment warning at sram_access_video_pixel_buffer_dma.v(240): truncated value with size 32 to match size of target (16)" {  } { { "sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507587761369 "|a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sram_access_video_pixel_buffer_dma.v(319) " "Verilog HDL assignment warning at sram_access_video_pixel_buffer_dma.v(319): truncated value with size 32 to match size of target (16)" {  } { { "sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507587761370 "|a2dv2|sram_access:sram_abc|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_offset sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC " "Elaborating entity \"SRAM_offset\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\"" {  } { { "sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" "SRAm_INST_ABC" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\"" {  } { { "SRAM_offset.v" "altsyncram_component" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/SRAM_offset.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\"" {  } { { "SRAM_offset.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/SRAM_offset.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component " "Instantiated megafunction \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sram_offset.hex " "Parameter \"init_file\" = \"sram_offset.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SRof " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SRof\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761431 ""}  } { { "SRAM_offset.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/SRAM_offset.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507587761431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ob1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ob1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ob1 " "Found entity 1: altsyncram_7ob1" {  } { { "db/altsyncram_7ob1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_7ob1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587761474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587761474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ob1 sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\|altsyncram_7ob1:auto_generated " "Elaborating entity \"altsyncram_7ob1\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\|altsyncram_7ob1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q2d2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q2d2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q2d2 " "Found entity 1: altsyncram_q2d2" {  } { { "db/altsyncram_q2d2.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_q2d2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587761535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587761535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q2d2 sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\|altsyncram_7ob1:auto_generated\|altsyncram_q2d2:altsyncram1 " "Elaborating entity \"altsyncram_q2d2\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\|altsyncram_7ob1:auto_generated\|altsyncram_q2d2:altsyncram1\"" {  } { { "db/altsyncram_7ob1.tdf" "altsyncram1" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_7ob1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761537 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "sram_offset.hex " "Byte addressed memory initialization file \"sram_offset.hex\" was read in the word-addressed format" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_offset.hex" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_offset.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1507587761540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\|altsyncram_7ob1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\|altsyncram_7ob1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7ob1.tdf" "mgl_prim2" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_7ob1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\|altsyncram_7ob1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\|altsyncram_7ob1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_7ob1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_7ob1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\|altsyncram_7ob1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|SRAM_offset:SRAm_INST_ABC\|altsyncram:altsyncram_component\|altsyncram_7ob1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000 " "Parameter \"CVALUE\" = \"0000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1397911398 " "Parameter \"NODE_NAME\" = \"1397911398\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 32 " "Parameter \"NUMWORDS\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 3 " "Parameter \"SHIFT_COUNT_BITS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 4 " "Parameter \"WIDTH_WORD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 5 " "Parameter \"WIDTHAD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761577 ""}  } { { "db/altsyncram_7ob1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_7ob1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507587761577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" "Image_Buffer" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" 390 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587761765 ""}  } { { "sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_pixel_buffer_dma.v" 390 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507587761765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p4a1 " "Found entity 1: scfifo_p4a1" {  } { { "db/scfifo_p4a1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_p4a1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587761806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587761806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p4a1 sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated " "Elaborating entity \"scfifo_p4a1\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_es31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_es31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_es31 " "Found entity 1: a_dpfifo_es31" {  } { { "db/a_dpfifo_es31.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_es31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587761822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587761822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_es31 sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo " "Elaborating entity \"a_dpfifo_es31\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\"" {  } { { "db/scfifo_p4a1.tdf" "dpfifo" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_p4a1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftb1 " "Found entity 1: altsyncram_ftb1" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_ftb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587761869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587761869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftb1 sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram " "Elaborating entity \"altsyncram_ftb1\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\"" {  } { { "db/a_dpfifo_es31.tdf" "FIFOram" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_es31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587761926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587761926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_es31.tdf" "almost_full_comparer" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_es31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_es31.tdf" "three_comparison" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_es31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587761983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587761983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_es31.tdf" "rd_ptr_msb" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_es31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587761984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587762036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587762036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_es31.tdf" "usedw_counter" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_es31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587762088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587762088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_es31.tdf" "wr_ptr" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_es31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_video_rgb_resampler sram_access:sram_abc\|sram_access_video_rgb_resampler:video_rgb_resampler " "Elaborating entity \"sram_access_video_rgb_resampler\" for hierarchy \"sram_access:sram_abc\|sram_access_video_rgb_resampler:video_rgb_resampler\"" {  } { { "sram_access/synthesis/sram_access.v" "video_rgb_resampler" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762103 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a sram_access_video_rgb_resampler.v(93) " "Verilog HDL or VHDL warning at sram_access_video_rgb_resampler.v(93): object \"a\" assigned a value but never read" {  } { { "sram_access/synthesis/submodules/sram_access_video_rgb_resampler.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_rgb_resampler.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507587762103 "|a2dv2|sram_access:sram_abc|sram_access_video_rgb_resampler:video_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_video_vga_controller sram_access:sram_abc\|sram_access_video_vga_controller:video_vga_controller " "Elaborating entity \"sram_access_video_vga_controller\" for hierarchy \"sram_access:sram_abc\|sram_access_video_vga_controller:video_vga_controller\"" {  } { { "sram_access/synthesis/sram_access.v" "video_vga_controller" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing sram_access:sram_abc\|sram_access_video_vga_controller:video_vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"sram_access:sram_abc\|sram_access_video_vga_controller:video_vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "sram_access/synthesis/submodules/sram_access_video_vga_controller.v" "VGA_Timing" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_vga_controller.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762132 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507587762134 "|a2dv2|sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1507587762135 "|a2dv2|sram_access:sram_abc|sram_access_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0 sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sram_access_mm_interconnect_0\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\"" {  } { { "sram_access/synthesis/sram_access.v" "mm_interconnect_0" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bridge_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bridge_avalon_master_translator\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "bridge_avalon_master_translator" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_pixel_buffer_dma_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_pixel_buffer_dma_avalon_pixel_dma_master_translator\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "video_pixel_buffer_dma_avalon_pixel_dma_master_translator" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:jtag_master_master_translator\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "jtag_master_master_translator" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "sram_avalon_sram_slave_translator" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:bridge_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:bridge_avalon_master_agent\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "bridge_avalon_master_agent" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_pixel_buffer_dma_avalon_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_pixel_buffer_dma_avalon_pixel_dma_master_agent\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "video_pixel_buffer_dma_avalon_pixel_dma_master_agent" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:jtag_master_master_agent\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "jtag_master_master_agent" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "sram_avalon_sram_slave_agent" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "sram_access/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rsp_fifo\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "sram_avalon_sram_slave_agent_rsp_fifo" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_avalon_sram_slave_agent_rdata_fifo\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "sram_avalon_sram_slave_agent_rdata_fifo" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_router sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router:router " "Elaborating entity \"sram_access_mm_interconnect_0_router\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router:router\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "router" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_router_default_decode sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router:router\|sram_access_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sram_access_mm_interconnect_0_router_default_decode\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router:router\|sram_access_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_router_002 sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"sram_access_mm_interconnect_0_router_002\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router_002:router_002\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "router_002" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_router_002_default_decode sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router_002:router_002\|sram_access_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"sram_access_mm_interconnect_0_router_002_default_decode\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router_002:router_002\|sram_access_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_router_003 sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"sram_access_mm_interconnect_0_router_003\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router_003:router_003\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "router_003" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_router_003_default_decode sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router_003:router_003\|sram_access_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"sram_access_mm_interconnect_0_router_003_default_decode\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_router_003:router_003\|sram_access_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "sram_avalon_sram_slave_burst_adapter" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "sram_access/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_cmd_demux sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sram_access_mm_interconnect_0_cmd_demux\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 1012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_cmd_mux sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sram_access_mm_interconnect_0_cmd_mux\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sram_access/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_rsp_demux sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"sram_access_mm_interconnect_0_rsp_demux\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_rsp_mux sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sram_access_mm_interconnect_0_rsp_mux\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 1121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "jtag_master_master_rsp_width_adapter" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 1221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762914 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "sram_access/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507587762923 "|a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "sram_access/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507587762924 "|a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "sram_access/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1507587762924 "|a2dv2|sram_access:sram_abc|sram_access_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:jtag_master_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:jtag_master_master_cmd_width_adapter\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "jtag_master_master_cmd_width_adapter" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 1287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587762977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_avalon_st_adapter sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sram_access_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587763011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0 sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sram_access_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587763020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sram_access:sram_abc\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sram_access:sram_abc\|altera_reset_controller:rst_controller\"" {  } { { "sram_access/synthesis/sram_access.v" "rst_controller" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587763031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sram_access:sram_abc\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sram_access:sram_abc\|altera_reset_controller:rst_controller_001\"" {  } { { "sram_access/synthesis/sram_access.v" "rst_controller_001" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587763040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sram_access:sram_abc\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sram_access:sram_abc\|altera_reset_controller:rst_controller_002\"" {  } { { "sram_access/synthesis/sram_access.v" "rst_controller_002" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587763051 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "sram_access/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1507587763926 "|a2dv2|sram_access:sram_abc|sram_access_VGA_clock:vga_clock|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max clock_cnt_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"clock_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "clock_cnt_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 532 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763933 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:clock_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max int_channel_cnt_inst 32 4 " "Port \"counter_max\" on the entity instantiation of \"int_channel_cnt_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "int_channel_cnt_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 467 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763933 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|counter_module:int_channel_cnt_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763935 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763935 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763937 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763937 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763939 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763939 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763941 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763941 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763943 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763943 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763945 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763945 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763947 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763947 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763949 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763949 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763951 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763951 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763953 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763953 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763955 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763955 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763957 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763957 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763959 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763960 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763961 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763961 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763963 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763963 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_ch_inst 32 1 " "Port \"counter_max\" on the entity instantiation of \"counter_ch_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_ch_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 79 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763965 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_ch_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "counter_max counter_fs_inst 32 10 " "Port \"counter_max\" on the entity instantiation of \"counter_fs_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 10.  The extra bits will be ignored." {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "counter_fs_inst" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_downsample.sv" 50 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1507587763965 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_downsample:integrator[0].j0.vrc_en_0.first_dsample|counter_module:counter_fs_inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s024.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s024.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s024 " "Found entity 1: altsyncram_s024" {  } { { "db/altsyncram_s024.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_s024.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587767247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587767247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mux_psc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587767430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587767430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587767525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587767525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_mgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587767642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587767642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587767701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587767701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_89j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587767789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587767789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_cgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587767900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587767900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587767995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587767995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587768050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587768050 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "CIC_20output_20only " "Analysis and Synthesis generated SignalTap II or debug node instance \"CIC_20output_20only\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587768202 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1507587768427 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.10.09.16:22:53 Progress: Loading sld56d4e773/alt_sld_fab_wrapper_hw.tcl " "2017.10.09.16:22:53 Progress: Loading sld56d4e773/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587773015 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587775406 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587775654 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587777161 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587777299 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587777446 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587777620 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587777628 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587777630 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1507587778327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld56d4e773/alt_sld_fab.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587778585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587778585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587778736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587778736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587778738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587778738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587778820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587778820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 278 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587778935 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587778935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587778935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/ip/sld56d4e773/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587779031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587779031 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_0\[3\] " "Synthesized away node \"f_0\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_0[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_0\[2\] " "Synthesized away node \"f_0\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_0[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_0\[1\] " "Synthesized away node \"f_0\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_0[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_0\[0\] " "Synthesized away node \"f_0\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_0[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_1\[3\] " "Synthesized away node \"f_1\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_1[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_1\[2\] " "Synthesized away node \"f_1\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_1[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_1\[1\] " "Synthesized away node \"f_1\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_1[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_1\[0\] " "Synthesized away node \"f_1\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_1[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_2\[3\] " "Synthesized away node \"f_2\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_2[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_2\[2\] " "Synthesized away node \"f_2\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_2[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_2\[1\] " "Synthesized away node \"f_2\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_2[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_2\[0\] " "Synthesized away node \"f_2\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_2[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_3\[3\] " "Synthesized away node \"f_3\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_3[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_3\[2\] " "Synthesized away node \"f_3\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_3[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_3\[1\] " "Synthesized away node \"f_3\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_3[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_3\[0\] " "Synthesized away node \"f_3\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_3[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_4\[3\] " "Synthesized away node \"f_4\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_4[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_4\[2\] " "Synthesized away node \"f_4\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_4[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_4\[1\] " "Synthesized away node \"f_4\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_4[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_4\[0\] " "Synthesized away node \"f_4\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_4[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_5\[3\] " "Synthesized away node \"f_5\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_5[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_5\[2\] " "Synthesized away node \"f_5\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_5[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_5\[1\] " "Synthesized away node \"f_5\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_5[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_5\[0\] " "Synthesized away node \"f_5\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_5[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_6\[3\] " "Synthesized away node \"f_6\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_6[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_6\[2\] " "Synthesized away node \"f_6\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_6[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_6\[1\] " "Synthesized away node \"f_6\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_6[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_6\[0\] " "Synthesized away node \"f_6\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_6[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_7\[3\] " "Synthesized away node \"f_7\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_7[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_7\[2\] " "Synthesized away node \"f_7\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_7[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_7\[1\] " "Synthesized away node \"f_7\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_7[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_7\[0\] " "Synthesized away node \"f_7\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_7[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_8\[3\] " "Synthesized away node \"f_8\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_8[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_8\[2\] " "Synthesized away node \"f_8\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_8[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_8\[1\] " "Synthesized away node \"f_8\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_8[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_8\[0\] " "Synthesized away node \"f_8\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_8[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_9\[3\] " "Synthesized away node \"f_9\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_9[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_9\[2\] " "Synthesized away node \"f_9\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_9[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_9\[1\] " "Synthesized away node \"f_9\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_9[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_9\[0\] " "Synthesized away node \"f_9\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_9[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_10\[3\] " "Synthesized away node \"f_10\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_10[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_10\[2\] " "Synthesized away node \"f_10\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_10[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_10\[1\] " "Synthesized away node \"f_10\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_10[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_10\[0\] " "Synthesized away node \"f_10\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_10[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_11\[3\] " "Synthesized away node \"f_11\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_11[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_11\[2\] " "Synthesized away node \"f_11\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_11[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_11\[1\] " "Synthesized away node \"f_11\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_11[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_11\[0\] " "Synthesized away node \"f_11\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_11[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_12\[3\] " "Synthesized away node \"f_12\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_12[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_12\[2\] " "Synthesized away node \"f_12\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_12[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_12\[1\] " "Synthesized away node \"f_12\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_12[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_12\[0\] " "Synthesized away node \"f_12\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_12[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_13\[3\] " "Synthesized away node \"f_13\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_13[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_13\[2\] " "Synthesized away node \"f_13\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_13[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_13\[1\] " "Synthesized away node \"f_13\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_13[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_13\[0\] " "Synthesized away node \"f_13\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_13[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_14\[3\] " "Synthesized away node \"f_14\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_14[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_14\[2\] " "Synthesized away node \"f_14\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_14[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_14\[1\] " "Synthesized away node \"f_14\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_14[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_14\[0\] " "Synthesized away node \"f_14\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_14[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_15\[3\] " "Synthesized away node \"f_15\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_15[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_15\[2\] " "Synthesized away node \"f_15\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_15[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_15\[1\] " "Synthesized away node \"f_15\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_15[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "f_15\[0\] " "Synthesized away node \"f_15\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|f_15[0]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1507587780633 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\] " "Synthesized away node \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf" 70 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" 155 0 0 } } { "sram_access/synthesis/sram_access.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 181 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\] " "Synthesized away node \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf" 100 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" 155 0 0 } } { "sram_access/synthesis/sram_access.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 181 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\] " "Synthesized away node \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf" 130 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" 155 0 0 } } { "sram_access/synthesis/sram_access.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 181 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\] " "Synthesized away node \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf" 400 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" 155 0 0 } } { "sram_access/synthesis/sram_access.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 181 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\] " "Synthesized away node \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf" 430 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" 155 0 0 } } { "sram_access/synthesis/sram_access.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 181 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\] " "Synthesized away node \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf" 700 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" 155 0 0 } } { "sram_access/synthesis/sram_access.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 181 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\] " "Synthesized away node \"sram_access:sram_abc\|sram_access_video_dual_clock_buffer:video_dual_clock_buffer\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_j421.tdf" 730 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_nsj1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_video_dual_clock_buffer.v" 155 0 0 } } { "sram_access/synthesis/sram_access.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 181 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1223 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|sram_access:sram_abc|sram_access_video_dual_clock_buffer:video_dual_clock_buffer|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block5a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|altsyncram_uou:fifo_ram\|q_b\[11\] " "Synthesized away node \"FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|altsyncram_uou:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_uou.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_uou.tdf" 392 2 0 } } { "db/dcfifo_cbg1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/dcfifo_cbg1.tdf" 58 2 0 } } { "dcfifo_mixed_widths.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf" 79 3 0 } } { "FIFO.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/FIFO.v" 80 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1153 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|FIFO:fifo_1|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_cbg1:auto_generated|altsyncram_uou:fifo_ram|ram_block8a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[15\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[15\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[15\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[15\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[15\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[15\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[15\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[15\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[15\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[15\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[15].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[14\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[14\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[14\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[14\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[14\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[14\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[14\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[14\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[14\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[14\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[14].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[13\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[13\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[13\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[13\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[13\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[13\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[13\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[13\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[13\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[13\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[13].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[12\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[12\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[12\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[12\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[12\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[12\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[12\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[12\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[12\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[12\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[12].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[11\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[11\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[11\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[11\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[11\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[11\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[11\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[11\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[11\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[11\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[11].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[10\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[10\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[10\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[10\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[10\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[10\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[10\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[10\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[10\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[10\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[10].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[9\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[9\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[9\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[9\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[9\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[9\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[9\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[9\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[9\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[9\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[9].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[8\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[8].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[7\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[7].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[6\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[6].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[5\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[5].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[4\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[4].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[3\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[3].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[2\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[2].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[1\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[1].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 40 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 72 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 104 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 136 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|auk_dspip_channel_buffer:integrator\[0\].fifo_regulator\|scfifo:buffer_FIFO\|scfifo_4o51:auto_generated\|a_dpfifo_flu:dpfifo\|altsyncram_9ah1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_9ah1.tdf" 168 2 0 } } { "db/a_dpfifo_flu.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_flu.tdf" 43 2 0 } } { "db/scfifo_4o51.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_4o51.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 89 0 0 } } { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 394 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 602 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_miso:dec_mul|auk_dspip_channel_buffer:integrator[0].fifo_regulator|scfifo:buffer_FIFO|scfifo_4o51:auto_generated|a_dpfifo_flu:dpfifo|altsyncram_9ah1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[0\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 40 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[1\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 72 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[2\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 104 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[3\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 136 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[16\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 552 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[17\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 584 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[18\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 616 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[19\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 648 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[32\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 1064 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[33\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 1096 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[34\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 1128 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[35\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 1160 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[48\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 1576 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[49\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 1608 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[50\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 1640 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[51\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 1672 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[64\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[64\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 2088 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[65\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[65\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 2120 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[66\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[66\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 2152 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[67\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[67\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 2184 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[80\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 2600 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[81\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 2632 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[82\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 2664 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[83\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 2696 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[96\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 3112 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[97\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[97\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 3144 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[98\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 3176 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[99\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 3208 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[112\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[112\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 3624 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[113\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[113\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 3656 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[114\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[114\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 3688 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[115\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[115\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 3720 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[128\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[128\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 4136 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[129\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[129\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 4168 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[130\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[130\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 4200 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[131\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[131\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 4232 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[144\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[144\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 4648 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[145\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[145\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 4680 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[146\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[146\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 4712 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[147\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[147\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 4744 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[160\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[160\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 5160 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[161\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[161\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 5192 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[162\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[162\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 5224 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[163\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[163\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 5256 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[176\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[176\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 5672 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[177\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[177\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 5704 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[178\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[178\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 5736 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[179\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[179\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 5768 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[192\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[192\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 6184 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[193\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[193\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 6216 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[194\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[194\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 6248 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[195\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[195\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 6280 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[208\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[208\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 6696 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[209\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[209\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 6728 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[210\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[210\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 6760 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[211\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[211\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 6792 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[224\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[224\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 7208 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[225\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[225\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 7240 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[226\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[226\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 7272 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[227\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[227\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 7304 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[240\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[240\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 7720 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[241\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[241\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 7752 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[242\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[242\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 7784 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[243\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[243\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 7816 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[256\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[256\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 8232 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[257\] " "Synthesized away node \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:sink_FIFO\|scfifo_6h71:auto_generated\|a_dpfifo_nmv:dpfifo\|altsyncram_1bh1:FIFOram\|q_b\[257\]\"" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_1bh1.tdf" 8264 2 0 } } { "db/a_dpfifo_nmv.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/a_dpfifo_nmv.tdf" 45 2 0 } } { "db/scfifo_6h71.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/scfifo_6h71.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 123 0 0 } } { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_core.sv" 326 0 0 } } { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 261 0 0 } } { "CIC/synthesis/CIC.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/CIC.v" 67 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1017 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587780633 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_6h71:auto_generated|a_dpfifo_nmv:dpfifo|altsyncram_1bh1:FIFOram|ram_block1a257"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1507587780633 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1507587780633 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507587789915 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507587789915 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507587789915 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507587789915 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507587789915 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507587789915 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507587789915 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507587789915 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507587789915 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507587789915 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507587789915 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507587789915 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507587789915 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507587789915 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1507587789915 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1507587789915 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1507587789915 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "33 " "Inferred 33 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult15\"" {  } { { "adaptive_fir.v" "Mult15" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult14\"" {  } { { "adaptive_fir.v" "Mult14" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult31\"" {  } { { "adaptive_fir.v" "Mult31" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult13\"" {  } { { "adaptive_fir.v" "Mult13" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult30\"" {  } { { "adaptive_fir.v" "Mult30" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|Mod0\"" {  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "Mod0" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 630 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult12\"" {  } { { "adaptive_fir.v" "Mult12" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult29\"" {  } { { "adaptive_fir.v" "Mult29" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult11\"" {  } { { "adaptive_fir.v" "Mult11" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult28\"" {  } { { "adaptive_fir.v" "Mult28" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult10\"" {  } { { "adaptive_fir.v" "Mult10" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult27\"" {  } { { "adaptive_fir.v" "Mult27" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult9\"" {  } { { "adaptive_fir.v" "Mult9" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult26\"" {  } { { "adaptive_fir.v" "Mult26" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult22\"" {  } { { "adaptive_fir.v" "Mult22" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult18\"" {  } { { "adaptive_fir.v" "Mult18" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult21\"" {  } { { "adaptive_fir.v" "Mult21" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult25\"" {  } { { "adaptive_fir.v" "Mult25" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult17\"" {  } { { "adaptive_fir.v" "Mult17" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult23\"" {  } { { "adaptive_fir.v" "Mult23" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult19\"" {  } { { "adaptive_fir.v" "Mult19" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult20\"" {  } { { "adaptive_fir.v" "Mult20" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult24\"" {  } { { "adaptive_fir.v" "Mult24" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult16\"" {  } { { "adaptive_fir.v" "Mult16" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult8\"" {  } { { "adaptive_fir.v" "Mult8" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult7\"" {  } { { "adaptive_fir.v" "Mult7" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult6\"" {  } { { "adaptive_fir.v" "Mult6" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult5\"" {  } { { "adaptive_fir.v" "Mult5" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult4\"" {  } { { "adaptive_fir.v" "Mult4" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult3\"" {  } { { "adaptive_fir.v" "Mult3" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult2\"" {  } { { "adaptive_fir.v" "Mult2" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult1\"" {  } { { "adaptive_fir.v" "Mult1" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "adaptive_fir:adaptive_fir_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"adaptive_fir:adaptive_fir_inst\|Mult0\"" {  } { { "adaptive_fir.v" "Mult0" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587789921 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1507587789921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587789959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587789959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587789959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587789959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587789959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587789959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587789959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587789959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587789959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587789959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587789959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587789959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587789959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587789959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587789959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587789959 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507587789959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qg1 " "Found entity 1: altsyncram_0qg1" {  } { { "db/altsyncram_0qg1.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altsyncram_0qg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587789998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587789998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult15\"" {  } { { "adaptive_fir.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587790046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult15 " "Instantiated megafunction \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587790046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587790046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587790046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587790046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587790046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587790046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587790046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587790046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587790046 ""}  } { { "adaptive_fir.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 212 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507587790046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mult_46t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587790083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587790083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult31\"" {  } { { "adaptive_fir.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587790113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult31 " "Instantiated megafunction \"adaptive_fir:adaptive_fir_inst\|lpm_mult:Mult31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 33 " "Parameter \"LPM_WIDTHA\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587790113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587790113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 45 " "Parameter \"LPM_WIDTHP\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587790113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 45 " "Parameter \"LPM_WIDTHR\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587790113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587790113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587790113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587790113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587790113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587790113 ""}  } { { "adaptive_fir.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/adaptive_fir.v" 223 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507587790113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_26t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_26t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_26t " "Found entity 1: mult_26t" {  } { { "db/mult_26t.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/mult_26t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587790150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587790150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|lpm_divide:Mod0\"" {  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 630 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587790203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|lpm_divide:Mod0 " "Instantiated megafunction \"CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_miso:dec_mul\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587790203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587790203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587790203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507587790203 ""}  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 630 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1507587790203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1bm " "Found entity 1: lpm_divide_1bm" {  } { { "db/lpm_divide_1bm.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/lpm_divide_1bm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587790238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587790238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587790253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587790253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587790276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587790276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587790333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587790333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507587790376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587790376 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "CIC Compiler " "\"CIC Compiler\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1507587792307 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1507587792307 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "altera_cic_ii " "Messages from megafunction that supports OpenCore Plus feature altera_cic_ii" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals fsin_o and fcos_o are forced low when the evaluation time expires " "The output signals fsin_o and fcos_o are forced low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1507587792408 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1507587792408 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1507587792408 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1507587792409 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1507587792409 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1507587792423 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1200 " "Ignored 1200 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1200 " "Ignored 1200 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1507587792624 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1507587792624 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO\[0\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507587792667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO\[1\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507587792667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO\[2\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507587792667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO\[3\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507587792667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO\[4\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507587792667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO\[5\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507587792667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO\[6\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507587792667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO\[7\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507587792667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO\[10\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507587792667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507587792667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO\[12\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507587792667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO\[13\]\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507587792667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_A_N " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_A_N\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 250 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507587792667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_A_P " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_A_P\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 251 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507587792667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_B_N " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_B_N\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 252 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507587792667 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_B_P " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_B_P\" and its non-tri-state driver." {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 253 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1507587792667 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1507587792667 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "bidirectional pin \"LCD_DATA\[0\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "bidirectional pin \"LCD_DATA\[1\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "bidirectional pin \"LCD_DATA\[2\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "bidirectional pin \"LCD_DATA\[3\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "bidirectional pin \"LCD_DATA\[4\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "bidirectional pin \"LCD_DATA\[5\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "bidirectional pin \"LCD_DATA\[6\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "bidirectional pin \"LCD_DATA\[7\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 186 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 187 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 187 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 187 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 187 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "bidirectional pin \"I2C_SDAT\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 204 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "bidirectional pin \"FL_DQ\[0\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "bidirectional pin \"FL_DQ\[1\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "bidirectional pin \"FL_DQ\[2\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "bidirectional pin \"FL_DQ\[3\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "bidirectional pin \"FL_DQ\[4\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "bidirectional pin \"FL_DQ\[5\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "bidirectional pin \"FL_DQ\[6\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "bidirectional pin \"FL_DQ\[7\]\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AIC_BCLK " "bidirectional pin \"AIC_BCLK\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 239 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AIC_LRCIN " "bidirectional pin \"AIC_LRCIN\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 242 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AIC_LRCOUT " "bidirectional pin \"AIC_LRCOUT\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 243 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "J1_152 " "bidirectional pin \"J1_152\" has no driver" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 254 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1507587792668 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1507587792668 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AD_SCLK VCC pin " "The pin \"AD_SCLK\" is fed by VCC" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 227 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1507587792669 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AD_SDIO VCC pin " "The pin \"AD_SDIO\" is fed by VCC" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 228 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1507587792669 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1507587792669 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sram_access/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "sram_access/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "sram_access/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "sram_access/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "sram_access/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1507587792739 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1507587792739 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[0\]~synth " "Node \"GPIO\[0\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587795079 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[1\]~synth " "Node \"GPIO\[1\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587795079 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[2\]~synth " "Node \"GPIO\[2\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587795079 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[3\]~synth " "Node \"GPIO\[3\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587795079 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[4\]~synth " "Node \"GPIO\[4\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587795079 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[5\]~synth " "Node \"GPIO\[5\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587795079 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[6\]~synth " "Node \"GPIO\[6\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587795079 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[7\]~synth " "Node \"GPIO\[7\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587795079 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[10\]~synth " "Node \"GPIO\[10\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587795079 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587795079 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[12\]~synth " "Node \"GPIO\[12\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587795079 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[13\]~synth " "Node \"GPIO\[13\]~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587795079 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AD_SCLK~synth " "Node \"AD_SCLK~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 227 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587795079 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AD_SDIO~synth " "Node \"AD_SDIO~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 228 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587795079 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_A_N~synth " "Node \"FPGA_CLK_A_N~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 250 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587795079 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_A_P~synth " "Node \"FPGA_CLK_A_P~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 251 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587795079 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_B_N~synth " "Node \"FPGA_CLK_B_N~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 252 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587795079 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_B_P~synth " "Node \"FPGA_CLK_B_P~synth\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 253 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587795079 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1507587795079 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 167 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 221 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_OE GND " "Pin \"ADA_OE\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 231 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|ADA_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_SPI_CS VCC " "Pin \"ADA_SPI_CS\" is stuck at VCC" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|ADA_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_OE GND " "Pin \"ADB_OE\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|ADB_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_SPI_CS VCC " "Pin \"ADB_SPI_CS\" is stuck at VCC" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|ADB_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIC_DIN GND " "Pin \"AIC_DIN\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 240 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|AIC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIC_SPI_CS GND " "Pin \"AIC_SPI_CS\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 244 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|AIC_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AIC_XCLK GND " "Pin \"AIC_XCLK\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|AIC_XCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLKOUT0 GND " "Pin \"CLKOUT0\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 247 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|CLKOUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[0\] GND " "Pin \"DB\[0\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|DB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[1\] GND " "Pin \"DB\[1\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|DB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[2\] GND " "Pin \"DB\[2\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|DB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[3\] GND " "Pin \"DB\[3\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|DB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[4\] GND " "Pin \"DB\[4\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|DB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[5\] GND " "Pin \"DB\[5\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|DB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[6\] GND " "Pin \"DB\[6\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|DB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[7\] GND " "Pin \"DB\[7\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|DB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[8\] GND " "Pin \"DB\[8\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|DB[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[9\] GND " "Pin \"DB\[9\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|DB[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[10\] GND " "Pin \"DB\[10\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|DB[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[11\] GND " "Pin \"DB\[11\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|DB[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[12\] GND " "Pin \"DB\[12\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|DB[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB\[13\] GND " "Pin \"DB\[13\]\" is stuck at GND" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1507587795080 "|a2dv2|DB[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1507587795080 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587795594 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.u0_reset_n GPIO\[34\] " "Output pin \"pre_syn.bp.u0_reset_n\" driven by bidirectional pin \"GPIO\[34\]\" cannot be tri-stated" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1507587795809 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "231 " "231 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1507587800706 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "f_10\[10\] " "Logic cell \"f_10\[10\]\"" {  } { { "a2dv2.v" "f_10\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_10\[9\] " "Logic cell \"f_10\[9\]\"" {  } { { "a2dv2.v" "f_10\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_10\[8\] " "Logic cell \"f_10\[8\]\"" {  } { { "a2dv2.v" "f_10\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_10\[7\] " "Logic cell \"f_10\[7\]\"" {  } { { "a2dv2.v" "f_10\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_10\[6\] " "Logic cell \"f_10\[6\]\"" {  } { { "a2dv2.v" "f_10\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_10\[5\] " "Logic cell \"f_10\[5\]\"" {  } { { "a2dv2.v" "f_10\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_10\[4\] " "Logic cell \"f_10\[4\]\"" {  } { { "a2dv2.v" "f_10\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[10\] " "Logic cell \"f_6\[10\]\"" {  } { { "a2dv2.v" "f_6\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[9\] " "Logic cell \"f_6\[9\]\"" {  } { { "a2dv2.v" "f_6\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[8\] " "Logic cell \"f_6\[8\]\"" {  } { { "a2dv2.v" "f_6\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[7\] " "Logic cell \"f_6\[7\]\"" {  } { { "a2dv2.v" "f_6\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[6\] " "Logic cell \"f_6\[6\]\"" {  } { { "a2dv2.v" "f_6\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[5\] " "Logic cell \"f_6\[5\]\"" {  } { { "a2dv2.v" "f_6\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[4\] " "Logic cell \"f_6\[4\]\"" {  } { { "a2dv2.v" "f_6\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[10\] " "Logic cell \"f_14\[10\]\"" {  } { { "a2dv2.v" "f_14\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[9\] " "Logic cell \"f_14\[9\]\"" {  } { { "a2dv2.v" "f_14\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[8\] " "Logic cell \"f_14\[8\]\"" {  } { { "a2dv2.v" "f_14\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[7\] " "Logic cell \"f_14\[7\]\"" {  } { { "a2dv2.v" "f_14\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[6\] " "Logic cell \"f_14\[6\]\"" {  } { { "a2dv2.v" "f_14\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[5\] " "Logic cell \"f_14\[5\]\"" {  } { { "a2dv2.v" "f_14\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[4\] " "Logic cell \"f_14\[4\]\"" {  } { { "a2dv2.v" "f_14\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[10\] " "Logic cell \"f_2\[10\]\"" {  } { { "a2dv2.v" "f_2\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[9\] " "Logic cell \"f_2\[9\]\"" {  } { { "a2dv2.v" "f_2\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[8\] " "Logic cell \"f_2\[8\]\"" {  } { { "a2dv2.v" "f_2\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[7\] " "Logic cell \"f_2\[7\]\"" {  } { { "a2dv2.v" "f_2\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[6\] " "Logic cell \"f_2\[6\]\"" {  } { { "a2dv2.v" "f_2\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[5\] " "Logic cell \"f_2\[5\]\"" {  } { { "a2dv2.v" "f_2\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[4\] " "Logic cell \"f_2\[4\]\"" {  } { { "a2dv2.v" "f_2\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[10\] " "Logic cell \"f_11\[10\]\"" {  } { { "a2dv2.v" "f_11\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[9\] " "Logic cell \"f_11\[9\]\"" {  } { { "a2dv2.v" "f_11\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[8\] " "Logic cell \"f_11\[8\]\"" {  } { { "a2dv2.v" "f_11\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[7\] " "Logic cell \"f_11\[7\]\"" {  } { { "a2dv2.v" "f_11\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[6\] " "Logic cell \"f_11\[6\]\"" {  } { { "a2dv2.v" "f_11\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[5\] " "Logic cell \"f_11\[5\]\"" {  } { { "a2dv2.v" "f_11\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[4\] " "Logic cell \"f_11\[4\]\"" {  } { { "a2dv2.v" "f_11\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[10\] " "Logic cell \"f_7\[10\]\"" {  } { { "a2dv2.v" "f_7\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[9\] " "Logic cell \"f_7\[9\]\"" {  } { { "a2dv2.v" "f_7\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[8\] " "Logic cell \"f_7\[8\]\"" {  } { { "a2dv2.v" "f_7\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[7\] " "Logic cell \"f_7\[7\]\"" {  } { { "a2dv2.v" "f_7\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[6\] " "Logic cell \"f_7\[6\]\"" {  } { { "a2dv2.v" "f_7\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[5\] " "Logic cell \"f_7\[5\]\"" {  } { { "a2dv2.v" "f_7\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[4\] " "Logic cell \"f_7\[4\]\"" {  } { { "a2dv2.v" "f_7\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[10\] " "Logic cell \"f_15\[10\]\"" {  } { { "a2dv2.v" "f_15\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[9\] " "Logic cell \"f_15\[9\]\"" {  } { { "a2dv2.v" "f_15\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[8\] " "Logic cell \"f_15\[8\]\"" {  } { { "a2dv2.v" "f_15\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[7\] " "Logic cell \"f_15\[7\]\"" {  } { { "a2dv2.v" "f_15\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[6\] " "Logic cell \"f_15\[6\]\"" {  } { { "a2dv2.v" "f_15\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[5\] " "Logic cell \"f_15\[5\]\"" {  } { { "a2dv2.v" "f_15\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[4\] " "Logic cell \"f_15\[4\]\"" {  } { { "a2dv2.v" "f_15\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[10\] " "Logic cell \"f_3\[10\]\"" {  } { { "a2dv2.v" "f_3\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[9\] " "Logic cell \"f_3\[9\]\"" {  } { { "a2dv2.v" "f_3\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[8\] " "Logic cell \"f_3\[8\]\"" {  } { { "a2dv2.v" "f_3\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[7\] " "Logic cell \"f_3\[7\]\"" {  } { { "a2dv2.v" "f_3\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[6\] " "Logic cell \"f_3\[6\]\"" {  } { { "a2dv2.v" "f_3\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[5\] " "Logic cell \"f_3\[5\]\"" {  } { { "a2dv2.v" "f_3\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[4\] " "Logic cell \"f_3\[4\]\"" {  } { { "a2dv2.v" "f_3\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[10\] " "Logic cell \"f_5\[10\]\"" {  } { { "a2dv2.v" "f_5\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[9\] " "Logic cell \"f_5\[9\]\"" {  } { { "a2dv2.v" "f_5\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[8\] " "Logic cell \"f_5\[8\]\"" {  } { { "a2dv2.v" "f_5\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[7\] " "Logic cell \"f_5\[7\]\"" {  } { { "a2dv2.v" "f_5\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[6\] " "Logic cell \"f_5\[6\]\"" {  } { { "a2dv2.v" "f_5\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[5\] " "Logic cell \"f_5\[5\]\"" {  } { { "a2dv2.v" "f_5\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[4\] " "Logic cell \"f_5\[4\]\"" {  } { { "a2dv2.v" "f_5\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[10\] " "Logic cell \"f_9\[10\]\"" {  } { { "a2dv2.v" "f_9\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[9\] " "Logic cell \"f_9\[9\]\"" {  } { { "a2dv2.v" "f_9\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[8\] " "Logic cell \"f_9\[8\]\"" {  } { { "a2dv2.v" "f_9\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[7\] " "Logic cell \"f_9\[7\]\"" {  } { { "a2dv2.v" "f_9\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[6\] " "Logic cell \"f_9\[6\]\"" {  } { { "a2dv2.v" "f_9\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[5\] " "Logic cell \"f_9\[5\]\"" {  } { { "a2dv2.v" "f_9\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[4\] " "Logic cell \"f_9\[4\]\"" {  } { { "a2dv2.v" "f_9\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[10\] " "Logic cell \"f_13\[10\]\"" {  } { { "a2dv2.v" "f_13\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[9\] " "Logic cell \"f_13\[9\]\"" {  } { { "a2dv2.v" "f_13\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[8\] " "Logic cell \"f_13\[8\]\"" {  } { { "a2dv2.v" "f_13\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[7\] " "Logic cell \"f_13\[7\]\"" {  } { { "a2dv2.v" "f_13\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[6\] " "Logic cell \"f_13\[6\]\"" {  } { { "a2dv2.v" "f_13\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[5\] " "Logic cell \"f_13\[5\]\"" {  } { { "a2dv2.v" "f_13\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[4\] " "Logic cell \"f_13\[4\]\"" {  } { { "a2dv2.v" "f_13\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[10\] " "Logic cell \"f_1\[10\]\"" {  } { { "a2dv2.v" "f_1\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[9\] " "Logic cell \"f_1\[9\]\"" {  } { { "a2dv2.v" "f_1\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[8\] " "Logic cell \"f_1\[8\]\"" {  } { { "a2dv2.v" "f_1\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[7\] " "Logic cell \"f_1\[7\]\"" {  } { { "a2dv2.v" "f_1\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[6\] " "Logic cell \"f_1\[6\]\"" {  } { { "a2dv2.v" "f_1\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[5\] " "Logic cell \"f_1\[5\]\"" {  } { { "a2dv2.v" "f_1\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[4\] " "Logic cell \"f_1\[4\]\"" {  } { { "a2dv2.v" "f_1\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[10\] " "Logic cell \"f_4\[10\]\"" {  } { { "a2dv2.v" "f_4\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[9\] " "Logic cell \"f_4\[9\]\"" {  } { { "a2dv2.v" "f_4\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[8\] " "Logic cell \"f_4\[8\]\"" {  } { { "a2dv2.v" "f_4\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[7\] " "Logic cell \"f_4\[7\]\"" {  } { { "a2dv2.v" "f_4\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[6\] " "Logic cell \"f_4\[6\]\"" {  } { { "a2dv2.v" "f_4\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[5\] " "Logic cell \"f_4\[5\]\"" {  } { { "a2dv2.v" "f_4\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[4\] " "Logic cell \"f_4\[4\]\"" {  } { { "a2dv2.v" "f_4\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[10\] " "Logic cell \"f_8\[10\]\"" {  } { { "a2dv2.v" "f_8\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[9\] " "Logic cell \"f_8\[9\]\"" {  } { { "a2dv2.v" "f_8\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[8\] " "Logic cell \"f_8\[8\]\"" {  } { { "a2dv2.v" "f_8\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[7\] " "Logic cell \"f_8\[7\]\"" {  } { { "a2dv2.v" "f_8\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[6\] " "Logic cell \"f_8\[6\]\"" {  } { { "a2dv2.v" "f_8\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[5\] " "Logic cell \"f_8\[5\]\"" {  } { { "a2dv2.v" "f_8\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[4\] " "Logic cell \"f_8\[4\]\"" {  } { { "a2dv2.v" "f_8\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[10\] " "Logic cell \"f_12\[10\]\"" {  } { { "a2dv2.v" "f_12\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[9\] " "Logic cell \"f_12\[9\]\"" {  } { { "a2dv2.v" "f_12\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[8\] " "Logic cell \"f_12\[8\]\"" {  } { { "a2dv2.v" "f_12\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[7\] " "Logic cell \"f_12\[7\]\"" {  } { { "a2dv2.v" "f_12\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[6\] " "Logic cell \"f_12\[6\]\"" {  } { { "a2dv2.v" "f_12\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[5\] " "Logic cell \"f_12\[5\]\"" {  } { { "a2dv2.v" "f_12\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[4\] " "Logic cell \"f_12\[4\]\"" {  } { { "a2dv2.v" "f_12\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[10\] " "Logic cell \"f_0\[10\]\"" {  } { { "a2dv2.v" "f_0\[10\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[9\] " "Logic cell \"f_0\[9\]\"" {  } { { "a2dv2.v" "f_0\[9\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[8\] " "Logic cell \"f_0\[8\]\"" {  } { { "a2dv2.v" "f_0\[8\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[7\] " "Logic cell \"f_0\[7\]\"" {  } { { "a2dv2.v" "f_0\[7\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[6\] " "Logic cell \"f_0\[6\]\"" {  } { { "a2dv2.v" "f_0\[6\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[5\] " "Logic cell \"f_0\[5\]\"" {  } { { "a2dv2.v" "f_0\[5\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[4\] " "Logic cell \"f_0\[4\]\"" {  } { { "a2dv2.v" "f_0\[4\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[15\] " "Logic cell \"f_6\[15\]\"" {  } { { "a2dv2.v" "f_6\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[14\] " "Logic cell \"f_6\[14\]\"" {  } { { "a2dv2.v" "f_6\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[13\] " "Logic cell \"f_6\[13\]\"" {  } { { "a2dv2.v" "f_6\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[12\] " "Logic cell \"f_6\[12\]\"" {  } { { "a2dv2.v" "f_6\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_6\[11\] " "Logic cell \"f_6\[11\]\"" {  } { { "a2dv2.v" "f_6\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 966 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[15\] " "Logic cell \"f_12\[15\]\"" {  } { { "a2dv2.v" "f_12\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[14\] " "Logic cell \"f_12\[14\]\"" {  } { { "a2dv2.v" "f_12\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[13\] " "Logic cell \"f_12\[13\]\"" {  } { { "a2dv2.v" "f_12\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[12\] " "Logic cell \"f_12\[12\]\"" {  } { { "a2dv2.v" "f_12\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_12\[11\] " "Logic cell \"f_12\[11\]\"" {  } { { "a2dv2.v" "f_12\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 972 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[15\] " "Logic cell \"f_14\[15\]\"" {  } { { "a2dv2.v" "f_14\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[14\] " "Logic cell \"f_14\[14\]\"" {  } { { "a2dv2.v" "f_14\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[13\] " "Logic cell \"f_14\[13\]\"" {  } { { "a2dv2.v" "f_14\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[12\] " "Logic cell \"f_14\[12\]\"" {  } { { "a2dv2.v" "f_14\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_14\[11\] " "Logic cell \"f_14\[11\]\"" {  } { { "a2dv2.v" "f_14\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 974 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[15\] " "Logic cell \"f_4\[15\]\"" {  } { { "a2dv2.v" "f_4\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[14\] " "Logic cell \"f_4\[14\]\"" {  } { { "a2dv2.v" "f_4\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[13\] " "Logic cell \"f_4\[13\]\"" {  } { { "a2dv2.v" "f_4\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[12\] " "Logic cell \"f_4\[12\]\"" {  } { { "a2dv2.v" "f_4\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_4\[11\] " "Logic cell \"f_4\[11\]\"" {  } { { "a2dv2.v" "f_4\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 964 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[15\] " "Logic cell \"f_3\[15\]\"" {  } { { "a2dv2.v" "f_3\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[14\] " "Logic cell \"f_3\[14\]\"" {  } { { "a2dv2.v" "f_3\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[13\] " "Logic cell \"f_3\[13\]\"" {  } { { "a2dv2.v" "f_3\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[12\] " "Logic cell \"f_3\[12\]\"" {  } { { "a2dv2.v" "f_3\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_3\[11\] " "Logic cell \"f_3\[11\]\"" {  } { { "a2dv2.v" "f_3\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 963 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[15\] " "Logic cell \"f_9\[15\]\"" {  } { { "a2dv2.v" "f_9\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[14\] " "Logic cell \"f_9\[14\]\"" {  } { { "a2dv2.v" "f_9\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[13\] " "Logic cell \"f_9\[13\]\"" {  } { { "a2dv2.v" "f_9\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[12\] " "Logic cell \"f_9\[12\]\"" {  } { { "a2dv2.v" "f_9\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_9\[11\] " "Logic cell \"f_9\[11\]\"" {  } { { "a2dv2.v" "f_9\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 969 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[15\] " "Logic cell \"f_11\[15\]\"" {  } { { "a2dv2.v" "f_11\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[14\] " "Logic cell \"f_11\[14\]\"" {  } { { "a2dv2.v" "f_11\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[13\] " "Logic cell \"f_11\[13\]\"" {  } { { "a2dv2.v" "f_11\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[12\] " "Logic cell \"f_11\[12\]\"" {  } { { "a2dv2.v" "f_11\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_11\[11\] " "Logic cell \"f_11\[11\]\"" {  } { { "a2dv2.v" "f_11\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 971 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[15\] " "Logic cell \"f_1\[15\]\"" {  } { { "a2dv2.v" "f_1\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[14\] " "Logic cell \"f_1\[14\]\"" {  } { { "a2dv2.v" "f_1\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[13\] " "Logic cell \"f_1\[13\]\"" {  } { { "a2dv2.v" "f_1\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[12\] " "Logic cell \"f_1\[12\]\"" {  } { { "a2dv2.v" "f_1\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_1\[11\] " "Logic cell \"f_1\[11\]\"" {  } { { "a2dv2.v" "f_1\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 961 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[15\] " "Logic cell \"f_7\[15\]\"" {  } { { "a2dv2.v" "f_7\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[14\] " "Logic cell \"f_7\[14\]\"" {  } { { "a2dv2.v" "f_7\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[13\] " "Logic cell \"f_7\[13\]\"" {  } { { "a2dv2.v" "f_7\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[12\] " "Logic cell \"f_7\[12\]\"" {  } { { "a2dv2.v" "f_7\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_7\[11\] " "Logic cell \"f_7\[11\]\"" {  } { { "a2dv2.v" "f_7\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 967 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[15\] " "Logic cell \"f_13\[15\]\"" {  } { { "a2dv2.v" "f_13\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[14\] " "Logic cell \"f_13\[14\]\"" {  } { { "a2dv2.v" "f_13\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[13\] " "Logic cell \"f_13\[13\]\"" {  } { { "a2dv2.v" "f_13\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[12\] " "Logic cell \"f_13\[12\]\"" {  } { { "a2dv2.v" "f_13\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_13\[11\] " "Logic cell \"f_13\[11\]\"" {  } { { "a2dv2.v" "f_13\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 973 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[15\] " "Logic cell \"f_15\[15\]\"" {  } { { "a2dv2.v" "f_15\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[14\] " "Logic cell \"f_15\[14\]\"" {  } { { "a2dv2.v" "f_15\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[13\] " "Logic cell \"f_15\[13\]\"" {  } { { "a2dv2.v" "f_15\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[12\] " "Logic cell \"f_15\[12\]\"" {  } { { "a2dv2.v" "f_15\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_15\[11\] " "Logic cell \"f_15\[11\]\"" {  } { { "a2dv2.v" "f_15\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 975 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[15\] " "Logic cell \"f_5\[15\]\"" {  } { { "a2dv2.v" "f_5\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[14\] " "Logic cell \"f_5\[14\]\"" {  } { { "a2dv2.v" "f_5\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[13\] " "Logic cell \"f_5\[13\]\"" {  } { { "a2dv2.v" "f_5\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[12\] " "Logic cell \"f_5\[12\]\"" {  } { { "a2dv2.v" "f_5\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_5\[11\] " "Logic cell \"f_5\[11\]\"" {  } { { "a2dv2.v" "f_5\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 965 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[15\] " "Logic cell \"f_2\[15\]\"" {  } { { "a2dv2.v" "f_2\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[14\] " "Logic cell \"f_2\[14\]\"" {  } { { "a2dv2.v" "f_2\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[13\] " "Logic cell \"f_2\[13\]\"" {  } { { "a2dv2.v" "f_2\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[12\] " "Logic cell \"f_2\[12\]\"" {  } { { "a2dv2.v" "f_2\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_2\[11\] " "Logic cell \"f_2\[11\]\"" {  } { { "a2dv2.v" "f_2\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 962 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[15\] " "Logic cell \"f_8\[15\]\"" {  } { { "a2dv2.v" "f_8\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[14\] " "Logic cell \"f_8\[14\]\"" {  } { { "a2dv2.v" "f_8\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[13\] " "Logic cell \"f_8\[13\]\"" {  } { { "a2dv2.v" "f_8\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[12\] " "Logic cell \"f_8\[12\]\"" {  } { { "a2dv2.v" "f_8\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_8\[11\] " "Logic cell \"f_8\[11\]\"" {  } { { "a2dv2.v" "f_8\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 968 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_10\[15\] " "Logic cell \"f_10\[15\]\"" {  } { { "a2dv2.v" "f_10\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_10\[14\] " "Logic cell \"f_10\[14\]\"" {  } { { "a2dv2.v" "f_10\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_10\[13\] " "Logic cell \"f_10\[13\]\"" {  } { { "a2dv2.v" "f_10\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_10\[12\] " "Logic cell \"f_10\[12\]\"" {  } { { "a2dv2.v" "f_10\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_10\[11\] " "Logic cell \"f_10\[11\]\"" {  } { { "a2dv2.v" "f_10\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 970 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[15\] " "Logic cell \"f_0\[15\]\"" {  } { { "a2dv2.v" "f_0\[15\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[14\] " "Logic cell \"f_0\[14\]\"" {  } { { "a2dv2.v" "f_0\[14\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[13\] " "Logic cell \"f_0\[13\]\"" {  } { { "a2dv2.v" "f_0\[13\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[12\] " "Logic cell \"f_0\[12\]\"" {  } { { "a2dv2.v" "f_0\[12\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""} { "Info" "ISCL_SCL_CELL_NAME" "f_0\[11\] " "Logic cell \"f_0\[11\]\"" {  } { { "a2dv2.v" "f_0\[11\]" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 960 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587800785 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1507587800785 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587801152 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsource_probe_top 18 " "Ignored 18 assignments for entity \"altsource_probe_top\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1507587801681 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_IP 16 " "Ignored 16 assignments for entity \"fir_IP\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1507587801681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1507587801681 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1507587801681 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1507587801681 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_IP_0002 71 " "Ignored 71 assignments for entity \"fir_IP_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1507587801681 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "p_sine 16 " "Ignored 16 assignments for entity \"p_sine\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1507587801681 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.map.smsg " "Generated suppressed messages file C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587802621 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "CIC_20output_20only 77 " "Successfully connected in-system debug instance \"CIC_20output_20only\" to all 77 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1507587805279 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1507587805506 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1507587805506 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1 CLK\[4\] clk4_multiply_by clk4_divide_by " "PLL \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1\" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK\[4\] is not connected" {  } { { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_200MHz.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 108 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 557 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1507587805875 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "sram_access/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "sram_access/synthesis/submodules/sram_access_VGA_clock.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_VGA_clock.v" 34 0 0 } } { "sram_access/synthesis/sram_access.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 93 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1223 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1507587805876 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "sram_access/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "sram_access/synthesis/submodules/sram_access_VGA_clock.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_VGA_clock.v" 34 0 0 } } { "sram_access/synthesis/sram_access.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 93 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1223 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1507587805876 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 154 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 161 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 161 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 164 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 222 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AIC_DOUT " "No output dependent on input pin \"AIC_DOUT\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 241 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|AIC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLKIN1 " "No output dependent on input pin \"CLKIN1\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 246 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|CLKIN1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XT_IN_N " "No output dependent on input pin \"XT_IN_N\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|XT_IN_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XT_IN_P " "No output dependent on input pin \"XT_IN_P\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 256 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1507587806357 "|a2dv2|XT_IN_P"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1507587806357 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9149 " "Implemented 9149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1507587806360 ""} { "Info" "ICUT_CUT_TM_OPINS" "285 " "Implemented 285 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1507587806360 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "84 " "Implemented 84 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1507587806360 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8027 " "Implemented 8027 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1507587806360 ""} { "Info" "ICUT_CUT_TM_RAMS" "588 " "Implemented 588 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1507587806360 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1507587806360 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "96 " "Implemented 96 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1507587806360 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1507587806360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 584 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 584 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1066 " "Peak virtual memory: 1066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507587806546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 09 16:23:26 2017 " "Processing ended: Mon Oct 09 16:23:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507587806546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507587806546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:01 " "Total CPU time (on all processors): 00:02:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507587806546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1507587806546 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1507587807950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507587807955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 16:23:27 2017 " "Processing started: Mon Oct 09 16:23:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507587807955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1507587807955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off a2dv2 -c a2dv2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off a2dv2 -c a2dv2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1507587807955 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1507587808020 ""}
{ "Info" "0" "" "Project  = a2dv2" {  } {  } 0 0 "Project  = a2dv2" 0 0 "Fitter" 0 0 1507587808021 ""}
{ "Info" "0" "" "Revision = a2dv2" {  } {  } 0 0 "Revision = a2dv2" 0 0 "Fitter" 0 0 1507587808021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1507587808267 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "a2dv2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"a2dv2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1507587808352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1507587808415 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1507587808415 ""}
{ "Info" "ICUT_CUT_PLL_SOURCE_SYNC_NO_INPUT_COMPENSATE_SET" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1 " "None of the inputs fed by the compensated output clock of PLL \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1\" in Source Synchronous mode are set as the compensated input" { { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1 GPIO\[34\] " "Input \"GPIO\[34\]\" that is fed by the compensated output clock of PLL \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_200MHz.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 108 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 557 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1507587808471 ""} { "Info" "ICUT_CUT_PLL_SOURCE_SYNC_INPUT_COMPENSATE_SET" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1 GPIO\[34\] " "Input \"GPIO\[34\]\" that is fed by the compensated output clock of PLL \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1\" in Source Synchronous mode has been set as a compensated input" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_200MHz.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 108 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 557 0 0 } }  } 0 15574 "Input \"%2!s!\" that is fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode has been set as a compensated input" 0 0 "Design Software" 0 -1 1507587808471 ""}  } { { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_200MHz.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 108 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 557 0 0 } }  } 0 15575 "None of the inputs fed by the compensated output clock of PLL \"%1!s!\" in Source Synchronous mode are set as the compensated input" 0 0 "Fitter" 0 -1 1507587808471 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 5294 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1507587808480 ""}  } { { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 5294 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1507587808480 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 clock1 " "Compensate clock of PLL \"sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has been set to clock1" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altpll_8fb2.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 2859 14046 14942 0 0 ""}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1507587808481 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altpll_8fb2.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 2860 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1507587808481 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altpll_8fb2.tdf" 28 2 0 } } { "" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 2859 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1507587808481 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1507587809123 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1507587809129 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1507587809496 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1507587809496 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1507587809496 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1507587809496 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1507587809496 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1507587809496 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1507587809496 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1507587809496 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1507587809496 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1507587809496 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 29491 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1507587809521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 29493 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1507587809521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 29495 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1507587809521 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 29497 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1507587809521 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1507587809521 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1507587809532 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1507587810826 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "76 431 " "No exact pin location assignment(s) for 76 pins of 431 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1507587812067 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1 " "The input ports of the PLL sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 and the PLL PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1 are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1 ARESET " "PLL sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 and PLL PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1 have different input signals for input port ARESET" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altpll_8fb2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 2859 14046 14942 0 0 ""} { 0 { 0 ""} 0 5294 14046 14942 0 0 ""}  }  } } { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 93 -1 0 } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1507587812181 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altpll_8fb2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 2859 14046 14942 0 0 ""} { 0 { 0 ""} 0 5294 14046 14942 0 0 ""}  }  } } { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 93 -1 0 } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1507587812181 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 0 Pin_Y2 " "PLL \"sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1223 0 0 } } { "db/altpll_8fb2.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altpll_8fb2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 2859 14046 14942 0 0 ""}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1507587812230 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_cbg1 " "Entity dcfifo_cbg1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_av8:dffpipe12\|dffe13a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_av8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_9v8:dffpipe9\|dffe10a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_9v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nsj1 " "Entity dcfifo_nsj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_6v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_6v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_5v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_5v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1507587813568 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1507587813568 ""}
{ "Info" "ISTA_SDC_FOUND" "sram_access/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'sram_access/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1507587813743 ""}
{ "Info" "ISTA_SDC_FOUND" "sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1507587813774 ""}
{ "Info" "ISTA_SDC_FOUND" "a2dv2.SDC " "Reading SDC File: 'a2dv2.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1507587813791 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1507587813800 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1507587813800 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1507587813800 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1507587813800 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "a2dv2.sdc 70 emu\[*\] port " "Ignored filter at a2dv2.sdc(70): emu\[*\] could not be matched with a port" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1507587813801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "a2dv2.sdc 70 get_ports port " "Ignored filter at a2dv2.sdc(70): get_ports could not be matched with a port" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1507587813801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "a2dv2.sdc 72 emu\[*\] port " "Ignored filter at a2dv2.sdc(72): emu\[*\] could not be matched with a port" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1507587813802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "a2dv2.sdc 72 get_ports port " "Ignored filter at a2dv2.sdc(72): get_ports could not be matched with a port" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1507587813802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "a2dv2.sdc 78 get_ports port " "Ignored filter at a2dv2.sdc(78): get_ports could not be matched with a port" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1507587813802 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "a2dv2.sdc 82 get_ports port " "Ignored filter at a2dv2.sdc(82): get_ports could not be matched with a port" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1507587813803 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "a2dv2.sdc 84 get_ports port " "Ignored filter at a2dv2.sdc(84): get_ports could not be matched with a port" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1507587813803 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s " "Node: CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|altsyncram_uou:fifo_ram\|ram_block8a0~porta_we_reg CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s " "Register FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|altsyncram_uou:fifo_ram\|ram_block8a0~porta_we_reg is being clocked by CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1507587813846 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1507587813846 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1507587813946 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1507587813950 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 11 clocks " "Found 11 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1507587813951 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1507587813951 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000      ADA_DCO " "  50.000      ADA_DCO" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1507587813951 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000      ADB_DCO " "  50.000      ADB_DCO" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1507587813951 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1507587813951 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1507587813951 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1507587813951 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1507587813951 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 FPGA_CLK_A_N " "  50.000 FPGA_CLK_A_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1507587813951 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 FPGA_CLK_A_P " "  50.000 FPGA_CLK_A_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1507587813951 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000      GPIO\[8\] " " 100.000      GPIO\[8\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1507587813951 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "1000.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "1000.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1507587813951 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " "  40.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1507587813951 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1507587813951 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507587814728 ""}  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 29441 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507587814728 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507587814728 ""}  } { { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 5294 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507587814728 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3) " "Automatically promoted node sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|clk\[1\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507587814729 ""}  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altpll_8fb2.tdf" 33 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 2859 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507587814729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADA_DCO~input (placed in PIN Y27 (CLK6, DIFFCLK_3p)) " "Automatically promoted node ADA_DCO~input (placed in PIN Y27 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507587814729 ""}  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 230 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 29444 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507587814729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ADB_DCO~input (placed in PIN Y28 (CLK7, DIFFCLK_3n)) " "Automatically promoted node ADB_DCO~input (placed in PIN Y28 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507587814729 ""}  } { { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 235 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 29439 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507587814729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507587814729 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 25833 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507587814729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s  " "Automatically promoted node CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507587814729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent\|m0_write~0 " "Destination node sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_avalon_sram_slave_agent\|m0_write~0" {  } { { "sram_access/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_slave_agent.sv" 101 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 11442 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507587814729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\|full_adder.cout\[0\] " "Destination node sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\|full_adder.cout\[0\]" {  } { { "sram_access/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_arbitrator.sv" 252 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 1368 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507587814729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:bridge_avalon_master_agent\|cp_valid " "Destination node sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:bridge_avalon_master_agent\|cp_valid" {  } { { "sram_access/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_master_agent.sv" 129 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 1552 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507587814729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_cmd_mux:cmd_mux\|WideOr1~3 " "Destination node sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_cmd_mux:cmd_mux\|WideOr1~3" {  } { { "sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_mm_interconnect_0_cmd_mux.sv" 317 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 18295 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507587814729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|grant\[0\]~6 " "Destination node sram_access:sram_abc\|sram_access_mm_interconnect_0:mm_interconnect_0\|sram_access_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|grant\[0\]~6" {  } { { "sram_access/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_merlin_arbitrator.sv" 127 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 18305 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507587814729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:CIC_20output_20only\|acq_trigger_in_reg\[20\] " "Destination node sld_signaltap:CIC_20output_20only\|acq_trigger_in_reg\[20\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 27781 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507587814729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:CIC_20output_20only\|acq_data_in_reg\[20\] " "Destination node sld_signaltap:CIC_20output_20only\|acq_data_in_reg\[20\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap.vhd" 406 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 27803 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507587814729 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1507587814729 ""}  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 3669 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507587814729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507587814729 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 26079 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507587814729 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1507587814729 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 25917 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507587814729 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507587814730 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 25939 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507587814730 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507587814730 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1 " "Destination node sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sram_access:sram_abc\|sram_access_jtag_master:jtag_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 6117 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507587814730 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1507587814730 ""}  } { { "sram_access/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 2258 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507587814730 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:CIC_20output_20only\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:CIC_20output_20only\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507587814730 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:CIC_20output_20only\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:CIC_20output_20only\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 28311 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507587814730 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:CIC_20output_20only\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:CIC_20output_20only\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 28335 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507587814730 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:CIC_20output_20only\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:CIC_20output_20only\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 27242 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507587814730 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1507587814730 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 870 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 27737 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507587814730 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_access:sram_abc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node sram_access:sram_abc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507587814730 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] " "Destination node sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 1672 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507587814730 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] " "Destination node sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 1673 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507587814730 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] " "Destination node sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 1674 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507587814730 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] " "Destination node sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 1675 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507587814730 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] " "Destination node sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 1676 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507587814730 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] " "Destination node sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 1677 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507587814730 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] " "Destination node sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_0ab.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 1678 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507587814730 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] " "Destination node sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\]" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 1695 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507587814730 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] " "Destination node sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\]" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 1696 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507587814730 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] " "Destination node sram_access:sram_abc\|sram_access_video_pixel_buffer_dma:video_pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\]" {  } { { "db/cntr_ca7.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 1697 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1507587814730 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1507587814730 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1507587814730 ""}  } { { "sram_access/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 6068 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507587814730 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram_access:sram_abc\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node sram_access:sram_abc\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1507587814731 ""}  } { { "sram_access/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 13341 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1507587814731 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1507587816241 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1507587816256 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1507587816257 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1507587816277 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1507587816307 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1507587816334 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1507587816988 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1507587817005 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "796 Embedded multiplier block " "Packed 796 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1507587817005 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "784 " "Created 784 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1507587817005 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1507587817005 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "76 unused 3.3V 0 76 0 " "Number of I/O pins in group: 76 (unused VREF, 3.3V VCCIO, 0 input, 76 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1507587817224 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1507587817224 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1507587817224 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 21 39 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1507587817225 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 18 45 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1507587817225 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 70 3 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 70 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1507587817225 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 70 1 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 70 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1507587817225 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 65 0 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 65 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1507587817225 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 58 0 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 58 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1507587817225 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 30 42 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1507587817225 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 31 40 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1507587817225 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1507587817225 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1507587817225 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1 clk\[0\] FPGA_CLK_B_P~output " "PLL \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"FPGA_CLK_B_P~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_200MHz.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 108 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 557 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 253 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1507587817577 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1 clk\[0\] FPGA_CLK_B_N~output " "PLL \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"FPGA_CLK_B_N~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_200MHz.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 108 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 557 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 252 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1507587817577 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1 clk\[0\] FPGA_CLK_A_P~output " "PLL \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"FPGA_CLK_A_P~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_200MHz.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 108 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 557 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 251 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1507587817577 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1 clk\[0\] FPGA_CLK_A_N~output " "PLL \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"FPGA_CLK_A_N~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_200MHz.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 108 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 557 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 250 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1507587817577 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 clk\[1\] VGA_CLK~output " "PLL \"sram_access:sram_abc\|sram_access_VGA_clock:vga_clock\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "sram_access/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "sram_access/synthesis/submodules/sram_access_VGA_clock.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/submodules/sram_access_VGA_clock.v" 34 0 0 } } { "sram_access/synthesis/sram_access.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/sram_access/synthesis/sram_access.v" 93 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 1223 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 209 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1507587817581 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1507587818955 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1507587818955 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507587818958 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1507587818983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1507587822659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507587824710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1507587824851 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1507587830112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507587830112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1507587832502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1507587843737 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1507587843737 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1507587844785 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1507587844785 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1507587844785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507587844789 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 8.46 " "Total time spent on timing analysis during the Fitter is 8.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1507587845195 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1507587845301 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1507587846396 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1507587846401 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1507587847600 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1507587851305 ""}
{ "Warning" "WCUT_PLL_SOURCE_SYNC_COMP_CLK_NOT_TO_INPUT_REG" "PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1 0 " "PLL \"PLL_200MHz:PLL_200MHz_inst\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\|pll1\" in Source Synchronous mode with compensated output clock set to clk\[0\] is not fully compensated because it does not feed an I/O input register" {  } { { "db/pll_200mhz_altpll.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/db/pll_200mhz_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL_200MHz.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/PLL_200MHz.v" 108 0 0 } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 557 0 0 } }  } 0 15062 "PLL \"%1!s!\" in Source Synchronous mode with compensated output clock set to clk\[%2!d!\] is not fully compensated because it does not feed an I/O input register" 0 0 "Fitter" 0 -1 1507587853340 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1507587853426 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "80 Cyclone IV E " "80 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 916 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 154 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 917 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AF14 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AF14" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 188 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 925 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_RY } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 222 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 931 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLKIN1 2.5 V AH15 " "Pin CLKIN1 uses I/O standard 2.5 V at AH15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { CLKIN1 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLKIN1" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 246 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 961 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL L3 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 667 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL L1 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 668 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL L2 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 669 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL K7 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 670 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL K1 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 671 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL K2 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 672 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL M3 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 673 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL M5 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 674 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL AE15 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 675 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AF25 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 678 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL AC22 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 679 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AE22 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 680 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL AF21 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 681 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AF22 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 682 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AD22 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 683 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AG25 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 684 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL AD25 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 685 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AH25 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 686 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL AE25 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 687 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AG22 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 688 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL AE24 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 689 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AH22 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 690 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL AF26 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 691 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AE20 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 692 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL AG23 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 693 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AF20 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 694 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AH26 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 695 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AG26 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 697 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 186 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 924 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AE14 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 698 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AF13 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 699 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AB14 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 700 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AC14 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 701 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 204 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 927 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 725 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 726 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 727 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 728 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 729 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 730 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 731 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 732 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL AB22 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 549 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL AC15 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 550 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL AB21 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 551 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL Y17 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 552 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL AC21 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 553 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL Y16 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 554 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL AD21 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 555 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL AE16 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 556 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL AD15 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 557 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL AC19 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 558 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AF16 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 559 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AD19 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 560 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL AF15 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 561 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL AF24 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 676 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AE21 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 677 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AH23 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 696 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 753 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 754 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 755 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 756 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 757 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 758 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 759 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 760 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 761 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 762 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 763 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 764 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 765 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 766 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 767 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 196 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 768 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 152 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 915 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1507587853640 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1507587853640 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "68 " "Following 68 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 667 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 668 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 669 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 670 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 671 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 672 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 673 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 674 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 675 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 678 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 679 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 680 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 681 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 682 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 683 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 684 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 685 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 686 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 687 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 688 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 689 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 690 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 691 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 692 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 693 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 694 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 695 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 697 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 186 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 924 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 698 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 699 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 700 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 187 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 701 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 204 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 927 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 725 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 726 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 727 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 728 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 729 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 730 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 731 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 732 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AIC_BCLK a permanently disabled " "Pin AIC_BCLK has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { AIC_BCLK } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_BCLK" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 954 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AIC_LRCIN a permanently disabled " "Pin AIC_LRCIN has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { AIC_LRCIN } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_LRCIN" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 957 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AIC_LRCOUT a permanently disabled " "Pin AIC_LRCOUT has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { AIC_LRCOUT } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_LRCOUT" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 243 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 958 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "J1_152 a permanently disabled " "Pin J1_152 has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { J1_152 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "J1_152" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 254 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 963 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently enabled " "Pin GPIO\[0\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 549 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently enabled " "Pin GPIO\[1\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 550 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently enabled " "Pin GPIO\[2\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 551 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently enabled " "Pin GPIO\[3\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 552 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently enabled " "Pin GPIO\[4\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 553 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently enabled " "Pin GPIO\[5\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 554 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently enabled " "Pin GPIO\[6\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 555 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently enabled " "Pin GPIO\[7\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 556 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 557 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently enabled " "Pin GPIO\[10\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 558 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently enabled " "Pin GPIO\[11\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 559 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently enabled " "Pin GPIO\[12\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 560 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently enabled " "Pin GPIO\[13\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 561 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 676 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 677 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 696 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SCLK a permanently enabled " "Pin AD_SCLK has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { AD_SCLK } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SCLK" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 944 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SDIO a permanently enabled " "Pin AD_SDIO has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { AD_SDIO } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SDIO" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 228 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 945 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_A_N a permanently enabled " "Pin FPGA_CLK_A_N has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FPGA_CLK_A_N } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_N" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 250 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 914 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_A_P a permanently enabled " "Pin FPGA_CLK_A_P has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FPGA_CLK_A_P } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_P" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 911 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_B_N a permanently enabled " "Pin FPGA_CLK_B_N has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FPGA_CLK_B_N } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_N" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 913 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_B_P a permanently enabled " "Pin FPGA_CLK_B_P has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { FPGA_CLK_B_P } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_P" } } } } { "a2dv2.v" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.v" 253 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/" { { 0 { 0 ""} 0 912 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1507587853645 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1507587853645 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.fit.smsg " "Generated suppressed messages file C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1507587854420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 129 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 129 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1964 " "Peak virtual memory: 1964 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507587856807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 09 16:24:16 2017 " "Processing ended: Mon Oct 09 16:24:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507587856807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507587856807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507587856807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1507587856807 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1507587857961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507587857966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 16:24:17 2017 " "Processing started: Mon Oct 09 16:24:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507587857966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1507587857966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off a2dv2 -c a2dv2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off a2dv2 -c a2dv2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1507587857966 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1507587862190 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1507587862299 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1507587862299 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1507587862566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "792 " "Peak virtual memory: 792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507587862743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 09 16:24:22 2017 " "Processing ended: Mon Oct 09 16:24:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507587862743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507587862743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507587862743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1507587862743 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1507587863482 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1507587863977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507587863983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 09 16:24:23 2017 " "Processing started: Mon Oct 09 16:24:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507587863983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587863983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta a2dv2 -c a2dv2 " "Command: quartus_sta a2dv2 -c a2dv2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587863984 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1507587864057 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_IP 16 " "Ignored 16 assignments for entity \"fir_IP\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1507587864576 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1507587864576 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1507587864576 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587864576 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_IP_0002 71 " "Ignored 71 assignments for entity \"fir_IP_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587864576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587864715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587864776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587864776 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_cbg1 " "Entity dcfifo_cbg1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_av8:dffpipe12\|dffe13a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_av8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_9v8:dffpipe9\|dffe10a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_9v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nsj1 " "Entity dcfifo_nsj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_6v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_6v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_5v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_5v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1507587865727 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587865727 ""}
{ "Info" "ISTA_SDC_FOUND" "sram_access/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'sram_access/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587865879 ""}
{ "Info" "ISTA_SDC_FOUND" "sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587865897 ""}
{ "Info" "ISTA_SDC_FOUND" "a2dv2.SDC " "Reading SDC File: 'a2dv2.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587865905 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1507587865908 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1507587865908 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587865908 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587865908 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "a2dv2.sdc 70 emu\[*\] port " "Ignored filter at a2dv2.sdc(70): emu\[*\] could not be matched with a port" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587865909 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "a2dv2.sdc 70 get_ports port " "Ignored filter at a2dv2.sdc(70): get_ports could not be matched with a port" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587865910 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "a2dv2.sdc 72 emu\[*\] port " "Ignored filter at a2dv2.sdc(72): emu\[*\] could not be matched with a port" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587865910 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "a2dv2.sdc 72 get_ports port " "Ignored filter at a2dv2.sdc(72): get_ports could not be matched with a port" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587865910 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "a2dv2.sdc 78 get_ports port " "Ignored filter at a2dv2.sdc(78): get_ports could not be matched with a port" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587865910 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "a2dv2.sdc 82 get_ports port " "Ignored filter at a2dv2.sdc(82): get_ports could not be matched with a port" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587865911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "a2dv2.sdc 84 get_ports port " "Ignored filter at a2dv2.sdc(84): get_ports could not be matched with a port" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587865911 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s " "Node: CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|altsyncram_uou:fifo_ram\|ram_block8a0~porta_we_reg CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s " "Register FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|altsyncram_uou:fifo_ram\|ram_block8a0~porta_we_reg is being clocked by CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1507587865947 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587865947 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587866012 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1507587866017 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1507587866047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.181 " "Worst-case setup slack is 1.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.181               0.000 CLOCK_50  " "    1.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.687               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.687               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.245               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   33.245               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.569               0.000 altera_reserved_tck  " "   33.569               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.483               0.000 ADA_DCO  " "   44.483               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.507               0.000 ADB_DCO  " "   44.507               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.898               0.000 GPIO\[8\]  " "   95.898               0.000 GPIO\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587866354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.288 " "Worst-case hold slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.288               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 GPIO\[8\]  " "    0.333               0.000 GPIO\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 CLOCK_50  " "    0.343               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    0.402               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.052               0.000 ADA_DCO  " "    2.052               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.141               0.000 ADB_DCO  " "    2.141               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587866427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.098 " "Worst-case recovery slack is 2.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.098               0.000 ADB_DCO  " "    2.098               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.166               0.000 ADA_DCO  " "    3.166               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.427               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.427               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.452               0.000 CLOCK_50  " "   13.452               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.946               0.000 altera_reserved_tck  " "   94.946               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587866442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.002 " "Worst-case removal slack is 1.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.002               0.000 altera_reserved_tck  " "    1.002               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.027               0.000 CLOCK_50  " "    1.027               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.935               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.935               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.756               0.000 ADA_DCO  " "    2.756               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.016               0.000 ADB_DCO  " "    3.016               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587866456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.553 " "Worst-case minimum pulse width slack is 9.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.553               0.000 CLOCK_50  " "    9.553               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.700               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   19.700               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.762               0.000 ADA_DCO  " "   24.762               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.762               0.000 ADB_DCO  " "   24.762               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.790               0.000 FPGA_CLK_A_N  " "   45.790               0.000 FPGA_CLK_A_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.790               0.000 FPGA_CLK_A_P  " "   45.790               0.000 FPGA_CLK_A_P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.490               0.000 altera_reserved_tck  " "   49.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.663               0.000 GPIO\[8\]  " "   49.663               0.000 GPIO\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.611               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.611               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587866466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587866466 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 76 synchronizer chains. " "Report Metastability: Found 76 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587866989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 76 " "Number of Synchronizer Chains Found: 76" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587866989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587866989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.592 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.592" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587866989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.838 ns " "Worst Case Available Settling Time: 18.838 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587866989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587866989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587866989 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587866989 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587866989 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1507587867003 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587867051 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587868185 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s " "Node: CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|altsyncram_uou:fifo_ram\|ram_block8a0~porta_we_reg CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s " "Register FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|altsyncram_uou:fifo_ram\|ram_block8a0~porta_we_reg is being clocked by CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1507587868549 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587868549 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587868565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.891 " "Worst-case setup slack is 1.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.891               0.000 CLOCK_50  " "    1.891               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.451               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.451               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.838               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   33.838               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.837               0.000 altera_reserved_tck  " "   34.837               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.078               0.000 ADA_DCO  " "   45.078               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.085               0.000 ADB_DCO  " "   45.085               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.266               0.000 GPIO\[8\]  " "   96.266               0.000 GPIO\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587868754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.290               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 CLOCK_50  " "    0.343               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 GPIO\[8\]  " "    0.348               0.000 GPIO\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    0.353               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.776               0.000 ADA_DCO  " "    1.776               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.848               0.000 ADB_DCO  " "    1.848               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587868823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.919 " "Worst-case recovery slack is 2.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.919               0.000 ADB_DCO  " "    2.919               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.892               0.000 ADA_DCO  " "    3.892               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.396               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.396               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.057               0.000 CLOCK_50  " "   14.057               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.404               0.000 altera_reserved_tck  " "   95.404               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587868837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.908 " "Worst-case removal slack is 0.908" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.908               0.000 altera_reserved_tck  " "    0.908               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.938               0.000 CLOCK_50  " "    0.938               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.576               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.576               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.414               0.000 ADA_DCO  " "    2.414               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.657               0.000 ADB_DCO  " "    2.657               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587868852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.561 " "Worst-case minimum pulse width slack is 9.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.561               0.000 CLOCK_50  " "    9.561               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.701               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   19.701               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.781               0.000 ADA_DCO  " "   24.781               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.781               0.000 ADB_DCO  " "   24.781               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.790               0.000 FPGA_CLK_A_N  " "   45.790               0.000 FPGA_CLK_A_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.790               0.000 FPGA_CLK_A_P  " "   45.790               0.000 FPGA_CLK_A_P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.402               0.000 altera_reserved_tck  " "   49.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.687               0.000 GPIO\[8\]  " "   49.687               0.000 GPIO\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.631               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.631               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587868864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587868864 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 76 synchronizer chains. " "Report Metastability: Found 76 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587869558 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 76 " "Number of Synchronizer Chains Found: 76" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587869558 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587869558 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.592 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.592" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587869558 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.919 ns " "Worst Case Available Settling Time: 18.919 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587869558 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587869558 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587869558 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587869558 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587869558 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1507587869576 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s " "Node: CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|altsyncram_uou:fifo_ram\|ram_block8a0~porta_we_reg CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s " "Register FIFO:fifo_1\|dcfifo_mixed_widths:dcfifo_mixed_widths_component\|dcfifo_cbg1:auto_generated\|altsyncram_uou:fifo_ram\|ram_block8a0~porta_we_reg is being clocked by CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1507587869832 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587869832 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587869847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.934 " "Worst-case setup slack is 3.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587869929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587869929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.934               0.000 CLOCK_50  " "    3.934               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587869929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.113               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   15.113               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587869929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.949               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   36.949               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587869929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.431               0.000 altera_reserved_tck  " "   40.431               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587869929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.194               0.000 ADA_DCO  " "   46.194               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587869929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.209               0.000 ADB_DCO  " "   46.209               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587869929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.007               0.000 GPIO\[8\]  " "   98.007               0.000 GPIO\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587869929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587869929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.103 " "Worst-case hold slack is 0.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587869997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587869997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.103               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.103               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587869997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 CLOCK_50  " "    0.143               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587869997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 GPIO\[8\]  " "    0.150               0.000 GPIO\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587869997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587869997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    0.181               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587869997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 ADA_DCO  " "    0.480               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587869997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 ADB_DCO  " "    0.506               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587869997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587869997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.889 " "Worst-case recovery slack is 4.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.889               0.000 ADB_DCO  " "    4.889               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.424               0.000 ADA_DCO  " "    5.424               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.881               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.881               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.415               0.000 CLOCK_50  " "   16.415               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.259               0.000 altera_reserved_tck  " "   97.259               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587870019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.487 " "Worst-case removal slack is 0.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 CLOCK_50  " "    0.487               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 altera_reserved_tck  " "    0.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.505               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.773               0.000 ADA_DCO  " "    0.773               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.900               0.000 ADB_DCO  " "    0.900               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587870039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.200 " "Worst-case minimum pulse width slack is 9.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.200               0.000 CLOCK_50  " "    9.200               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.764               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   19.764               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.442               0.000 ADA_DCO  " "   24.442               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.442               0.000 ADB_DCO  " "   24.442               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.000               0.000 FPGA_CLK_A_N  " "   46.000               0.000 FPGA_CLK_A_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.000               0.000 FPGA_CLK_A_P  " "   46.000               0.000 FPGA_CLK_A_P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.197               0.000 GPIO\[8\]  " "   49.197               0.000 GPIO\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.284               0.000 altera_reserved_tck  " "   49.284               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.750               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.750               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507587870054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587870054 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 76 synchronizer chains. " "Report Metastability: Found 76 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587870702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 76 " "Number of Synchronizer Chains Found: 76" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587870702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587870702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.592 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.592" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587870702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.350 ns " "Worst Case Available Settling Time: 19.350 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587870702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587870702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587870702 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507587870702 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587870702 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587871557 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587871560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 15 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1022 " "Peak virtual memory: 1022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507587871894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 09 16:24:31 2017 " "Processing ended: Mon Oct 09 16:24:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507587871894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507587871894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507587871894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587871894 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 729 s " "Quartus Prime Full Compilation was successful. 0 errors, 729 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507587872858 ""}
