{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 20:35:37 2019 " "Info: Processing started: Thu May 16 20:35:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HW -c HW " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off HW -c HW" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "HW EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design HW" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 4534 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "161 161 " "Critical Warning: No exact pin location assignment(s) for 161 pins of 161 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[31\] " "Info: Pin OutputMem\[31\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[31] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1822 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[30\] " "Info: Pin OutputMem\[30\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[30] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1823 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[29\] " "Info: Pin OutputMem\[29\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[29] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1824 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[28\] " "Info: Pin OutputMem\[28\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[28] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1825 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[27\] " "Info: Pin OutputMem\[27\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[27] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1826 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[26\] " "Info: Pin OutputMem\[26\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[26] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1827 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[25\] " "Info: Pin OutputMem\[25\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[25] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1828 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[24\] " "Info: Pin OutputMem\[24\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[24] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1829 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[23\] " "Info: Pin OutputMem\[23\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[23] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1830 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[22\] " "Info: Pin OutputMem\[22\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[22] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1831 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[21\] " "Info: Pin OutputMem\[21\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[21] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1832 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[20\] " "Info: Pin OutputMem\[20\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[20] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1833 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[19\] " "Info: Pin OutputMem\[19\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[19] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1834 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[18\] " "Info: Pin OutputMem\[18\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[18] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1835 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[17\] " "Info: Pin OutputMem\[17\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[17] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1836 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[16\] " "Info: Pin OutputMem\[16\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[16] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1837 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[15\] " "Info: Pin OutputMem\[15\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[15] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1838 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[14\] " "Info: Pin OutputMem\[14\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[14] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1839 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[13\] " "Info: Pin OutputMem\[13\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[13] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1840 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[12\] " "Info: Pin OutputMem\[12\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[12] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1841 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[11\] " "Info: Pin OutputMem\[11\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[11] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1842 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[10\] " "Info: Pin OutputMem\[10\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[10] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1843 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[9\] " "Info: Pin OutputMem\[9\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[9] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1844 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[8\] " "Info: Pin OutputMem\[8\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[8] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1845 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[7\] " "Info: Pin OutputMem\[7\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[7] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1846 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[6\] " "Info: Pin OutputMem\[6\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[6] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1847 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[5\] " "Info: Pin OutputMem\[5\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[5] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1848 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[4\] " "Info: Pin OutputMem\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[4] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1849 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[3\] " "Info: Pin OutputMem\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[3] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1850 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[2\] " "Info: Pin OutputMem\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[2] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1851 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[1\] " "Info: Pin OutputMem\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[1] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1852 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputMem\[0\] " "Info: Pin OutputMem\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputMem[0] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 312 856 1039 328 "OutputMem\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputMem[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1853 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[31\] " "Info: Pin OutputRD\[31\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[31] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1854 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[30\] " "Info: Pin OutputRD\[30\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[30] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1855 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[29\] " "Info: Pin OutputRD\[29\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[29] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1856 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[28\] " "Info: Pin OutputRD\[28\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[28] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1857 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[27\] " "Info: Pin OutputRD\[27\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[27] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1858 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[26\] " "Info: Pin OutputRD\[26\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[26] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1859 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[25\] " "Info: Pin OutputRD\[25\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[25] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1860 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[24\] " "Info: Pin OutputRD\[24\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[24] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1861 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[23\] " "Info: Pin OutputRD\[23\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[23] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1862 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[22\] " "Info: Pin OutputRD\[22\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[22] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1863 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[21\] " "Info: Pin OutputRD\[21\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[21] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1864 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[20\] " "Info: Pin OutputRD\[20\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[20] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1865 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[19\] " "Info: Pin OutputRD\[19\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[19] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1866 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[18\] " "Info: Pin OutputRD\[18\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[18] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1867 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[17\] " "Info: Pin OutputRD\[17\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[17] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1868 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[16\] " "Info: Pin OutputRD\[16\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[16] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1869 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[15\] " "Info: Pin OutputRD\[15\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[15] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1870 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[14\] " "Info: Pin OutputRD\[14\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[14] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1871 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[13\] " "Info: Pin OutputRD\[13\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[13] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1872 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[12\] " "Info: Pin OutputRD\[12\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[12] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1873 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[11\] " "Info: Pin OutputRD\[11\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[11] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1874 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[10\] " "Info: Pin OutputRD\[10\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[10] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1875 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[9\] " "Info: Pin OutputRD\[9\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[9] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1876 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[8\] " "Info: Pin OutputRD\[8\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[8] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1877 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[7\] " "Info: Pin OutputRD\[7\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[7] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1878 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[6\] " "Info: Pin OutputRD\[6\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[6] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1879 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[5\] " "Info: Pin OutputRD\[5\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[5] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1880 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[4\] " "Info: Pin OutputRD\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[4] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1881 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[3\] " "Info: Pin OutputRD\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[3] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1882 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[2\] " "Info: Pin OutputRD\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[2] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1883 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[1\] " "Info: Pin OutputRD\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[1] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1884 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRD\[0\] " "Info: Pin OutputRD\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRD[0] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 1088 1024 1200 1104 "OutputRD\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1885 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[31\] " "Info: Pin OutputRegALU\[31\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[31] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1886 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[30\] " "Info: Pin OutputRegALU\[30\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[30] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1887 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[29\] " "Info: Pin OutputRegALU\[29\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[29] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1888 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[28\] " "Info: Pin OutputRegALU\[28\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[28] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1889 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[27\] " "Info: Pin OutputRegALU\[27\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[27] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1890 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[26\] " "Info: Pin OutputRegALU\[26\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[26] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1891 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[25\] " "Info: Pin OutputRegALU\[25\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[25] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1892 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[24\] " "Info: Pin OutputRegALU\[24\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[24] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1893 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[23\] " "Info: Pin OutputRegALU\[23\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[23] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1894 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[22\] " "Info: Pin OutputRegALU\[22\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[22] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1895 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[21\] " "Info: Pin OutputRegALU\[21\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[21] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1896 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[20\] " "Info: Pin OutputRegALU\[20\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[20] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1897 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[19\] " "Info: Pin OutputRegALU\[19\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[19] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1898 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[18\] " "Info: Pin OutputRegALU\[18\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[18] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1899 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[17\] " "Info: Pin OutputRegALU\[17\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[17] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1900 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[16\] " "Info: Pin OutputRegALU\[16\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[16] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1901 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[15\] " "Info: Pin OutputRegALU\[15\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[15] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1902 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[14\] " "Info: Pin OutputRegALU\[14\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[14] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1903 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[13\] " "Info: Pin OutputRegALU\[13\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[13] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1904 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[12\] " "Info: Pin OutputRegALU\[12\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[12] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1905 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[11\] " "Info: Pin OutputRegALU\[11\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[11] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1906 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[10\] " "Info: Pin OutputRegALU\[10\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[10] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1907 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[9\] " "Info: Pin OutputRegALU\[9\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[9] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1908 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[8\] " "Info: Pin OutputRegALU\[8\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[8] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1909 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[7\] " "Info: Pin OutputRegALU\[7\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[7] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1910 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[6\] " "Info: Pin OutputRegALU\[6\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[6] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1911 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[5\] " "Info: Pin OutputRegALU\[5\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[5] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1912 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[4\] " "Info: Pin OutputRegALU\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[4] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1913 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[3\] " "Info: Pin OutputRegALU\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[3] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1914 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[2\] " "Info: Pin OutputRegALU\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[2] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1915 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[1\] " "Info: Pin OutputRegALU\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[1] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1916 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputRegALU\[0\] " "Info: Pin OutputRegALU\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputRegALU[0] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 2656 2857 432 "OutputRegALU\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputRegALU[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1917 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[31\] " "Info: Pin OutputSC\[31\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[31] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1918 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[30\] " "Info: Pin OutputSC\[30\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[30] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1919 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[29\] " "Info: Pin OutputSC\[29\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[29] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1920 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[28\] " "Info: Pin OutputSC\[28\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[28] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1921 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[27\] " "Info: Pin OutputSC\[27\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[27] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1922 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[26\] " "Info: Pin OutputSC\[26\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[26] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1923 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[25\] " "Info: Pin OutputSC\[25\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[25] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1924 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[24\] " "Info: Pin OutputSC\[24\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[24] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1925 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[23\] " "Info: Pin OutputSC\[23\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[23] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1926 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[22\] " "Info: Pin OutputSC\[22\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[22] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1927 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[21\] " "Info: Pin OutputSC\[21\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[21] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1928 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[20\] " "Info: Pin OutputSC\[20\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[20] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1929 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[19\] " "Info: Pin OutputSC\[19\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[19] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1930 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[18\] " "Info: Pin OutputSC\[18\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[18] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1931 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[17\] " "Info: Pin OutputSC\[17\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[17] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1932 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[16\] " "Info: Pin OutputSC\[16\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[16] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1933 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[15\] " "Info: Pin OutputSC\[15\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[15] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1934 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[14\] " "Info: Pin OutputSC\[14\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[14] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1935 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[13\] " "Info: Pin OutputSC\[13\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[13] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1936 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[12\] " "Info: Pin OutputSC\[12\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[12] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1937 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[11\] " "Info: Pin OutputSC\[11\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[11] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1938 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[10\] " "Info: Pin OutputSC\[10\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[10] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1939 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[9\] " "Info: Pin OutputSC\[9\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[9] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1940 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[8\] " "Info: Pin OutputSC\[8\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[8] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1941 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[7\] " "Info: Pin OutputSC\[7\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[7] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1942 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[6\] " "Info: Pin OutputSC\[6\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[6] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1943 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[5\] " "Info: Pin OutputSC\[5\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[5] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1944 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[4\] " "Info: Pin OutputSC\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[4] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1945 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[3\] " "Info: Pin OutputSC\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[3] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1946 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[2\] " "Info: Pin OutputSC\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[2] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1947 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[1\] " "Info: Pin OutputSC\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[1] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1948 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OutputSC\[0\] " "Info: Pin OutputSC\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { OutputSC[0] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 416 432 608 432 "OutputSC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OutputSC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1949 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[31\] " "Info: Pin PC\[31\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[31] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1950 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[30\] " "Info: Pin PC\[30\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[30] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1951 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[29\] " "Info: Pin PC\[29\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[29] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1952 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[28\] " "Info: Pin PC\[28\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[28] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1953 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[27\] " "Info: Pin PC\[27\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[27] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1954 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[26\] " "Info: Pin PC\[26\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[26] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1955 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[25\] " "Info: Pin PC\[25\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[25] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1956 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[24\] " "Info: Pin PC\[24\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[24] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1957 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[23\] " "Info: Pin PC\[23\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[23] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1958 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[22\] " "Info: Pin PC\[22\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[22] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1959 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[21\] " "Info: Pin PC\[21\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[21] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1960 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[20\] " "Info: Pin PC\[20\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[20] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1961 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[19\] " "Info: Pin PC\[19\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[19] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1962 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[18\] " "Info: Pin PC\[18\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[18] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1963 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[17\] " "Info: Pin PC\[17\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[17] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1964 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[16\] " "Info: Pin PC\[16\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[16] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1965 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[15\] " "Info: Pin PC\[15\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[15] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1966 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[14\] " "Info: Pin PC\[14\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[14] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1967 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[13\] " "Info: Pin PC\[13\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[13] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1968 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[12\] " "Info: Pin PC\[12\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[12] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1969 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[11\] " "Info: Pin PC\[11\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[11] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1970 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[10\] " "Info: Pin PC\[10\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[10] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1971 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[9\] " "Info: Pin PC\[9\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[9] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1972 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[8\] " "Info: Pin PC\[8\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[8] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1973 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[7\] " "Info: Pin PC\[7\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[7] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1974 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[6\] " "Info: Pin PC\[6\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[6] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1975 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[5\] " "Info: Pin PC\[5\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[5] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1976 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Info: Pin PC\[4\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[4] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1977 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Info: Pin PC\[3\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[3] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1978 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Info: Pin PC\[2\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[2] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1979 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Info: Pin PC\[1\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[1] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1980 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Info: Pin PC\[0\] not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { PC[0] } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 408 184 360 424 "PC\[31..0\]" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1981 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { CLK } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1982 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node CLK (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controler:inst31\|StoreControl\[0\] " "Info: Destination node Controler:inst31\|StoreControl\[0\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 79 -1 0 } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controler:inst31|StoreControl[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1680 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controler:inst31\|StoreControl\[1\] " "Info: Destination node Controler:inst31\|StoreControl\[1\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 79 -1 0 } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controler:inst31|StoreControl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1681 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controler:inst31\|MDRMux\[0\] " "Info: Destination node Controler:inst31\|MDRMux\[0\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 79 -1 0 } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controler:inst31|MDRMux[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1682 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controler:inst31\|MDRMux\[1\] " "Info: Destination node Controler:inst31\|MDRMux\[1\]" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 79 -1 0 } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controler:inst31|MDRMux[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1683 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files/quartus/quartus/bin/pin_planner.ppl" { CLK } } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { 680 144 312 696 "CLK" "" } } } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1982 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MUXMDR:inst16\|Mux32~0  " "Info: Automatically promoted node MUXMDR:inst16\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "MUXMDR.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXMDR.v" 8 -1 0 } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUXMDR:inst16|Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 3727 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "StoreControl:inst38\|Mux24~0  " "Info: Automatically promoted node StoreControl:inst38\|Mux24~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "StoreControl.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/StoreControl.v" 8 -1 0 } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { StoreControl:inst38|Mux24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 2820 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controler:inst31\|Reset  " "Info: Automatically promoted node Controler:inst31\|Reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controler:inst31\|Selector78~0 " "Info: Destination node Controler:inst31\|Selector78~0" {  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 80 -1 0 } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controler:inst31|Selector78~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 2974 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 7 -1 0 } } { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controler:inst31|Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/" 0 { } { { 0 { 0 ""} 0 1795 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "160 unused 3.3V 0 160 0 " "Info: Number of I/O pins in group: 160 (unused VREF, 3.3V VCCIO, 0 input, 160 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Info: Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "11.952 ns register register " "Info: Estimated most critical path is register to register delay of 11.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controler:inst31\|ALUSrcA\[1\] 1 REG LAB_X18_Y12 59 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y12; Fanout = 59; REG Node = 'Controler:inst31\|ALUSrcA\[1\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controler:inst31|ALUSrcA[1] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Control.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.272 ns) 0.810 ns MuxUlaSourceA:inst9\|Mux0~0 2 COMB LAB_X18_Y9 3 " "Info: 2: + IC(0.538 ns) + CELL(0.272 ns) = 0.810 ns; Loc. = LAB_X18_Y9; Fanout = 3; COMB Node = 'MuxUlaSourceA:inst9\|Mux0~0'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Controler:inst31|ALUSrcA[1] MuxUlaSourceA:inst9|Mux0~0 } "NODE_NAME" } } { "MUXUlaSourceA.v" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/MUXUlaSourceA.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 1.211 ns Ula32:ULA\|carry_temp\[0\]~1 3 COMB LAB_X18_Y9 3 " "Info: 3: + IC(0.129 ns) + CELL(0.272 ns) = 1.211 ns; Loc. = LAB_X18_Y9; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[0\]~1'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { MuxUlaSourceA:inst9|Mux0~0 Ula32:ULA|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 1.612 ns Ula32:ULA\|carry_temp\[1\]~2 4 COMB LAB_X18_Y9 4 " "Info: 4: + IC(0.044 ns) + CELL(0.357 ns) = 1.612 ns; Loc. = LAB_X18_Y9; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[1\]~2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[0]~1 Ula32:ULA|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 2.013 ns Ula32:ULA\|carry_temp\[3\]~81 5 COMB LAB_X18_Y9 4 " "Info: 5: + IC(0.044 ns) + CELL(0.357 ns) = 2.013 ns; Loc. = LAB_X18_Y9; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[3\]~81'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~81 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 2.414 ns Ula32:ULA\|carry_temp\[5\]~77 6 COMB LAB_X18_Y9 5 " "Info: 6: + IC(0.044 ns) + CELL(0.357 ns) = 2.414 ns; Loc. = LAB_X18_Y9; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[5\]~77'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[3]~81 Ula32:ULA|carry_temp[5]~77 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.357 ns) 3.188 ns Ula32:ULA\|carry_temp\[7\]~73 7 COMB LAB_X18_Y8 5 " "Info: 7: + IC(0.417 ns) + CELL(0.357 ns) = 3.188 ns; Loc. = LAB_X18_Y8; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[7\]~73'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Ula32:ULA|carry_temp[5]~77 Ula32:ULA|carry_temp[7]~73 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.272 ns) 3.912 ns Ula32:ULA\|carry_temp\[8\]~7 8 COMB LAB_X21_Y8 1 " "Info: 8: + IC(0.452 ns) + CELL(0.272 ns) = 3.912 ns; Loc. = LAB_X21_Y8; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~7'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { Ula32:ULA|carry_temp[7]~73 Ula32:ULA|carry_temp[8]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.272 ns) 4.635 ns Ula32:ULA\|carry_temp\[10\]~8 9 COMB LAB_X19_Y8 1 " "Info: 9: + IC(0.451 ns) + CELL(0.272 ns) = 4.635 ns; Loc. = LAB_X19_Y8; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~8'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.723 ns" { Ula32:ULA|carry_temp[8]~7 Ula32:ULA|carry_temp[10]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 5.036 ns Ula32:ULA\|carry_temp\[12\]~10 10 COMB LAB_X19_Y8 1 " "Info: 10: + IC(0.044 ns) + CELL(0.357 ns) = 5.036 ns; Loc. = LAB_X19_Y8; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~10'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[10]~8 Ula32:ULA|carry_temp[12]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 5.437 ns Ula32:ULA\|carry_temp\[14\]~12 11 COMB LAB_X19_Y8 1 " "Info: 11: + IC(0.044 ns) + CELL(0.357 ns) = 5.437 ns; Loc. = LAB_X19_Y8; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~12'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[12]~10 Ula32:ULA|carry_temp[14]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.150 ns) + CELL(0.357 ns) 5.944 ns Ula32:ULA\|carry_temp\[16\]~14 12 COMB LAB_X18_Y8 1 " "Info: 12: + IC(0.150 ns) + CELL(0.357 ns) = 5.944 ns; Loc. = LAB_X18_Y8; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~14'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.507 ns" { Ula32:ULA|carry_temp[14]~12 Ula32:ULA|carry_temp[16]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.357 ns) 6.745 ns Ula32:ULA\|carry_temp\[18\]~16 13 COMB LAB_X19_Y10 1 " "Info: 13: + IC(0.444 ns) + CELL(0.357 ns) = 6.745 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~16'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { Ula32:ULA|carry_temp[16]~14 Ula32:ULA|carry_temp[18]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 7.146 ns Ula32:ULA\|carry_temp\[20\]~18 14 COMB LAB_X19_Y10 1 " "Info: 14: + IC(0.044 ns) + CELL(0.357 ns) = 7.146 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~18'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[18]~16 Ula32:ULA|carry_temp[20]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 7.547 ns Ula32:ULA\|carry_temp\[22\]~20 15 COMB LAB_X19_Y10 1 " "Info: 15: + IC(0.044 ns) + CELL(0.357 ns) = 7.547 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~20'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[20]~18 Ula32:ULA|carry_temp[22]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 7.948 ns Ula32:ULA\|carry_temp\[24\]~22 16 COMB LAB_X19_Y10 1 " "Info: 16: + IC(0.044 ns) + CELL(0.357 ns) = 7.948 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~22'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[22]~20 Ula32:ULA|carry_temp[24]~22 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.150 ns) + CELL(0.357 ns) 8.455 ns Ula32:ULA\|carry_temp\[26\]~24 17 COMB LAB_X18_Y10 1 " "Info: 17: + IC(0.150 ns) + CELL(0.357 ns) = 8.455 ns; Loc. = LAB_X18_Y10; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~24'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.507 ns" { Ula32:ULA|carry_temp[24]~22 Ula32:ULA|carry_temp[26]~24 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.272 ns) 9.229 ns Ula32:ULA\|carry_temp\[29\]~26 18 COMB LAB_X18_Y11 5 " "Info: 18: + IC(0.502 ns) + CELL(0.272 ns) = 9.229 ns; Loc. = LAB_X18_Y11; Fanout = 5; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~26'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Ula32:ULA|carry_temp[26]~24 Ula32:ULA|carry_temp[29]~26 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 9.630 ns Ula32:ULA\|carry_temp\[31\]~28 19 COMB LAB_X18_Y11 3 " "Info: 19: + IC(0.129 ns) + CELL(0.272 ns) = 9.630 ns; Loc. = LAB_X18_Y11; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[31\]~28'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[29]~26 Ula32:ULA|carry_temp[31]~28 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 10.031 ns inst21~2 20 COMB LAB_X18_Y11 1 " "Info: 20: + IC(0.129 ns) + CELL(0.272 ns) = 10.031 ns; Loc. = LAB_X18_Y11; Fanout = 1; COMB Node = 'inst21~2'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ULA|carry_temp[31]~28 inst21~2 } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { -208 184 232 -144 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 10.432 ns inst21~3 21 COMB LAB_X18_Y11 32 " "Info: 21: + IC(0.348 ns) + CELL(0.053 ns) = 10.432 ns; Loc. = LAB_X18_Y11; Fanout = 32; COMB Node = 'inst21~3'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { inst21~2 inst21~3 } "NODE_NAME" } } { "HW.bdf" "" { Schematic "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/HW.bdf" { { -208 184 232 -144 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.746 ns) 11.952 ns Registrador:inst\|Saida\[17\] 22 REG LAB_X21_Y10 2 " "Info: 22: + IC(0.774 ns) + CELL(0.746 ns) = 11.952 ns; Loc. = LAB_X21_Y10; Fanout = 2; REG Node = 'Registrador:inst\|Saida\[17\]'" {  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { inst21~3 Registrador:inst|Saida[17] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/User-PC/Desktop/Projeto HW/InfraHard/Final Project 1.0/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.987 ns ( 58.46 % ) " "Info: Total cell delay = 6.987 ns ( 58.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.965 ns ( 41.54 % ) " "Info: Total interconnect delay = 4.965 ns ( 41.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.952 ns" { Controler:inst31|ALUSrcA[1] MuxUlaSourceA:inst9|Mux0~0 Ula32:ULA|carry_temp[0]~1 Ula32:ULA|carry_temp[1]~2 Ula32:ULA|carry_temp[3]~81 Ula32:ULA|carry_temp[5]~77 Ula32:ULA|carry_temp[7]~73 Ula32:ULA|carry_temp[8]~7 Ula32:ULA|carry_temp[10]~8 Ula32:ULA|carry_temp[12]~10 Ula32:ULA|carry_temp[14]~12 Ula32:ULA|carry_temp[16]~14 Ula32:ULA|carry_temp[18]~16 Ula32:ULA|carry_temp[20]~18 Ula32:ULA|carry_temp[22]~20 Ula32:ULA|carry_temp[24]~22 Ula32:ULA|carry_temp[26]~24 Ula32:ULA|carry_temp[29]~26 Ula32:ULA|carry_temp[31]~28 inst21~2 inst21~3 Registrador:inst|Saida[17] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Info: Average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 17% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Info: Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "160 " "Warning: Found 160 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[31\] 0 " "Info: Pin \"OutputMem\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[30\] 0 " "Info: Pin \"OutputMem\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[29\] 0 " "Info: Pin \"OutputMem\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[28\] 0 " "Info: Pin \"OutputMem\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[27\] 0 " "Info: Pin \"OutputMem\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[26\] 0 " "Info: Pin \"OutputMem\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[25\] 0 " "Info: Pin \"OutputMem\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[24\] 0 " "Info: Pin \"OutputMem\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[23\] 0 " "Info: Pin \"OutputMem\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[22\] 0 " "Info: Pin \"OutputMem\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[21\] 0 " "Info: Pin \"OutputMem\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[20\] 0 " "Info: Pin \"OutputMem\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[19\] 0 " "Info: Pin \"OutputMem\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[18\] 0 " "Info: Pin \"OutputMem\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[17\] 0 " "Info: Pin \"OutputMem\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[16\] 0 " "Info: Pin \"OutputMem\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[15\] 0 " "Info: Pin \"OutputMem\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[14\] 0 " "Info: Pin \"OutputMem\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[13\] 0 " "Info: Pin \"OutputMem\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[12\] 0 " "Info: Pin \"OutputMem\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[11\] 0 " "Info: Pin \"OutputMem\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[10\] 0 " "Info: Pin \"OutputMem\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[9\] 0 " "Info: Pin \"OutputMem\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[8\] 0 " "Info: Pin \"OutputMem\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[7\] 0 " "Info: Pin \"OutputMem\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[6\] 0 " "Info: Pin \"OutputMem\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[5\] 0 " "Info: Pin \"OutputMem\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[4\] 0 " "Info: Pin \"OutputMem\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[3\] 0 " "Info: Pin \"OutputMem\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[2\] 0 " "Info: Pin \"OutputMem\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[1\] 0 " "Info: Pin \"OutputMem\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputMem\[0\] 0 " "Info: Pin \"OutputMem\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[31\] 0 " "Info: Pin \"OutputRD\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[30\] 0 " "Info: Pin \"OutputRD\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[29\] 0 " "Info: Pin \"OutputRD\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[28\] 0 " "Info: Pin \"OutputRD\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[27\] 0 " "Info: Pin \"OutputRD\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[26\] 0 " "Info: Pin \"OutputRD\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[25\] 0 " "Info: Pin \"OutputRD\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[24\] 0 " "Info: Pin \"OutputRD\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[23\] 0 " "Info: Pin \"OutputRD\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[22\] 0 " "Info: Pin \"OutputRD\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[21\] 0 " "Info: Pin \"OutputRD\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[20\] 0 " "Info: Pin \"OutputRD\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[19\] 0 " "Info: Pin \"OutputRD\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[18\] 0 " "Info: Pin \"OutputRD\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[17\] 0 " "Info: Pin \"OutputRD\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[16\] 0 " "Info: Pin \"OutputRD\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[15\] 0 " "Info: Pin \"OutputRD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[14\] 0 " "Info: Pin \"OutputRD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[13\] 0 " "Info: Pin \"OutputRD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[12\] 0 " "Info: Pin \"OutputRD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[11\] 0 " "Info: Pin \"OutputRD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[10\] 0 " "Info: Pin \"OutputRD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[9\] 0 " "Info: Pin \"OutputRD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[8\] 0 " "Info: Pin \"OutputRD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[7\] 0 " "Info: Pin \"OutputRD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[6\] 0 " "Info: Pin \"OutputRD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[5\] 0 " "Info: Pin \"OutputRD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[4\] 0 " "Info: Pin \"OutputRD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[3\] 0 " "Info: Pin \"OutputRD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[2\] 0 " "Info: Pin \"OutputRD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[1\] 0 " "Info: Pin \"OutputRD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRD\[0\] 0 " "Info: Pin \"OutputRD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[31\] 0 " "Info: Pin \"OutputRegALU\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[30\] 0 " "Info: Pin \"OutputRegALU\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[29\] 0 " "Info: Pin \"OutputRegALU\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[28\] 0 " "Info: Pin \"OutputRegALU\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[27\] 0 " "Info: Pin \"OutputRegALU\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[26\] 0 " "Info: Pin \"OutputRegALU\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[25\] 0 " "Info: Pin \"OutputRegALU\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[24\] 0 " "Info: Pin \"OutputRegALU\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[23\] 0 " "Info: Pin \"OutputRegALU\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[22\] 0 " "Info: Pin \"OutputRegALU\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[21\] 0 " "Info: Pin \"OutputRegALU\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[20\] 0 " "Info: Pin \"OutputRegALU\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[19\] 0 " "Info: Pin \"OutputRegALU\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[18\] 0 " "Info: Pin \"OutputRegALU\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[17\] 0 " "Info: Pin \"OutputRegALU\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[16\] 0 " "Info: Pin \"OutputRegALU\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[15\] 0 " "Info: Pin \"OutputRegALU\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[14\] 0 " "Info: Pin \"OutputRegALU\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[13\] 0 " "Info: Pin \"OutputRegALU\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[12\] 0 " "Info: Pin \"OutputRegALU\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[11\] 0 " "Info: Pin \"OutputRegALU\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[10\] 0 " "Info: Pin \"OutputRegALU\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[9\] 0 " "Info: Pin \"OutputRegALU\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[8\] 0 " "Info: Pin \"OutputRegALU\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[7\] 0 " "Info: Pin \"OutputRegALU\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[6\] 0 " "Info: Pin \"OutputRegALU\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[5\] 0 " "Info: Pin \"OutputRegALU\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[4\] 0 " "Info: Pin \"OutputRegALU\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[3\] 0 " "Info: Pin \"OutputRegALU\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[2\] 0 " "Info: Pin \"OutputRegALU\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[1\] 0 " "Info: Pin \"OutputRegALU\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputRegALU\[0\] 0 " "Info: Pin \"OutputRegALU\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[31\] 0 " "Info: Pin \"OutputSC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[30\] 0 " "Info: Pin \"OutputSC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[29\] 0 " "Info: Pin \"OutputSC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[28\] 0 " "Info: Pin \"OutputSC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[27\] 0 " "Info: Pin \"OutputSC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[26\] 0 " "Info: Pin \"OutputSC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[25\] 0 " "Info: Pin \"OutputSC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[24\] 0 " "Info: Pin \"OutputSC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[23\] 0 " "Info: Pin \"OutputSC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[22\] 0 " "Info: Pin \"OutputSC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[21\] 0 " "Info: Pin \"OutputSC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[20\] 0 " "Info: Pin \"OutputSC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[19\] 0 " "Info: Pin \"OutputSC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[18\] 0 " "Info: Pin \"OutputSC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[17\] 0 " "Info: Pin \"OutputSC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[16\] 0 " "Info: Pin \"OutputSC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[15\] 0 " "Info: Pin \"OutputSC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[14\] 0 " "Info: Pin \"OutputSC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[13\] 0 " "Info: Pin \"OutputSC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[12\] 0 " "Info: Pin \"OutputSC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[11\] 0 " "Info: Pin \"OutputSC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[10\] 0 " "Info: Pin \"OutputSC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[9\] 0 " "Info: Pin \"OutputSC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[8\] 0 " "Info: Pin \"OutputSC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[7\] 0 " "Info: Pin \"OutputSC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[6\] 0 " "Info: Pin \"OutputSC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[5\] 0 " "Info: Pin \"OutputSC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[4\] 0 " "Info: Pin \"OutputSC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[3\] 0 " "Info: Pin \"OutputSC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[2\] 0 " "Info: Pin \"OutputSC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[1\] 0 " "Info: Pin \"OutputSC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OutputSC\[0\] 0 " "Info: Pin \"OutputSC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[31\] 0 " "Info: Pin \"PC\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[30\] 0 " "Info: Pin \"PC\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[29\] 0 " "Info: Pin \"PC\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[28\] 0 " "Info: Pin \"PC\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[27\] 0 " "Info: Pin \"PC\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[26\] 0 " "Info: Pin \"PC\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[25\] 0 " "Info: Pin \"PC\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[24\] 0 " "Info: Pin \"PC\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[23\] 0 " "Info: Pin \"PC\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[22\] 0 " "Info: Pin \"PC\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[21\] 0 " "Info: Pin \"PC\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[20\] 0 " "Info: Pin \"PC\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[19\] 0 " "Info: Pin \"PC\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[18\] 0 " "Info: Pin \"PC\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[17\] 0 " "Info: Pin \"PC\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[16\] 0 " "Info: Pin \"PC\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[15\] 0 " "Info: Pin \"PC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[14\] 0 " "Info: Pin \"PC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[13\] 0 " "Info: Pin \"PC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[12\] 0 " "Info: Pin \"PC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[11\] 0 " "Info: Pin \"PC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[10\] 0 " "Info: Pin \"PC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[9\] 0 " "Info: Pin \"PC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[8\] 0 " "Info: Pin \"PC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[7\] 0 " "Info: Pin \"PC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[6\] 0 " "Info: Pin \"PC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[5\] 0 " "Info: Pin \"PC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[4\] 0 " "Info: Pin \"PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Info: Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Info: Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Info: Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Info: Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "256 " "Info: Peak virtual memory: 256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 20:36:16 2019 " "Info: Processing ended: Thu May 16 20:36:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Info: Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Info: Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
