#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x141f066c0 .scope module, "eth_controller" "eth_controller" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_txen";
    .port_info 1 /INPUT 8 "in_txd";
    .port_info 2 /INPUT 1 "in_rxen";
    .port_info 3 /INPUT 8 "in_rxd";
    .port_info 4 /OUTPUT 1 "out_tx_ready";
    .port_info 5 /OUTPUT 1 "out_wire_txen";
    .port_info 6 /OUTPUT 8 "out_wire_txd";
o0x138008a90 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x600002c06be0_0 .net "in_rxd", 7 0, o0x138008a90;  0 drivers
o0x138008ac0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002c06c70_0 .net "in_rxen", 0 0, o0x138008ac0;  0 drivers
o0x1380084c0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x600002c06d00_0 .net "in_txd", 7 0, o0x1380084c0;  0 drivers
o0x1380084f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002c06d90_0 .net "in_txen", 0 0, o0x1380084f0;  0 drivers
v0x600002c06e20_0 .net "out_tx_ready", 0 0, L_0x6000035001c0;  1 drivers
o0x138008c70 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x600002c06eb0_0 .net "out_wire_txd", 7 0, o0x138008c70;  0 drivers
o0x138008ca0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002c06f40_0 .net "out_wire_txen", 0 0, o0x138008ca0;  0 drivers
o0x138008040 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002c06fd0_0 .net "w_crs", 0 0, o0x138008040;  0 drivers
o0x138008070 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002c07060_0 .net "w_rxc", 0 0, o0x138008070;  0 drivers
o0x1380080a0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x600002c070f0_0 .net "w_rxd", 7 0, o0x1380080a0;  0 drivers
o0x1380080d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002c07180_0 .net "w_rxdv", 0 0, o0x1380080d0;  0 drivers
o0x138008100 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002c07210_0 .net "w_rxer", 0 0, o0x138008100;  0 drivers
o0x138008490 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002c072a0_0 .net "w_txc", 0 0, o0x138008490;  0 drivers
RS_0x138008130 .resolv tri, L_0x600002f040a0, v0x600002c05680_0;
v0x600002c07330_0 .net8 "w_txd", 7 0, RS_0x138008130;  2 drivers
RS_0x138008160 .resolv tri, v0x600002c04cf0_0, v0x600002c05710_0;
v0x600002c073c0_0 .net8 "w_txen", 0 0, RS_0x138008160;  2 drivers
S_0x141f0a130 .scope module, "mac" "mac" 2 48, 3 19 0, S_0x141f066c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_txc";
    .port_info 1 /INPUT 1 "in_txen";
    .port_info 2 /INPUT 8 "in_txd";
    .port_info 3 /INPUT 1 "in_rxc";
    .port_info 4 /INPUT 1 "in_rxdv";
    .port_info 5 /INPUT 8 "in_rxd";
    .port_info 6 /INPUT 1 "in_rxer";
    .port_info 7 /INPUT 1 "in_crs";
    .port_info 8 /OUTPUT 1 "out_tx_ready";
    .port_info 9 /OUTPUT 1 "out_txen";
    .port_info 10 /OUTPUT 8 "out_txd";
v0x600002c057a0_0 .net "in_crs", 0 0, o0x138008040;  alias, 0 drivers
v0x600002c05830_0 .net "in_rxc", 0 0, o0x138008070;  alias, 0 drivers
v0x600002c058c0_0 .net "in_rxd", 7 0, o0x1380080a0;  alias, 0 drivers
v0x600002c05950_0 .net "in_rxdv", 0 0, o0x1380080d0;  alias, 0 drivers
v0x600002c059e0_0 .net "in_rxer", 0 0, o0x138008100;  alias, 0 drivers
v0x600002c05a70_0 .net "in_txc", 0 0, o0x138008490;  alias, 0 drivers
v0x600002c05b00_0 .net "in_txd", 7 0, o0x1380084c0;  alias, 0 drivers
v0x600002c05b90_0 .net "in_txen", 0 0, o0x1380084f0;  alias, 0 drivers
v0x600002c05c20_0 .net "out_tx_ready", 0 0, L_0x6000035001c0;  alias, 1 drivers
v0x600002c05cb0_0 .net8 "out_txd", 7 0, RS_0x138008130;  alias, 2 drivers
v0x600002c05d40_0 .net8 "out_txen", 0 0, RS_0x138008160;  alias, 2 drivers
S_0x141f0a460 .scope module, "mac_rx" "mac_rx" 3 35, 4 3 0, S_0x141f0a130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_rxc";
    .port_info 1 /INPUT 1 "in_rxdv";
    .port_info 2 /INPUT 8 "in_rxd";
    .port_info 3 /INPUT 1 "in_rxer";
    .port_info 4 /INPUT 1 "in_crs";
    .port_info 5 /OUTPUT 1 "out_txen";
    .port_info 6 /OUTPUT 8 "out_txd";
L_0x138040010 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x600002c043f0_0 .net *"_ivl_5", 6 0, L_0x138040010;  1 drivers
v0x600002c04480_0 .net "in_crs", 0 0, o0x138008040;  alias, 0 drivers
v0x600002c04510_0 .net "in_rxc", 0 0, o0x138008070;  alias, 0 drivers
v0x600002c045a0_0 .net "in_rxd", 7 0, o0x1380080a0;  alias, 0 drivers
v0x600002c04630_0 .net "in_rxdv", 0 0, o0x1380080d0;  alias, 0 drivers
v0x600002c046c0_0 .net "in_rxer", 0 0, o0x138008100;  alias, 0 drivers
v0x600002c04750_0 .net8 "out_txd", 7 0, RS_0x138008130;  alias, 2 drivers
v0x600002c047e0_0 .net8 "out_txen", 0 0, RS_0x138008160;  alias, 2 drivers
v0x600002c04870_0 .var "r_dest_mac", 47 0;
v0x600002c04900_0 .var "r_ether_type", 15 0;
v0x600002c04990_0 .var "r_offset", 11 0;
v0x600002c04a20_0 .var "r_preamble", 55 0;
v0x600002c04ab0_0 .var "r_sfd", 7 0;
v0x600002c04b40_0 .var "r_src_mac", 47 0;
v0x600002c04bd0_0 .var "r_stage", 3 0;
v0x600002c04c60_0 .var "r_txd", 0 0;
v0x600002c04cf0_0 .var "r_txen", 0 0;
E_0x600001017630 .event posedge, v0x600002c04510_0;
L_0x600002f040a0 .concat [ 1 7 0 0], v0x600002c04c60_0, L_0x138040010;
S_0x141f0a5d0 .scope module, "mac_tx" "mac_tx" 3 39, 5 4 0, S_0x141f0a130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_clk";
    .port_info 1 /INPUT 1 "in_txen";
    .port_info 2 /INPUT 8 "in_txd";
    .port_info 3 /OUTPUT 1 "out_tx_ready";
    .port_info 4 /OUTPUT 1 "out_txen";
    .port_info 5 /OUTPUT 8 "out_txd";
L_0x6000035001c0 .functor BUFZ 1, v0x600002c055f0_0, C4<0>, C4<0>, C4<0>;
v0x600002c04e10_0 .net "in_clk", 0 0, o0x138008490;  alias, 0 drivers
v0x600002c04ea0_0 .net "in_txd", 7 0, o0x1380084c0;  alias, 0 drivers
v0x600002c04f30_0 .net "in_txen", 0 0, o0x1380084f0;  alias, 0 drivers
v0x600002c04fc0_0 .net "out_tx_ready", 0 0, L_0x6000035001c0;  alias, 1 drivers
v0x600002c05050_0 .net8 "out_txd", 7 0, RS_0x138008130;  alias, 2 drivers
v0x600002c050e0_0 .net8 "out_txen", 0 0, RS_0x138008160;  alias, 2 drivers
v0x600002c05170_0 .var "r_data", 7 0;
v0x600002c05200_0 .var "r_dest_mac", 47 0;
v0x600002c05290_0 .var "r_ether_type", 15 0;
v0x600002c05320_0 .var "r_ipg", 95 0;
v0x600002c053b0_0 .var "r_preamble", 55 0;
v0x600002c05440_0 .var "r_sfd", 7 0;
v0x600002c054d0_0 .var "r_src_mac", 47 0;
v0x600002c05560_0 .var "r_stage", 3 0;
v0x600002c055f0_0 .var "r_tx_ready", 0 0;
v0x600002c05680_0 .var "r_txd", 7 0;
v0x600002c05710_0 .var "r_txen", 0 0;
E_0x600001015ce0 .event posedge, v0x600002c04e10_0;
S_0x141f0abb0 .scope module, "phy" "phy" 2 62, 6 17 0, S_0x141f066c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_txen";
    .port_info 1 /INPUT 8 "in_txd";
    .port_info 2 /INPUT 1 "in_rxen";
    .port_info 3 /INPUT 8 "in_rxd";
    .port_info 4 /OUTPUT 1 "out_txc";
    .port_info 5 /OUTPUT 1 "out_txen";
    .port_info 6 /OUTPUT 8 "out_txd";
    .port_info 7 /OUTPUT 1 "out_rxc";
    .port_info 8 /OUTPUT 1 "out_rxdv";
    .port_info 9 /OUTPUT 8 "out_rxd";
    .port_info 10 /OUTPUT 1 "out_rxer";
    .port_info 11 /OUTPUT 1 "out_crs";
v0x600002c06490_0 .net "in_rxd", 7 0, o0x138008a90;  alias, 0 drivers
v0x600002c06520_0 .net "in_rxen", 0 0, o0x138008ac0;  alias, 0 drivers
v0x600002c065b0_0 .net8 "in_txd", 7 0, RS_0x138008130;  alias, 2 drivers
v0x600002c06640_0 .net8 "in_txen", 0 0, RS_0x138008160;  alias, 2 drivers
o0x138008af0 .functor BUFZ 1, C4<z>; HiZ drive
v0x600002c066d0_0 .net "our_rxer", 0 0, o0x138008af0;  0 drivers
v0x600002c06760_0 .net "out_crs", 0 0, o0x138008040;  alias, 0 drivers
v0x600002c067f0_0 .net "out_rxc", 0 0, o0x138008070;  alias, 0 drivers
v0x600002c06880_0 .net "out_rxd", 7 0, o0x1380080a0;  alias, 0 drivers
v0x600002c06910_0 .net "out_rxdv", 0 0, o0x1380080d0;  alias, 0 drivers
v0x600002c069a0_0 .net "out_rxer", 0 0, o0x138008100;  alias, 0 drivers
v0x600002c06a30_0 .net "out_txc", 0 0, o0x138008490;  alias, 0 drivers
v0x600002c06ac0_0 .net "out_txd", 7 0, o0x138008c70;  alias, 0 drivers
v0x600002c06b50_0 .net "out_txen", 0 0, o0x138008ca0;  alias, 0 drivers
S_0x141f0ae40 .scope module, "phy_rx" "phy_rx" 6 33, 7 3 0, S_0x141f0abb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_rxen";
    .port_info 1 /INPUT 8 "in_rxd";
    .port_info 2 /OUTPUT 1 "out_rxc";
    .port_info 3 /OUTPUT 1 "out_rxdv";
    .port_info 4 /OUTPUT 8 "out_rxd";
    .port_info 5 /OUTPUT 1 "out_rxer";
    .port_info 6 /OUTPUT 1 "out_crs";
v0x600002c05dd0_0 .net "in_rxd", 7 0, o0x138008a90;  alias, 0 drivers
v0x600002c05e60_0 .net "in_rxen", 0 0, o0x138008ac0;  alias, 0 drivers
v0x600002c05ef0_0 .net "out_crs", 0 0, o0x138008040;  alias, 0 drivers
v0x600002c05f80_0 .net "out_rxc", 0 0, o0x138008070;  alias, 0 drivers
v0x600002c06010_0 .net "out_rxd", 7 0, o0x1380080a0;  alias, 0 drivers
v0x600002c060a0_0 .net "out_rxdv", 0 0, o0x1380080d0;  alias, 0 drivers
v0x600002c06130_0 .net "out_rxer", 0 0, o0x138008af0;  alias, 0 drivers
S_0x141f0afb0 .scope module, "phy_tx" "phy_tx" 6 36, 8 1 0, S_0x141f0abb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_txen";
    .port_info 1 /INPUT 8 "in_txd";
    .port_info 2 /OUTPUT 1 "out_txc";
    .port_info 3 /OUTPUT 1 "out_txen";
    .port_info 4 /OUTPUT 8 "out_txd";
v0x600002c061c0_0 .net8 "in_txd", 7 0, RS_0x138008130;  alias, 2 drivers
v0x600002c06250_0 .net8 "in_txen", 0 0, RS_0x138008160;  alias, 2 drivers
v0x600002c062e0_0 .net "out_txc", 0 0, o0x138008490;  alias, 0 drivers
v0x600002c06370_0 .net "out_txd", 7 0, o0x138008c70;  alias, 0 drivers
v0x600002c06400_0 .net "out_txen", 0 0, o0x138008ca0;  alias, 0 drivers
    .scope S_0x141f0a460;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600002c04bd0_0, 0, 4;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600002c04990_0, 0, 12;
    %end;
    .thread T_0;
    .scope S_0x141f0a460;
T_1 ;
    %wait E_0x600001017630;
    %load/vec4 v0x600002c04480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x600002c04bd0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600002c04bd0_0, 0, 4;
T_1.2 ;
    %load/vec4 v0x600002c04bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %jmp T_1.12;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c04cf0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600002c04990_0, 0, 12;
    %jmp T_1.12;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c04cf0_0, 0, 1;
    %load/vec4 v0x600002c045a0_0;
    %pushi/vec4 6, 0, 32;
    %load/vec4 v0x600002c04990_0;
    %pad/u 32;
    %sub;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x600002c04a20_0, 4, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600002c04990_0;
    %pushi/vec4 1, 0, 12;
    %add;
    %store/vec4 v0x600002c04990_0, 0, 12;
    %load/vec4 v0x600002c04990_0;
    %cmpi/e 7, 0, 12;
    %jmp/0xz  T_1.13, 4;
    %load/vec4 v0x600002c04a20_0;
    %pushi/vec4 2863311530, 0, 32;
    %concati/vec4 11184810, 0, 24;
    %cmp/ne;
    %jmp/0xz  T_1.15, 4;
    %vpi_call 4 63 "$finish" {0 0 0};
T_1.15 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600002c04990_0, 0, 12;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600002c04bd0_0, 0, 4;
T_1.13 ;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c04cf0_0, 0, 1;
    %load/vec4 v0x600002c045a0_0;
    %store/vec4 v0x600002c04ab0_0, 0, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600002c04990_0;
    %pushi/vec4 1, 0, 12;
    %add;
    %store/vec4 v0x600002c04990_0, 0, 12;
    %load/vec4 v0x600002c04990_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600002c04990_0, 0, 12;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x600002c04bd0_0, 0, 4;
T_1.17 ;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c04cf0_0, 0, 1;
    %load/vec4 v0x600002c045a0_0;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x600002c04990_0;
    %pad/u 32;
    %sub;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x600002c04870_0, 4, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600002c04990_0;
    %pushi/vec4 1, 0, 12;
    %add;
    %store/vec4 v0x600002c04990_0, 0, 12;
    %load/vec4 v0x600002c04990_0;
    %cmpi/e 6, 0, 12;
    %jmp/0xz  T_1.19, 4;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600002c04990_0, 0, 12;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600002c04bd0_0, 0, 4;
T_1.19 ;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c04cf0_0, 0, 1;
    %load/vec4 v0x600002c045a0_0;
    %pushi/vec4 5, 0, 32;
    %load/vec4 v0x600002c04990_0;
    %pad/u 32;
    %sub;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x600002c04b40_0, 4, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600002c04990_0;
    %pushi/vec4 1, 0, 12;
    %add;
    %store/vec4 v0x600002c04990_0, 0, 12;
    %load/vec4 v0x600002c04990_0;
    %cmpi/e 6, 0, 12;
    %jmp/0xz  T_1.21, 4;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600002c04990_0, 0, 12;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x600002c04bd0_0, 0, 4;
T_1.21 ;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c04cf0_0, 0, 1;
    %load/vec4 v0x600002c045a0_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x600002c04990_0;
    %pad/u 32;
    %sub;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x600002c04900_0, 4, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x600002c04990_0;
    %pushi/vec4 1, 0, 12;
    %add;
    %store/vec4 v0x600002c04990_0, 0, 12;
    %load/vec4 v0x600002c04990_0;
    %cmpi/e 2, 0, 12;
    %jmp/0xz  T_1.23, 4;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600002c04990_0, 0, 12;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600002c04bd0_0, 0, 4;
T_1.23 ;
    %jmp T_1.12;
T_1.10 ;
    %jmp T_1.12;
T_1.11 ;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600002c04bd0_0, 0, 4;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600002c04990_0, 0, 12;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x141f0a5d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c05710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c055f0_0, 0, 1;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x600002c05200_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x600002c054d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002c05290_0, 0;
    %pushi/vec4 2863311530, 0, 32;
    %concati/vec4 11184810, 0, 24;
    %assign/vec4 v0x600002c053b0_0, 0;
    %pushi/vec4 171, 0, 8;
    %assign/vec4 v0x600002c05440_0, 0;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0x600002c05320_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002c05560_0, 0;
    %end;
    .thread T_2;
    .scope S_0x141f0a5d0;
T_3 ;
    %wait E_0x600001015ce0;
    %load/vec4 v0x600002c04f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x600002c05560_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600002c05560_0, 0, 4;
T_3.2 ;
    %load/vec4 v0x600002c05560_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c05710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c055f0_0, 0, 1;
    %load/vec4 v0x600002c053b0_0;
    %parti/s 8, 48, 7;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c053b0_0;
    %parti/s 8, 40, 7;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c053b0_0;
    %parti/s 8, 32, 7;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c053b0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c053b0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c053b0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c053b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600002c05560_0, 0, 4;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c05710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c055f0_0, 0, 1;
    %load/vec4 v0x600002c05440_0;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x600002c05560_0, 0, 4;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c05710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c055f0_0, 0, 1;
    %load/vec4 v0x600002c05200_0;
    %parti/s 8, 40, 7;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c05200_0;
    %parti/s 8, 32, 7;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c05200_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c05200_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c05200_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c05200_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600002c05560_0, 0, 4;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c05710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c055f0_0, 0, 1;
    %load/vec4 v0x600002c054d0_0;
    %parti/s 8, 40, 7;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c054d0_0;
    %parti/s 8, 32, 7;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c054d0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c054d0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c054d0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c054d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x600002c05560_0, 0, 4;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c05710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c055f0_0, 0, 1;
    %load/vec4 v0x600002c05290_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c05290_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600002c05560_0, 0, 4;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c05710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c055f0_0, 0, 1;
    %load/vec4 v0x600002c04ea0_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_3.12, 4;
    %load/vec4 v0x600002c04ea0_0;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600002c05560_0, 0, 4;
T_3.13 ;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c05710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c055f0_0, 0, 1;
    %load/vec4 v0x600002c05320_0;
    %parti/s 8, 88, 8;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c05320_0;
    %parti/s 8, 80, 8;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c05320_0;
    %parti/s 8, 72, 8;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c05320_0;
    %parti/s 8, 56, 7;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c05320_0;
    %parti/s 8, 48, 7;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c05320_0;
    %parti/s 8, 40, 7;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c05320_0;
    %parti/s 8, 32, 7;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c05320_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c05320_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c05320_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %load/vec4 v0x600002c05320_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x600002c05170_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c05710_0, 0, 1;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600002c05560_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002c05710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002c055f0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x141f0a5d0;
T_4 ;
    %wait E_0x600001015ce0;
    %load/vec4 v0x600002c05170_0;
    %assign/vec4 v0x600002c05680_0, 0;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "eth_controller.v";
    "./mac.v";
    "./mac_rx.v";
    "./mac_tx.v";
    "./phy.v";
    "./phy_rx.v";
    "./phy_tx.v";
