$date
	Mon Sep 25 04:12:50 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_adder_tb $end
$var wire 1 ! cout $end
$var wire 1 " S $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module full_adder_uut $end
$var wire 1 " S $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 ! cout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#20000
1"
1%
#40000
1!
0"
1$
#60000
0!
1"
0%
0$
1#
#80000
1!
0"
1%
#100000
0%
1$
#120000
1"
1%
#140000
