dataram0.v,verilog,xil_defaultlib,../../../../Minisys_1A_CPU.srcs/sources_1/ip/dataram0/sim/dataram0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
