# 16-Bit-ALU-
RTL design in Verilog, verified via test-benches, synthesized with Cadence Genus, and implemented through place &amp; route in Cadence Innovus. Supports arithmetic &amp; logic operations with verified GDSII layout.
