LIBRARY IEEE;

USE IEEE.STD_LOGIC_1164.ALL;

ENTITY Aula4Exercicio1 IS
PORT (
	E1 : INOUT STD_LOGIC_VECTOR(7 DOWNTO 0);
	S1 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
);
END Aula4Exercicio1;

ARCHITECTURE AAND OF Aula4Exercicio1 IS
	SUBTYPE BYTE IS  STD_LOGIC_VECTOR(7 DOWNTO 0);
BEGIN

END AAND;