Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Program64/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5fbe92bce6064212bfd9d5e86c65a9fd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot minority_tb_behav xil_defaultlib.minority_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/fah/Exercise/4.5/4.5.sv" Line 1. Module minority doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.minority
Compiling module xil_defaultlib.minority_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot minority_tb_behav
