{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 13:13:22 2018 " "Info: Processing started: Tue Apr 10 13:13:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Multi -c Multi --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Multi -c Multi --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Y " "Warning: Node \"Y\" is a latch" {  } { { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Z " "Warning: Node \"Z\" is a latch" {  } { { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "STRB " "Info: Assuming node \"STRB\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Y S1 STRB 5.137 ns register " "Info: tsu for register \"Y\" (data pin = \"S1\", clock pin = \"STRB\") is 5.137 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.775 ns + Longest pin register " "Info: + Longest pin to register delay is 6.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns S1 1 PIN PIN_W11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W11; Fanout = 2; PIN Node = 'S1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.503 ns) + CELL(0.272 ns) 5.612 ns Z~16 2 COMB LCCOMB_X25_Y10_N26 1 " "Info: 2: + IC(4.503 ns) + CELL(0.272 ns) = 5.612 ns; Loc. = LCCOMB_X25_Y10_N26; Fanout = 1; COMB Node = 'Z~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.775 ns" { S1 Z~16 } "NODE_NAME" } } { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.366 ns) 6.243 ns Z~17 3 COMB LCCOMB_X25_Y10_N30 2 " "Info: 3: + IC(0.265 ns) + CELL(0.366 ns) = 6.243 ns; Loc. = LCCOMB_X25_Y10_N30; Fanout = 2; COMB Node = 'Z~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.631 ns" { Z~16 Z~17 } "NODE_NAME" } } { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.225 ns) 6.775 ns Y 4 REG LCCOMB_X25_Y10_N16 1 " "Info: 4: + IC(0.307 ns) + CELL(0.225 ns) = 6.775 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 1; REG Node = 'Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Z~17 Y } "NODE_NAME" } } { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 25.09 % ) " "Info: Total cell delay = 1.700 ns ( 25.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.075 ns ( 74.91 % ) " "Info: Total interconnect delay = 5.075 ns ( 74.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.775 ns" { S1 Z~16 Z~17 Y } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.775 ns" { S1 {} S1~combout {} Z~16 {} Z~17 {} Y {} } { 0.000ns 0.000ns 4.503ns 0.265ns 0.307ns } { 0.000ns 0.837ns 0.272ns 0.366ns 0.225ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.521 ns + " "Info: + Micro setup delay of destination is 0.521 ns" {  } { { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STRB destination 2.159 ns - Shortest register " "Info: - Shortest clock path from clock \"STRB\" to destination register is 2.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns STRB 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'STRB'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STRB } "NODE_NAME" } } { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns STRB~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'STRB~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { STRB STRB~clkctrl } "NODE_NAME" } } { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.053 ns) 2.159 ns Y 3 REG LCCOMB_X25_Y10_N16 1 " "Info: 3: + IC(0.909 ns) + CELL(0.053 ns) = 2.159 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 1; REG Node = 'Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { STRB~clkctrl Y } "NODE_NAME" } } { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.907 ns ( 42.01 % ) " "Info: Total cell delay = 0.907 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.252 ns ( 57.99 % ) " "Info: Total interconnect delay = 1.252 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { STRB STRB~clkctrl Y } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.159 ns" { STRB {} STRB~combout {} STRB~clkctrl {} Y {} } { 0.000ns 0.000ns 0.343ns 0.909ns } { 0.000ns 0.854ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.775 ns" { S1 Z~16 Z~17 Y } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.775 ns" { S1 {} S1~combout {} Z~16 {} Z~17 {} Y {} } { 0.000ns 0.000ns 4.503ns 0.265ns 0.307ns } { 0.000ns 0.837ns 0.272ns 0.366ns 0.225ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { STRB STRB~clkctrl Y } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.159 ns" { STRB {} STRB~combout {} STRB~clkctrl {} Y {} } { 0.000ns 0.000ns 0.343ns 0.909ns } { 0.000ns 0.854ns 0.000ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "STRB C Y 6.274 ns register " "Info: tco from clock \"STRB\" to destination pin \"C\" through register \"Y\" is 6.274 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STRB source 2.159 ns + Longest register " "Info: + Longest clock path from clock \"STRB\" to source register is 2.159 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns STRB 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'STRB'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STRB } "NODE_NAME" } } { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns STRB~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'STRB~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { STRB STRB~clkctrl } "NODE_NAME" } } { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.053 ns) 2.159 ns Y 3 REG LCCOMB_X25_Y10_N16 1 " "Info: 3: + IC(0.909 ns) + CELL(0.053 ns) = 2.159 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 1; REG Node = 'Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { STRB~clkctrl Y } "NODE_NAME" } } { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.907 ns ( 42.01 % ) " "Info: Total cell delay = 0.907 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.252 ns ( 57.99 % ) " "Info: Total interconnect delay = 1.252 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { STRB STRB~clkctrl Y } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.159 ns" { STRB {} STRB~combout {} STRB~clkctrl {} Y {} } { 0.000ns 0.000ns 0.343ns 0.909ns } { 0.000ns 0.854ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.115 ns + Longest register pin " "Info: + Longest register to pin delay is 4.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Y 1 REG LCCOMB_X25_Y10_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y10_N16; Fanout = 1; REG Node = 'Y'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y } "NODE_NAME" } } { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.366 ns) 0.630 ns C~0 2 COMB LCCOMB_X25_Y10_N18 1 " "Info: 2: + IC(0.264 ns) + CELL(0.366 ns) = 0.630 ns; Loc. = LCCOMB_X25_Y10_N18; Fanout = 1; COMB Node = 'C~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { Y C~0 } "NODE_NAME" } } { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(1.972 ns) 4.115 ns C 3 PIN PIN_Y7 0 " "Info: 3: + IC(1.513 ns) + CELL(1.972 ns) = 4.115 ns; Loc. = PIN_Y7; Fanout = 0; PIN Node = 'C'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.485 ns" { C~0 C } "NODE_NAME" } } { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.338 ns ( 56.82 % ) " "Info: Total cell delay = 2.338 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.777 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.777 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.115 ns" { Y C~0 C } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.115 ns" { Y {} C~0 {} C {} } { 0.000ns 0.264ns 1.513ns } { 0.000ns 0.366ns 1.972ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { STRB STRB~clkctrl Y } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.159 ns" { STRB {} STRB~combout {} STRB~clkctrl {} Y {} } { 0.000ns 0.000ns 0.343ns 0.909ns } { 0.000ns 0.854ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.115 ns" { Y C~0 C } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.115 ns" { Y {} C~0 {} C {} } { 0.000ns 0.264ns 1.513ns } { 0.000ns 0.366ns 1.972ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Z I7 STRB -3.697 ns register " "Info: th for register \"Z\" (data pin = \"I7\", clock pin = \"STRB\") is -3.697 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "STRB destination 2.157 ns + Longest register " "Info: + Longest clock path from clock \"STRB\" to destination register is 2.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns STRB 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'STRB'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { STRB } "NODE_NAME" } } { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns STRB~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'STRB~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { STRB STRB~clkctrl } "NODE_NAME" } } { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.053 ns) 2.157 ns Z 3 REG LCCOMB_X25_Y10_N28 1 " "Info: 3: + IC(0.907 ns) + CELL(0.053 ns) = 2.157 ns; Loc. = LCCOMB_X25_Y10_N28; Fanout = 1; REG Node = 'Z'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.960 ns" { STRB~clkctrl Z } "NODE_NAME" } } { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.907 ns ( 42.05 % ) " "Info: Total cell delay = 0.907 ns ( 42.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.250 ns ( 57.95 % ) " "Info: Total interconnect delay = 1.250 ns ( 57.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { STRB STRB~clkctrl Z } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.157 ns" { STRB {} STRB~combout {} STRB~clkctrl {} Z {} } { 0.000ns 0.000ns 0.343ns 0.907ns } { 0.000ns 0.854ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.854 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns I7 1 PIN PIN_V9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 1; PIN Node = 'I7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I7 } "NODE_NAME" } } { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.045 ns) + CELL(0.272 ns) 5.116 ns Z~15 2 COMB LCCOMB_X25_Y10_N20 1 " "Info: 2: + IC(4.045 ns) + CELL(0.272 ns) = 5.116 ns; Loc. = LCCOMB_X25_Y10_N20; Fanout = 1; COMB Node = 'Z~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.317 ns" { I7 Z~15 } "NODE_NAME" } } { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.205 ns) + CELL(0.053 ns) 5.374 ns Z~17 3 COMB LCCOMB_X25_Y10_N30 2 " "Info: 3: + IC(0.205 ns) + CELL(0.053 ns) = 5.374 ns; Loc. = LCCOMB_X25_Y10_N30; Fanout = 2; COMB Node = 'Z~17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { Z~15 Z~17 } "NODE_NAME" } } { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.228 ns) 5.854 ns Z 4 REG LCCOMB_X25_Y10_N28 1 " "Info: 4: + IC(0.252 ns) + CELL(0.228 ns) = 5.854 ns; Loc. = LCCOMB_X25_Y10_N28; Fanout = 1; REG Node = 'Z'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { Z~17 Z } "NODE_NAME" } } { "mul.vhd" "" { Text "C:/Users/alari/Desktop/Multiplexor/mul.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.352 ns ( 23.10 % ) " "Info: Total cell delay = 1.352 ns ( 23.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.502 ns ( 76.90 % ) " "Info: Total interconnect delay = 4.502 ns ( 76.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.854 ns" { I7 Z~15 Z~17 Z } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.854 ns" { I7 {} I7~combout {} Z~15 {} Z~17 {} Z {} } { 0.000ns 0.000ns 4.045ns 0.205ns 0.252ns } { 0.000ns 0.799ns 0.272ns 0.053ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { STRB STRB~clkctrl Z } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.157 ns" { STRB {} STRB~combout {} STRB~clkctrl {} Z {} } { 0.000ns 0.000ns 0.343ns 0.907ns } { 0.000ns 0.854ns 0.000ns 0.053ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.854 ns" { I7 Z~15 Z~17 Z } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.854 ns" { I7 {} I7~combout {} Z~15 {} Z~17 {} Z {} } { 0.000ns 0.000ns 4.045ns 0.205ns 0.252ns } { 0.000ns 0.799ns 0.272ns 0.053ns 0.228ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 13:13:23 2018 " "Info: Processing ended: Tue Apr 10 13:13:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
