$date
	Sun Oct 23 08:14:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#397657
b10111 !
1"
#397658
b10111 &
b10111 %
1$
#397659
0"
#397662
b1000110 &
b1000110 %
#397666
b100011 &
b100011 %
#397670
b1101010 &
b1101010 %
#397674
b110101 &
b110101 %
#397678
b10100000 &
b10100000 %
#397682
b1010000 &
b1010000 %
#397686
b101000 &
b101000 %
#397690
b10100 &
b10100 %
#397694
b1010 &
b1010 %
#397698
b101 &
b101 %
#397702
b10000 &
b10000 %
#397706
b1000 &
b1000 %
#397710
b100 &
b100 %
#397714
b10 &
b10 %
#397718
b1 &
1#
b1 %
#397722
b0 &
b0 %
0#
0$
#1447508
b10 !
1"
#1447510
b10 &
b10 %
1$
#1447511
0"
#1447514
b1 &
b1 %
1#
#1447518
b0 &
0#
b0 %
0$
#2398731
b11100 !
1"
#2398734
b11100 &
b11100 %
1$
#2398735
0"
#2398738
b1110 &
b1110 %
#2398742
b111 &
b111 %
#2398746
b10110 &
b10110 %
#2398750
b1011 &
b1011 %
#2398754
b100010 &
b100010 %
#2398758
b10001 &
b10001 %
#2398762
b110100 &
b110100 %
#2398766
b11010 &
b11010 %
#2398770
b1101 &
b1101 %
#2398774
b101000 &
b101000 %
#2398778
b10100 &
b10100 %
#2398782
b1010 &
b1010 %
#2398786
b101 &
b101 %
#2398790
b10000 &
b10000 %
#2398794
b1000 &
b1000 %
#2398798
b100 &
b100 %
#2398802
b10 &
b10 %
#2398806
b1 &
1#
b1 %
#2398810
b0 &
b0 %
0#
0$
#4500012
