<stg><name>convolve_2d</name>


<trans_list>

<trans id="231" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="4" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="9" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2_2), !map !30

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2_1), !map !36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_2_0), !map !42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1_2), !map !48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1_1), !map !53

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_1_0), !map !58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0_2), !map !63

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0_1), !map !68

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %kernel_0_0), !map !73

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_stream_V), !map !78

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_V), !map !84

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @convolve_2d_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i32* %kernel_0_0, i32* %kernel_0_1, i32* %kernel_0_2, i32* %kernel_1_0, i32* %kernel_1_1, i32* %kernel_1_2, i32* %kernel_2_0, i32* %kernel_2_1, i32* %kernel_2_2, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader12:0  %indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader12:1  %i = phi i2 [ 0, %0 ], [ %i_t_mid2_v, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:2  %line_buf_1_6_1 = phi i32 [ undef, %0 ], [ %line_buf_1_6_2, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_1_6_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:3  %line_buf_1_5_1 = phi i32 [ undef, %0 ], [ %line_buf_1_5_2, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_1_5_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:4  %line_buf_1_4_1 = phi i32 [ undef, %0 ], [ %line_buf_1_4_2, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_1_4_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:5  %line_buf_1_3_1 = phi i32 [ undef, %0 ], [ %line_buf_1_3_2, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_1_3_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:6  %line_buf_1_2_1 = phi i32 [ undef, %0 ], [ %line_buf_1_2_2, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_1_2_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:7  %line_buf_1_1_1 = phi i32 [ undef, %0 ], [ %line_buf_1_1_2, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_1_1_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:8  %line_buf_1_0_1 = phi i32 [ undef, %0 ], [ %line_buf_1_0_2, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_1_0_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:9  %line_buf_0_6_1 = phi i32 [ undef, %0 ], [ %newSel2, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_0_6_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:10  %line_buf_0_5_1 = phi i32 [ undef, %0 ], [ %newSel5, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_0_5_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:11  %line_buf_0_4_1 = phi i32 [ undef, %0 ], [ %newSel8, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_0_4_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:12  %line_buf_0_3_1 = phi i32 [ undef, %0 ], [ %newSel10, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_0_3_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:13  %line_buf_0_2_1 = phi i32 [ undef, %0 ], [ %newSel13, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_0_2_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:14  %line_buf_0_1_1 = phi i32 [ undef, %0 ], [ %newSel15, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_0_1_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12:15  %line_buf_0_0_1 = phi i32 [ undef, %0 ], [ %line_buf_0_0_2, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_0_0_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader12:16  %j = phi i3 [ 0, %0 ], [ %j_1, %.preheader12.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:17  %exitcond_flatten = icmp eq i4 %indvar_flatten, -2

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader12:18  %indvar_flatten_next = add i4 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12:19  br i1 %exitcond_flatten, label %.preheader11.preheader.preheader, label %.preheader12.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader12.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @L_convolve_2d_label0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12.preheader:1  %exitcond = icmp eq i3 %j, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader12.preheader:2  %j_mid2 = select i1 %exitcond, i3 0, i3 %j

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12.preheader:3  %i_s = add i2 1, %i

]]></Node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader12.preheader:4  %i_t_mid2_v = select i1 %exitcond, i2 %i_s, i2 %i

]]></Node>
<StgValue><ssdm name="i_t_mid2_v"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="2">
<![CDATA[
.preheader12.preheader:5  %tmp = trunc i2 %i_t_mid2_v to i1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader12.preheader:6  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12.preheader:7  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader12.preheader:8  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12.preheader:9  %sel_tmp = icmp eq i3 %j_mid2, -3

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:10  %sel_tmp1 = select i1 %sel_tmp, i32 %line_buf_1_6_1, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12.preheader:11  %sel_tmp2 = icmp eq i3 %j_mid2, -4

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:12  %sel_tmp3 = select i1 %sel_tmp2, i32 %line_buf_1_6_1, i32 %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12.preheader:13  %sel_tmp4 = icmp eq i3 %j_mid2, 3

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:14  %sel_tmp5 = select i1 %sel_tmp4, i32 %line_buf_1_6_1, i32 %sel_tmp3

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12.preheader:15  %sel_tmp6 = icmp eq i3 %j_mid2, 2

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:16  %sel_tmp7 = select i1 %sel_tmp6, i32 %line_buf_1_6_1, i32 %sel_tmp5

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12.preheader:17  %sel_tmp8 = icmp eq i3 %j_mid2, 1

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:18  %sel_tmp9 = select i1 %sel_tmp8, i32 %line_buf_1_6_1, i32 %sel_tmp7

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12.preheader:19  %sel_tmp10 = icmp eq i3 %j_mid2, 0

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:20  %line_buf_1_6_6 = select i1 %sel_tmp10, i32 %line_buf_1_6_1, i32 %sel_tmp9

]]></Node>
<StgValue><ssdm name="line_buf_1_6_6"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:21  %sel_tmp11 = select i1 %sel_tmp, i32 0, i32 %line_buf_1_5_1

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:22  %sel_tmp12 = select i1 %sel_tmp2, i32 %line_buf_1_5_1, i32 %sel_tmp11

]]></Node>
<StgValue><ssdm name="sel_tmp12"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:23  %sel_tmp13 = select i1 %sel_tmp4, i32 %line_buf_1_5_1, i32 %sel_tmp12

]]></Node>
<StgValue><ssdm name="sel_tmp13"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:24  %sel_tmp14 = select i1 %sel_tmp6, i32 %line_buf_1_5_1, i32 %sel_tmp13

]]></Node>
<StgValue><ssdm name="sel_tmp14"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:25  %sel_tmp15 = select i1 %sel_tmp8, i32 %line_buf_1_5_1, i32 %sel_tmp14

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:26  %line_buf_1_5_6 = select i1 %sel_tmp10, i32 %line_buf_1_5_1, i32 %sel_tmp15

]]></Node>
<StgValue><ssdm name="line_buf_1_5_6"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:27  %sel_tmp16 = select i1 %sel_tmp2, i32 0, i32 %line_buf_1_4_1

]]></Node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:28  %sel_tmp17 = select i1 %sel_tmp4, i32 %line_buf_1_4_1, i32 %sel_tmp16

]]></Node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:29  %sel_tmp18 = select i1 %sel_tmp6, i32 %line_buf_1_4_1, i32 %sel_tmp17

]]></Node>
<StgValue><ssdm name="sel_tmp18"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:30  %sel_tmp19 = select i1 %sel_tmp8, i32 %line_buf_1_4_1, i32 %sel_tmp18

]]></Node>
<StgValue><ssdm name="sel_tmp19"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:31  %line_buf_1_4_6 = select i1 %sel_tmp10, i32 %line_buf_1_4_1, i32 %sel_tmp19

]]></Node>
<StgValue><ssdm name="line_buf_1_4_6"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:32  %sel_tmp20 = select i1 %sel_tmp4, i32 0, i32 %line_buf_1_3_1

]]></Node>
<StgValue><ssdm name="sel_tmp20"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:33  %sel_tmp21 = select i1 %sel_tmp6, i32 %line_buf_1_3_1, i32 %sel_tmp20

]]></Node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:34  %sel_tmp22 = select i1 %sel_tmp8, i32 %line_buf_1_3_1, i32 %sel_tmp21

]]></Node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:35  %line_buf_1_3_6 = select i1 %sel_tmp10, i32 %line_buf_1_3_1, i32 %sel_tmp22

]]></Node>
<StgValue><ssdm name="line_buf_1_3_6"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:36  %sel_tmp23 = select i1 %sel_tmp6, i32 0, i32 %line_buf_1_2_1

]]></Node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:37  %sel_tmp24 = select i1 %sel_tmp8, i32 %line_buf_1_2_1, i32 %sel_tmp23

]]></Node>
<StgValue><ssdm name="sel_tmp24"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:38  %line_buf_1_2_6 = select i1 %sel_tmp10, i32 %line_buf_1_2_1, i32 %sel_tmp24

]]></Node>
<StgValue><ssdm name="line_buf_1_2_6"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:39  %sel_tmp25 = select i1 %sel_tmp8, i32 0, i32 %line_buf_1_1_1

]]></Node>
<StgValue><ssdm name="sel_tmp25"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:40  %line_buf_1_1_6 = select i1 %sel_tmp10, i32 %line_buf_1_1_1, i32 %sel_tmp25

]]></Node>
<StgValue><ssdm name="line_buf_1_1_6"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:41  %line_buf_1_0_6 = select i1 %sel_tmp10, i32 0, i32 %line_buf_1_0_1

]]></Node>
<StgValue><ssdm name="line_buf_1_0_6"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:42  %line_buf_0_0_6 = select i1 %sel_tmp10, i32 0, i32 %line_buf_0_0_1

]]></Node>
<StgValue><ssdm name="line_buf_0_0_6"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:43  %line_buf_1_6_2 = select i1 %tmp, i32 %line_buf_1_6_6, i32 %line_buf_1_6_1

]]></Node>
<StgValue><ssdm name="line_buf_1_6_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:44  %line_buf_1_5_2 = select i1 %tmp, i32 %line_buf_1_5_6, i32 %line_buf_1_5_1

]]></Node>
<StgValue><ssdm name="line_buf_1_5_2"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:45  %line_buf_1_4_2 = select i1 %tmp, i32 %line_buf_1_4_6, i32 %line_buf_1_4_1

]]></Node>
<StgValue><ssdm name="line_buf_1_4_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:46  %line_buf_1_3_2 = select i1 %tmp, i32 %line_buf_1_3_6, i32 %line_buf_1_3_1

]]></Node>
<StgValue><ssdm name="line_buf_1_3_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:47  %line_buf_1_2_2 = select i1 %tmp, i32 %line_buf_1_2_6, i32 %line_buf_1_2_1

]]></Node>
<StgValue><ssdm name="line_buf_1_2_2"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:48  %line_buf_1_1_2 = select i1 %tmp, i32 %line_buf_1_1_6, i32 %line_buf_1_1_1

]]></Node>
<StgValue><ssdm name="line_buf_1_1_2"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:49  %line_buf_1_0_2 = select i1 %tmp, i32 %line_buf_1_0_6, i32 %line_buf_1_0_1

]]></Node>
<StgValue><ssdm name="line_buf_1_0_2"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader12.preheader:50  %or_cond = or i1 %tmp, %sel_tmp10

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader12.preheader:51  %or_cond1 = or i1 %sel_tmp8, %sel_tmp6

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader12.preheader:52  %or_cond2 = or i1 %sel_tmp4, %sel_tmp2

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:53  %newSel = select i1 %sel_tmp, i32 %line_buf_0_6_1, i32 0

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader12.preheader:54  %or_cond3 = or i1 %or_cond, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:55  %newSel1 = select i1 %or_cond2, i32 %line_buf_0_6_1, i32 %newSel

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:56  %newSel2 = select i1 %or_cond3, i32 %line_buf_0_6_1, i32 %newSel1

]]></Node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:57  %newSel3 = select i1 %sel_tmp, i32 0, i32 %line_buf_0_5_1

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:58  %newSel4 = select i1 %or_cond2, i32 %line_buf_0_5_1, i32 %newSel3

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:59  %newSel5 = select i1 %or_cond3, i32 %line_buf_0_5_1, i32 %newSel4

]]></Node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:60  %newSel6 = select i1 %sel_tmp4, i32 %line_buf_0_4_1, i32 0

]]></Node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:61  %newSel7 = select i1 %or_cond2, i32 %newSel6, i32 %line_buf_0_4_1

]]></Node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:62  %newSel8 = select i1 %or_cond3, i32 %line_buf_0_4_1, i32 %newSel7

]]></Node>
<StgValue><ssdm name="newSel8"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:63  %newSel9 = select i1 %sel_tmp4, i32 0, i32 %line_buf_0_3_1

]]></Node>
<StgValue><ssdm name="newSel9"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:64  %newSel10 = select i1 %or_cond3, i32 %line_buf_0_3_1, i32 %newSel9

]]></Node>
<StgValue><ssdm name="newSel10"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:65  %newSel11 = select i1 %sel_tmp8, i32 %line_buf_0_2_1, i32 0

]]></Node>
<StgValue><ssdm name="newSel11"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:66  %newSel12 = select i1 %or_cond, i32 %line_buf_0_2_1, i32 %newSel11

]]></Node>
<StgValue><ssdm name="newSel12"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:67  %newSel13 = select i1 %or_cond3, i32 %newSel12, i32 %line_buf_0_2_1

]]></Node>
<StgValue><ssdm name="newSel13"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:68  %newSel14 = select i1 %sel_tmp8, i32 0, i32 %line_buf_0_1_1

]]></Node>
<StgValue><ssdm name="newSel14"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:69  %newSel15 = select i1 %or_cond, i32 %line_buf_0_1_1, i32 %newSel14

]]></Node>
<StgValue><ssdm name="newSel15"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader:70  %line_buf_0_0_2 = select i1 %tmp, i32 %line_buf_0_0_1, i32 %line_buf_0_0_6

]]></Node>
<StgValue><ssdm name="line_buf_0_0_2"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader12.preheader:71  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str7, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader12.preheader:72  %j_1 = add i3 1, %j_mid2

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader:73  br label %.preheader12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader.preheader:0  %window_2_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_2_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader.preheader:1  %window_0_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_0_0"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader.preheader:2  %window_0_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_0_1"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader.preheader:3  %window_2_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_2_0"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader.preheader:4  %window_1_0 = alloca i32

]]></Node>
<StgValue><ssdm name="window_1_0"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader.preheader:5  %window_1_1 = alloca i32

]]></Node>
<StgValue><ssdm name="window_1_1"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader.preheader:6  br label %.preheader11.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader11.preheader:0  %indvar_flatten6 = phi i6 [ %indvar_flatten_next7, %._crit_edge14 ], [ 0, %.preheader11.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader11.preheader:1  %y_assign = phi i3 [ %y_assign_mid2, %._crit_edge14 ], [ 0, %.preheader11.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11.preheader:2  %line_buf_1_6_4 = phi i32 [ %line_buf_1_6, %._crit_edge14 ], [ %line_buf_1_6_1, %.preheader11.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_1_6_4"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11.preheader:3  %line_buf_1_5_4 = phi i32 [ %line_buf_1_6_7, %._crit_edge14 ], [ %line_buf_1_5_1, %.preheader11.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_1_5_4"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11.preheader:4  %line_buf_1_6_8 = phi i32 [ %line_buf_1_6_9, %._crit_edge14 ], [ %line_buf_1_4_1, %.preheader11.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_1_6_8"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11.preheader:5  %line_buf_1_6_17 = phi i32 [ %line_buf_1_6_18, %._crit_edge14 ], [ %line_buf_1_3_1, %.preheader11.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_1_6_17"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11.preheader:6  %line_buf_1_6_3 = phi i32 [ %line_buf_1_6_19, %._crit_edge14 ], [ %line_buf_1_2_1, %.preheader11.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_1_6_3"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11.preheader:7  %line_buf_1_6_5 = phi i32 [ %line_buf_1_6_21, %._crit_edge14 ], [ %line_buf_1_1_1, %.preheader11.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_1_6_5"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11.preheader:8  %line_buf_1_6_10 = phi i32 [ %line_buf_1_6_22, %._crit_edge14 ], [ %line_buf_1_0_1, %.preheader11.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_1_6_10"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11.preheader:9  %line_buf_0_6_4 = phi i32 [ %line_buf_0_6, %._crit_edge14 ], [ %line_buf_0_6_1, %.preheader11.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_0_6_4"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11.preheader:10  %line_buf_0_5_4 = phi i32 [ %line_buf_0_6_5, %._crit_edge14 ], [ %line_buf_0_5_1, %.preheader11.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_0_5_4"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11.preheader:11  %line_buf_0_6_6 = phi i32 [ %line_buf_0_6_7, %._crit_edge14 ], [ %line_buf_0_4_1, %.preheader11.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_0_6_6"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11.preheader:12  %line_buf_0_6_8 = phi i32 [ %line_buf_0_6_9, %._crit_edge14 ], [ %line_buf_0_3_1, %.preheader11.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_0_6_8"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11.preheader:13  %line_buf_0_6_15 = phi i32 [ %line_buf_0_6_16, %._crit_edge14 ], [ %line_buf_0_2_1, %.preheader11.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_0_6_15"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11.preheader:14  %line_buf_0_6_2 = phi i32 [ %line_buf_0_6_18, %._crit_edge14 ], [ %line_buf_0_1_1, %.preheader11.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_0_6_2"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11.preheader:15  %line_buf_0_6_3 = phi i32 [ %line_buf_0_6_19, %._crit_edge14 ], [ %line_buf_0_0_1, %.preheader11.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="line_buf_0_6_3"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader11.preheader:16  %x_assign = phi i3 [ %x, %._crit_edge14 ], [ 0, %.preheader11.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader:17  %window_2_1_load = load i32* %window_2_1

]]></Node>
<StgValue><ssdm name="window_2_1_load"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader:18  %window_0_0_load = load i32* %window_0_0

]]></Node>
<StgValue><ssdm name="window_0_0_load"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader:19  %window_0_1_load = load i32* %window_0_1

]]></Node>
<StgValue><ssdm name="window_0_1_load"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader:20  %window_2_0_load = load i32* %window_2_0

]]></Node>
<StgValue><ssdm name="window_2_0_load"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader:21  %window_1_0_load = load i32* %window_1_0

]]></Node>
<StgValue><ssdm name="window_1_0_load"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
.preheader11.preheader:22  %window_1_1_load = load i32* %window_1_1

]]></Node>
<StgValue><ssdm name="window_1_1_load"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader11.preheader:23  %exitcond_flatten8 = icmp eq i6 %indvar_flatten6, -15

]]></Node>
<StgValue><ssdm name="exitcond_flatten8"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader11.preheader:24  %indvar_flatten_next7 = add i6 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:25  store i32 %window_1_1_load, i32* %window_1_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:26  store i32 %window_2_1_load, i32* %window_2_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:27  store i32 %window_0_1_load, i32* %window_0_0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11.preheader:28  br i1 %exitcond_flatten8, label %2, label %.preheader11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
.preheader11:0  %window_2_1_load_1 = load i32* %window_2_1

]]></Node>
<StgValue><ssdm name="window_2_1_load_1"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
.preheader11:1  %window_0_1_load_1 = load i32* %window_0_1

]]></Node>
<StgValue><ssdm name="window_0_1_load_1"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
.preheader11:2  %window_1_1_load_1 = load i32* %window_1_1

]]></Node>
<StgValue><ssdm name="window_1_1_load_1"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11:3  call void (...)* @_ssdm_op_SpecLoopName([38 x i8]* @convolve_2d_label6_c)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11:4  %exitcond1 = icmp eq i3 %x_assign, -1

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader11:5  %x_assign_mid2 = select i1 %exitcond1, i3 0, i3 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_mid2"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11:6  %y = add i3 %y_assign, 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11:7  %tmp_1_mid1 = icmp ne i3 %y, 0

]]></Node>
<StgValue><ssdm name="tmp_1_mid1"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11:8  %tmp_s = icmp ne i3 %y_assign, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader11:9  %tmp_1_mid2 = select i1 %exitcond1, i1 %tmp_1_mid1, i1 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1_mid2"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader11:10  %y_assign_mid2 = select i1 %exitcond1, i3 %y, i3 %y_assign

]]></Node>
<StgValue><ssdm name="y_assign_mid2"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11:11  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader11:12  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader11:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:14  %tmp_5 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %in_stream_V)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="3">
<![CDATA[
.preheader11:15  %window_0_2 = call i32 @_ssdm_op_Mux.ap_auto.7i32.i3(i32 %line_buf_0_6_3, i32 %line_buf_0_6_2, i32 %line_buf_0_6_15, i32 %line_buf_0_6_8, i32 %line_buf_0_6_6, i32 %line_buf_0_5_4, i32 %line_buf_0_6_4, i3 %x_assign_mid2)

]]></Node>
<StgValue><ssdm name="window_0_2"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="3">
<![CDATA[
.preheader11:16  %window_1_2 = call i32 @_ssdm_op_Mux.ap_auto.7i32.i3(i32 %line_buf_1_6_10, i32 %line_buf_1_6_5, i32 %line_buf_1_6_3, i32 %line_buf_1_6_17, i32 %line_buf_1_6_8, i32 %line_buf_1_5_4, i32 %line_buf_1_6_4, i3 %x_assign_mid2)

]]></Node>
<StgValue><ssdm name="window_1_2"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11:17  %sel_tmp26 = icmp eq i3 %x_assign_mid2, -3

]]></Node>
<StgValue><ssdm name="sel_tmp26"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11:18  %sel_tmp27 = icmp eq i3 %x_assign_mid2, -4

]]></Node>
<StgValue><ssdm name="sel_tmp27"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11:19  %sel_tmp28 = icmp eq i3 %x_assign_mid2, 3

]]></Node>
<StgValue><ssdm name="sel_tmp28"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11:20  %sel_tmp29 = icmp eq i3 %x_assign_mid2, 2

]]></Node>
<StgValue><ssdm name="sel_tmp29"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11:21  %sel_tmp30 = icmp eq i3 %x_assign_mid2, 1

]]></Node>
<StgValue><ssdm name="sel_tmp30"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11:22  %sel_tmp31 = icmp eq i3 %x_assign_mid2, 0

]]></Node>
<StgValue><ssdm name="sel_tmp31"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:23  %or_cond4 = or i1 %sel_tmp31, %sel_tmp30

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:24  %or_cond5 = or i1 %sel_tmp29, %sel_tmp28

]]></Node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:25  %or_cond6 = or i1 %sel_tmp27, %sel_tmp26

]]></Node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:26  %or_cond7 = or i1 %or_cond4, %or_cond5

]]></Node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:27  %newSel16 = select i1 %or_cond6, i32 %line_buf_0_6_4, i32 %window_1_2

]]></Node>
<StgValue><ssdm name="newSel16"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:28  %line_buf_0_6 = select i1 %or_cond7, i32 %line_buf_0_6_4, i32 %newSel16

]]></Node>
<StgValue><ssdm name="line_buf_0_6"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:29  %newSel17 = select i1 %sel_tmp27, i32 %line_buf_0_5_4, i32 %window_1_2

]]></Node>
<StgValue><ssdm name="newSel17"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:30  %newSel18 = select i1 %or_cond6, i32 %newSel17, i32 %line_buf_0_5_4

]]></Node>
<StgValue><ssdm name="newSel18"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:31  %line_buf_0_6_5 = select i1 %or_cond7, i32 %line_buf_0_5_4, i32 %newSel18

]]></Node>
<StgValue><ssdm name="line_buf_0_6_5"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:32  %newSel19 = select i1 %sel_tmp27, i32 %window_1_2, i32 %line_buf_0_6_6

]]></Node>
<StgValue><ssdm name="newSel19"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:33  %line_buf_0_6_7 = select i1 %or_cond7, i32 %line_buf_0_6_6, i32 %newSel19

]]></Node>
<StgValue><ssdm name="line_buf_0_6_7"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:34  %newSel20 = select i1 %sel_tmp29, i32 %line_buf_0_6_8, i32 %window_1_2

]]></Node>
<StgValue><ssdm name="newSel20"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:35  %newSel21 = select i1 %or_cond4, i32 %line_buf_0_6_8, i32 %newSel20

]]></Node>
<StgValue><ssdm name="newSel21"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:36  %line_buf_0_6_9 = select i1 %or_cond7, i32 %newSel21, i32 %line_buf_0_6_8

]]></Node>
<StgValue><ssdm name="line_buf_0_6_9"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:37  %newSel22 = select i1 %sel_tmp29, i32 %window_1_2, i32 %line_buf_0_6_15

]]></Node>
<StgValue><ssdm name="newSel22"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:38  %line_buf_0_6_16 = select i1 %or_cond4, i32 %line_buf_0_6_15, i32 %newSel22

]]></Node>
<StgValue><ssdm name="line_buf_0_6_16"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:39  %line_buf_0_6_17 = select i1 %sel_tmp30, i32 %window_1_2, i32 %line_buf_0_6_2

]]></Node>
<StgValue><ssdm name="line_buf_0_6_17"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:40  %line_buf_0_6_18 = select i1 %sel_tmp31, i32 %line_buf_0_6_2, i32 %line_buf_0_6_17

]]></Node>
<StgValue><ssdm name="line_buf_0_6_18"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:41  %line_buf_0_6_19 = select i1 %sel_tmp31, i32 %window_1_2, i32 %line_buf_0_6_3

]]></Node>
<StgValue><ssdm name="line_buf_0_6_19"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:42  %newSel23 = select i1 %or_cond6, i32 %line_buf_1_6_4, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="newSel23"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:43  %line_buf_1_6 = select i1 %or_cond7, i32 %line_buf_1_6_4, i32 %newSel23

]]></Node>
<StgValue><ssdm name="line_buf_1_6"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:44  %newSel24 = select i1 %sel_tmp27, i32 %line_buf_1_5_4, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="newSel24"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:45  %newSel25 = select i1 %or_cond6, i32 %newSel24, i32 %line_buf_1_5_4

]]></Node>
<StgValue><ssdm name="newSel25"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:46  %line_buf_1_6_7 = select i1 %or_cond7, i32 %line_buf_1_5_4, i32 %newSel25

]]></Node>
<StgValue><ssdm name="line_buf_1_6_7"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:47  %newSel26 = select i1 %sel_tmp27, i32 %tmp_5, i32 %line_buf_1_6_8

]]></Node>
<StgValue><ssdm name="newSel26"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:48  %line_buf_1_6_9 = select i1 %or_cond7, i32 %line_buf_1_6_8, i32 %newSel26

]]></Node>
<StgValue><ssdm name="line_buf_1_6_9"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:49  %newSel27 = select i1 %sel_tmp29, i32 %line_buf_1_6_17, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="newSel27"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:50  %newSel28 = select i1 %or_cond4, i32 %line_buf_1_6_17, i32 %newSel27

]]></Node>
<StgValue><ssdm name="newSel28"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:51  %line_buf_1_6_18 = select i1 %or_cond7, i32 %newSel28, i32 %line_buf_1_6_17

]]></Node>
<StgValue><ssdm name="line_buf_1_6_18"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:52  %newSel29 = select i1 %sel_tmp29, i32 %tmp_5, i32 %line_buf_1_6_3

]]></Node>
<StgValue><ssdm name="newSel29"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:53  %line_buf_1_6_19 = select i1 %or_cond4, i32 %line_buf_1_6_3, i32 %newSel29

]]></Node>
<StgValue><ssdm name="line_buf_1_6_19"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:54  %line_buf_1_6_20 = select i1 %sel_tmp30, i32 %tmp_5, i32 %line_buf_1_6_5

]]></Node>
<StgValue><ssdm name="line_buf_1_6_20"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:55  %line_buf_1_6_21 = select i1 %sel_tmp31, i32 %line_buf_1_6_5, i32 %line_buf_1_6_20

]]></Node>
<StgValue><ssdm name="line_buf_1_6_21"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11:56  %line_buf_1_6_22 = select i1 %sel_tmp31, i32 %tmp_5, i32 %line_buf_1_6_10

]]></Node>
<StgValue><ssdm name="line_buf_1_6_22"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader11:57  %tmp_7 = icmp ne i3 %x_assign_mid2, 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:58  %or_cond_4 = and i1 %tmp_1_mid2, %tmp_7

]]></Node>
<StgValue><ssdm name="or_cond_4"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:59  store i32 %window_1_2, i32* %window_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:60  store i32 %window_0_2, i32* %window_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11:61  store i32 %tmp_5, i32* %window_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:62  br i1 %or_cond_4, label %1, label %._crit_edge14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge14:0  %empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str9, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge14:1  %x = add i3 %x_assign_mid2, 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge14:2  br label %.preheader11.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="223" st_id="5" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
:0  %result = call fastcc i32 @convolve(i32 %window_0_0_load, i32 %window_0_1_load_1, i32 %window_0_2, i32 %window_1_0_load, i32 %window_1_1_load_1, i32 %window_1_2, i32 %window_2_0_load, i32 %window_2_1_load_1, i32 %tmp_5, i32* %kernel_0_0, i32* %kernel_0_1, i32* %kernel_0_2, i32* %kernel_1_0, i32* %kernel_1_1, i32* %kernel_1_2, i32* %kernel_2_0, i32* %kernel_2_1, i32* %kernel_2_2)

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="224" st_id="6" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
:0  %result = call fastcc i32 @convolve(i32 %window_0_0_load, i32 %window_0_1_load_1, i32 %window_0_2, i32 %window_1_0_load, i32 %window_1_1_load_1, i32 %window_1_2, i32 %window_2_0_load, i32 %window_2_1_load_1, i32 %tmp_5, i32* %kernel_0_0, i32* %kernel_0_1, i32* %kernel_0_2, i32* %kernel_1_0, i32* %kernel_1_1, i32* %kernel_1_2, i32* %kernel_2_0, i32* %kernel_2_1, i32* %kernel_2_2)

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="225" st_id="7" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
:0  %result = call fastcc i32 @convolve(i32 %window_0_0_load, i32 %window_0_1_load_1, i32 %window_0_2, i32 %window_1_0_load, i32 %window_1_1_load_1, i32 %window_1_2, i32 %window_2_0_load, i32 %window_2_1_load_1, i32 %tmp_5, i32* %kernel_0_0, i32* %kernel_0_1, i32* %kernel_0_2, i32* %kernel_1_0, i32* %kernel_1_1, i32* %kernel_1_2, i32* %kernel_2_0, i32* %kernel_2_1, i32* %kernel_2_2)

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="226" st_id="8" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
:0  %result = call fastcc i32 @convolve(i32 %window_0_0_load, i32 %window_0_1_load_1, i32 %window_0_2, i32 %window_1_0_load, i32 %window_1_1_load_1, i32 %window_1_2, i32 %window_2_0_load, i32 %window_2_1_load_1, i32 %tmp_5, i32* %kernel_0_0, i32* %kernel_0_1, i32* %kernel_0_2, i32* %kernel_1_0, i32* %kernel_1_1, i32* %kernel_1_2, i32* %kernel_2_0, i32* %kernel_2_1, i32* %kernel_2_2)

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %out_stream_V, i32 %result)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="228" st_id="9" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %out_stream_V, i32 %result)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_cond_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="230" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
