#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 18 02:33:55 2020
# Process ID: 16408
# Current directory: C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.runs/synth_1
# Command line: vivado.exe -log CountDownTimer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CountDownTimer.tcl
# Log file: C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.runs/synth_1/CountDownTimer.vds
# Journal file: C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CountDownTimer.tcl -notrace
Command: synth_design -top CountDownTimer -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8332 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 813.953 ; gain = 233.387
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CountDownTimer' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/imports/CountDownTimer/CountDownTimer.vhd:17]
INFO: [Synth 8-638] synthesizing module 'ResetModule' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/ResetModule.vhd:33]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ResetModule' (1#1) [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/ResetModule.vhd:33]
INFO: [Synth 8-638] synthesizing module 'PulseGenerator' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/PulseGenerator.vhd:36]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PulseGenerator' (2#1) [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/PulseGenerator.vhd:36]
INFO: [Synth 8-638] synthesizing module 'DebounceUnit' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/DebounceUnit.vhd:36]
	Parameter kHzClkFreq bound to: 100000 - type: integer 
	Parameter mSecMinInWidth bound to: 100 - type: integer 
	Parameter inPolarity bound to: 1'b1 
	Parameter outPolarity bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'DebounceUnit' (3#1) [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/DebounceUnit.vhd:36]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/ControlUnit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (4#1) [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/ControlUnit.vhd:47]
INFO: [Synth 8-638] synthesizing module 'CountDatapath' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/CountDatapath.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'CountDatapath' (5#1) [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/CountDatapath.vhd:46]
INFO: [Synth 8-638] synthesizing module 'Nexys4DisplayDriver' [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/Nexys4DisplayDriver.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Nexys4DisplayDriver' (6#1) [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/new/Nexys4DisplayDriver.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'CountDownTimer' (7#1) [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/sources_1/imports/CountDownTimer/CountDownTimer.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 887.930 ; gain = 307.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 887.930 ; gain = 307.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 887.930 ; gain = 307.363
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 887.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/constrs_1/imports/Resources/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.srcs/constrs_1/imports/Resources/Nexys4_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 957.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 961.250 ; gain = 3.887
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 961.250 ; gain = 380.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 961.250 ; gain = 380.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 961.250 ; gain = 380.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 961.250 ; gain = 380.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CountDownTimer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module DebounceUnit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 961.250 ; gain = 380.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 961.250 ; gain = 380.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 961.250 ; gain = 380.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 980.570 ; gain = 400.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 986.348 ; gain = 405.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 986.348 ; gain = 405.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 986.348 ; gain = 405.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 986.348 ; gain = 405.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 986.348 ; gain = 405.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 986.348 ; gain = 405.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |ResetModule         |         1|
|2     |PulseGenerator      |         1|
|3     |ControlUnit         |         1|
|4     |CountDatapath       |         1|
|5     |Nexys4DisplayDriver |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |ControlUnit         |     1|
|2     |CountDatapath       |     1|
|3     |Nexys4DisplayDriver |     1|
|4     |PulseGenerator      |     1|
|5     |ResetModule         |     1|
|6     |BUFG                |     1|
|7     |CARRY4              |    12|
|8     |LUT1                |    50|
|9     |LUT2                |    24|
|10    |LUT3                |     2|
|11    |LUT4                |    10|
|12    |LUT5                |     2|
|13    |LUT6                |     4|
|14    |FDRE                |    56|
|15    |IBUF                |     6|
|16    |OBUF                |    17|
+------+--------------------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |   236|
|2     |  set_but_debouncer   |DebounceUnit   |    77|
|3     |  start_but_debouncer |DebounceUnit_0 |    77|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 986.348 ; gain = 405.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:01:06 . Memory (MB): peak = 986.348 ; gain = 332.461
Synthesis Optimization Complete : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 986.348 ; gain = 405.781
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 997.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1001.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:28 . Memory (MB): peak = 1001.684 ; gain = 700.090
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1001.684 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
WARNING: [Runs 36-115] Could not delete directory 'C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.runs/synth_1/.Xil/Vivado-16408-ASUS-PC/dcp0'.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Pedro/Dropbox/UA/CR/Labs/Lab3/CountDownTimerDemo/CountDownTimerDemo.runs/synth_1/CountDownTimer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CountDownTimer_utilization_synth.rpt -pb CountDownTimer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 18 02:35:32 2020...
