

================================================================
== Vivado HLS Report for 'GEMM_3D_float'
================================================================
* Date:           Tue Dec  3 18:02:13 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_4th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2705|     2705| 27.050 us | 27.050 us |  2705|  2705|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- GEMM_3D_FLOAT_LOOP_1   |     2704|     2704|       338|          -|          -|     8|    no    |
        | + GEMM_3D_FLOAT_LOOP_3  |      336|      336|         7|          -|          -|    48|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:236]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.46>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %GEMM_3D_FLOAT_LOOP_2_end ]"   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.30ns)   --->   "%icmp_ln236 = icmp eq i4 %i_0, -8" [./layer.h:236]   --->   Operation 12 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [./layer.h:236]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln236, label %3, label %GEMM_3D_FLOAT_LOOP_2_begin" [./layer.h:236]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str28) nounwind" [./layer.h:236]   --->   Operation 16 'specloopname' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0, i3 0)" [./layer.h:241]   --->   Operation 17 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i7 %tmp_s to i8" [./layer.h:241]   --->   Operation 18 'zext' 'zext_ln1116' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_92 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_0, i1 false)" [./layer.h:241]   --->   Operation 19 'bitconcatenate' 'tmp_92' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i5 %tmp_92 to i8" [./layer.h:241]   --->   Operation 20 'zext' 'zext_ln1116_6' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.87ns)   --->   "%sub_ln1116 = sub i8 %zext_ln1116, %zext_ln1116_6" [./layer.h:241]   --->   Operation 21 'sub' 'sub_ln1116' <Predicate = (!icmp_ln236)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i8 %sub_ln1116 to i9" [./layer.h:241]   --->   Operation 22 'sext' 'sext_ln1116' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i8 %sub_ln1116 to i64" [./layer.h:241]   --->   Operation 23 'sext' 'sext_ln1116_2' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%input_1_0_V_addr = getelementptr [48 x i40]* %input_1_0_V, i64 0, i64 %sext_ln1116_2" [./layer.h:241]   --->   Operation 24 'getelementptr' 'input_1_0_V_addr' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%or_ln1116 = or i64 %sext_ln1116_2, 1" [./layer.h:241]   --->   Operation 25 'or' 'or_ln1116' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_1 = getelementptr [48 x i40]* %input_1_0_V, i64 0, i64 %or_ln1116" [./layer.h:241]   --->   Operation 26 'getelementptr' 'input_1_0_V_addr_1' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.91ns)   --->   "%add_ln1116 = add i9 2, %sext_ln1116" [./layer.h:241]   --->   Operation 27 'add' 'add_ln1116' <Predicate = (!icmp_ln236)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i9 %add_ln1116 to i64" [./layer.h:241]   --->   Operation 28 'sext' 'sext_ln1116_3' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_2 = getelementptr [48 x i40]* %input_1_0_V, i64 0, i64 %sext_ln1116_3" [./layer.h:241]   --->   Operation 29 'getelementptr' 'input_1_0_V_addr_2' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.91ns)   --->   "%add_ln1116_1 = add i9 3, %sext_ln1116" [./layer.h:241]   --->   Operation 30 'add' 'add_ln1116_1' <Predicate = (!icmp_ln236)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i9 %add_ln1116_1 to i64" [./layer.h:241]   --->   Operation 31 'sext' 'sext_ln1116_4' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_3 = getelementptr [48 x i40]* %input_1_0_V, i64 0, i64 %sext_ln1116_4" [./layer.h:241]   --->   Operation 32 'getelementptr' 'input_1_0_V_addr_3' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.91ns)   --->   "%add_ln1116_2 = add i9 4, %sext_ln1116" [./layer.h:241]   --->   Operation 33 'add' 'add_ln1116_2' <Predicate = (!icmp_ln236)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i9 %add_ln1116_2 to i64" [./layer.h:241]   --->   Operation 34 'sext' 'sext_ln1116_5' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_4 = getelementptr [48 x i40]* %input_1_0_V, i64 0, i64 %sext_ln1116_5" [./layer.h:241]   --->   Operation 35 'getelementptr' 'input_1_0_V_addr_4' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.91ns)   --->   "%add_ln1116_3 = add i9 5, %sext_ln1116" [./layer.h:241]   --->   Operation 36 'add' 'add_ln1116_3' <Predicate = (!icmp_ln236)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i9 %add_ln1116_3 to i64" [./layer.h:241]   --->   Operation 37 'sext' 'sext_ln1116_6' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%input_1_0_V_addr_5 = getelementptr [48 x i40]* %input_1_0_V, i64 0, i64 %sext_ln1116_6" [./layer.h:241]   --->   Operation 38 'getelementptr' 'input_1_0_V_addr_5' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_93 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i_0, i8 0)" [./layer.h:241]   --->   Operation 39 'bitconcatenate' 'tmp_93' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i12 %tmp_93 to i13" [./layer.h:241]   --->   Operation 40 'zext' 'zext_ln1117' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_94 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %i_0, i5 0)" [./layer.h:241]   --->   Operation 41 'bitconcatenate' 'tmp_94' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i9 %tmp_94 to i13" [./layer.h:241]   --->   Operation 42 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.54ns)   --->   "%add_ln1117 = add i13 %zext_ln1117, %zext_ln1117_1" [./layer.h:241]   --->   Operation 43 'add' 'add_ln1117' <Predicate = (!icmp_ln236)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i64 %or_ln1116 to i7" [./layer.h:241]   --->   Operation 44 'trunc' 'trunc_ln1117' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl10_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln1117, i6 0)" [./layer.h:241]   --->   Operation 45 'bitconcatenate' 'p_shl10_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln1117_1 = trunc i64 %or_ln1116 to i9" [./layer.h:241]   --->   Operation 46 'trunc' 'trunc_ln1117_1' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl11_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %trunc_ln1117_1, i4 0)" [./layer.h:241]   --->   Operation 47 'bitconcatenate' 'p_shl11_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.67ns)   --->   "%sub_ln1117 = sub i13 %p_shl10_cast, %p_shl11_cast" [./layer.h:241]   --->   Operation 48 'sub' 'sub_ln1117' <Predicate = (!icmp_ln236)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln1117_2 = trunc i9 %add_ln1116 to i7" [./layer.h:241]   --->   Operation 49 'trunc' 'trunc_ln1117_2' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln1117_2, i6 0)" [./layer.h:241]   --->   Operation 50 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl9_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %add_ln1116, i4 0)" [./layer.h:241]   --->   Operation 51 'bitconcatenate' 'p_shl9_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.67ns)   --->   "%sub_ln1117_1 = sub i13 %p_shl8_cast, %p_shl9_cast" [./layer.h:241]   --->   Operation 52 'sub' 'sub_ln1117_1' <Predicate = (!icmp_ln236)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln1117_3 = trunc i9 %add_ln1116_1 to i7" [./layer.h:241]   --->   Operation 53 'trunc' 'trunc_ln1117_3' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln1117_3, i6 0)" [./layer.h:241]   --->   Operation 54 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl7_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %add_ln1116_1, i4 0)" [./layer.h:241]   --->   Operation 55 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.67ns)   --->   "%sub_ln1117_2 = sub i13 %p_shl6_cast, %p_shl7_cast" [./layer.h:241]   --->   Operation 56 'sub' 'sub_ln1117_2' <Predicate = (!icmp_ln236)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln1117_4 = trunc i9 %add_ln1116_2 to i7" [./layer.h:241]   --->   Operation 57 'trunc' 'trunc_ln1117_4' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln1117_4, i6 0)" [./layer.h:241]   --->   Operation 58 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %add_ln1116_2, i4 0)" [./layer.h:241]   --->   Operation 59 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.67ns)   --->   "%sub_ln1117_3 = sub i13 %p_shl4_cast, %p_shl5_cast" [./layer.h:241]   --->   Operation 60 'sub' 'sub_ln1117_3' <Predicate = (!icmp_ln236)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln1117_5 = trunc i9 %add_ln1116_3 to i7" [./layer.h:241]   --->   Operation 61 'trunc' 'trunc_ln1117_5' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i7.i6(i7 %trunc_ln1117_5, i6 0)" [./layer.h:241]   --->   Operation 62 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %add_ln1116_3, i4 0)" [./layer.h:241]   --->   Operation 63 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.67ns)   --->   "%sub_ln1117_4 = sub i13 %p_shl2_cast, %p_shl3_cast" [./layer.h:241]   --->   Operation 64 'sub' 'sub_ln1117_4' <Predicate = (!icmp_ln236)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_95 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i_0, i6 0)" [./layer.h:239]   --->   Operation 65 'bitconcatenate' 'tmp_95' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_96 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i_0, i4 0)" [./layer.h:239]   --->   Operation 66 'bitconcatenate' 'tmp_96' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i8 %tmp_96 to i10" [./layer.h:239]   --->   Operation 67 'zext' 'zext_ln203' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.73ns)   --->   "%sub_ln203 = sub i10 %tmp_95, %zext_ln203" [./layer.h:239]   --->   Operation 68 'sub' 'sub_ln203' <Predicate = (!icmp_ln236)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str29)" [./layer.h:237]   --->   Operation 69 'specregionbegin' 'tmp' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:238]   --->   Operation 70 'br' <Predicate = (!icmp_ln236)> <Delay = 1.76>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "ret void" [./layer.h:245]   --->   Operation 71 'ret' <Predicate = (icmp_ln236)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.93>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%k_0_0 = phi i6 [ 0, %GEMM_3D_FLOAT_LOOP_2_begin ], [ %add_ln238, %_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0 ]" [./layer.h:238]   --->   Operation 72 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.42ns)   --->   "%icmp_ln238 = icmp eq i6 %k_0_0, -16" [./layer.h:238]   --->   Operation 73 'icmp' 'icmp_ln238' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%empty_486 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 74 'speclooptripcount' 'empty_486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.82ns)   --->   "%add_ln238 = add i6 %k_0_0, 1" [./layer.h:238]   --->   Operation 75 'add' 'add_ln238' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln238, label %GEMM_3D_FLOAT_LOOP_2_end, label %_ZN8ap_fixedILi40ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.0" [./layer.h:238]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i6 %k_0_0 to i10" [./layer.h:241]   --->   Operation 77 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i6 %k_0_0 to i13" [./layer.h:241]   --->   Operation 78 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (1.67ns)   --->   "%add_ln1117_1 = add i13 %add_ln1117, %zext_ln1117_3" [./layer.h:241]   --->   Operation 79 'add' 'add_ln1117_1' <Predicate = (!icmp_ln238)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1117_4 = zext i13 %add_ln1117_1 to i64" [./layer.h:241]   --->   Operation 80 'zext' 'zext_ln1117_4' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%input_2_V_addr = getelementptr [2304 x i40]* %input_2_V, i64 0, i64 %zext_ln1117_4" [./layer.h:241]   --->   Operation 81 'getelementptr' 'input_2_V_addr' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.67ns)   --->   "%add_ln1117_2 = add i13 %sub_ln1117, %zext_ln1117_3" [./layer.h:241]   --->   Operation 82 'add' 'add_ln1117_2' <Predicate = (!icmp_ln238)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i13 %add_ln1117_2 to i64" [./layer.h:241]   --->   Operation 83 'zext' 'zext_ln1117_5' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%input_2_V_addr_1 = getelementptr [2304 x i40]* %input_2_V, i64 0, i64 %zext_ln1117_5" [./layer.h:241]   --->   Operation 84 'getelementptr' 'input_2_V_addr_1' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.67ns)   --->   "%add_ln1117_3 = add i13 %sub_ln1117_1, %zext_ln1117_3" [./layer.h:241]   --->   Operation 85 'add' 'add_ln1117_3' <Predicate = (!icmp_ln238)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.67ns)   --->   "%add_ln1117_4 = add i13 %sub_ln1117_2, %zext_ln1117_3" [./layer.h:241]   --->   Operation 86 'add' 'add_ln1117_4' <Predicate = (!icmp_ln238)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.67ns)   --->   "%add_ln1117_5 = add i13 %sub_ln1117_3, %zext_ln1117_3" [./layer.h:241]   --->   Operation 87 'add' 'add_ln1117_5' <Predicate = (!icmp_ln238)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (1.67ns)   --->   "%add_ln1117_6 = add i13 %sub_ln1117_4, %zext_ln1117_3" [./layer.h:241]   --->   Operation 88 'add' 'add_ln1117_6' <Predicate = (!icmp_ln238)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (1.73ns)   --->   "%add_ln203 = add i10 %sub_ln203, %zext_ln1117_2" [./layer.h:239]   --->   Operation 89 'add' 'add_ln203' <Predicate = (!icmp_ln238)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [2/2] (3.25ns)   --->   "%input_1_0_V_load = load i40* %input_1_0_V_addr, align 8" [./layer.h:241]   --->   Operation 90 'load' 'input_1_0_V_load' <Predicate = (!icmp_ln238)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 91 [2/2] (3.25ns)   --->   "%input_2_V_load = load i40* %input_2_V_addr, align 8" [./layer.h:241]   --->   Operation 91 'load' 'input_2_V_load' <Predicate = (!icmp_ln238)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 92 [2/2] (3.25ns)   --->   "%input_1_0_V_load_1 = load i40* %input_1_0_V_addr_1, align 8" [./layer.h:241]   --->   Operation 92 'load' 'input_1_0_V_load_1' <Predicate = (!icmp_ln238)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 93 [2/2] (3.25ns)   --->   "%input_2_V_load_1 = load i40* %input_2_V_addr_1, align 8" [./layer.h:241]   --->   Operation 93 'load' 'input_2_V_load_1' <Predicate = (!icmp_ln238)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%empty_485 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str29, i32 %tmp)" [./layer.h:243]   --->   Operation 94 'specregionend' 'empty_485' <Predicate = (icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:236]   --->   Operation 95 'br' <Predicate = (icmp_ln238)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1117_6 = zext i13 %add_ln1117_3 to i64" [./layer.h:241]   --->   Operation 96 'zext' 'zext_ln1117_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%input_2_V_addr_2 = getelementptr [2304 x i40]* %input_2_V, i64 0, i64 %zext_ln1117_6" [./layer.h:241]   --->   Operation 97 'getelementptr' 'input_2_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln1117_7 = zext i13 %add_ln1117_4 to i64" [./layer.h:241]   --->   Operation 98 'zext' 'zext_ln1117_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%input_2_V_addr_3 = getelementptr [2304 x i40]* %input_2_V, i64 0, i64 %zext_ln1117_7" [./layer.h:241]   --->   Operation 99 'getelementptr' 'input_2_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/2] (3.25ns)   --->   "%input_1_0_V_load = load i40* %input_1_0_V_addr, align 8" [./layer.h:241]   --->   Operation 100 'load' 'input_1_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 101 [1/2] (3.25ns)   --->   "%input_2_V_load = load i40* %input_2_V_addr, align 8" [./layer.h:241]   --->   Operation 101 'load' 'input_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 102 [1/2] (3.25ns)   --->   "%input_1_0_V_load_1 = load i40* %input_1_0_V_addr_1, align 8" [./layer.h:241]   --->   Operation 102 'load' 'input_1_0_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 103 [1/2] (3.25ns)   --->   "%input_2_V_load_1 = load i40* %input_2_V_addr_1, align 8" [./layer.h:241]   --->   Operation 103 'load' 'input_2_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 104 [2/2] (3.25ns)   --->   "%input_1_0_V_load_2 = load i40* %input_1_0_V_addr_2, align 8" [./layer.h:241]   --->   Operation 104 'load' 'input_1_0_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 105 [2/2] (3.25ns)   --->   "%input_2_V_load_2 = load i40* %input_2_V_addr_2, align 8" [./layer.h:241]   --->   Operation 105 'load' 'input_2_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 106 [2/2] (3.25ns)   --->   "%input_1_0_V_load_3 = load i40* %input_1_0_V_addr_3, align 8" [./layer.h:241]   --->   Operation 106 'load' 'input_1_0_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_4 : Operation 107 [2/2] (3.25ns)   --->   "%input_2_V_load_3 = load i40* %input_2_V_addr_3, align 8" [./layer.h:241]   --->   Operation 107 'load' 'input_2_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1117_8 = zext i13 %add_ln1117_5 to i64" [./layer.h:241]   --->   Operation 108 'zext' 'zext_ln1117_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%input_2_V_addr_4 = getelementptr [2304 x i40]* %input_2_V, i64 0, i64 %zext_ln1117_8" [./layer.h:241]   --->   Operation 109 'getelementptr' 'input_2_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln1117_9 = zext i13 %add_ln1117_6 to i64" [./layer.h:241]   --->   Operation 110 'zext' 'zext_ln1117_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%input_2_V_addr_5 = getelementptr [2304 x i40]* %input_2_V, i64 0, i64 %zext_ln1117_9" [./layer.h:241]   --->   Operation 111 'getelementptr' 'input_2_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i40 %input_1_0_V_load to i56" [./layer.h:241]   --->   Operation 112 'sext' 'sext_ln1117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i40 %input_2_V_load to i56" [./layer.h:241]   --->   Operation 113 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (8.51ns)   --->   "%mul_ln1118 = mul i56 %sext_ln1118, %sext_ln1117" [./layer.h:241]   --->   Operation 114 'mul' 'mul_ln1118' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i40 %input_1_0_V_load_1 to i56" [./layer.h:241]   --->   Operation 115 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i40 %input_2_V_load_1 to i56" [./layer.h:241]   --->   Operation 116 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (8.51ns)   --->   "%mul_ln1192 = mul i56 %sext_ln1192_1, %sext_ln1192" [./layer.h:241]   --->   Operation 117 'mul' 'mul_ln1192' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_97 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %mul_ln1118, i32 16, i32 55)" [./layer.h:241]   --->   Operation 118 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/2] (3.25ns)   --->   "%input_1_0_V_load_2 = load i40* %input_1_0_V_addr_2, align 8" [./layer.h:241]   --->   Operation 119 'load' 'input_1_0_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 120 [1/2] (3.25ns)   --->   "%input_2_V_load_2 = load i40* %input_2_V_addr_2, align 8" [./layer.h:241]   --->   Operation 120 'load' 'input_2_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 121 [1/2] (3.25ns)   --->   "%input_1_0_V_load_3 = load i40* %input_1_0_V_addr_3, align 8" [./layer.h:241]   --->   Operation 121 'load' 'input_1_0_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 122 [1/2] (3.25ns)   --->   "%input_2_V_load_3 = load i40* %input_2_V_addr_3, align 8" [./layer.h:241]   --->   Operation 122 'load' 'input_2_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 123 [2/2] (3.25ns)   --->   "%input_1_0_V_load_4 = load i40* %input_1_0_V_addr_4, align 8" [./layer.h:241]   --->   Operation 123 'load' 'input_1_0_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 124 [2/2] (3.25ns)   --->   "%input_2_V_load_4 = load i40* %input_2_V_addr_4, align 8" [./layer.h:241]   --->   Operation 124 'load' 'input_2_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 125 [2/2] (3.25ns)   --->   "%input_1_0_V_load_5 = load i40* %input_1_0_V_addr_5, align 8" [./layer.h:241]   --->   Operation 125 'load' 'input_1_0_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_5 : Operation 126 [2/2] (3.25ns)   --->   "%input_2_V_load_5 = load i40* %input_2_V_addr_5, align 8" [./layer.h:241]   --->   Operation 126 'load' 'input_2_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_97, i16 0)" [./layer.h:241]   --->   Operation 127 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (3.31ns)   --->   "%add_ln1192 = add i56 %mul_ln1192, %shl_ln" [./layer.h:241]   --->   Operation 128 'add' 'add_ln1192' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i40 %input_1_0_V_load_2 to i56" [./layer.h:241]   --->   Operation 129 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i40 %input_2_V_load_2 to i56" [./layer.h:241]   --->   Operation 130 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (8.51ns)   --->   "%mul_ln1192_1 = mul i56 %sext_ln1192_3, %sext_ln1192_2" [./layer.h:241]   --->   Operation 131 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_98 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192, i32 16, i32 55)" [./layer.h:241]   --->   Operation 132 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i40 %input_1_0_V_load_3 to i56" [./layer.h:241]   --->   Operation 133 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i40 %input_2_V_load_3 to i56" [./layer.h:241]   --->   Operation 134 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (8.51ns)   --->   "%mul_ln1192_2 = mul i56 %sext_ln1192_5, %sext_ln1192_4" [./layer.h:241]   --->   Operation 135 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/2] (3.25ns)   --->   "%input_1_0_V_load_4 = load i40* %input_1_0_V_addr_4, align 8" [./layer.h:241]   --->   Operation 136 'load' 'input_1_0_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 137 [1/2] (3.25ns)   --->   "%input_2_V_load_4 = load i40* %input_2_V_addr_4, align 8" [./layer.h:241]   --->   Operation 137 'load' 'input_2_V_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 138 [1/2] (3.25ns)   --->   "%input_1_0_V_load_5 = load i40* %input_1_0_V_addr_5, align 8" [./layer.h:241]   --->   Operation 138 'load' 'input_1_0_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_6 : Operation 139 [1/2] (3.25ns)   --->   "%input_2_V_load_5 = load i40* %input_2_V_addr_5, align 8" [./layer.h:241]   --->   Operation 139 'load' 'input_2_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln728_1 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_98, i16 0)" [./layer.h:241]   --->   Operation 140 'bitconcatenate' 'shl_ln728_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (3.31ns)   --->   "%add_ln1192_2 = add i56 %mul_ln1192_1, %shl_ln728_1" [./layer.h:241]   --->   Operation 141 'add' 'add_ln1192_2' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_99 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_2, i32 16, i32 55)" [./layer.h:241]   --->   Operation 142 'partselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln728_2 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_99, i16 0)" [./layer.h:241]   --->   Operation 143 'bitconcatenate' 'shl_ln728_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (3.31ns)   --->   "%add_ln1192_3 = add i56 %mul_ln1192_2, %shl_ln728_2" [./layer.h:241]   --->   Operation 144 'add' 'add_ln1192_3' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i40 %input_1_0_V_load_4 to i56" [./layer.h:241]   --->   Operation 145 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i40 %input_2_V_load_4 to i56" [./layer.h:241]   --->   Operation 146 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (8.51ns)   --->   "%mul_ln1192_3 = mul i56 %sext_ln1192_7, %sext_ln1192_6" [./layer.h:241]   --->   Operation 147 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_100 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_3, i32 16, i32 55)" [./layer.h:241]   --->   Operation 148 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i40 %input_1_0_V_load_5 to i56" [./layer.h:241]   --->   Operation 149 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i40 %input_2_V_load_5 to i56" [./layer.h:241]   --->   Operation 150 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (8.51ns)   --->   "%mul_ln1192_4 = mul i56 %sext_ln1192_9, %sext_ln1192_8" [./layer.h:241]   --->   Operation 151 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.62>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln728_3 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_100, i16 0)" [./layer.h:241]   --->   Operation 152 'bitconcatenate' 'shl_ln728_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (3.31ns)   --->   "%add_ln1192_4 = add i56 %mul_ln1192_3, %shl_ln728_3" [./layer.h:241]   --->   Operation 153 'add' 'add_ln1192_4' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_101 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_4, i32 16, i32 55)" [./layer.h:241]   --->   Operation 154 'partselect' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_101, i16 0)" [./layer.h:241]   --->   Operation 155 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (3.31ns)   --->   "%add_ln1192_5 = add i56 %mul_ln1192_4, %shl_ln728_4" [./layer.h:241]   --->   Operation 156 'add' 'add_ln1192_5' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_5, i32 16, i32 55)" [./layer.h:241]   --->   Operation 157 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str30) nounwind" [./layer.h:238]   --->   Operation 158 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i10 %add_ln203 to i64" [./layer.h:239]   --->   Operation 159 'sext' 'sext_ln203' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [384 x i40]* %output_0_V, i64 0, i64 %sext_ln203" [./layer.h:239]   --->   Operation 160 'getelementptr' 'output_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (3.25ns)   --->   "store i40 %trunc_ln708_s, i40* %output_0_V_addr, align 8" [./layer.h:241]   --->   Operation 161 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 384> <RAM>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:238]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./layer.h:236) [6]  (1.77 ns)

 <State 2>: 5.46ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./layer.h:236) [6]  (0 ns)
	'sub' operation ('sub_ln1116', ./layer.h:241) [17]  (1.87 ns)
	'add' operation ('add_ln1116', ./layer.h:241) [23]  (1.92 ns)
	'sub' operation ('sub_ln1117_1', ./layer.h:241) [48]  (1.68 ns)

 <State 3>: 4.93ns
The critical path consists of the following:
	'phi' operation ('k_0_0', ./layer.h:238) with incoming values : ('add_ln238', ./layer.h:238) [68]  (0 ns)
	'add' operation ('add_ln1117_1', ./layer.h:241) [77]  (1.68 ns)
	'getelementptr' operation ('input_2_V_addr', ./layer.h:241) [79]  (0 ns)
	'load' operation ('input_2_V_load', ./layer.h:241) on array 'input_2_V' [100]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('input_2_V_addr_2', ./layer.h:241) [85]  (0 ns)
	'load' operation ('input_2_V_load_2', ./layer.h:241) on array 'input_2_V' [113]  (3.25 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1118', ./layer.h:241) [102]  (8.51 ns)

 <State 6>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_1', ./layer.h:241) [115]  (8.51 ns)

 <State 7>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192_3', ./layer.h:241) [131]  (8.51 ns)

 <State 8>: 6.63ns
The critical path consists of the following:
	'add' operation ('add_ln1192_4', ./layer.h:241) [134]  (3.31 ns)
	'add' operation ('add_ln1192_5', ./layer.h:241) [142]  (3.31 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('output_0_V_addr', ./layer.h:239) [97]  (0 ns)
	'store' operation ('store_ln241', ./layer.h:241) of variable 'trunc_ln708_s', ./layer.h:241 on array 'output_0_V' [144]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
