
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)

              Version M-2016.12-SP5-3 for linux64 - Dec 07, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#.1
source scripts/setup.tcl -echo
set MW_REF_PATH "MW"
set MW_REFERENCE_LIB_DIRS "  MW/UTAH_V1P1   MW/ICG   MW/IO"
set target_library "c5n_utah_std_v5_t27.db icg4utah.db"
set link_library "* $target_library $synthetic_library c5n_utah_std_v5_t27.db io.db"
set search_path ". MW/ logic/ scripts/ inputs/"
set mw_reference_library "MW/UTAH_V1P1 MW/ICG MW/IO"
set synthetic_library "dw_foundation.sldb"
set TECH_FILE "MW/UTAH.tf"; #Milkiway Tech
set MAP_FILE "${MW_REF_PATH}/ami500hxkx_3m.map"; #Map File
set TLUPLUS_MAX_FILE "${MW_REF_PATH}/ami500.tluplus"
set TLUPLUS_MIN_FILE "${MW_REF_PATH}/ami500.tluplus"
set mw_design_library MW_TOP_LIB 
set mw_reference_library ${MW_REFERENCE_LIB_DIRS}
# Only create new Milkyway design library if it doesn't already exist
sh rm -rf $mw_design_library
if {![file isdirectory $mw_design_library ]} {
  set  mw_use_layer_enhancement true
#  extend_mw_layers
  create_mw_lib  -technology $TECH_FILE                 -mw_reference_library $mw_reference_library                 $mw_design_library
} else {
  # If Milkyway design library already exists, ensure that it is consistent with specified Milky
  set_mw_lib_reference $mw_design_library -mw_reference_library $mw_reference_library
}
Start to load technology file MW/UTAH.tf.
Warning: Layer 'metal1' is missing the attribute 'minArea'. (line 108) (TFCHK-012)
Warning: Layer 'metal2' is missing the attribute 'minArea'. (line 160) (TFCHK-012)
Warning: Layer 'metal3' is missing the attribute 'minArea'. (line 212) (TFCHK-012)
Information: ContactCode 'RVC0' has a minimum cut spacing 0.6 that is less than the cut layer minimum spacing 0.9. (line 376) (TFCHK-072)
Warning: Layer 'metal1' has a pitch 3 that does not match the recommended wire-to-via pitch 1.95. (TFCHK-049)
Warning: Layer 'metal2' has a pitch 2.4 that does not match the recommended wire-to-via pitch 1.95. (TFCHK-049)
Warning: Layer 'metal3' has a pitch 3 that does not match the recommended wire-to-via pitch 2.55. (TFCHK-049)
Warning: Layer 'metal2' has a pitch 2.4 that does not match the doubled pitch 3 or tripled pitch 4.5. (TFCHK-050)
Warning: Layer 'metal3' has a pitch 3 that does not match the doubled pitch 6 or tripled pitch 9. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file MW/UTAH.tf has been loaded successfully.
open_mw_lib     $mw_design_library
#check_library
set_tlu_plus_files -max_tluplus $TLUPLUS_MAX_FILE                    -min_tluplus $TLUPLUS_MIN_FILE                    -tech2itf_map $MAP_FILE
1
# Waive some repeatetive messages
set_message_info -id PSYN-040 -limit 1
1
set_message_info -id PSYN-256 -limit 1
1
set_message_info -id PSYN-088 -limit 1
1
#return
#.2
import_designs inputs/top_mapped_final.ddc -format ddc 
Loading db file '/home/esteban/Descargas/tdigital/BE/LAB2/logic/c5n_utah_std_v5_t27.db'
Information: Using CCS timing libraries. (TIM-024)
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is nW. (IFS-007)
Loading db file '/home/esteban/Descargas/tdigital/BE/LAB2/logic/icg4utah.db'
Loading db file '/home/esteban/Descargas/tdigital/BE/LAB2/logic/io.db'
Loading db file '/usr/synopsys/icc/M-2016.12-SP5-3/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/icc/M-2016.12-SP5-3/libraries/syn/standard.sldb'
Information: linking reference library : /usr/synopsys/PDKs/ON_PDK/samples/MW/UTAH_V1P1. (PSYN-878)
Information: linking reference library : /usr/synopsys/PDKs/ON_PDK/samples/MW/ICG. (PSYN-878)
Information: linking reference library : /usr/synopsys/PDKs/ON_PDK/samples/MW/IO. (PSYN-878)
  Loading link library 'c5n_utah_std_v5_t27'
  Loading link library 'icg4utah'
  Loading link library 'io'
  Loading link library 'gtech'
Reading ddc file '/home/esteban/Descargas/tdigital/BE/LAB2/inputs/top_mapped_final.ddc'.
Loaded 4 designs.
Current design is 'top_WIDTH18'.
Current design is 'top_WIDTH18'.

  Linking design 'top_WIDTH18'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4 designs)               /home/esteban/Descargas/tdigital/BE/LAB2/inputs/top_mapped_final.ddc, etc
  c5n_utah_std_v5_t27 (library) /home/esteban/Descargas/tdigital/BE/LAB2/logic/c5n_utah_std_v5_t27.db
  icg4utah (library)          /home/esteban/Descargas/tdigital/BE/LAB2/logic/icg4utah.db
  io (library)                /home/esteban/Descargas/tdigital/BE/LAB2/logic/io.db

Info: Creating auto CEL.
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named top_WIDTH18. (UIG-5)
1
check_timing
Warning: The trip points for the library named icg4utah differ from those in the library named c5n_utah_std_v5_t27. (TIM-164)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
Warning: there are 62 input ports that only have partial input delay specified. (TIM-212)
--------------------
clk[0]
rst[0]
cmdin[5]
cmdin[4]
cmdin[3]
cmdin[2]
cmdin[1]
cmdin[0]
din_1[17]
din_1[16]
din_1[15]
din_1[14]
din_1[13]
din_1[12]
din_1[11]
din_1[10]
din_1[9]
din_1[8]
din_1[7]
din_1[6]
din_1[5]
din_1[4]
din_1[3]
din_1[2]
din_1[1]
din_1[0]
din_2[17]
din_2[16]
din_2[15]
din_2[14]
din_2[13]
din_2[12]
din_2[11]
din_2[10]
din_2[9]
din_2[8]
din_2[7]
din_2[6]
din_2[5]
din_2[4]
din_2[3]
din_2[2]
din_2[1]
din_2[0]
din_3[17]
din_3[16]
din_3[15]
din_3[14]
din_3[13]
din_3[12]
din_3[11]
din_3[10]
din_3[9]
din_3[8]
din_3[7]
din_3[6]
din_3[5]
din_3[4]
din_3[3]
din_3[2]
din_3[1]
din_3[0]
1
source scripts/floorplan.tcl -echo
###############################################################################
# Design Planning
# Floorplan:
# - When short on routing layers adjust row_core_ratio to provide space 
#   between site rows.
################################################################################
# Append IO Cells 
source scripts/create_pads.tcl 
Creating cell 'u_cornerul' in design 'top_WIDTH18'.
Creating cell 'u_cornerur' in design 'top_WIDTH18'.
Creating cell 'u_cornerlr' in design 'top_WIDTH18'.
Creating cell 'u_cornerll' in design 'top_WIDTH18'.
Creating cell 'u_vdd' in design 'top_WIDTH18'.
Creating cell 'u_gnd' in design 'top_WIDTH18'.
Creating net 'vdd!' in design 'top_WIDTH18'.
Creating net 'gnd!' in design 'top_WIDTH18'.
Connecting net 'vdd!' to pin 'u_vdd/vdd!'.
Connecting net 'gnd!' to pin 'u_gnd/gnd!'.
Creating cell 'u_clk[0]_pad' in design 'top_WIDTH18'.
Connecting net 'clk[0]' to pin 'u_clk[0]_pad/DataIn'.
Creating cell 'u_tielo_clk[0]' in design 'top_WIDTH18'.
Disconnecting net 'clk[0]' from port 'clk[0]'.
Creating net 'clk[0]_pad' in design 'top_WIDTH18'.
Connecting net 'clk[0]_pad' to pin 'u_clk[0]_pad/pad'.
Connecting net 'clk[0]_pad' to port 'clk[0]'.
Creating cell 'u_rst[0]_pad' in design 'top_WIDTH18'.
Connecting net 'rst[0]' to pin 'u_rst[0]_pad/DataIn'.
Creating cell 'u_tielo_rst[0]' in design 'top_WIDTH18'.
Disconnecting net 'rst[0]' from port 'rst[0]'.
Creating net 'rst[0]_pad' in design 'top_WIDTH18'.
Connecting net 'rst[0]_pad' to pin 'u_rst[0]_pad/pad'.
Connecting net 'rst[0]_pad' to port 'rst[0]'.
Creating cell 'u_cmdin[5]_pad' in design 'top_WIDTH18'.
Connecting net 'select_a[1]' to pin 'u_cmdin[5]_pad/DataIn'.
Creating cell 'u_tielo_cmdin[5]' in design 'top_WIDTH18'.
Disconnecting net 'select_a[1]' from port 'cmdin[5]'.
Creating net 'cmdin[5]_pad' in design 'top_WIDTH18'.
Connecting net 'cmdin[5]_pad' to pin 'u_cmdin[5]_pad/pad'.
Connecting net 'cmdin[5]_pad' to port 'cmdin[5]'.
Creating cell 'u_cmdin[4]_pad' in design 'top_WIDTH18'.
Connecting net 'select_a[0]' to pin 'u_cmdin[4]_pad/DataIn'.
Creating cell 'u_tielo_cmdin[4]' in design 'top_WIDTH18'.
Disconnecting net 'select_a[0]' from port 'cmdin[4]'.
Creating net 'cmdin[4]_pad' in design 'top_WIDTH18'.
Connecting net 'cmdin[4]_pad' to pin 'u_cmdin[4]_pad/pad'.
Connecting net 'cmdin[4]_pad' to port 'cmdin[4]'.
Creating cell 'u_cmdin[3]_pad' in design 'top_WIDTH18'.
Connecting net 'select_b[1]' to pin 'u_cmdin[3]_pad/DataIn'.
Creating cell 'u_tielo_cmdin[3]' in design 'top_WIDTH18'.
Disconnecting net 'select_b[1]' from port 'cmdin[3]'.
Creating net 'cmdin[3]_pad' in design 'top_WIDTH18'.
Connecting net 'cmdin[3]_pad' to pin 'u_cmdin[3]_pad/pad'.
Connecting net 'cmdin[3]_pad' to port 'cmdin[3]'.
Creating cell 'u_cmdin[2]_pad' in design 'top_WIDTH18'.
Connecting net 'select_b[0]' to pin 'u_cmdin[2]_pad/DataIn'.
Creating cell 'u_tielo_cmdin[2]' in design 'top_WIDTH18'.
Disconnecting net 'select_b[0]' from port 'cmdin[2]'.
Creating net 'cmdin[2]_pad' in design 'top_WIDTH18'.
Connecting net 'cmdin[2]_pad' to pin 'u_cmdin[2]_pad/pad'.
Connecting net 'cmdin[2]_pad' to port 'cmdin[2]'.
Creating cell 'u_cmdin[1]_pad' in design 'top_WIDTH18'.
Connecting net 'cmd_reg[1]' to pin 'u_cmdin[1]_pad/DataIn'.
Creating cell 'u_tielo_cmdin[1]' in design 'top_WIDTH18'.
Disconnecting net 'cmd_reg[1]' from port 'cmdin[1]'.
Creating net 'cmdin[1]_pad' in design 'top_WIDTH18'.
Connecting net 'cmdin[1]_pad' to pin 'u_cmdin[1]_pad/pad'.
Connecting net 'cmdin[1]_pad' to port 'cmdin[1]'.
Creating cell 'u_cmdin[0]_pad' in design 'top_WIDTH18'.
Connecting net 'cmd_reg[0]' to pin 'u_cmdin[0]_pad/DataIn'.
Creating cell 'u_tielo_cmdin[0]' in design 'top_WIDTH18'.
Disconnecting net 'cmd_reg[0]' from port 'cmdin[0]'.
Creating net 'cmdin[0]_pad' in design 'top_WIDTH18'.
Connecting net 'cmdin[0]_pad' to pin 'u_cmdin[0]_pad/pad'.
Connecting net 'cmdin[0]_pad' to port 'cmdin[0]'.
Creating cell 'u_din_1[17]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[17]' to pin 'u_din_1[17]_pad/DataIn'.
Creating cell 'u_tielo_din_1[17]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[17]' from port 'din_1[17]'.
Creating net 'din_1[17]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[17]_pad' to pin 'u_din_1[17]_pad/pad'.
Connecting net 'din_1[17]_pad' to port 'din_1[17]'.
Creating cell 'u_din_1[16]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[16]' to pin 'u_din_1[16]_pad/DataIn'.
Creating cell 'u_tielo_din_1[16]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[16]' from port 'din_1[16]'.
Creating net 'din_1[16]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[16]_pad' to pin 'u_din_1[16]_pad/pad'.
Connecting net 'din_1[16]_pad' to port 'din_1[16]'.
Creating cell 'u_din_1[15]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[15]' to pin 'u_din_1[15]_pad/DataIn'.
Creating cell 'u_tielo_din_1[15]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[15]' from port 'din_1[15]'.
Creating net 'din_1[15]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[15]_pad' to pin 'u_din_1[15]_pad/pad'.
Connecting net 'din_1[15]_pad' to port 'din_1[15]'.
Creating cell 'u_din_1[14]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[14]' to pin 'u_din_1[14]_pad/DataIn'.
Creating cell 'u_tielo_din_1[14]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[14]' from port 'din_1[14]'.
Creating net 'din_1[14]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[14]_pad' to pin 'u_din_1[14]_pad/pad'.
Connecting net 'din_1[14]_pad' to port 'din_1[14]'.
Creating cell 'u_din_1[13]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[13]' to pin 'u_din_1[13]_pad/DataIn'.
Creating cell 'u_tielo_din_1[13]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[13]' from port 'din_1[13]'.
Creating net 'din_1[13]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[13]_pad' to pin 'u_din_1[13]_pad/pad'.
Connecting net 'din_1[13]_pad' to port 'din_1[13]'.
Creating cell 'u_din_1[12]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[12]' to pin 'u_din_1[12]_pad/DataIn'.
Creating cell 'u_tielo_din_1[12]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[12]' from port 'din_1[12]'.
Creating net 'din_1[12]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[12]_pad' to pin 'u_din_1[12]_pad/pad'.
Connecting net 'din_1[12]_pad' to port 'din_1[12]'.
Creating cell 'u_din_1[11]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[11]' to pin 'u_din_1[11]_pad/DataIn'.
Creating cell 'u_tielo_din_1[11]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[11]' from port 'din_1[11]'.
Creating net 'din_1[11]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[11]_pad' to pin 'u_din_1[11]_pad/pad'.
Connecting net 'din_1[11]_pad' to port 'din_1[11]'.
Creating cell 'u_din_1[10]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[10]' to pin 'u_din_1[10]_pad/DataIn'.
Creating cell 'u_tielo_din_1[10]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[10]' from port 'din_1[10]'.
Creating net 'din_1[10]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[10]_pad' to pin 'u_din_1[10]_pad/pad'.
Connecting net 'din_1[10]_pad' to port 'din_1[10]'.
Creating cell 'u_din_1[9]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[9]' to pin 'u_din_1[9]_pad/DataIn'.
Creating cell 'u_tielo_din_1[9]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[9]' from port 'din_1[9]'.
Creating net 'din_1[9]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[9]_pad' to pin 'u_din_1[9]_pad/pad'.
Connecting net 'din_1[9]_pad' to port 'din_1[9]'.
Creating cell 'u_din_1[8]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[8]' to pin 'u_din_1[8]_pad/DataIn'.
Creating cell 'u_tielo_din_1[8]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[8]' from port 'din_1[8]'.
Creating net 'din_1[8]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[8]_pad' to pin 'u_din_1[8]_pad/pad'.
Connecting net 'din_1[8]_pad' to port 'din_1[8]'.
Creating cell 'u_din_1[7]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[7]' to pin 'u_din_1[7]_pad/DataIn'.
Creating cell 'u_tielo_din_1[7]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[7]' from port 'din_1[7]'.
Creating net 'din_1[7]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[7]_pad' to pin 'u_din_1[7]_pad/pad'.
Connecting net 'din_1[7]_pad' to port 'din_1[7]'.
Creating cell 'u_din_1[6]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[6]' to pin 'u_din_1[6]_pad/DataIn'.
Creating cell 'u_tielo_din_1[6]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[6]' from port 'din_1[6]'.
Creating net 'din_1[6]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[6]_pad' to pin 'u_din_1[6]_pad/pad'.
Connecting net 'din_1[6]_pad' to port 'din_1[6]'.
Creating cell 'u_din_1[5]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[5]' to pin 'u_din_1[5]_pad/DataIn'.
Creating cell 'u_tielo_din_1[5]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[5]' from port 'din_1[5]'.
Creating net 'din_1[5]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[5]_pad' to pin 'u_din_1[5]_pad/pad'.
Connecting net 'din_1[5]_pad' to port 'din_1[5]'.
Creating cell 'u_din_1[4]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[4]' to pin 'u_din_1[4]_pad/DataIn'.
Creating cell 'u_tielo_din_1[4]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[4]' from port 'din_1[4]'.
Creating net 'din_1[4]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[4]_pad' to pin 'u_din_1[4]_pad/pad'.
Connecting net 'din_1[4]_pad' to port 'din_1[4]'.
Creating cell 'u_din_1[3]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[3]' to pin 'u_din_1[3]_pad/DataIn'.
Creating cell 'u_tielo_din_1[3]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[3]' from port 'din_1[3]'.
Creating net 'din_1[3]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[3]_pad' to pin 'u_din_1[3]_pad/pad'.
Connecting net 'din_1[3]_pad' to port 'din_1[3]'.
Creating cell 'u_din_1[2]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[2]' to pin 'u_din_1[2]_pad/DataIn'.
Creating cell 'u_tielo_din_1[2]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[2]' from port 'din_1[2]'.
Creating net 'din_1[2]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[2]_pad' to pin 'u_din_1[2]_pad/pad'.
Connecting net 'din_1[2]_pad' to port 'din_1[2]'.
Creating cell 'u_din_1[1]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[1]' to pin 'u_din_1[1]_pad/DataIn'.
Creating cell 'u_tielo_din_1[1]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[1]' from port 'din_1[1]'.
Creating net 'din_1[1]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[1]_pad' to pin 'u_din_1[1]_pad/pad'.
Connecting net 'din_1[1]_pad' to port 'din_1[1]'.
Creating cell 'u_din_1[0]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[0]' to pin 'u_din_1[0]_pad/DataIn'.
Creating cell 'u_tielo_din_1[0]' in design 'top_WIDTH18'.
Disconnecting net 'din_1[0]' from port 'din_1[0]'.
Creating net 'din_1[0]_pad' in design 'top_WIDTH18'.
Connecting net 'din_1[0]_pad' to pin 'u_din_1[0]_pad/pad'.
Connecting net 'din_1[0]_pad' to port 'din_1[0]'.
Creating cell 'u_din_2[17]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[17]' to pin 'u_din_2[17]_pad/DataIn'.
Creating cell 'u_tielo_din_2[17]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[17]' from port 'din_2[17]'.
Creating net 'din_2[17]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[17]_pad' to pin 'u_din_2[17]_pad/pad'.
Connecting net 'din_2[17]_pad' to port 'din_2[17]'.
Creating cell 'u_din_2[16]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[16]' to pin 'u_din_2[16]_pad/DataIn'.
Creating cell 'u_tielo_din_2[16]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[16]' from port 'din_2[16]'.
Creating net 'din_2[16]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[16]_pad' to pin 'u_din_2[16]_pad/pad'.
Connecting net 'din_2[16]_pad' to port 'din_2[16]'.
Creating cell 'u_din_2[15]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[15]' to pin 'u_din_2[15]_pad/DataIn'.
Creating cell 'u_tielo_din_2[15]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[15]' from port 'din_2[15]'.
Creating net 'din_2[15]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[15]_pad' to pin 'u_din_2[15]_pad/pad'.
Connecting net 'din_2[15]_pad' to port 'din_2[15]'.
Creating cell 'u_din_2[14]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[14]' to pin 'u_din_2[14]_pad/DataIn'.
Creating cell 'u_tielo_din_2[14]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[14]' from port 'din_2[14]'.
Creating net 'din_2[14]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[14]_pad' to pin 'u_din_2[14]_pad/pad'.
Connecting net 'din_2[14]_pad' to port 'din_2[14]'.
Creating cell 'u_din_2[13]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[13]' to pin 'u_din_2[13]_pad/DataIn'.
Creating cell 'u_tielo_din_2[13]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[13]' from port 'din_2[13]'.
Creating net 'din_2[13]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[13]_pad' to pin 'u_din_2[13]_pad/pad'.
Connecting net 'din_2[13]_pad' to port 'din_2[13]'.
Creating cell 'u_din_2[12]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[12]' to pin 'u_din_2[12]_pad/DataIn'.
Creating cell 'u_tielo_din_2[12]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[12]' from port 'din_2[12]'.
Creating net 'din_2[12]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[12]_pad' to pin 'u_din_2[12]_pad/pad'.
Connecting net 'din_2[12]_pad' to port 'din_2[12]'.
Creating cell 'u_din_2[11]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[11]' to pin 'u_din_2[11]_pad/DataIn'.
Creating cell 'u_tielo_din_2[11]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[11]' from port 'din_2[11]'.
Creating net 'din_2[11]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[11]_pad' to pin 'u_din_2[11]_pad/pad'.
Connecting net 'din_2[11]_pad' to port 'din_2[11]'.
Creating cell 'u_din_2[10]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[10]' to pin 'u_din_2[10]_pad/DataIn'.
Creating cell 'u_tielo_din_2[10]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[10]' from port 'din_2[10]'.
Creating net 'din_2[10]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[10]_pad' to pin 'u_din_2[10]_pad/pad'.
Connecting net 'din_2[10]_pad' to port 'din_2[10]'.
Creating cell 'u_din_2[9]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[9]' to pin 'u_din_2[9]_pad/DataIn'.
Creating cell 'u_tielo_din_2[9]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[9]' from port 'din_2[9]'.
Creating net 'din_2[9]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[9]_pad' to pin 'u_din_2[9]_pad/pad'.
Connecting net 'din_2[9]_pad' to port 'din_2[9]'.
Creating cell 'u_din_2[8]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[8]' to pin 'u_din_2[8]_pad/DataIn'.
Creating cell 'u_tielo_din_2[8]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[8]' from port 'din_2[8]'.
Creating net 'din_2[8]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[8]_pad' to pin 'u_din_2[8]_pad/pad'.
Connecting net 'din_2[8]_pad' to port 'din_2[8]'.
Creating cell 'u_din_2[7]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[7]' to pin 'u_din_2[7]_pad/DataIn'.
Creating cell 'u_tielo_din_2[7]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[7]' from port 'din_2[7]'.
Creating net 'din_2[7]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[7]_pad' to pin 'u_din_2[7]_pad/pad'.
Connecting net 'din_2[7]_pad' to port 'din_2[7]'.
Creating cell 'u_din_2[6]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[6]' to pin 'u_din_2[6]_pad/DataIn'.
Creating cell 'u_tielo_din_2[6]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[6]' from port 'din_2[6]'.
Creating net 'din_2[6]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[6]_pad' to pin 'u_din_2[6]_pad/pad'.
Connecting net 'din_2[6]_pad' to port 'din_2[6]'.
Creating cell 'u_din_2[5]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[5]' to pin 'u_din_2[5]_pad/DataIn'.
Creating cell 'u_tielo_din_2[5]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[5]' from port 'din_2[5]'.
Creating net 'din_2[5]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[5]_pad' to pin 'u_din_2[5]_pad/pad'.
Connecting net 'din_2[5]_pad' to port 'din_2[5]'.
Creating cell 'u_din_2[4]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[4]' to pin 'u_din_2[4]_pad/DataIn'.
Creating cell 'u_tielo_din_2[4]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[4]' from port 'din_2[4]'.
Creating net 'din_2[4]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[4]_pad' to pin 'u_din_2[4]_pad/pad'.
Connecting net 'din_2[4]_pad' to port 'din_2[4]'.
Creating cell 'u_din_2[3]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[3]' to pin 'u_din_2[3]_pad/DataIn'.
Creating cell 'u_tielo_din_2[3]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[3]' from port 'din_2[3]'.
Creating net 'din_2[3]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[3]_pad' to pin 'u_din_2[3]_pad/pad'.
Connecting net 'din_2[3]_pad' to port 'din_2[3]'.
Creating cell 'u_din_2[2]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[2]' to pin 'u_din_2[2]_pad/DataIn'.
Creating cell 'u_tielo_din_2[2]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[2]' from port 'din_2[2]'.
Creating net 'din_2[2]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[2]_pad' to pin 'u_din_2[2]_pad/pad'.
Connecting net 'din_2[2]_pad' to port 'din_2[2]'.
Creating cell 'u_din_2[1]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[1]' to pin 'u_din_2[1]_pad/DataIn'.
Creating cell 'u_tielo_din_2[1]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[1]' from port 'din_2[1]'.
Creating net 'din_2[1]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[1]_pad' to pin 'u_din_2[1]_pad/pad'.
Connecting net 'din_2[1]_pad' to port 'din_2[1]'.
Creating cell 'u_din_2[0]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[0]' to pin 'u_din_2[0]_pad/DataIn'.
Creating cell 'u_tielo_din_2[0]' in design 'top_WIDTH18'.
Disconnecting net 'din_2[0]' from port 'din_2[0]'.
Creating net 'din_2[0]_pad' in design 'top_WIDTH18'.
Connecting net 'din_2[0]_pad' to pin 'u_din_2[0]_pad/pad'.
Connecting net 'din_2[0]_pad' to port 'din_2[0]'.
Creating cell 'u_din_3[17]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[17]' to pin 'u_din_3[17]_pad/DataIn'.
Creating cell 'u_tielo_din_3[17]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[17]' from port 'din_3[17]'.
Creating net 'din_3[17]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[17]_pad' to pin 'u_din_3[17]_pad/pad'.
Connecting net 'din_3[17]_pad' to port 'din_3[17]'.
Creating cell 'u_din_3[16]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[16]' to pin 'u_din_3[16]_pad/DataIn'.
Creating cell 'u_tielo_din_3[16]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[16]' from port 'din_3[16]'.
Creating net 'din_3[16]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[16]_pad' to pin 'u_din_3[16]_pad/pad'.
Connecting net 'din_3[16]_pad' to port 'din_3[16]'.
Creating cell 'u_din_3[15]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[15]' to pin 'u_din_3[15]_pad/DataIn'.
Creating cell 'u_tielo_din_3[15]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[15]' from port 'din_3[15]'.
Creating net 'din_3[15]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[15]_pad' to pin 'u_din_3[15]_pad/pad'.
Connecting net 'din_3[15]_pad' to port 'din_3[15]'.
Creating cell 'u_din_3[14]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[14]' to pin 'u_din_3[14]_pad/DataIn'.
Creating cell 'u_tielo_din_3[14]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[14]' from port 'din_3[14]'.
Creating net 'din_3[14]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[14]_pad' to pin 'u_din_3[14]_pad/pad'.
Connecting net 'din_3[14]_pad' to port 'din_3[14]'.
Creating cell 'u_din_3[13]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[13]' to pin 'u_din_3[13]_pad/DataIn'.
Creating cell 'u_tielo_din_3[13]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[13]' from port 'din_3[13]'.
Creating net 'din_3[13]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[13]_pad' to pin 'u_din_3[13]_pad/pad'.
Connecting net 'din_3[13]_pad' to port 'din_3[13]'.
Creating cell 'u_din_3[12]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[12]' to pin 'u_din_3[12]_pad/DataIn'.
Creating cell 'u_tielo_din_3[12]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[12]' from port 'din_3[12]'.
Creating net 'din_3[12]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[12]_pad' to pin 'u_din_3[12]_pad/pad'.
Connecting net 'din_3[12]_pad' to port 'din_3[12]'.
Creating cell 'u_din_3[11]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[11]' to pin 'u_din_3[11]_pad/DataIn'.
Creating cell 'u_tielo_din_3[11]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[11]' from port 'din_3[11]'.
Creating net 'din_3[11]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[11]_pad' to pin 'u_din_3[11]_pad/pad'.
Connecting net 'din_3[11]_pad' to port 'din_3[11]'.
Creating cell 'u_din_3[10]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[10]' to pin 'u_din_3[10]_pad/DataIn'.
Creating cell 'u_tielo_din_3[10]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[10]' from port 'din_3[10]'.
Creating net 'din_3[10]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[10]_pad' to pin 'u_din_3[10]_pad/pad'.
Connecting net 'din_3[10]_pad' to port 'din_3[10]'.
Creating cell 'u_din_3[9]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[9]' to pin 'u_din_3[9]_pad/DataIn'.
Creating cell 'u_tielo_din_3[9]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[9]' from port 'din_3[9]'.
Creating net 'din_3[9]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[9]_pad' to pin 'u_din_3[9]_pad/pad'.
Connecting net 'din_3[9]_pad' to port 'din_3[9]'.
Creating cell 'u_din_3[8]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[8]' to pin 'u_din_3[8]_pad/DataIn'.
Creating cell 'u_tielo_din_3[8]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[8]' from port 'din_3[8]'.
Creating net 'din_3[8]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[8]_pad' to pin 'u_din_3[8]_pad/pad'.
Connecting net 'din_3[8]_pad' to port 'din_3[8]'.
Creating cell 'u_din_3[7]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[7]' to pin 'u_din_3[7]_pad/DataIn'.
Creating cell 'u_tielo_din_3[7]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[7]' from port 'din_3[7]'.
Creating net 'din_3[7]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[7]_pad' to pin 'u_din_3[7]_pad/pad'.
Connecting net 'din_3[7]_pad' to port 'din_3[7]'.
Creating cell 'u_din_3[6]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[6]' to pin 'u_din_3[6]_pad/DataIn'.
Creating cell 'u_tielo_din_3[6]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[6]' from port 'din_3[6]'.
Creating net 'din_3[6]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[6]_pad' to pin 'u_din_3[6]_pad/pad'.
Connecting net 'din_3[6]_pad' to port 'din_3[6]'.
Creating cell 'u_din_3[5]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[5]' to pin 'u_din_3[5]_pad/DataIn'.
Creating cell 'u_tielo_din_3[5]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[5]' from port 'din_3[5]'.
Creating net 'din_3[5]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[5]_pad' to pin 'u_din_3[5]_pad/pad'.
Connecting net 'din_3[5]_pad' to port 'din_3[5]'.
Creating cell 'u_din_3[4]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[4]' to pin 'u_din_3[4]_pad/DataIn'.
Creating cell 'u_tielo_din_3[4]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[4]' from port 'din_3[4]'.
Creating net 'din_3[4]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[4]_pad' to pin 'u_din_3[4]_pad/pad'.
Connecting net 'din_3[4]_pad' to port 'din_3[4]'.
Creating cell 'u_din_3[3]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[3]' to pin 'u_din_3[3]_pad/DataIn'.
Creating cell 'u_tielo_din_3[3]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[3]' from port 'din_3[3]'.
Creating net 'din_3[3]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[3]_pad' to pin 'u_din_3[3]_pad/pad'.
Connecting net 'din_3[3]_pad' to port 'din_3[3]'.
Creating cell 'u_din_3[2]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[2]' to pin 'u_din_3[2]_pad/DataIn'.
Creating cell 'u_tielo_din_3[2]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[2]' from port 'din_3[2]'.
Creating net 'din_3[2]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[2]_pad' to pin 'u_din_3[2]_pad/pad'.
Connecting net 'din_3[2]_pad' to port 'din_3[2]'.
Creating cell 'u_din_3[1]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[1]' to pin 'u_din_3[1]_pad/DataIn'.
Creating cell 'u_tielo_din_3[1]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[1]' from port 'din_3[1]'.
Creating net 'din_3[1]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[1]_pad' to pin 'u_din_3[1]_pad/pad'.
Connecting net 'din_3[1]_pad' to port 'din_3[1]'.
Creating cell 'u_din_3[0]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[0]' to pin 'u_din_3[0]_pad/DataIn'.
Creating cell 'u_tielo_din_3[0]' in design 'top_WIDTH18'.
Disconnecting net 'din_3[0]' from port 'din_3[0]'.
Creating net 'din_3[0]_pad' in design 'top_WIDTH18'.
Connecting net 'din_3[0]_pad' to pin 'u_din_3[0]_pad/pad'.
Connecting net 'din_3[0]_pad' to port 'din_3[0]'.
Creating cell 'u_dout_low[1]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[1]' to pin 'u_dout_low[1]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[1]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[1]' from port 'dout_low[1]'.
Creating net 'dout_low[1]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[1]_pad' to pin 'u_dout_low[1]_pad/pad'.
Connecting net 'dout_low[1]_pad' to port 'dout_low[1]'.
Creating cell 'u_dout_low[0]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[0]' to pin 'u_dout_low[0]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[0]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[0]' from port 'dout_low[0]'.
Creating net 'dout_low[0]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[0]_pad' to pin 'u_dout_low[0]_pad/pad'.
Connecting net 'dout_low[0]_pad' to port 'dout_low[0]'.
Creating cell 'u_dout_high[17]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[17]' to pin 'u_dout_high[17]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[17]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[17]' from port 'dout_high[17]'.
Creating net 'dout_high[17]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[17]_pad' to pin 'u_dout_high[17]_pad/pad'.
Connecting net 'dout_high[17]_pad' to port 'dout_high[17]'.
Creating cell 'u_dout_high[16]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[16]' to pin 'u_dout_high[16]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[16]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[16]' from port 'dout_high[16]'.
Creating net 'dout_high[16]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[16]_pad' to pin 'u_dout_high[16]_pad/pad'.
Connecting net 'dout_high[16]_pad' to port 'dout_high[16]'.
Creating cell 'u_dout_high[15]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[15]' to pin 'u_dout_high[15]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[15]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[15]' from port 'dout_high[15]'.
Creating net 'dout_high[15]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[15]_pad' to pin 'u_dout_high[15]_pad/pad'.
Connecting net 'dout_high[15]_pad' to port 'dout_high[15]'.
Creating cell 'u_dout_high[14]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[14]' to pin 'u_dout_high[14]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[14]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[14]' from port 'dout_high[14]'.
Creating net 'dout_high[14]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[14]_pad' to pin 'u_dout_high[14]_pad/pad'.
Connecting net 'dout_high[14]_pad' to port 'dout_high[14]'.
Creating cell 'u_dout_high[13]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[13]' to pin 'u_dout_high[13]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[13]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[13]' from port 'dout_high[13]'.
Creating net 'dout_high[13]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[13]_pad' to pin 'u_dout_high[13]_pad/pad'.
Connecting net 'dout_high[13]_pad' to port 'dout_high[13]'.
Creating cell 'u_dout_high[12]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[12]' to pin 'u_dout_high[12]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[12]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[12]' from port 'dout_high[12]'.
Creating net 'dout_high[12]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[12]_pad' to pin 'u_dout_high[12]_pad/pad'.
Connecting net 'dout_high[12]_pad' to port 'dout_high[12]'.
Creating cell 'u_dout_high[11]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[11]' to pin 'u_dout_high[11]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[11]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[11]' from port 'dout_high[11]'.
Creating net 'dout_high[11]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[11]_pad' to pin 'u_dout_high[11]_pad/pad'.
Connecting net 'dout_high[11]_pad' to port 'dout_high[11]'.
Creating cell 'u_dout_high[10]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[10]' to pin 'u_dout_high[10]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[10]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[10]' from port 'dout_high[10]'.
Creating net 'dout_high[10]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[10]_pad' to pin 'u_dout_high[10]_pad/pad'.
Connecting net 'dout_high[10]_pad' to port 'dout_high[10]'.
Creating cell 'u_dout_high[9]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[9]' to pin 'u_dout_high[9]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[9]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[9]' from port 'dout_high[9]'.
Creating net 'dout_high[9]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[9]_pad' to pin 'u_dout_high[9]_pad/pad'.
Connecting net 'dout_high[9]_pad' to port 'dout_high[9]'.
Creating cell 'u_dout_high[8]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[8]' to pin 'u_dout_high[8]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[8]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[8]' from port 'dout_high[8]'.
Creating net 'dout_high[8]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[8]_pad' to pin 'u_dout_high[8]_pad/pad'.
Connecting net 'dout_high[8]_pad' to port 'dout_high[8]'.
Creating cell 'u_dout_high[7]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[7]' to pin 'u_dout_high[7]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[7]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[7]' from port 'dout_high[7]'.
Creating net 'dout_high[7]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[7]_pad' to pin 'u_dout_high[7]_pad/pad'.
Connecting net 'dout_high[7]_pad' to port 'dout_high[7]'.
Creating cell 'u_dout_high[6]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[6]' to pin 'u_dout_high[6]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[6]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[6]' from port 'dout_high[6]'.
Creating net 'dout_high[6]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[6]_pad' to pin 'u_dout_high[6]_pad/pad'.
Connecting net 'dout_high[6]_pad' to port 'dout_high[6]'.
Creating cell 'u_dout_high[5]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[5]' to pin 'u_dout_high[5]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[5]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[5]' from port 'dout_high[5]'.
Creating net 'dout_high[5]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[5]_pad' to pin 'u_dout_high[5]_pad/pad'.
Connecting net 'dout_high[5]_pad' to port 'dout_high[5]'.
Creating cell 'u_dout_high[4]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[4]' to pin 'u_dout_high[4]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[4]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[4]' from port 'dout_high[4]'.
Creating net 'dout_high[4]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[4]_pad' to pin 'u_dout_high[4]_pad/pad'.
Connecting net 'dout_high[4]_pad' to port 'dout_high[4]'.
Creating cell 'u_dout_high[3]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[3]' to pin 'u_dout_high[3]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[3]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[3]' from port 'dout_high[3]'.
Creating net 'dout_high[3]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[3]_pad' to pin 'u_dout_high[3]_pad/pad'.
Connecting net 'dout_high[3]_pad' to port 'dout_high[3]'.
Creating cell 'u_dout_high[2]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[2]' to pin 'u_dout_high[2]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[2]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[2]' from port 'dout_high[2]'.
Creating net 'dout_high[2]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[2]_pad' to pin 'u_dout_high[2]_pad/pad'.
Connecting net 'dout_high[2]_pad' to port 'dout_high[2]'.
Creating cell 'u_dout_high[1]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[1]' to pin 'u_dout_high[1]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[1]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[1]' from port 'dout_high[1]'.
Creating net 'dout_high[1]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[1]_pad' to pin 'u_dout_high[1]_pad/pad'.
Connecting net 'dout_high[1]_pad' to port 'dout_high[1]'.
Creating cell 'u_dout_high[0]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[0]' to pin 'u_dout_high[0]_pad/DataOut'.
Creating cell 'u_tiehi_dout_high[0]' in design 'top_WIDTH18'.
Disconnecting net 'dout_high[0]' from port 'dout_high[0]'.
Creating net 'dout_high[0]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_high[0]_pad' to pin 'u_dout_high[0]_pad/pad'.
Connecting net 'dout_high[0]_pad' to port 'dout_high[0]'.
Creating cell 'u_zero[0]_pad' in design 'top_WIDTH18'.
Connecting net 'zero[0]' to pin 'u_zero[0]_pad/DataOut'.
Creating cell 'u_tiehi_zero[0]' in design 'top_WIDTH18'.
Disconnecting net 'zero[0]' from port 'zero[0]'.
Creating net 'zero[0]_pad' in design 'top_WIDTH18'.
Connecting net 'zero[0]_pad' to pin 'u_zero[0]_pad/pad'.
Connecting net 'zero[0]_pad' to port 'zero[0]'.
Creating cell 'u_error[0]_pad' in design 'top_WIDTH18'.
Connecting net 'error[0]' to pin 'u_error[0]_pad/DataOut'.
Creating cell 'u_tiehi_error[0]' in design 'top_WIDTH18'.
Disconnecting net 'error[0]' from port 'error[0]'.
Creating net 'error[0]_pad' in design 'top_WIDTH18'.
Connecting net 'error[0]_pad' to pin 'u_error[0]_pad/pad'.
Connecting net 'error[0]_pad' to port 'error[0]'.
Creating cell 'u_dout_low[17]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[17]' to pin 'u_dout_low[17]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[17]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[17]' from port 'dout_low[17]'.
Creating net 'dout_low[17]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[17]_pad' to pin 'u_dout_low[17]_pad/pad'.
Connecting net 'dout_low[17]_pad' to port 'dout_low[17]'.
Creating cell 'u_dout_low[16]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[16]' to pin 'u_dout_low[16]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[16]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[16]' from port 'dout_low[16]'.
Creating net 'dout_low[16]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[16]_pad' to pin 'u_dout_low[16]_pad/pad'.
Connecting net 'dout_low[16]_pad' to port 'dout_low[16]'.
Creating cell 'u_dout_low[15]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[15]' to pin 'u_dout_low[15]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[15]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[15]' from port 'dout_low[15]'.
Creating net 'dout_low[15]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[15]_pad' to pin 'u_dout_low[15]_pad/pad'.
Connecting net 'dout_low[15]_pad' to port 'dout_low[15]'.
Creating cell 'u_dout_low[14]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[14]' to pin 'u_dout_low[14]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[14]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[14]' from port 'dout_low[14]'.
Creating net 'dout_low[14]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[14]_pad' to pin 'u_dout_low[14]_pad/pad'.
Connecting net 'dout_low[14]_pad' to port 'dout_low[14]'.
Creating cell 'u_dout_low[13]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[13]' to pin 'u_dout_low[13]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[13]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[13]' from port 'dout_low[13]'.
Creating net 'dout_low[13]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[13]_pad' to pin 'u_dout_low[13]_pad/pad'.
Connecting net 'dout_low[13]_pad' to port 'dout_low[13]'.
Creating cell 'u_dout_low[12]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[12]' to pin 'u_dout_low[12]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[12]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[12]' from port 'dout_low[12]'.
Creating net 'dout_low[12]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[12]_pad' to pin 'u_dout_low[12]_pad/pad'.
Connecting net 'dout_low[12]_pad' to port 'dout_low[12]'.
Creating cell 'u_dout_low[11]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[11]' to pin 'u_dout_low[11]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[11]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[11]' from port 'dout_low[11]'.
Creating net 'dout_low[11]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[11]_pad' to pin 'u_dout_low[11]_pad/pad'.
Connecting net 'dout_low[11]_pad' to port 'dout_low[11]'.
Creating cell 'u_dout_low[10]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[10]' to pin 'u_dout_low[10]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[10]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[10]' from port 'dout_low[10]'.
Creating net 'dout_low[10]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[10]_pad' to pin 'u_dout_low[10]_pad/pad'.
Connecting net 'dout_low[10]_pad' to port 'dout_low[10]'.
Creating cell 'u_dout_low[9]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[9]' to pin 'u_dout_low[9]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[9]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[9]' from port 'dout_low[9]'.
Creating net 'dout_low[9]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[9]_pad' to pin 'u_dout_low[9]_pad/pad'.
Connecting net 'dout_low[9]_pad' to port 'dout_low[9]'.
Creating cell 'u_dout_low[8]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[8]' to pin 'u_dout_low[8]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[8]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[8]' from port 'dout_low[8]'.
Creating net 'dout_low[8]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[8]_pad' to pin 'u_dout_low[8]_pad/pad'.
Connecting net 'dout_low[8]_pad' to port 'dout_low[8]'.
Creating cell 'u_dout_low[7]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[7]' to pin 'u_dout_low[7]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[7]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[7]' from port 'dout_low[7]'.
Creating net 'dout_low[7]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[7]_pad' to pin 'u_dout_low[7]_pad/pad'.
Connecting net 'dout_low[7]_pad' to port 'dout_low[7]'.
Creating cell 'u_dout_low[6]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[6]' to pin 'u_dout_low[6]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[6]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[6]' from port 'dout_low[6]'.
Creating net 'dout_low[6]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[6]_pad' to pin 'u_dout_low[6]_pad/pad'.
Connecting net 'dout_low[6]_pad' to port 'dout_low[6]'.
Creating cell 'u_dout_low[5]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[5]' to pin 'u_dout_low[5]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[5]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[5]' from port 'dout_low[5]'.
Creating net 'dout_low[5]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[5]_pad' to pin 'u_dout_low[5]_pad/pad'.
Connecting net 'dout_low[5]_pad' to port 'dout_low[5]'.
Creating cell 'u_dout_low[4]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[4]' to pin 'u_dout_low[4]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[4]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[4]' from port 'dout_low[4]'.
Creating net 'dout_low[4]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[4]_pad' to pin 'u_dout_low[4]_pad/pad'.
Connecting net 'dout_low[4]_pad' to port 'dout_low[4]'.
Creating cell 'u_dout_low[3]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[3]' to pin 'u_dout_low[3]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[3]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[3]' from port 'dout_low[3]'.
Creating net 'dout_low[3]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[3]_pad' to pin 'u_dout_low[3]_pad/pad'.
Connecting net 'dout_low[3]_pad' to port 'dout_low[3]'.
Creating cell 'u_dout_low[2]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[2]' to pin 'u_dout_low[2]_pad/DataOut'.
Creating cell 'u_tiehi_dout_low[2]' in design 'top_WIDTH18'.
Disconnecting net 'dout_low[2]' from port 'dout_low[2]'.
Creating net 'dout_low[2]_pad' in design 'top_WIDTH18'.
Connecting net 'dout_low[2]_pad' to pin 'u_dout_low[2]_pad/pad'.
Connecting net 'dout_low[2]_pad' to port 'dout_low[2]'.
Information: Setting attribute 'is_pad' on pin 'u_dout_high[3]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_zero[0]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[10]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_cmdin[1]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[17]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_rst[0]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[15]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[17]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[9]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[7]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[7]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_cmdin[5]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[7]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[12]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[14]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_error[0]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[2]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[4]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[14]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[4]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[15]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[0]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_clk[0]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[14]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[14]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[16]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[0]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[9]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[8]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[8]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[12]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_cmdin[2]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[5]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[16]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[6]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[4]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[13]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[10]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[16]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[17]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[6]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[0]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[8]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[17]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[16]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[5]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[13]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_cmdin[4]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[17]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[7]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[13]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[6]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[10]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[5]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[1]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[5]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[15]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[4]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[8]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[11]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[11]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[12]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[1]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[10]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[12]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[15]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[16]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[2]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[3]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[6]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[1]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[9]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[9]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[11]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[12]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[0]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[9]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[2]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[2]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[13]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[13]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[0]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[1]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[11]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[3]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[15]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[10]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[3]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[14]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_2[7]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[11]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[8]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[6]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_3[5]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_din_1[3]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[1]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_high[2]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_cmdin[3]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_dout_low[4]_pad/pad'. (MWUI-031)
Information: Setting attribute 'is_pad' on pin 'u_cmdin[0]_pad/pad'. (MWUI-031)
create_floorplan     -control_type "aspect_ratio"     -core_aspect_ratio "1"     -core_utilization "0.7"     -row_core_ratio "0.8"     -no_double_back     -start_first_row     -left_io2core  -30     -right_io2core -30     -bottom_io2core -30     -top_io2core -30
Warning: The M1 track offset is neither 0 or half of M1 pitch in the unitTile. This may result in gaps between standard cell rows. (APL-098)
Please define PAD Pad_Corner_New orientation. (rotate 0 assumed)
Pad Orientation Adjustment: Rotate 90
Please define PAD pad_vdd orientation. (rotate 0 assumed)
Pad Orientation Adjustment: Rotate 90
Please define PAD pad_gnd orientation. (rotate 0 assumed)
Pad Orientation Adjustment: Rotate 90
Please define PAD pad_bidirhe orientation. (rotate 0 assumed)
Pad Orientation Adjustment: Rotate 90
4 pins are constrained in TDF table
There are 100 pins in total
4 pads are constrained in TDF table
There are 102 IO pads 4 corner pads in total
Warning: The M1 track offset is neither 0 or half of M1 pitch in the unitTile. This may result in gaps between standard cell rows. (APL-098)
Warning: The M1 track offset is neither 0 or half of M1 pitch in the unitTile. This may result in gaps between standard cell rows. (APL-098)
Warning: The M1 track offset is neither 0 or half of M1 pitch in the unitTile. This may result in gaps between standard cell rows. (APL-098)
Start to create wire tracks ...
Start to place pads/pins ...
Info: all the IO pins are purged, since both pad and pin exist.
Warning: Initialize the orientation of library cell "Pad_Corner_New" as"W". (APLUI-044)
Warning: Initialize the orientation of library cell "pad_vdd" as"W". (APLUI-044)
Warning: Initialize the orientation of library cell "pad_gnd" as"W". (APLUI-044)
Warning: Initialize the orientation of library cell "pad_bidirhe" as"W". (APLUI-044)
There are 0 pads constrained by min IO spacing.
Top core spacing increased, pad limited.
Right core spacing increased, pad limited.

Running IO Placement Refinement...

IO Placement Refinement Completed Successfully.

Place pads/pins successfully
Increase Left/Right to core distance by 1.2
Pad Limited detected in Bottom/Top sides.
Enlarge core width to 2402.4 by 484.8
Increase Bottom/Top to core distance by 0.6
Pad Limited detected in Left/Right sides.
Enlarge core height to 2373 by 456
Core aspect ratio adjusted to 0.988
Core Utilization adjusted to 0.452
Pad limited detected. Try fixed die size floor plan ...
Warning: The M1 track offset is neither 0 or half of M1 pitch in the unitTile. This may result in gaps between standard cell rows. (APL-098)
Start to create wire tracks ...
Start to place pads/pins ...
Warning: Initialize the orientation of library cell "Pad_Corner_New" as"W". (APLUI-044)
Warning: Initialize the orientation of library cell "pad_vdd" as"W". (APLUI-044)
Warning: Initialize the orientation of library cell "pad_gnd" as"W". (APLUI-044)
Warning: Initialize the orientation of library cell "pad_bidirhe" as"W". (APLUI-044)
There are 0 pads constrained by min IO spacing.

Running IO Placement Refinement...

IO Placement Refinement Completed Successfully.

Place pads/pins successfully
Warning: Pad cells edges are now open for terminal placement (FPHSM-0019)
Number of terminals created: 100.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name          Original Ports
top_WIDTH18              100
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
	Row Direction = HORIZONTAL
	Control Parameter =  Width & Height
	Core Utilization = 0.452
	Number Of Rows = 63
	Core Width = 2402.4
	Core Height = 2373
	Aspect Ratio = 0.988
Planner run through successfully.
# row core ratio defines spacing between rows
insert_pad_filler -cell "pad_space43_2 " 
Hierarchical pad insertion...
WARNING : Pad filler cell pad_space43_2 orientation is not defined
Warning: Initialize the orientation of library cell "pad_space43_2" as"W". (APLUI-044)
WARNING : Cannot find filler cells for bottom gap (391200 0) (397500 0)
WARNING : Cannot find filler cells for bottom gap (487500 0) (493800 0)
WARNING : Cannot find filler cells for bottom gap (583800 0) (589950 0)
WARNING : Cannot find filler cells for bottom gap (679950 0) (686250 0)
WARNING : Cannot find filler cells for bottom gap (776250 0) (782550 0)
WARNING : Cannot find filler cells for bottom gap (872550 0) (878700 0)
WARNING : Cannot find filler cells for bottom gap (968700 0) (975000 0)
WARNING : Cannot find filler cells for bottom gap (1065000 0) (1071300 0)
WARNING : Cannot find filler cells for bottom gap (1161300 0) (1167450 0)
WARNING : Cannot find filler cells for bottom gap (1257450 0) (1263750 0)
WARNING : Cannot find filler cells for bottom gap (1353750 0) (1360050 0)
WARNING : Cannot find filler cells for bottom gap (1450050 0) (1456200 0)
WARNING : Cannot find filler cells for bottom gap (1546200 0) (1552350 0)
WARNING : Cannot find filler cells for bottom gap (1642350 0) (1648650 0)
WARNING : Cannot find filler cells for bottom gap (1738650 0) (1744950 0)
WARNING : Cannot find filler cells for bottom gap (1834950 0) (1841100 0)
WARNING : Cannot find filler cells for bottom gap (1931100 0) (1937400 0)
WARNING : Cannot find filler cells for bottom gap (2027400 0) (2033700 0)
WARNING : Cannot find filler cells for bottom gap (2123700 0) (2129850 0)
WARNING : Cannot find filler cells for bottom gap (2219850 0) (2226150 0)
WARNING : Cannot find filler cells for bottom gap (2316150 0) (2322450 0)
WARNING : Cannot find filler cells for bottom gap (2412450 0) (2418600 0)
WARNING : Cannot find filler cells for bottom gap (2508600 0) (2514900 0)
WARNING : Cannot find filler cells for bottom gap (2604900 0) (2611200 0)
WARNING : Cannot find filler cells for top gap (391200 2973000) (393600 2973000)
WARNING : Cannot find filler cells for top gap (483600 2973000) (486000 2973000)
WARNING : Cannot find filler cells for top gap (576000 2973000) (578400 2973000)
WARNING : Cannot find filler cells for top gap (668400 2973000) (670800 2973000)
WARNING : Cannot find filler cells for top gap (760800 2973000) (763200 2973000)
WARNING : Cannot find filler cells for top gap (853200 2973000) (855600 2973000)
WARNING : Cannot find filler cells for top gap (945600 2973000) (948000 2973000)
WARNING : Cannot find filler cells for top gap (1038000 2973000) (1040400 2973000)
WARNING : Cannot find filler cells for top gap (1130400 2973000) (1132800 2973000)
WARNING : Cannot find filler cells for top gap (1222800 2973000) (1225200 2973000)
WARNING : Cannot find filler cells for top gap (1315200 2973000) (1317600 2973000)
WARNING : Cannot find filler cells for top gap (1407600 2973000) (1410000 2973000)
WARNING : Cannot find filler cells for top gap (1500000 2973000) (1502250 2973000)
WARNING : Cannot find filler cells for top gap (1592250 2973000) (1594650 2973000)
WARNING : Cannot find filler cells for top gap (1684650 2973000) (1687050 2973000)
WARNING : Cannot find filler cells for top gap (1777050 2973000) (1779450 2973000)
WARNING : Cannot find filler cells for top gap (1869450 2973000) (1871850 2973000)
WARNING : Cannot find filler cells for top gap (1961850 2973000) (1964250 2973000)
WARNING : Cannot find filler cells for top gap (2054250 2973000) (2056650 2973000)
WARNING : Cannot find filler cells for top gap (2146650 2973000) (2149050 2973000)
WARNING : Cannot find filler cells for top gap (2239050 2973000) (2241450 2973000)
WARNING : Cannot find filler cells for top gap (2331450 2973000) (2333850 2973000)
WARNING : Cannot find filler cells for top gap (2423850 2973000) (2426250 2973000)
WARNING : Cannot find filler cells for top gap (2516250 2973000) (2518650 2973000)
WARNING : Cannot find filler cells for top gap (2608650 2973000) (2611050 2973000)
WARNING : Cannot find filler cells for left gap (0 391200) (0 392550)
WARNING : Cannot find filler cells for left gap (0 482550) (0 483750)
WARNING : Cannot find filler cells for left gap (0 573750) (0 574950)
WARNING : Cannot find filler cells for left gap (0 664950) (0 666150)
WARNING : Cannot find filler cells for left gap (0 756150) (0 757350)
WARNING : Cannot find filler cells for left gap (0 847350) (0 848550)
WARNING : Cannot find filler cells for left gap (0 938550) (0 939900)
WARNING : Cannot find filler cells for left gap (0 1029900) (0 1031100)
WARNING : Cannot find filler cells for left gap (0 1121100) (0 1122300)
WARNING : Cannot find filler cells for left gap (0 1212300) (0 1213500)
WARNING : Cannot find filler cells for left gap (0 1303500) (0 1304700)
WARNING : Cannot find filler cells for left gap (0 1394700) (0 1395900)
WARNING : Cannot find filler cells for left gap (0 1485900) (0 1487250)
WARNING : Cannot find filler cells for left gap (0 1577250) (0 1578450)
WARNING : Cannot find filler cells for left gap (0 1668450) (0 1669650)
WARNING : Cannot find filler cells for left gap (0 1759650) (0 1760850)
WARNING : Cannot find filler cells for left gap (0 1850850) (0 1852050)
WARNING : Cannot find filler cells for left gap (0 1942050) (0 1943250)
WARNING : Cannot find filler cells for left gap (0 2033250) (0 2034600)
WARNING : Cannot find filler cells for left gap (0 2124600) (0 2125800)
WARNING : Cannot find filler cells for left gap (0 2215800) (0 2217000)
WARNING : Cannot find filler cells for left gap (0 2307000) (0 2308200)
WARNING : Cannot find filler cells for left gap (0 2398200) (0 2399400)
WARNING : Cannot find filler cells for left gap (0 2489400) (0 2490450)
WARNING : Cannot find filler cells for left gap (0 2580450) (0 2581800)
WARNING : Cannot find filler cells for right gap (3002400 391200) (3002400 396150)
WARNING : Cannot find filler cells for right gap (3002400 486150) (3002400 491250)
WARNING : Cannot find filler cells for right gap (3002400 581250) (3002400 586200)
WARNING : Cannot find filler cells for right gap (3002400 676200) (3002400 681300)
WARNING : Cannot find filler cells for right gap (3002400 771300) (3002400 776250)
WARNING : Cannot find filler cells for right gap (3002400 866250) (3002400 871350)
WARNING : Cannot find filler cells for right gap (3002400 961350) (3002400 966300)
WARNING : Cannot find filler cells for right gap (3002400 1056300) (3002400 1061400)
WARNING : Cannot find filler cells for right gap (3002400 1151400) (3002400 1156350)
WARNING : Cannot find filler cells for right gap (3002400 1246350) (3002400 1251450)
WARNING : Cannot find filler cells for right gap (3002400 1341450) (3002400 1346400)
WARNING : Cannot find filler cells for right gap (3002400 1436400) (3002400 1441500)
WARNING : Cannot find filler cells for right gap (3002400 1531500) (3002400 1536450)
WARNING : Cannot find filler cells for right gap (3002400 1626450) (3002400 1631550)
WARNING : Cannot find filler cells for right gap (3002400 1721550) (3002400 1726500)
WARNING : Cannot find filler cells for right gap (3002400 1816500) (3002400 1821600)
WARNING : Cannot find filler cells for right gap (3002400 1911600) (3002400 1916550)
WARNING : Cannot find filler cells for right gap (3002400 2006550) (3002400 2011650)
WARNING : Cannot find filler cells for right gap (3002400 2101650) (3002400 2106600)
WARNING : Cannot find filler cells for right gap (3002400 2196600) (3002400 2201700)
WARNING : Cannot find filler cells for right gap (3002400 2291700) (3002400 2296650)
WARNING : Cannot find filler cells for right gap (3002400 2386650) (3002400 2391750)
WARNING : Cannot find filler cells for right gap (3002400 2481750) (3002400 2486700)
WARNING : Cannot find filler cells for right gap (3002400 2576700) (3002400 2581800)
.... total of 0 pad filler inserted
derive_pg_connection -power_net {vdd!} -ground_net {gnd!}  -create_ports top 
Information: top power port vdd! created
Information: top ground port gnd! created
Information: Total 2 ports created
Information: connected 5735 power ports and 5735 ground ports
create_pad_rings -nets {vdd! gnd!}  
Using [2 x 2] Fat Wire Table for via
Using [2 x 2] Fat Wire Table for via2
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

Number of boundaries processed:
 [1]  
 [2]  
 [3]  
 [4]  
 [done] 

[Prerouter] CPU = 0:00:00, Elapsed = 0:00:00
	Peak Memory =      156M Data =       25M
# PNS
# Strap numbers is a trade off between congestion and IR Drop 
create_power_straps      -direction vertical     -num_placement_strap 7     -start_at 450      -increment_x_or_y 420     -nets  {vdd! gnd!}      -width 2.700     -layer metal3
Using [2 x 2] Fat Wire Table for via
Using [2 x 2] Fat Wire Table for via2
**** WARNING:duplicate Fat Wire Via found for layer[metal1]

**** WARNING:duplicate Fat Wire Via found for layer[metal2]

Warning: Strap creation completely failed at X coordinate: 2970.000  (Net: vdd!) :: Reason: floating pieces removed
. (PGRT-039)
Warning: Strap creation completely failed at X coordinate: 2973.600  (Net: gnd!) :: Reason: floating pieces removed
. (PGRT-039)

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
	Peak Memory =      156M Data =       25M
#
check_physical_constraints
Information: linking reference library : /usr/synopsys/PDKs/ON_PDK/samples/MW/UTAH_V1P1. (PSYN-878)
Information: linking reference library : /usr/synopsys/PDKs/ON_PDK/samples/MW/ICG. (PSYN-878)
Information: linking reference library : /usr/synopsys/PDKs/ON_PDK/samples/MW/IO. (PSYN-878)
Information: Loading local_link_library attribute {c5n_utah_std_v5_t27.db, icg4utah.db}. (MWDC-290)

  Linking design 'top_WIDTH18'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4 designs)               top_WIDTH18.CEL, etc
  c5n_utah_std_v5_t27 (library) /home/esteban/Descargas/tdigital/BE/LAB2/logic/c5n_utah_std_v5_t27.db
  icg4utah (library)          /home/esteban/Descargas/tdigital/BE/LAB2/logic/icg4utah.db
  io (library)                /home/esteban/Descargas/tdigital/BE/LAB2/logic/io.db

Loading db file '/usr/synopsys/icc/M-2016.12-SP5-3/libraries/syn/dw_foundation.sldb'
Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (300000 300000) (2702400 2664000) is different from CEL Core Area (300000 300000) (2702400 2673000).
Floorplan loading succeeded.

Warning: Cell 'u_din_1[3]_pad' is being marked as "dont_touch" because it has 
	a fixed_placement attribute. (PSYN-040)
Note - message 'PSYN-040' limit (1) exceeded.  Remainder will be suppressed.
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
  Loading design 'top_WIDTH18'


Total Physical Cells: 6 Fixed: 0 Not fixed :6

Total Area : 446742.00 Fixed Area: 0.00 Unfixed Area:446742.00

 Physical Library: /home/esteban/Descargas/tdigital/BE/LAB2/MW_TOP_LIB

 Routing layer : metal1    width: 900    pitch: 3000   space: 900

 Routing Layer : metal1 Resistance : 9e-05 Capacitance : 0.000199

 Routing layer : metal2    width: 900    pitch: 2400   space: 900

 Routing Layer : metal2 Resistance : 9e-05 Capacitance : 0.000149

 Routing layer : metal3    width: 1500    pitch: 3000   space: 900

 Routing Layer : metal3 Resistance : 5e-05 Capacitance : 6.3e-05


 Physical Library: /usr/synopsys/PDKs/ON_PDK/samples/MW/UTAH_V1P1

 Physical Library: /usr/synopsys/PDKs/ON_PDK/samples/MW/ICG

 Physical Library: /usr/synopsys/PDKs/ON_PDK/samples/MW/IO
Warning: The design contains only (3) routing layers, this might lead into congestion issue. (PNR-146)


Total Bounds:0 Group Bounds:0 Move Bounds:0
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    873 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]

The maximum cell width in library is 45.600 um (e.g. 19 sites)

There are no narrow placement areas less than 19 sites
Warning: The orientation of the fixed cell 'u_dout_high[12]_pad' does not match legal orientations. Ignoring the legal orientations. (PSYN-256)
Note - message 'PSYN-256' limit (1) exceeded.  Remainder will be suppressed.
1
save_mw_cel -as top_postFloorplan
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named top_postFloorplan. (UIG-5)
1
#.3
place_opt

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : No
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------
Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
  Loading design 'top_WIDTH18'


Information: Setting a dont_touch attribute on net 'clk[0]_pad' because it is connected to a pad cell. (PSYN-088)
Note - message 'PSYN-088' limit (1) exceeded.  Remainder will be suppressed.


Information: Library Manufacturing Grid(GridResolution) : 150
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

TLU+ File = MW/ami500.tluplus
TLU+ File = MW/ami500.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
Warning: minSpacing value of layer "metal1" (metal1) does not match : ITF (0.600) vs MW-tech (0.900). (TLUP-005)
Warning: minWidth value of layer "metal1" (metal1) does not match : ITF (0.600) vs MW-tech (0.900). (TLUP-004)
Warning: minSpacing value of layer "metal2" (metal2) does not match : ITF (0.700) vs MW-tech (0.900). (TLUP-005)
Warning: minWidth value of layer "metal2" (metal2) does not match : ITF (0.700) vs MW-tech (0.900). (TLUP-004)
Warning: minSpacing value of layer "metal3" (metal3) does not match : ITF (0.700) vs MW-tech (0.900). (TLUP-005)
Warning: minWidth value of layer "metal3" (metal3) does not match : ITF (0.800) vs MW-tech (1.500). (TLUP-004)
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer metal1 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer metal1 : 9.4e-05 9.4e-05 (RCEX-011)
Information: Library Derived Cap for layer metal2 : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Res for layer metal2 : 9.4e-05 9.4e-05 (RCEX-011)
Information: Library Derived Cap for layer metal3 : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Res for layer metal3 : 2.7e-05 2.7e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.00018 0.00018 (RCEX-011)
Information: Library Derived Horizontal Res : 6.1e-05 6.1e-05 (RCEX-011)
Information: Library Derived Vertical Cap : 0.00017 0.00017 (RCEX-011)
Information: Library Derived Vertical Res : 9.4e-05 9.4e-05 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00069 0.00069 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...25%...50%...75%...100% done.

  Coarse Placement Complete
  --------------------------


 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
 Collecting Buffer Trees ... Found 269

 Processing Buffer Trees ... 

    [27]  10% ...
    [54]  20% ...
    [81]  30% ...
    [108]  40% ...
    [135]  50% ...
    [162]  60% ...
    [189]  70% ...
    [216]  80% ...
    [243]  90% ...
    [269] 100% Done ...


Information: Automatic high-fanout synthesis deletes 263 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 462 new cells. (PSYN-864)

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

  ------------------------------------------
  Not appropriate to run layer optimization.
  ------------------------------------------





  Design  WNS: 5.88  TNS: 221.37  Number of Violating Paths: 69

  Nets with DRC Violations: 2
  Total moveable cell area: 2707488.0
  Total fixed cell area: 2295000.1
  Total physical cell area: 5002488.1
  Core area: (300000 300000 2702400 2673000)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06 1949103.0      5.88     221.4       0.3                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06 1949103.0      5.88     221.4       0.3                          
    0:00:06 1954215.0      5.88     221.1       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06 1954215.0      5.88     221.1       0.0                          
    0:00:06 1962639.0      4.56     194.4       0.1 clk[0]_r_REG7_S5/D       
    0:00:07 1972719.0      3.46     142.3       0.2 clk[0]_r_REG7_S5/D       
    0:00:07 1975959.0      3.23     131.4       0.2 clk[0]_r_REG7_S5/D       
    0:00:08 1984311.0      3.02     114.5       0.2 clk[0]_r_REG7_S5/D       
    0:00:08 1991655.0      2.76     103.2       0.2 R_0/D                    
    0:00:08 1999143.0      2.52      92.5       0.2 clk[0]_r_REG7_S5/D       
    0:00:09 2007063.0      2.44      87.8       0.2 clk[0]_r_REG7_S5/D       
    0:00:09 2014551.0      2.28      83.5       0.2 clk[0]_r_REG7_S5/D       
    0:00:10 2018655.0      2.19      80.0       0.2 clk[0]_r_REG7_S5/D       
    0:00:10 2024847.0      2.02      75.8       0.2 clk[0]_r_REG7_S5/D       
    0:00:10 2028087.0      1.89      70.5       0.2 clk[0]_r_REG7_S5/D       
    0:00:11 2032695.0      1.78      65.0       0.2 clk[0]_r_REG7_S5/D       
    0:00:11 2038887.0      1.64      57.8       0.1 clk[0]_r_REG7_S5/D       
    0:00:11 2047239.0      1.46      51.1       0.2 R_0/D                    
    0:00:12 2051199.0      1.39      47.4       0.2 clk[0]_r_REG7_S5/D       
    0:00:12 2055165.0      1.29      42.5       0.2 clk[0]_r_REG7_S5/D       
    0:00:12 2056461.0      1.26      40.3       0.2 clk[0]_r_REG7_S5/D       
    0:00:13 2059053.0      1.22      39.5       0.4 clk[0]_r_REG7_S5/D       
    0:00:13 2064168.0      1.16      37.5       0.4 clk[0]_r_REG18_S7/D      
    0:00:14 2069424.0      1.12      35.9       0.4 clk[0]_r_REG7_S5/D       
    0:00:14 2075112.0      1.09      34.8       0.4 clk[0]_r_REG7_S5/D       
    0:00:14 2076480.0      1.08      34.8       0.4 clk[0]_r_REG7_S5/D       
    0:00:14 2077776.0      1.08      34.6       0.4 R_0/D                    
    0:00:15 2080584.0      1.04      32.7       0.4 clk[0]_r_REG7_S5/D       
    0:00:15 2083104.0      1.03      31.5       0.4 clk[0]_r_REG7_S5/D       
    0:00:16 2084040.0      1.02      30.9       0.4 clk[0]_r_REG7_S5/D       
    0:00:16 2085264.0      0.99      29.1       0.4 R_0/D                    
    0:00:16 2085483.0      0.93      27.7       0.4 R_0/D                    
    0:00:17 2086707.0      0.92      26.4       0.4 R_0/D                    
    0:00:17 2086923.0      0.88      25.1       0.5 clk[0]_r_REG18_S7/D      
    0:00:17 2087931.0      0.86      23.4       0.5 clk[0]_r_REG7_S5/D       
    0:00:18 2088579.0      0.84      23.2       0.5 clk[0]_r_REG7_S5/D       
    0:00:18 2089155.0      0.83      23.1       0.5 clk[0]_r_REG7_S5/D       
    0:00:18 2091243.0      0.82      22.0       0.5 clk[0]_r_REG18_S7/D      
    0:00:18 2091747.0      0.82      21.9       0.5 clk[0]_r_REG7_S5/D       
    0:00:19 2094417.0      0.79      20.0       0.5 clk[0]_r_REG7_S5/D       
    0:00:19 2096073.0      0.78      19.9       0.5 clk[0]_r_REG7_S5/D       
    0:00:19 2098599.0      0.75      19.0       0.5 clk[0]_r_REG7_S5/D       
    0:00:20 2099535.0      0.74      18.7       0.6 R_0/D                    
    0:00:20 2100111.0      0.73      17.1       0.6 clk[0]_r_REG7_S5/D       
    0:00:20 2101047.0      0.71      16.7       0.6 clk[0]_r_REG7_S5/D       
    0:00:20 2104575.0      0.67      15.7       0.7 clk[0]_r_REG7_S5/D       
    0:00:21 2106447.0      0.62      13.2       0.7 R_0/D                    
    0:00:21 2107095.0      0.61      12.9       0.7 clk[0]_r_REG7_S5/D       
    0:00:21 2108898.0      0.59      12.4       0.7 clk[0]_r_REG18_S7/D      
    0:00:21 2109906.0      0.58      12.3       0.7 clk[0]_r_REG7_S5/D       
    0:00:22 2112930.0      0.54      11.8       0.8 R_0/D                    
    0:00:22 2114727.0      0.50      10.6       0.8 clk[0]_r_REG7_S5/D       
    0:00:22 2114514.0      0.48       9.8       0.8 clk[0]_r_REG7_S5/D       
    0:00:22 2117538.0      0.46       9.5       0.9 clk[0]_r_REG7_S5/D       
    0:00:23 2119479.0      0.44       8.7       0.9 clk[0]_r_REG7_S5/D       
    0:00:23 2120127.0      0.41       7.9       0.9 clk[0]_r_REG7_S5/D       
    0:00:23 2124228.0      0.38       6.4       1.0 clk[0]_r_REG7_S5/D       
    0:00:23 2124657.0      0.34       5.9       1.0 clk[0]_r_REG7_S5/D       
    0:00:24 2128182.0      0.32       5.7       1.0 clk[0]_r_REG69_S6/D      
    0:00:24 2129046.0      0.30       4.3       1.0 R_1/D                    
    0:00:24 2130273.0      0.29       4.2       1.0 clk[0]_r_REG7_S5/D       
    0:00:24 2131350.0      0.25       3.4       1.0 clk[0]_r_REG7_S5/D       
    0:00:25 2131926.0      0.25       3.3       1.0 clk[0]_r_REG7_S5/D       
    0:00:25 2134224.0      0.23       2.9       1.0 clk[0]_r_REG7_S5/D       
    0:00:25 2135883.0      0.22       2.7       1.0 R_0/D                    
    0:00:25 2137392.0      0.20       2.5       1.0 clk[0]_r_REG7_S5/D       
    0:00:26 2138613.0      0.17       1.8       2.5 clk[0]_r_REG7_S5/D       
    0:00:26 2138544.0      0.16       1.6       2.5 R_0/D                    
    0:00:26 2139480.0      0.15       1.6       2.4 clk[0]_r_REG7_S5/D       
    0:00:27 2141784.0      0.14       1.3       2.4 clk[0]_r_REG7_S5/D       
    0:00:27 2143869.0      0.11       0.8       2.4 clk[0]_r_REG69_S6/D      
    0:00:27 2146029.0      0.06       0.3       2.4 clk[0]_r_REG214_S7/D     
    0:00:27 2146821.0      0.05       0.3       2.4 clk[0]_r_REG7_S5/D       
    0:00:28 2145960.0      0.03       0.1       2.4 clk[0]_r_REG7_S5/D       
    0:00:28 2146539.0      0.01       0.0       2.4 clk[0]_r_REG7_S5/D       
    0:00:28 2146251.0      0.00       0.0       2.4 clk[0]_r_REG7_S5/D       
    0:00:28 2146467.0      0.00       0.0       2.4                          
    0:00:28 2146467.0      0.00       0.0       2.4                          
    0:00:28 2146467.0      0.00       0.0       2.4                          
    0:00:28 2146467.0      0.00       0.0       2.4                          
    0:00:28 2146467.0      0.00       0.0       2.4                          
    0:00:28 2146467.0      0.00       0.0       2.4                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 14
  Total moveable cell area: 2906856.0
  Total fixed cell area: 2295000.1
  Total physical cell area: 5201856.1
  Core area: (300000 300000 2702400 2673000)


  No hold constraints






 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
50%...67%...83%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    873 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top_WIDTH18
  Version: M-2016.12-SP5-3
  Date   : Thu Jan 10 15:54:03 2019
****************************************
Std cell utilization: 64.02%  (40373/(63063-0))
(Non-fixed + Fixed)
Std cell utilization: 64.02%  (40373/(63063-0))
(Non-fixed only)
Chip area:            63063    sites, bbox (300.00 300.00 2702.40 2673.00) um
Std cell area:        40373    sites, (non-fixed:40373  fixed:0)
                      6384     cells, (non-fixed:6384   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       30 
Avg. std cell width:  16.96 um 
Site array:           unit     (width: 2.40 um, height: 30.00 um, rows: 63)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top_WIDTH18
  Version: M-2016.12-SP5-3
  Date   : Thu Jan 10 15:54:03 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
Legalizing 6383 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top_WIDTH18
  Version: M-2016.12-SP5-3
  Date   : Thu Jan 10 15:54:04 2019
****************************************

avg cell displacement:    1.139 um ( 0.04 row height)
max cell displacement:   21.993 um ( 0.73 row height)
std deviation:            1.493 um ( 0.05 row height)
number of cell moved:      6383 cells (out of 6384 cells)

Total 0 cells has large displacement (e.g. > 90.000 um or 3 row height)

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners






  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 24
  Total moveable cell area: 2906856.0
  Total fixed cell area: 2295000.1
  Total physical cell area: 5201856.1
  Core area: (300000 300000 2702400 2673000)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:36 2146467.0      0.00       0.0       3.3                          
    0:00:36 2149644.0      0.00       0.0       1.4                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:36 2149644.0      0.00       0.0       1.4                          
    0:00:36 2154036.0      0.00       0.0       0.0                          
    0:00:36 2154036.0      0.00       0.0       0.0                          
    0:00:36 2154036.0      0.00       0.0       0.0                          
    0:00:37 2154036.0      0.00       0.0       0.0                          
    0:00:37 2154036.0      0.00       0.0       0.0                          
    0:00:37 2154036.0      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    873 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top_WIDTH18
  Version: M-2016.12-SP5-3
  Date   : Thu Jan 10 15:54:06 2019
****************************************
Std cell utilization: 64.22%  (40502/(63063-0))
(Non-fixed + Fixed)
Std cell utilization: 64.22%  (40502/(63063-0))
(Non-fixed only)
Chip area:            63063    sites, bbox (300.00 300.00 2702.40 2673.00) um
Std cell area:        40502    sites, (non-fixed:40502  fixed:0)
                      6418     cells, (non-fixed:6418   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       30 
Avg. std cell width:  16.96 um 
Site array:           unit     (width: 2.40 um, height: 30.00 um, rows: 63)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top_WIDTH18
  Version: M-2016.12-SP5-3
  Date   : Thu Jan 10 15:54:06 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
Legalizing 106 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top_WIDTH18
  Version: M-2016.12-SP5-3
  Date   : Thu Jan 10 15:54:06 2019
****************************************

avg cell displacement:    8.267 um ( 0.28 row height)
max cell displacement:   21.834 um ( 0.73 row height)
std deviation:            6.129 um ( 0.20 row height)
number of cell moved:        85 cells (out of 6418 cells)

Total 0 cells has large displacement (e.g. > 90.000 um or 3 row height)

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 1
  Total moveable cell area: 2916144.0
  Total fixed cell area: 2295000.1
  Total physical cell area: 5211144.1
  Core area: (300000 300000 2702400 2673000)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:38 2154252.0      0.00       0.0       0.0                          
    0:00:38 2154255.0      0.00       0.0       0.0                          


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:38 2154255.0      0.00       0.0       0.0                          
    0:00:38 2154759.0      0.00       0.0       0.0                          
    0:00:38 2154759.0      0.00       0.0       0.0                          
    0:00:38 2154759.0      0.00       0.0       0.0                          
    0:00:38 2154759.0      0.00       0.0       0.0                          
    0:00:38 2154759.0      0.00       0.0       0.0                          
    0:00:38 2154759.0      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    873 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : top_WIDTH18
  Version: M-2016.12-SP5-3
  Date   : Thu Jan 10 15:54:07 2019
****************************************
Std cell utilization: 64.25%  (40516/(63063-0))
(Non-fixed + Fixed)
Std cell utilization: 64.25%  (40516/(63063-0))
(Non-fixed only)
Chip area:            63063    sites, bbox (300.00 300.00 2702.40 2673.00) um
Std cell area:        40516    sites, (non-fixed:40516  fixed:0)
                      6420     cells, (non-fixed:6420   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       30 
Avg. std cell width:  16.96 um 
Site array:           unit     (width: 2.40 um, height: 30.00 um, rows: 63)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : top_WIDTH18
  Version: M-2016.12-SP5-3
  Date   : Thu Jan 10 15:54:07 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
metal1     none          ---         ---       via additive      ---
metal2     none          ---         ---       via additive      ---
metal3     none          ---         ---       via additive      ---
Legalizing 6 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : top_WIDTH18
  Version: M-2016.12-SP5-3
  Date   : Thu Jan 10 15:54:08 2019
****************************************

avg cell displacement:    6.565 um ( 0.22 row height)
max cell displacement:   19.038 um ( 0.63 row height)
std deviation:            6.491 um ( 0.22 row height)
number of cell moved:         8 cells (out of 6420 cells)

Total 0 cells has large displacement (e.g. > 90.000 um or 3 row height)

Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 2917152.0
  Total fixed cell area: 2295000.1
  Total physical cell area: 5212152.1
  Core area: (300000 300000 2702400 2673000)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    873 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (30000), object's width and height(3002400,2973000). (PSYN-523)
Warning: Core area is not integer multiples of min site height (30000), object's width and height(2402400,2373000). (PSYN-523)
Warning: Cell u_dout_high[12]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[12]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[11]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[11]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[10]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[10]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[9]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[9]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[8]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[8]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[7]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[7]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[6]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[6]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_zero[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_zero[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_error[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_error[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[17]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[17]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[16]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[16]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[15]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[15]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[14]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[14]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[13]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[13]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[12]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[12]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[11]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[11]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[10]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[10]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[9]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[9]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[8]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[8]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[7]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[7]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[6]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[6]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[17]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[17]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[16]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[16]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[15]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[15]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[14]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[14]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[13]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[13]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[12]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[12]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[11]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[11]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[10]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[10]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[9]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[9]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[8]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[8]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[7]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[7]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[6]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[6]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_2[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_2[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[17]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[17]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[16]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[16]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[15]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[15]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[14]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[14]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[13]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[13]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[12]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[12]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[11]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[11]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[10]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[10]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[9]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[9]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[8]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[8]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[7]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[7]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[6]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[6]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_3[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_3[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_low[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_low[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[17]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[17]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[16]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[16]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[15]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[15]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[14]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[14]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_dout_high[13]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_dout_high[13]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_clk[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_clk[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_rst[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_rst[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[2]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[2]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[1]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[1]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_cmdin[0]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_cmdin[0]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[17]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[17]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[16]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[16]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[15]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[15]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[14]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[14]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[13]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[13]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[12]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[12]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[11]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[11]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[10]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[10]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[9]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[9]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[8]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[8]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[7]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[7]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[6]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[6]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[5]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[5]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[4]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[4]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)
Warning: Cell u_din_1[3]_pad is not integer multiples of min site width (2400), object's width and height(90000,255000). (PSYN-523)
Warning: Cell u_din_1[3]_pad is not integer multiples of min site height (30000), object's width and height(255000,255000). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
report_timing > reports/top.timing.placement.rpt
report_congestion -grc_based -routing_stage global
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 3 routable metal layers
    This is considered as a 3-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 63 horizontal rows
    873 pre-routes for placement blockage/checking
    873 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Reference cell DCBX1 bounding box not multiple of tile. (APL-026)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Running global router for congestion map ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    6  Alloctr    6  Proc 1919 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Cut layer cc has invalid minimum width specified
Warning: The via cut, minimum cut spacing, and enclosure sizes for RVC0 might cause the via array surrounds to be off the minimum grid. (ZRT-524)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = metal1
Cell Max-Routing-Layer = metal3
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   14  Alloctr   15  Proc    0 
[End of Read DB] Total (MB): Used   21  Alloctr   22  Proc 1919 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,3002.40,2973.00)
Number of routing layers = 3
layer metal1, dir Hor, min width = 0.90, min space = 0.90 pitch = 3.00
layer metal2, dir Ver, min width = 0.90, min space = 0.90 pitch = 2.40
layer metal3, dir Hor, min width = 1.50, min space = 0.90 pitch = 3.00
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   21  Alloctr   22  Proc 1919 
Net statistics:
Total number of nets     = 6631
Number of nets to route  = 6529
102 nets are fully connected,
 of which 102 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build All Nets] Total (MB): Used   24  Alloctr   24  Proc 1919 
Average gCell capacity  2.55	 on layer (1)	 metal1
Average gCell capacity  5.50	 on layer (2)	 metal2
Average gCell capacity  8.80	 on layer (3)	 metal3
Average number of tracks per gCell 11.95	 on layer (1)	 metal1
Average number of tracks per gCell 12.52	 on layer (2)	 metal2
Average number of tracks per gCell 11.94	 on layer (3)	 metal3
Number of gCells = 24900
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   24  Alloctr   24  Proc 1919 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   24  Alloctr   24  Proc 1919 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   24  Alloctr   24  Proc 1919 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Initial Routing] Total (MB): Used   26  Alloctr   27  Proc 1919 
Initial. Routing result:
Initial. Both Dirs: Overflow =  2261 Max = 10 GRCs =  1038 (6.25%)
Initial. H routing: Overflow =  1634 Max = 10 (GRCs =  2) GRCs =   616 (7.42%)
Initial. V routing: Overflow =   627 Max =  7 (GRCs =  1) GRCs =   422 (5.08%)
Initial. metal1     Overflow =  1632 Max = 10 (GRCs =  2) GRCs =   614 (7.40%)
Initial. metal2     Overflow =   627 Max =  7 (GRCs =  1) GRCs =   422 (5.08%)
Initial. metal3     Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.02%)

Initial. Total Wire Length = 1438387.35
Initial. Layer metal1 wire length = 257192.85
Initial. Layer metal2 wire length = 721413.90
Initial. Layer metal3 wire length = 459780.60
Initial. Total Number of Contacts = 17162
Initial. Via M2_M1_via count = 4293
Initial. Via M3_M2_via count = 12869
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   26  Alloctr   27  Proc 1919 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1645 Max = 6 GRCs =   809 (4.87%)
phase1. H routing: Overflow =  1418 Max = 6 (GRCs = 15) GRCs =   631 (7.60%)
phase1. V routing: Overflow =   227 Max = 3 (GRCs = 12) GRCs =   178 (2.14%)
phase1. metal1     Overflow =  1416 Max = 6 (GRCs = 15) GRCs =   629 (7.58%)
phase1. metal2     Overflow =   227 Max = 3 (GRCs = 12) GRCs =   178 (2.14%)
phase1. metal3     Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)

phase1. Total Wire Length = 1514107.70
phase1. Layer metal1 wire length = 233997.25
phase1. Layer metal2 wire length = 766133.85
phase1. Layer metal3 wire length = 513976.60
phase1. Total Number of Contacts = 18527
phase1. Via M2_M1_via count = 4292
phase1. Via M3_M2_via count = 14235
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   26  Alloctr   27  Proc 1919 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1766 Max = 10 GRCs =  1010 (6.08%)
phase2. H routing: Overflow =  1399 Max = 10 (GRCs =  1) GRCs =   686 (8.27%)
phase2. V routing: Overflow =   367 Max =  3 (GRCs =  2) GRCs =   324 (3.90%)
phase2. metal1     Overflow =  1394 Max = 10 (GRCs =  1) GRCs =   681 (8.20%)
phase2. metal2     Overflow =   367 Max =  3 (GRCs =  2) GRCs =   324 (3.90%)
phase2. metal3     Overflow =     5 Max =  1 (GRCs =  5) GRCs =     5 (0.06%)

phase2. Total Wire Length = 1865720.85
phase2. Layer metal1 wire length = 249702.40
phase2. Layer metal2 wire length = 980008.35
phase2. Layer metal3 wire length = 636010.10
phase2. Total Number of Contacts = 20990
phase2. Via M2_M1_via count = 4524
phase2. Via M3_M2_via count = 16466
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   26  Alloctr   27  Proc 1919 

Congestion utilization per direction:
Average vertical track utilization   = 62.59 %
Peak    vertical track utilization   = 300.00 %
Average horizontal track utilization = 42.34 %
Peak    horizontal track utilization = 150.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   26  Alloctr   27  Proc 1919 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used   19  Alloctr   20  Proc    0 
[GR: Done] Total (MB): Used   26  Alloctr   27  Proc 1919 
Writing out congestion map...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -16  Alloctr  -16  Proc    0 
[DBOUT] Total (MB): Used    7  Alloctr    7  Proc 1919 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    7  Alloctr    7  Proc 1919 

Information: Reporting global route congestion data from Milkyway...

There are 8300 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  345 GRCs with overflow: 21 with H overflow and 324 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {2130000 2664000 2160000 2694900}: H routing capacity/demand =  17/25 (occupy rate = 1.47), V routing capacity/demand =  12/11 (occupy rate = 0.92) with overflow 8
 GRC {1680000 2664000 1710000 2694900}: H routing capacity/demand =  21/29 (occupy rate = 1.38), V routing capacity/demand =  13/13 (occupy rate = 1.00) with overflow 8
 GRC {2100000 2664000 2130000 2694900}: H routing capacity/demand =  21/28 (occupy rate = 1.33), V routing capacity/demand =  13/11 (occupy rate = 0.85) with overflow 7
 GRC {2100000 2694900 2130000 2725800}: H routing capacity/demand =  14/21 (occupy rate = 1.50), V routing capacity/demand =  12/9 (occupy rate = 0.75) with overflow 7
 GRC {2100000 270000 2130000 300000}: H routing capacity/demand =  20/26 (occupy rate = 1.30), V routing capacity/demand =  13/12 (occupy rate = 0.92) with overflow 6
 GRC {2130000 270000 2160000 300000}: H routing capacity/demand =  20/25 (occupy rate = 1.25), V routing capacity/demand =  12/12 (occupy rate = 1.00) with overflow 5
 GRC {1710000 2694900 1740000 2725800}: H routing capacity/demand =  14/19 (occupy rate = 1.36), V routing capacity/demand =  9/8 (occupy rate = 0.89) with overflow 5
 GRC {1680000 2694900 1710000 2725800}: H routing capacity/demand =  14/18 (occupy rate = 1.29), V routing capacity/demand =  12/7 (occupy rate = 0.58) with overflow 4
 GRC {1260000 1497000 1290000 1536000}: H routing capacity/demand =  16/9 (occupy rate = 0.56), V routing capacity/demand =  6/9 (occupy rate = 1.50) with overflow 3
 GRC {1710000 2664000 1740000 2694900}: H routing capacity/demand =  21/24 (occupy rate = 1.14), V routing capacity/demand =  12/12 (occupy rate = 1.00) with overflow 3

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {2130000 2664000 2160000 2694900}: H routing capacity/demand =  17/25 (occupy rate = 1.47) with overflow 8
 GRC {1680000 2664000 1710000 2694900}: H routing capacity/demand =  21/29 (occupy rate = 1.38) with overflow 8
 GRC {2100000 2694900 2130000 2725800}: H routing capacity/demand =  14/21 (occupy rate = 1.50) with overflow 7
 GRC {2100000 2664000 2130000 2694900}: H routing capacity/demand =  21/28 (occupy rate = 1.33) with overflow 7
 GRC {2100000 270000 2130000 300000}: H routing capacity/demand =  20/26 (occupy rate = 1.30) with overflow 6
 GRC {2130000 270000 2160000 300000}: H routing capacity/demand =  20/25 (occupy rate = 1.25) with overflow 5
 GRC {1710000 2694900 1740000 2725800}: H routing capacity/demand =  14/19 (occupy rate = 1.36) with overflow 5
 GRC {1680000 2694900 1710000 2725800}: H routing capacity/demand =  14/18 (occupy rate = 1.29) with overflow 4
 GRC {1710000 2664000 1740000 2694900}: H routing capacity/demand =  21/24 (occupy rate = 1.14) with overflow 3
 GRC {1290000 2664000 1320000 2694900}: H routing capacity/demand =  21/24 (occupy rate = 1.14) with overflow 3

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {960000 1461000 990000 1497000}: V routing capacity/demand =  9/12 (occupy rate = 1.33) with overflow 3
 GRC {1260000 1497000 1290000 1536000}: V routing capacity/demand =  6/9 (occupy rate = 1.50) with overflow 3
 GRC {1350000 858000 1380000 894000}: V routing capacity/demand =  5/7 (occupy rate = 1.40) with overflow 2
 GRC {1380000 1461000 1410000 1497000}: V routing capacity/demand =  6/8 (occupy rate = 1.33) with overflow 2
 GRC {870000 2628000 900000 2664000}: V routing capacity/demand =  4/6 (occupy rate = 1.50) with overflow 2
 GRC {1470000 1461000 1500000 1497000}: V routing capacity/demand =  9/11 (occupy rate = 1.22) with overflow 2
 GRC {2100000 1911000 2130000 1950000}: V routing capacity/demand =  3/5 (occupy rate = 1.67) with overflow 2
 GRC {1740000 2478000 1770000 2514000}: V routing capacity/demand =  2/4 (occupy rate = 2.00) with overflow 2
 GRC {2310000 1047000 2340000 1083000}: V routing capacity/demand =  5/7 (occupy rate = 1.40) with overflow 2
 GRC {1590000 1461000 1620000 1497000}: V routing capacity/demand =  6/8 (occupy rate = 1.33) with overflow 2

1
save_mw_cel -as top_postPlaceOPT
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named top_postPlaceOPT. (UIG-5)
1
return
icc_shell> exit[K[K[K[Kstart)[K_gui
icc_shell>  + VUE INFO: Please click Verification->IC Validator VUE in LayoutWindow menu
to launch VUE.

 + VUE INFO: Found a usable port: 2445

Information: Loaded Icv extension from /usr/synopsys/icvalidator/M-2017.06-SP2-6 (GUI-024)
 + VUE INFO: Please click Verification->Hercules VUE in LayoutWindow menu
to launch VUE.

 + VUE INFO: Found a usable port: 2345

Information: Loaded Hercules extension from /usr/synopsys/hercules/B-2008.09-SP5-HF4 (GUI-024)
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 
icc_shell> icc_shell> ext[Kit

Thank you...
Exit IC Compiler!
