{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521762894794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521762894797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 22 19:54:53 2018 " "Processing started: Thu Mar 22 19:54:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521762894797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521762894797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off viterbi_hamming -c viterbi_hamming " "Command: quartus_map --read_settings_files=on --write_settings_files=off viterbi_hamming -c viterbi_hamming" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521762894798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1521762895418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_corrupt_bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file convert_corrupt_bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 convert_corrupt_bit " "Found entity 1: convert_corrupt_bit" {  } { { "convert_corrupt_bit.bdf" "" { Schematic "P:/SPH/lab3/viterbi/convert_corrupt_bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521762895483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521762895483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uniformrv32.v 1 1 " "Found 1 design units, including 1 entities, in source file uniformrv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 uniformRV32 " "Found entity 1: uniformRV32" {  } { { "uniformRV32.v" "" { Text "P:/SPH/lab3/viterbi/uniformRV32.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521762895503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521762895503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "P:/SPH/lab3/viterbi/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521762895523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521762895523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noiseadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file noiseadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 noiseadder " "Found entity 1: noiseadder" {  } { { "noiseadder.bdf" "" { Schematic "P:/SPH/lab3/viterbi/noiseadder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521762895545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521762895545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add8.v 1 1 " "Found 1 design units, including 1 entities, in source file add8.v" { { "Info" "ISGN_ENTITY_NAME" "1 add8 " "Found entity 1: add8" {  } { { "add8.v" "" { Text "P:/SPH/lab3/viterbi/add8.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521762895563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521762895563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_bit_to_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file convert_bit_to_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_bit_to_8bit " "Found entity 1: convert_bit_to_8bit" {  } { { "convert_bit_to_8bit.v" "" { Text "P:/SPH/lab3/viterbi/convert_bit_to_8bit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521762895591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521762895591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_2.v 2 2 " "Found 2 design units, including 2 entities, in source file mult_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2 " "Found entity 1: mult_2" {  } { { "mult_2.v" "" { Text "P:/SPH/lab3/viterbi/mult_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521762895611 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult_m2 " "Found entity 2: mult_m2" {  } { { "mult_2.v" "" { Text "P:/SPH/lab3/viterbi/mult_2.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521762895611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521762895611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stage_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stage_1 " "Found entity 1: stage_1" {  } { { "stage_1.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521762895643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521762895643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stage_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stage_2 " "Found entity 1: stage_2" {  } { { "stage_2.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521762895668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521762895668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stage_3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stage_3 " "Found entity 1: stage_3" {  } { { "stage_3.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521762895695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521762895695 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stage_3 " "Elaborating entity \"stage_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1521762895785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add8 add8:inst18 " "Elaborating entity \"add8\" for hierarchy \"add8:inst18\"" {  } { { "stage_3.bdf" "inst18" { Schematic "P:/SPH/lab3/viterbi/stage_3.bdf" { { 416 728 840 568 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521762895869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_m2 mult_m2:inst1 " "Elaborating entity \"mult_m2\" for hierarchy \"mult_m2:inst1\"" {  } { { "stage_3.bdf" "inst1" { Schematic "P:/SPH/lab3/viterbi/stage_3.bdf" { { 248 808 888 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521762895885 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mult_2.v(27) " "Verilog HDL assignment warning at mult_2.v(27): truncated value with size 32 to match size of target (8)" {  } { { "mult_2.v" "" { Text "P:/SPH/lab3/viterbi/mult_2.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1521762895894 "|stage_1|mult_m2:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2 mult_2:inst5 " "Elaborating entity \"mult_2\" for hierarchy \"mult_2:inst5\"" {  } { { "stage_3.bdf" "inst5" { Schematic "P:/SPH/lab3/viterbi/stage_3.bdf" { { 248 896 976 408 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521762895913 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mult_2.v(9) " "Verilog HDL assignment warning at mult_2.v(9): truncated value with size 32 to match size of target (8)" {  } { { "mult_2.v" "" { Text "P:/SPH/lab3/viterbi/mult_2.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1521762895922 "|stage_1|mult_2:inst"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "3_1_1\[0\] GND " "Pin \"3_1_1\[0\]\" is stuck at GND" {  } { { "stage_3.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_3.bdf" { { 872 800 816 1048 "3_1_1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521762896718 "|stage_3|3_1_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "3_1_2\[0\] GND " "Pin \"3_1_2\[0\]\" is stuck at GND" {  } { { "stage_3.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_3.bdf" { { 888 912 928 1064 "3_1_2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521762896718 "|stage_3|3_1_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "3_2_1\[0\] GND " "Pin \"3_2_1\[0\]\" is stuck at GND" {  } { { "stage_3.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_3.bdf" { { 904 1024 1040 1080 "3_2_1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521762896718 "|stage_3|3_2_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "3_2_2\[0\] GND " "Pin \"3_2_2\[0\]\" is stuck at GND" {  } { { "stage_3.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_3.bdf" { { 928 1136 1152 1104 "3_2_2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521762896718 "|stage_3|3_2_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "3_3_3\[0\] GND " "Pin \"3_3_3\[0\]\" is stuck at GND" {  } { { "stage_3.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_3.bdf" { { 952 1248 1264 1128 "3_3_3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521762896718 "|stage_3|3_3_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "3_3_4\[0\] GND " "Pin \"3_3_4\[0\]\" is stuck at GND" {  } { { "stage_3.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_3.bdf" { { 968 1360 1376 1144 "3_3_4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521762896718 "|stage_3|3_3_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "3_4_3\[0\] GND " "Pin \"3_4_3\[0\]\" is stuck at GND" {  } { { "stage_3.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_3.bdf" { { 984 1472 1488 1160 "3_4_3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521762896718 "|stage_3|3_4_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "3_4_4\[0\] GND " "Pin \"3_4_4\[0\]\" is stuck at GND" {  } { { "stage_3.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_3.bdf" { { 1024 1584 1600 1200 "3_4_4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521762896718 "|stage_3|3_4_4[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1521762896718 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1521762897461 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521762897461 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r6\[7\] " "No output dependent on input pin \"r6\[7\]\"" {  } { { "stage_3.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_3.bdf" { { 48 848 864 216 "r6" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521762897776 "|stage_3|r6[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r4\[7\] " "No output dependent on input pin \"r4\[7\]\"" {  } { { "stage_3.bdf" "" { Schematic "P:/SPH/lab3/viterbi/stage_3.bdf" { { 48 760 776 216 "r4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521762897776 "|stage_3|r4[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1521762897776 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1521762897780 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1521762897780 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1521762897780 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1521762897780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521762897945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 22 19:54:57 2018 " "Processing ended: Thu Mar 22 19:54:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521762897945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521762897945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521762897945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521762897945 ""}
