`include "define.v"
`define channel_switch 2
`define clear          3
module Buffer_Exchanger(clk, rst, current_state_5d, UpV_Accumu1_N_en, ex_we, ex_addr, numslideH_op,
numswitchH_op, NInch_D_PInch_op, NOuch_D_POuch_op, Layer_Finish, Channel_Switch_Done_6d, poolingen_op, inputbstart_op,
en_accord_inputbstart, ex_we_padding, padding_op, kernelsize_op);

input clk, rst, inputbstart_op, en_accord_inputbstart, padding_op;
input Layer_Finish,poolingen_op;
input [3:0] current_state_5d;
input UpV_Accumu1_N_en;	
output[`NumBuLine-1:0]ex_we; 
output reg [`NumBuLine-1:0] ex_we_padding;
output [InBuAddrWidth-1:0] ex_addr;
output Channel_Switch_Done_6d;

input [8:0] numslideH_op; //max=510 å¤§å°ä¸?1024 å¤šä¸ªè¾“å…¥é€šé“ç»„æˆ 
input [4:0] numswitchH_op; //æ¨ªå‘çª—å£æ»‘åŠ¨é€šé“è½¬æ¢è·ç¦»
input [4:0] NInch_D_PInch_op; //max=512/16=32
input [4:0] NOuch_D_POuch_op; //max=512/16=32
input kernelsize_op;

parameter InBuAddrWidth=8;

reg [`NumBuLine-1:0] ex_we_c;
wire [InBuAddrWidth-1:0] ex_addr1;//æ–°æ·»ä¿®æ­£NOuch_D_POuch_op=0ï¼›
wire [InBuAddrWidth-1:0] ex_addr2;//æ–°æ·»ä¿®æ­£NOuch_D_POuch_op=0ï¼›
reg  Channel_Switch_Done_6d_;//æ–°æ·»ä¿®æ­£NOuch_D_POuch_op=0ï¼›
reg [6:0] NInch_D_PInch_cnt_5d;	
reg [6:0] Nouch_D_Pouch_cnt_5d;
reg [8:0] NslideH_cnt_5d;	

wire Channel_Switch_Done_5d;
 
always@(posedge clk)
	if((~rst)||(Layer_Finish)||(inputbstart_op))
		ex_we_c<={30'b0,poolingen_op,1'b1};//ä½ä¸¤ä½ä¸º1
	else if((Channel_Switch_Done_6d)&&((poolingen_op==1)||(kernelsize_op==0)))
		ex_we_c<={ex_we_c[29:0],2'b0};   //è¡Œå­˜å‚¨ä½¿èƒ½åˆ‡èŠ±ï¼Œä¸?æ¬?2ä¸ªæ­¥é•?
	else if((Channel_Switch_Done_6d)&&(poolingen_op==0))
		ex_we_c<={ex_we_c[30:0],1'b0};   //è¡Œå­˜å‚¨ä½¿èƒ½åˆ‡èŠ±ï¼Œä¸¿æ¬¿2ä¸ªæ­¥é•¿

always@(posedge clk)
	if((~rst)||(Layer_Finish)||(inputbstart_op))
		ex_we_padding<={30'b0,1'b1,1'b1};//ä½ä¸¤ä½ä¸º1
	else if(Channel_Switch_Done_6d)
		ex_we_padding<={ex_we_padding[29:0],2'b0};	
		
genvar i;
generate
       for(i=0;i<32;i=i+1)
       begin:	generate_ex_we
              assign ex_we[i]=ex_we_c[i]&(UpV_Accumu1_N_en|en_accord_inputbstart);
       end
endgenerate	

reg  [3:0] current_state_6d;
wire [3:0] current_state_6d_,current_state_5d_;
reg  [3:0] current_state_7d;//ä¿®æ­£NInch_D_PInch_op!=0çš„æƒ…å†µ
always@(posedge clk)
	if(~rst)
	begin
		current_state_6d<=0;
		current_state_7d<=0;
		Channel_Switch_Done_6d_<=0;
	end
	else	
	begin
		current_state_6d<=current_state_5d;
		current_state_7d<=current_state_6d;
		Channel_Switch_Done_6d_<=Channel_Switch_Done_5d;
	end
assign Channel_Switch_Done_6d=(NOuch_D_POuch_op==0)?Channel_Switch_Done_5d:Channel_Switch_Done_6d_;//æ–°æ·»ä¿®æ­£NOuch_D_POuch_op=0ï¼›
assign Channel_Switch_Done_5d=((NslideH_cnt_5d==numswitchH_op)&&(NInch_D_PInch_cnt_5d==NInch_D_PInch_op)
&&(Nouch_D_Pouch_cnt_5d==NOuch_D_POuch_op))?1'b1:1'b0;

//--------------------------NInch_D_PInch_op!=0/NInch_D_PInch_op!=0 å†™ä½¿èƒ½/ç´¯åŠ ä½¿èƒ½äº§ç”Ÿç”µè·¯------------------------//
assign ex_addr=(NOuch_D_POuch_op==0)?ex_addr2:ex_addr1;//æ–°æ·»ä¿®æ­£NOuch_D_POuch_op=0ï¼›
assign ex_addr1=((NInch_D_PInch_cnt_5d==0)&&(Nouch_D_Pouch_cnt_5d==0))?NslideH_cnt_5d:(UpV_Accumu1_N_en)?
NslideH_cnt_5d+(numswitchH_op+padding_op+1'b1)*Nouch_D_Pouch_cnt_5d:0; //è·¯å¾„å»¶è¿Ÿéœ€è¦ä¼˜åŒ–ï¼Œä¿®æ­£NInch_D_PInch_op!=0çš„æƒ…å†µï¼Œå¤šé€šé“å¹³åˆ†æ—¶padding
assign ex_addr2=NslideH_cnt_5d;

assign current_state_6d_=(NInch_D_PInch_op==0)?current_state_6d:current_state_7d;//ä¿®æ­£NInch_D_PInch_op!=0çš„æƒ…å†µï¼Œå¤šé€šé“å¹³åˆ†æ—¶padding,åˆšå¼€å§‹è¦ç´¯åŠ ï¼Œæ‰€ä»¥åœ°å€è®¡ç®—å‘¨æœŸè¦æ¨ç§»
assign current_state_5d_=(NInch_D_PInch_op==0)?current_state_5d:current_state_6d;//ä¿®æ­£NInch_D_PInch_op!=0çš„æƒ…å†µï¼Œå¤šé€šé“å¹³åˆ†æ—¶padding

always@(posedge clk)
	if((~rst)||(NInch_D_PInch_cnt_5d==NInch_D_PInch_op)||(current_state_5d_==`clear)) //next_stateè¡¥å……ä¸?ä¸ªä½¿å¾—NInch_D_PInch_cnt_5då¼?å§‹è®¡æ•°çš„çŠ¶æ??
		NInch_D_PInch_cnt_5d<=0;
	else if(current_state_6d_==`channel_switch)
		NInch_D_PInch_cnt_5d<=NInch_D_PInch_cnt_5d+1'b1;

always@(posedge clk)
	if((~rst)||((Nouch_D_Pouch_cnt_5d==NOuch_D_POuch_op)&&(NInch_D_PInch_cnt_5d==NInch_D_PInch_op)))
		Nouch_D_Pouch_cnt_5d<=0;
	else if((current_state_6d_==`channel_switch)&&(NInch_D_PInch_cnt_5d==NInch_D_PInch_op))
		Nouch_D_Pouch_cnt_5d<=Nouch_D_Pouch_cnt_5d+1'b1;
		
always@(posedge clk)
	if((~rst)||((NslideH_cnt_5d==numswitchH_op)&&(NInch_D_PInch_cnt_5d==NInch_D_PInch_op)&&(Nouch_D_Pouch_cnt_5d==NOuch_D_POuch_op)))
		NslideH_cnt_5d<=0;
	else if((current_state_6d_==`channel_switch)&&(current_state_5d==`channel_switch)&&(NInch_D_PInch_cnt_5d==NInch_D_PInch_op)&&(Nouch_D_Pouch_cnt_5d==NOuch_D_POuch_op))
		NslideH_cnt_5d<=NslideH_cnt_5d+1'b1;	


endmodule