<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="47" />
   <name preferredWidth="252" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="183" />
   <clocksource preferredWidth="183" />
   <frequency preferredWidth="163" />
  </columns>
 </clocktable>
 <window width="1920" height="998" x="0" y="0" />
 <library expandedCategories="Library,Project" />
 <generation
   simulation="VERILOG"
   testbench_system="STANDARD"
   testbench_simulation="VERILOG"
   mixed_lang_simulation="1"
   mixed_lang_testbench_simulation="1" />
</preferences>
