Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Jun  8 16:01:09 2022
| Host         : PF1K6K4W running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-7   Critical Warning  No common node between related clocks           1           
TIMING-18  Warning           Missing input or output delay                   17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.811        0.000                      0                 8641        0.034        0.000                      0                 8641        4.020        0.000                       0                  3248  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.811        0.000                      0                 8201        0.034        0.000                      0                 8201        4.020        0.000                       0                  3086  
clk_fpga_1         10.997        0.000                      0                  440        0.153        0.000                      0                  440        9.500        0.000                       0                   162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_fpga_1          4.981        0.000                      0                   24        0.050        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)        clk_fpga_1                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg37_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 1.450ns (18.687%)  route 6.309ns (81.313%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=65, routed)          6.309    10.790    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_wdata[4]
    SLICE_X56Y67         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg37_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.529    12.708    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y67         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg37_reg[4]/C
                         clock pessimism              0.129    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X56Y67         FDRE (Setup_fdre_C_D)       -0.081    12.602    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg37_reg[4]
  -------------------------------------------------------------------
                         required time                         12.602    
                         arrival time                         -10.790    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg34_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.521ns  (logic 1.450ns (19.280%)  route 6.071ns (80.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 12.706 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=65, routed)          6.071    10.552    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_wdata[4]
    SLICE_X56Y68         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg34_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.527    12.706    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y68         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg34_reg[4]/C
                         clock pessimism              0.129    12.835    
                         clock uncertainty           -0.154    12.681    
    SLICE_X56Y68         FDRE (Setup_fdre_C_D)       -0.061    12.620    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg34_reg[4]
  -------------------------------------------------------------------
                         required time                         12.620    
                         arrival time                         -10.552    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg40_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.381ns  (logic 1.450ns (19.645%)  route 5.931ns (80.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=65, routed)          5.931    10.412    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_wdata[4]
    SLICE_X57Y67         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg40_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.529    12.708    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y67         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg40_reg[4]/C
                         clock pessimism              0.129    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X57Y67         FDRE (Setup_fdre_C_D)       -0.061    12.622    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg40_reg[4]
  -------------------------------------------------------------------
                         required time                         12.622    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg38_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.364ns  (logic 1.450ns (19.689%)  route 5.914ns (80.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=65, routed)          5.914    10.395    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_wdata[4]
    SLICE_X54Y68         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg38_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.526    12.705    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y68         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg38_reg[4]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X54Y68         FDRE (Setup_fdre_C_D)       -0.028    12.652    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg38_reg[4]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg45_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 1.450ns (19.754%)  route 5.890ns (80.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=65, routed)          5.890    10.371    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_wdata[4]
    SLICE_X55Y68         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg45_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.526    12.705    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y68         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg45_reg[4]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X55Y68         FDRE (Setup_fdre_C_D)       -0.047    12.633    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg45_reg[4]
  -------------------------------------------------------------------
                         required time                         12.633    
                         arrival time                         -10.371    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 1.550ns (21.691%)  route 5.596ns (78.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=64, routed)          4.861     9.318    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_wstrb[2]
    SLICE_X64Y84         LUT6 (Prop_lut6_I3_O)        0.124     9.442 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.734    10.177    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X54Y84         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.530    12.709    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y84         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3_reg[21]/C
                         clock pessimism              0.129    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X54Y84         FDRE (Setup_fdre_C_CE)      -0.169    12.515    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3_reg[21]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 1.550ns (21.691%)  route 5.596ns (78.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=64, routed)          4.861     9.318    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_wstrb[2]
    SLICE_X64Y84         LUT6 (Prop_lut6_I3_O)        0.124     9.442 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.734    10.177    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X54Y84         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.530    12.709    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y84         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
                         clock pessimism              0.129    12.838    
                         clock uncertainty           -0.154    12.684    
    SLICE_X54Y84         FDRE (Setup_fdre_C_CE)      -0.169    12.515    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3_reg[23]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 1.550ns (21.704%)  route 5.591ns (78.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=64, routed)          4.861     9.318    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_wstrb[2]
    SLICE_X64Y84         LUT6 (Prop_lut6_I3_O)        0.124     9.442 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.730    10.172    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X54Y83         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.529    12.708    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y83         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3_reg[20]/C
                         clock pessimism              0.129    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X54Y83         FDRE (Setup_fdre_C_CE)      -0.169    12.514    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3_reg[20]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 1.550ns (21.704%)  route 5.591ns (78.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[2])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[2]
                         net (fo=64, routed)          4.861     9.318    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_wstrb[2]
    SLICE_X64Y84         LUT6 (Prop_lut6_I3_O)        0.124     9.442 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.730    10.172    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X54Y83         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.529    12.708    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y83         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3_reg[22]/C
                         clock pessimism              0.129    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X54Y83         FDRE (Setup_fdre_C_CE)      -0.169    12.514    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3_reg[22]
  -------------------------------------------------------------------
                         required time                         12.514    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg43_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.238ns  (logic 1.450ns (20.032%)  route 5.788ns (79.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=65, routed)          5.788    10.269    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_wdata[4]
    SLICE_X55Y70         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg43_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.525    12.704    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y70         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg43_reg[4]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X55Y70         FDRE (Setup_fdre_C_D)       -0.058    12.621    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg43_reg[4]
  -------------------------------------------------------------------
                         required time                         12.621    
                         arrival time                         -10.269    
  -------------------------------------------------------------------
                         slack                                  2.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.212%)  route 0.146ns (50.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.639     0.975    design_1_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X45Y101        FDRE                                         r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[0]/Q
                         net (fo=1, routed)           0.146     1.262    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[6]
    SLICE_X45Y99         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.825     1.191    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y99         FDRE                                         r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.072     1.228    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.390%)  route 0.176ns (48.610%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/Q
                         net (fo=4, routed)           0.176     1.294    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/si_rs_bvalid
    SLICE_X34Y98         LUT4 (Prop_lut4_I2_O)        0.045     1.339 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     1.339    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i0
    SLICE_X34Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X34Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y98         FDRE (Hold_fdre_C_D)         0.121     1.278    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[1].reg1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.654%)  route 0.261ns (58.346%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.550     0.886    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/Q
                         net (fo=1, routed)           0.261     1.287    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[28][2]
    SLICE_X47Y90         LUT5 (Prop_lut5_I0_O)        0.045     1.332 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Dual.ALLIN0_ND_G0.READ_REG_GEN[1].reg1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.332    design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_In[1]
    SLICE_X47Y90         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[1].reg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.823     1.189    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y90         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[1].reg1_reg[29]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y90         FDRE (Hold_fdre_C_D)         0.091     1.245    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[1].reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.144     1.196    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (46.056%)  route 0.245ns (53.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.551     0.887    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y91         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/Q
                         net (fo=1, routed)           0.245     1.295    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Dual.ALLIN0_ND_G0.READ_REG_GEN[0].reg1_reg[28][1]
    SLICE_X48Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.340 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1[30]_i_1/O
                         net (fo=1, routed)           0.000     1.340    design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_In[2]
    SLICE_X48Y91         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.823     1.189    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y91         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[30]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y91         FDRE (Hold_fdre_C_D)         0.091     1.245    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.224%)  route 0.178ns (55.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.178     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.819%)  route 0.119ns (48.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.655     0.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y105        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y105        FDRE (Prop_fdre_C_Q)         0.128     1.119 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.119     1.238    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y103        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.929     1.295    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y103        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.288     1.007    
    SLICE_X26Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.137    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.136%)  route 0.178ns (55.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.178     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X38Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.115     1.147    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X38Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.042    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.115     1.147    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X38Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X38Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.040    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X43Y97    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X44Y83    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X48Y92    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X44Y82    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__0/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X49Y82    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__1/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X44Y83    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X48Y92    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X44Y82    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep__0/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X49Y82    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep__1/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       10.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.997ns  (required time - arrival time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 1.107ns (12.571%)  route 7.699ns (87.429%))
  Logic Levels:           2  (LUT6=1 MUXF8=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.621     2.915    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.518     3.433 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/Q
                         net (fo=99, routed)          6.332     9.765    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg_n_0_[3]
    SLICE_X49Y93         MUXF8 (Prop_muxf8_S_O)       0.273    10.038 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]_i_3/O
                         net (fo=1, routed)           1.367    11.405    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]_i_3_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I1_O)        0.316    11.721 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[16]_i_1/O
                         net (fo=1, routed)           0.000    11.721    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[16]
    SLICE_X58Y89         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.535    22.714    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X58Y89         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]/C
                         clock pessimism              0.229    22.943    
                         clock uncertainty           -0.302    22.641    
    SLICE_X58Y89         FDRE (Setup_fdre_C_D)        0.077    22.718    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]
  -------------------------------------------------------------------
                         required time                         22.718    
                         arrival time                         -11.721    
  -------------------------------------------------------------------
                         slack                                 10.997    

Slack (MET) :             11.260ns  (required time - arrival time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.007ns  (logic 1.680ns (20.981%)  route 6.327ns (79.019%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 22.630 - 20.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.621     2.915    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.518     3.433 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/Q
                         net (fo=99, routed)          3.272     6.705    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg_n_0_[3]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.829 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state[1]_i_59/O
                         net (fo=1, routed)           0.000     6.829    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state[1]_i_59_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.379 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.379    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_41_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.493    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_27_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.607 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.607    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_13_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.721 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=6, routed)           1.468     9.189    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X50Y84         LUT5 (Prop_lut5_I2_O)        0.146     9.335 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index[31]_i_2/O
                         net (fo=38, routed)          1.588    10.922    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index
    SLICE_X51Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.451    22.630    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X51Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[0]_rep__1/C
                         clock pessimism              0.263    22.893    
                         clock uncertainty           -0.302    22.591    
    SLICE_X51Y76         FDRE (Setup_fdre_C_CE)      -0.409    22.182    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         22.182    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                 11.260    

Slack (MET) :             11.260ns  (required time - arrival time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[0]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.007ns  (logic 1.680ns (20.981%)  route 6.327ns (79.019%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 22.630 - 20.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.621     2.915    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.518     3.433 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/Q
                         net (fo=99, routed)          3.272     6.705    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg_n_0_[3]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.829 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state[1]_i_59/O
                         net (fo=1, routed)           0.000     6.829    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state[1]_i_59_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.379 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.379    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_41_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.493    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_27_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.607 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.607    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_13_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.721 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=6, routed)           1.468     9.189    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X50Y84         LUT5 (Prop_lut5_I2_O)        0.146     9.335 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index[31]_i_2/O
                         net (fo=38, routed)          1.588    10.922    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index
    SLICE_X51Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[0]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.451    22.630    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X51Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[0]_rep__2/C
                         clock pessimism              0.263    22.893    
                         clock uncertainty           -0.302    22.591    
    SLICE_X51Y76         FDRE (Setup_fdre_C_CE)      -0.409    22.182    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         22.182    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                 11.260    

Slack (MET) :             11.260ns  (required time - arrival time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.007ns  (logic 1.680ns (20.981%)  route 6.327ns (79.019%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 22.630 - 20.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.621     2.915    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.518     3.433 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/Q
                         net (fo=99, routed)          3.272     6.705    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg_n_0_[3]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.829 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state[1]_i_59/O
                         net (fo=1, routed)           0.000     6.829    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state[1]_i_59_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.379 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.379    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_41_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.493    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_27_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.607 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.607    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_13_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.721 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=6, routed)           1.468     9.189    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X50Y84         LUT5 (Prop_lut5_I2_O)        0.146     9.335 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index[31]_i_2/O
                         net (fo=38, routed)          1.588    10.922    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index
    SLICE_X51Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.451    22.630    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X51Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep/C
                         clock pessimism              0.263    22.893    
                         clock uncertainty           -0.302    22.591    
    SLICE_X51Y76         FDRE (Setup_fdre_C_CE)      -0.409    22.182    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         22.182    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                 11.260    

Slack (MET) :             11.260ns  (required time - arrival time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.007ns  (logic 1.680ns (20.981%)  route 6.327ns (79.019%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 22.630 - 20.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.621     2.915    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.518     3.433 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/Q
                         net (fo=99, routed)          3.272     6.705    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg_n_0_[3]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.829 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state[1]_i_59/O
                         net (fo=1, routed)           0.000     6.829    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state[1]_i_59_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.379 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.379    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_41_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.493    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_27_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.607 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.607    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_13_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.721 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=6, routed)           1.468     9.189    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X50Y84         LUT5 (Prop_lut5_I2_O)        0.146     9.335 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index[31]_i_2/O
                         net (fo=38, routed)          1.588    10.922    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index
    SLICE_X51Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.451    22.630    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X51Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep__0/C
                         clock pessimism              0.263    22.893    
                         clock uncertainty           -0.302    22.591    
    SLICE_X51Y76         FDRE (Setup_fdre_C_CE)      -0.409    22.182    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         22.182    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                 11.260    

Slack (MET) :             11.292ns  (required time - arrival time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.515ns  (logic 1.107ns (13.001%)  route 7.408ns (86.999%))
  Logic Levels:           2  (LUT6=1 MUXF8=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.621     2.915    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.518     3.433 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/Q
                         net (fo=99, routed)          6.176     9.609    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg_n_0_[3]
    SLICE_X52Y93         MUXF8 (Prop_muxf8_S_O)       0.273     9.882 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[17]_i_3/O
                         net (fo=1, routed)           1.232    11.114    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[17]_i_3_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I1_O)        0.316    11.430 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[17]_i_1/O
                         net (fo=1, routed)           0.000    11.430    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[17]
    SLICE_X58Y89         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.535    22.714    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X58Y89         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[17]/C
                         clock pessimism              0.229    22.943    
                         clock uncertainty           -0.302    22.641    
    SLICE_X58Y89         FDRE (Setup_fdre_C_D)        0.081    22.722    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[17]
  -------------------------------------------------------------------
                         required time                         22.722    
                         arrival time                         -11.430    
  -------------------------------------------------------------------
                         slack                                 11.292    

Slack (MET) :             11.297ns  (required time - arrival time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.508ns  (logic 1.107ns (13.012%)  route 7.401ns (86.988%))
  Logic Levels:           2  (LUT6=1 MUXF8=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.621     2.915    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.518     3.433 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/Q
                         net (fo=99, routed)          6.187     9.620    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg_n_0_[3]
    SLICE_X49Y95         MUXF8 (Prop_muxf8_S_O)       0.273     9.893 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_4/O
                         net (fo=1, routed)           1.213    11.107    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_4_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I1_O)        0.316    11.423 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[23]_i_2/O
                         net (fo=1, routed)           0.000    11.423    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[23]
    SLICE_X58Y89         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.535    22.714    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X58Y89         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]/C
                         clock pessimism              0.229    22.943    
                         clock uncertainty           -0.302    22.641    
    SLICE_X58Y89         FDRE (Setup_fdre_C_D)        0.079    22.720    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]
  -------------------------------------------------------------------
                         required time                         22.720    
                         arrival time                         -11.423    
  -------------------------------------------------------------------
                         slack                                 11.297    

Slack (MET) :             11.344ns  (required time - arrival time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.414ns  (logic 1.107ns (13.156%)  route 7.307ns (86.844%))
  Logic Levels:           2  (LUT6=1 MUXF8=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.621     2.915    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.518     3.433 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/Q
                         net (fo=99, routed)          6.033     9.466    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg_n_0_[3]
    SLICE_X51Y95         MUXF8 (Prop_muxf8_S_O)       0.273     9.739 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[19]_i_3/O
                         net (fo=1, routed)           1.274    11.013    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[19]_i_3_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I1_O)        0.316    11.329 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[19]_i_1/O
                         net (fo=1, routed)           0.000    11.329    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[19]
    SLICE_X59Y91         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.536    22.715    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X59Y91         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[19]/C
                         clock pessimism              0.229    22.944    
                         clock uncertainty           -0.302    22.642    
    SLICE_X59Y91         FDRE (Setup_fdre_C_D)        0.031    22.673    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[19]
  -------------------------------------------------------------------
                         required time                         22.673    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                 11.344    

Slack (MET) :             11.400ns  (required time - arrival time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.868ns  (logic 1.680ns (21.354%)  route 6.188ns (78.646%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 22.631 - 20.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.621     2.915    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.518     3.433 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/Q
                         net (fo=99, routed)          3.272     6.705    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg_n_0_[3]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.829 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state[1]_i_59/O
                         net (fo=1, routed)           0.000     6.829    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state[1]_i_59_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.379 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.379    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_41_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.493    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_27_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.607 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.607    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_13_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.721 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=6, routed)           1.468     9.189    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X50Y84         LUT5 (Prop_lut5_I2_O)        0.146     9.335 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index[31]_i_2/O
                         net (fo=38, routed)          1.448    10.783    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index
    SLICE_X51Y77         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.452    22.631    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X51Y77         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[0]_rep/C
                         clock pessimism              0.263    22.894    
                         clock uncertainty           -0.302    22.592    
    SLICE_X51Y77         FDRE (Setup_fdre_C_CE)      -0.409    22.183    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         22.183    
                         arrival time                         -10.783    
  -------------------------------------------------------------------
                         slack                                 11.400    

Slack (MET) :             11.400ns  (required time - arrival time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        7.868ns  (logic 1.680ns (21.354%)  route 6.188ns (78.646%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns = ( 22.631 - 20.000 ) 
    Source Clock Delay      (SCD):    2.915ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.621     2.915    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y76         FDRE (Prop_fdre_C_Q)         0.518     3.433 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[3]/Q
                         net (fo=99, routed)          3.272     6.705    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg_n_0_[3]
    SLICE_X49Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.829 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state[1]_i_59/O
                         net (fo=1, routed)           0.000     6.829    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state[1]_i_59_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.379 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.379    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_41_n_0
    SLICE_X49Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.493    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_27_n_0
    SLICE_X49Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.607 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.607    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_13_n_0
    SLICE_X49Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.721 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_3/CO[3]
                         net (fo=6, routed)           1.468     9.189    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X50Y84         LUT5 (Prop_lut5_I2_O)        0.146     9.335 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index[31]_i_2/O
                         net (fo=38, routed)          1.448    10.783    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index
    SLICE_X51Y77         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.452    22.631    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X51Y77         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[0]_rep__0/C
                         clock pessimism              0.263    22.894    
                         clock uncertainty           -0.302    22.592    
    SLICE_X51Y77         FDRE (Setup_fdre_C_CE)      -0.409    22.183    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         22.183    
                         arrival time                         -10.783    
  -------------------------------------------------------------------
                         slack                                 11.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.265ns (50.637%)  route 0.258ns (49.363%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.545     0.881    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X53Y81         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]/Q
                         net (fo=5, routed)           0.258     1.280    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg_n_0_[5]
    SLICE_X48Y81         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.404 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.404    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/in14[6]
    SLICE_X48Y81         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.815     1.181    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X48Y81         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[6]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X48Y81         FDRE (Hold_fdre_C_D)         0.105     1.251    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.298ns (53.565%)  route 0.258ns (46.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.545     0.881    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X53Y81         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]/Q
                         net (fo=5, routed)           0.258     1.280    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg_n_0_[5]
    SLICE_X48Y81         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     1.437 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.437    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/in14[7]
    SLICE_X48Y81         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.815     1.181    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X48Y81         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[7]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X48Y81         FDRE (Hold_fdre_C_D)         0.105     1.251    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.318ns (55.177%)  route 0.258ns (44.823%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.545     0.881    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X53Y81         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]/Q
                         net (fo=5, routed)           0.258     1.280    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg_n_0_[5]
    SLICE_X48Y81         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177     1.457 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.457    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/in14[8]
    SLICE_X48Y81         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.815     1.181    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X48Y81         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[8]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X48Y81         FDRE (Hold_fdre_C_D)         0.105     1.251    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.881%)  route 0.129ns (38.119%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.548     0.884    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X50Y85         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/Q
                         net (fo=4, routed)           0.129     1.176    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg_n_0_[0]
    SLICE_X50Y85         LUT5 (Prop_lut5_I0_O)        0.045     1.221 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.221    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[0]_i_1_n_0
    SLICE_X50Y85         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.815     1.181    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X50Y85         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/C
                         clock pessimism             -0.297     0.884    
    SLICE_X50Y85         FDRE (Hold_fdre_C_D)         0.121     1.005    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.209ns (35.053%)  route 0.387ns (64.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.542     0.878    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X50Y77         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164     1.042 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[5]/Q
                         net (fo=27, routed)          0.387     1.429    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg_n_0_[5]
    SLICE_X45Y69         LUT6 (Prop_lut6_I2_O)        0.045     1.474 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[10]_i_1/O
                         net (fo=1, routed)           0.000     1.474    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[10]
    SLICE_X45Y69         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.814     1.180    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X45Y69         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X45Y69         FDRE (Hold_fdre_C_D)         0.091     1.236    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.209ns (34.994%)  route 0.388ns (65.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.542     0.878    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X50Y77         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164     1.042 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg[5]/Q
                         net (fo=27, routed)          0.388     1.430    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/index_reg_n_0_[5]
    SLICE_X45Y69         LUT6 (Prop_lut6_I2_O)        0.045     1.475 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[11]_i_1/O
                         net (fo=1, routed)           0.000     1.475    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[11]
    SLICE_X45Y69         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.814     1.180    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X45Y69         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[11]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X45Y69         FDRE (Hold_fdre_C_D)         0.092     1.237    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.356ns (57.949%)  route 0.258ns (42.051%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.545     0.881    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X53Y81         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y81         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]/Q
                         net (fo=5, routed)           0.258     1.280    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg_n_0_[5]
    SLICE_X48Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     1.441 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.441    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[8]_i_1_n_0
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.495 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.495    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/in14[9]
    SLICE_X48Y82         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.816     1.182    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X48Y82         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[9]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X48Y82         FDRE (Hold_fdre_C_D)         0.105     1.252    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.495    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.846%)  route 0.081ns (23.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.550     0.886    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X52Y88         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[19]/Q
                         net (fo=4, routed)           0.081     1.107    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg_n_0_[19]
    SLICE_X52Y88         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.234 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.234    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/in12[20]
    SLICE_X52Y88         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.818     1.184    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X52Y88         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[20]/C
                         clock pessimism             -0.298     0.886    
    SLICE_X52Y88         FDRE (Hold_fdre_C_D)         0.105     0.991    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.846%)  route 0.081ns (23.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.551     0.887    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X48Y84         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[19]/Q
                         net (fo=4, routed)           0.081     1.108    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg_n_0_[19]
    SLICE_X48Y84         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.235 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.235    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/in14[20]
    SLICE_X48Y84         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.818     1.184    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X48Y84         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[20]/C
                         clock pessimism             -0.297     0.887    
    SLICE_X48Y84         FDRE (Hold_fdre_C_D)         0.105     0.992    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.268ns (76.800%)  route 0.081ns (23.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.550     0.886    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X48Y83         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[15]/Q
                         net (fo=4, routed)           0.081     1.108    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg_n_0_[15]
    SLICE_X48Y83         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.235 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.235    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/in14[16]
    SLICE_X48Y83         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.817     1.183    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X48Y83         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[16]/C
                         clock pessimism             -0.297     0.886    
    SLICE_X48Y83         FDRE (Hold_fdre_C_D)         0.105     0.991    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X50Y86    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X50Y85    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X59Y76    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X45Y69    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X45Y69    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y69    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X45Y69    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y69    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y69    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y86    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y86    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y85    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y85    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X59Y76    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X59Y76    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y69    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y69    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y69    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y69    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y86    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y86    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y85    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X50Y85    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X59Y76    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X59Y76    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y69    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y69    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y69    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X45Y69    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.981ns  (required time - arrival time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg28_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.423ns  (logic 1.207ns (27.291%)  route 3.216ns (72.709%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    3.003ns = ( 13.003 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.709    13.003    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y88         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg28_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.456    13.459 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg28_reg[22]/Q
                         net (fo=2, routed)           2.165    15.624    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_12_7[22]
    SLICE_X57Y90         LUT6 (Prop_lut6_I5_O)        0.124    15.748 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[22]_i_25/O
                         net (fo=1, routed)           0.000    15.748    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[22]_i_25_n_0
    SLICE_X57Y90         MUXF7 (Prop_muxf7_I1_O)      0.217    15.965 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[22]_i_11/O
                         net (fo=1, routed)           0.000    15.965    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[22]_i_11_n_0
    SLICE_X57Y90         MUXF8 (Prop_muxf8_I1_O)      0.094    16.059 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[22]_i_4/O
                         net (fo=1, routed)           1.051    17.110    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[22]_i_4_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I3_O)        0.316    17.426 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[22]_i_1/O
                         net (fo=1, routed)           0.000    17.426    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[22]
    SLICE_X57Y91         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.536    22.715    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X57Y91         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[22]/C
                         clock pessimism              0.000    22.715    
                         clock uncertainty           -0.337    22.378    
    SLICE_X57Y91         FDRE (Setup_fdre_C_D)        0.029    22.407    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[22]
  -------------------------------------------------------------------
                         required time                         22.407    
                         arrival time                         -17.426    
  -------------------------------------------------------------------
                         slack                                  4.981    

Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg29_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.228ns  (logic 1.207ns (28.545%)  route 3.021ns (71.455%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.700    12.994    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y78         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg29_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y78         FDRE (Prop_fdre_C_Q)         0.456    13.450 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg29_reg[3]/Q
                         net (fo=2, routed)           1.703    15.153    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_12_6[3]
    SLICE_X63Y79         LUT6 (Prop_lut6_I3_O)        0.124    15.277 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[3]_i_25/O
                         net (fo=1, routed)           0.000    15.277    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[3]_i_25_n_0
    SLICE_X63Y79         MUXF7 (Prop_muxf7_I1_O)      0.217    15.494 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]_i_11/O
                         net (fo=1, routed)           0.000    15.494    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]_i_11_n_0
    SLICE_X63Y79         MUXF8 (Prop_muxf8_I1_O)      0.094    15.588 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]_i_4/O
                         net (fo=1, routed)           1.318    16.906    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]_i_4_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I3_O)        0.316    17.222 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[3]_i_1/O
                         net (fo=1, routed)           0.000    17.222    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[3]
    SLICE_X59Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.522    22.701    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X59Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]/C
                         clock pessimism              0.000    22.701    
                         clock uncertainty           -0.337    22.364    
    SLICE_X59Y76         FDRE (Setup_fdre_C_D)        0.031    22.395    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]
  -------------------------------------------------------------------
                         required time                         22.395    
                         arrival time                         -17.222    
  -------------------------------------------------------------------
                         slack                                  5.172    

Slack (MET) :             5.425ns  (required time - arrival time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg5_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.027ns  (logic 1.383ns (34.341%)  route 2.644ns (65.659%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    3.003ns = ( 13.003 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.709    13.003    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X63Y85         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg5_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.419    13.422 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg5_reg[23]/Q
                         net (fo=2, routed)           1.406    14.828    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_13_5[23]
    SLICE_X57Y86         LUT6 (Prop_lut6_I3_O)        0.299    15.127 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[23]_i_28/O
                         net (fo=1, routed)           0.000    15.127    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[23]_i_28_n_0
    SLICE_X57Y86         MUXF7 (Prop_muxf7_I1_O)      0.245    15.372 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_13/O
                         net (fo=1, routed)           0.000    15.372    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_13_n_0
    SLICE_X57Y86         MUXF8 (Prop_muxf8_I0_O)      0.104    15.476 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_6/O
                         net (fo=1, routed)           1.239    16.714    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_6_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I5_O)        0.316    17.030 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[23]_i_2/O
                         net (fo=1, routed)           0.000    17.030    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[23]
    SLICE_X58Y89         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.535    22.714    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X58Y89         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]/C
                         clock pessimism              0.000    22.714    
                         clock uncertainty           -0.337    22.377    
    SLICE_X58Y89         FDRE (Setup_fdre_C_D)        0.079    22.456    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]
  -------------------------------------------------------------------
                         required time                         22.456    
                         arrival time                         -17.030    
  -------------------------------------------------------------------
                         slack                                  5.425    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg46_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.938ns  (logic 1.406ns (35.701%)  route 2.532ns (64.299%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.699    12.993    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y69         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg46_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.478    13.471 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg46_reg[6]/Q
                         net (fo=2, routed)           1.221    14.692    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_10_5[6]
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.301    14.993 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[6]_i_21/O
                         net (fo=1, routed)           0.000    14.993    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[6]_i_21_n_0
    SLICE_X51Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    15.210 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]_i_9/O
                         net (fo=1, routed)           0.000    15.210    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]_i_9_n_0
    SLICE_X51Y68         MUXF8 (Prop_muxf8_I1_O)      0.094    15.304 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]_i_3/O
                         net (fo=1, routed)           1.311    16.615    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]_i_3_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I1_O)        0.316    16.931 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[6]_i_1/O
                         net (fo=1, routed)           0.000    16.931    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[6]
    SLICE_X59Y74         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.520    22.699    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X59Y74         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]/C
                         clock pessimism              0.000    22.699    
                         clock uncertainty           -0.337    22.362    
    SLICE_X59Y74         FDRE (Setup_fdre_C_D)        0.031    22.393    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]
  -------------------------------------------------------------------
                         required time                         22.393    
                         arrival time                         -16.931    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg40_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.977ns  (logic 1.332ns (33.496%)  route 2.645ns (66.504%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 12.938 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.644    12.938    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y65         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg40_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y65         FDRE (Prop_fdre_C_Q)         0.419    13.357 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg40_reg[9]/Q
                         net (fo=2, routed)           1.550    14.907    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_10_3[9]
    SLICE_X42Y66         LUT6 (Prop_lut6_I5_O)        0.297    15.204 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[9]_i_20/O
                         net (fo=1, routed)           0.000    15.204    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[9]_i_20_n_0
    SLICE_X42Y66         MUXF7 (Prop_muxf7_I0_O)      0.209    15.413 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]_i_9/O
                         net (fo=1, routed)           0.000    15.413    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]_i_9_n_0
    SLICE_X42Y66         MUXF8 (Prop_muxf8_I1_O)      0.088    15.501 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]_i_3/O
                         net (fo=1, routed)           1.095    16.596    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]_i_3_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I1_O)        0.319    16.915 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[9]_i_1/O
                         net (fo=1, routed)           0.000    16.915    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[9]
    SLICE_X42Y69         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.468    22.647    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X42Y69         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]/C
                         clock pessimism              0.000    22.647    
                         clock uncertainty           -0.337    22.310    
    SLICE_X42Y69         FDRE (Setup_fdre_C_D)        0.079    22.389    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]
  -------------------------------------------------------------------
                         required time                         22.389    
                         arrival time                         -16.915    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.485ns  (required time - arrival time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg58_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.961ns  (logic 1.264ns (31.911%)  route 2.697ns (68.089%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    3.008ns = ( 13.008 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.714    13.008    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y95         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg58_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.518    13.526 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg58_reg[16]/Q
                         net (fo=2, routed)           1.543    15.069    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_8_1[16]
    SLICE_X61Y98         LUT6 (Prop_lut6_I1_O)        0.124    15.193 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[16]_i_16/O
                         net (fo=1, routed)           0.000    15.193    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[16]_i_16_n_0
    SLICE_X61Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    15.405 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]_i_7/O
                         net (fo=1, routed)           0.000    15.405    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]_i_7_n_0
    SLICE_X61Y98         MUXF8 (Prop_muxf8_I1_O)      0.094    15.499 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]_i_2/O
                         net (fo=1, routed)           1.154    16.653    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]_i_2_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.316    16.969 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[16]_i_1/O
                         net (fo=1, routed)           0.000    16.969    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[16]
    SLICE_X58Y89         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.535    22.714    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X58Y89         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]/C
                         clock pessimism              0.000    22.714    
                         clock uncertainty           -0.337    22.377    
    SLICE_X58Y89         FDRE (Setup_fdre_C_D)        0.077    22.454    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]
  -------------------------------------------------------------------
                         required time                         22.454    
                         arrival time                         -16.969    
  -------------------------------------------------------------------
                         slack                                  5.485    

Slack (MET) :             5.499ns  (required time - arrival time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.958ns  (logic 1.238ns (31.278%)  route 2.720ns (68.722%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    2.999ns = ( 12.999 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.705    12.999    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y84         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.456    13.455 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q
                         net (fo=2, routed)           1.603    15.058    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_13_2[20]
    SLICE_X57Y83         LUT6 (Prop_lut6_I5_O)        0.124    15.182 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[20]_i_26/O
                         net (fo=1, routed)           0.000    15.182    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[20]_i_26_n_0
    SLICE_X57Y83         MUXF7 (Prop_muxf7_I0_O)      0.238    15.420 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]_i_12/O
                         net (fo=1, routed)           0.000    15.420    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]_i_12_n_0
    SLICE_X57Y83         MUXF8 (Prop_muxf8_I0_O)      0.104    15.524 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]_i_5/O
                         net (fo=1, routed)           1.117    16.641    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]_i_5_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I5_O)        0.316    16.957 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[20]_i_1/O
                         net (fo=1, routed)           0.000    16.957    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[20]
    SLICE_X58Y89         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.535    22.714    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X58Y89         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]/C
                         clock pessimism              0.000    22.714    
                         clock uncertainty           -0.337    22.377    
    SLICE_X58Y89         FDRE (Setup_fdre_C_D)        0.079    22.456    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]
  -------------------------------------------------------------------
                         required time                         22.456    
                         arrival time                         -16.957    
  -------------------------------------------------------------------
                         slack                                  5.499    

Slack (MET) :             5.531ns  (required time - arrival time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg39_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.869ns  (logic 1.438ns (37.163%)  route 2.431ns (62.837%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 12.992 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.698    12.992    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y70         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg39_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y70         FDRE (Prop_fdre_C_Q)         0.478    13.470 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg39_reg[5]/Q
                         net (fo=2, routed)           1.181    14.651    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_9_4[5]
    SLICE_X53Y72         LUT6 (Prop_lut6_I0_O)        0.295    14.946 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[5]_i_19/O
                         net (fo=1, routed)           0.000    14.946    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[5]_i_19_n_0
    SLICE_X53Y72         MUXF7 (Prop_muxf7_I1_O)      0.245    15.191 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]_i_8/O
                         net (fo=1, routed)           0.000    15.191    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]_i_8_n_0
    SLICE_X53Y72         MUXF8 (Prop_muxf8_I0_O)      0.104    15.295 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]_i_3/O
                         net (fo=1, routed)           1.251    16.545    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]_i_3_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I1_O)        0.316    16.861 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[5]_i_1/O
                         net (fo=1, routed)           0.000    16.861    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[5]
    SLICE_X59Y74         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.520    22.699    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X59Y74         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]/C
                         clock pessimism              0.000    22.699    
                         clock uncertainty           -0.337    22.362    
    SLICE_X59Y74         FDRE (Setup_fdre_C_D)        0.031    22.393    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]
  -------------------------------------------------------------------
                         required time                         22.393    
                         arrival time                         -16.861    
  -------------------------------------------------------------------
                         slack                                  5.531    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg49_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.830ns  (logic 1.300ns (33.946%)  route 2.530ns (66.054%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    3.008ns = ( 13.008 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.714    13.008    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y93         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg49_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.518    13.526 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg49_reg[18]/Q
                         net (fo=2, routed)           1.278    14.804    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_7_2[18]
    SLICE_X61Y95         LUT6 (Prop_lut6_I3_O)        0.124    14.928 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[18]_i_14/O
                         net (fo=1, routed)           0.000    14.928    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[18]_i_14_n_0
    SLICE_X61Y95         MUXF7 (Prop_muxf7_I0_O)      0.238    15.166 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[18]_i_6/O
                         net (fo=1, routed)           0.000    15.166    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[18]_i_6_n_0
    SLICE_X61Y95         MUXF8 (Prop_muxf8_I0_O)      0.104    15.270 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[18]_i_2/O
                         net (fo=1, routed)           1.251    16.522    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[18]_i_2_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.316    16.838 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[18]_i_1/O
                         net (fo=1, routed)           0.000    16.838    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[18]
    SLICE_X59Y91         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.536    22.715    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X59Y91         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[18]/C
                         clock pessimism              0.000    22.715    
                         clock uncertainty           -0.337    22.378    
    SLICE_X59Y91         FDRE (Setup_fdre_C_D)        0.029    22.407    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[18]
  -------------------------------------------------------------------
                         required time                         22.407    
                         arrival time                         -16.838    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg50_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.819ns  (logic 1.238ns (32.415%)  route 2.581ns (67.585%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 12.996 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.702    12.996    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y70         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg50_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.456    13.452 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg50_reg[2]/Q
                         net (fo=2, routed)           1.393    14.845    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_7_1[2]
    SLICE_X65Y70         LUT6 (Prop_lut6_I1_O)        0.124    14.969 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[2]_i_14/O
                         net (fo=1, routed)           0.000    14.969    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[2]_i_14_n_0
    SLICE_X65Y70         MUXF7 (Prop_muxf7_I0_O)      0.238    15.207 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]_i_6/O
                         net (fo=1, routed)           0.000    15.207    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]_i_6_n_0
    SLICE_X65Y70         MUXF8 (Prop_muxf8_I0_O)      0.104    15.311 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]_i_2/O
                         net (fo=1, routed)           1.189    16.499    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]_i_2_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I0_O)        0.316    16.815 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[2]_i_1/O
                         net (fo=1, routed)           0.000    16.815    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[2]
    SLICE_X59Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.522    22.701    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X59Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]/C
                         clock pessimism              0.000    22.701    
                         clock uncertainty           -0.337    22.364    
    SLICE_X59Y76         FDRE (Setup_fdre_C_D)        0.029    22.393    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]
  -------------------------------------------------------------------
                         required time                         22.393    
                         arrival time                         -16.815    
  -------------------------------------------------------------------
                         slack                                  5.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.394ns (49.317%)  route 0.405ns (50.683%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.554     0.890    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y65         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y65         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg3_reg[9]/Q
                         net (fo=2, routed)           0.091     1.122    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/Q[9]
    SLICE_X32Y65         LUT6 (Prop_lut6_I0_O)        0.045     1.167 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[9]_i_26/O
                         net (fo=1, routed)           0.000     1.167    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[9]_i_26_n_0
    SLICE_X32Y65         MUXF7 (Prop_muxf7_I0_O)      0.073     1.240 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]_i_12/O
                         net (fo=1, routed)           0.000     1.240    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]_i_12_n_0
    SLICE_X32Y65         MUXF8 (Prop_muxf8_I0_O)      0.022     1.262 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]_i_5/O
                         net (fo=1, routed)           0.314     1.576    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]_i_5_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.113     1.689 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[9]_i_1/O
                         net (fo=1, routed)           0.000     1.689    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[9]
    SLICE_X42Y69         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.814     1.180    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X42Y69         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.337     1.517    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.121     1.638    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg31_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.382ns (45.981%)  route 0.449ns (54.019%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.572     0.908    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y81         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg31_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg31_reg[2]/Q
                         net (fo=2, routed)           0.109     1.158    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_12_4[2]
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.045     1.203 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[2]_i_25/O
                         net (fo=1, routed)           0.000     1.203    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[2]_i_25_n_0
    SLICE_X64Y81         MUXF7 (Prop_muxf7_I1_O)      0.065     1.268 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]_i_11/O
                         net (fo=1, routed)           0.000     1.268    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]_i_11_n_0
    SLICE_X64Y81         MUXF8 (Prop_muxf8_I1_O)      0.019     1.287 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]_i_4/O
                         net (fo=1, routed)           0.340     1.626    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]_i_4_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I3_O)        0.112     1.738 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[2]_i_1/O
                         net (fo=1, routed)           0.000     1.738    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[2]
    SLICE_X59Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.832     1.198    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X59Y76         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]/C
                         clock pessimism              0.000     1.198    
                         clock uncertainty            0.337     1.535    
    SLICE_X59Y76         FDRE (Hold_fdre_C_D)         0.091     1.626    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.392ns (46.318%)  route 0.454ns (53.682%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.552     0.888    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y65         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=2, routed)           0.130     1.159    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_13_1[10]
    SLICE_X37Y65         LUT6 (Prop_lut6_I3_O)        0.045     1.204 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[10]_i_26/O
                         net (fo=1, routed)           0.000     1.204    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[10]_i_26_n_0
    SLICE_X37Y65         MUXF7 (Prop_muxf7_I0_O)      0.071     1.275 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]_i_12/O
                         net (fo=1, routed)           0.000     1.275    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]_i_12_n_0
    SLICE_X37Y65         MUXF8 (Prop_muxf8_I0_O)      0.023     1.298 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]_i_5/O
                         net (fo=1, routed)           0.324     1.622    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]_i_5_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I5_O)        0.112     1.734 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[10]_i_1/O
                         net (fo=1, routed)           0.000     1.734    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[10]
    SLICE_X45Y69         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.814     1.180    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X45Y69         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.337     1.517    
    SLICE_X45Y69         FDRE (Hold_fdre_C_D)         0.091     1.608    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg28_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.423ns (49.221%)  route 0.436ns (50.779%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.546     0.882    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y72         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg28_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.128     1.010 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg28_reg[8]/Q
                         net (fo=2, routed)           0.142     1.152    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_12_7[8]
    SLICE_X35Y72         LUT6 (Prop_lut6_I5_O)        0.099     1.251 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[8]_i_25/O
                         net (fo=1, routed)           0.000     1.251    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[8]_i_25_n_0
    SLICE_X35Y72         MUXF7 (Prop_muxf7_I1_O)      0.065     1.316 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[8]_i_11/O
                         net (fo=1, routed)           0.000     1.316    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[8]_i_11_n_0
    SLICE_X35Y72         MUXF8 (Prop_muxf8_I1_O)      0.019     1.335 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[8]_i_4/O
                         net (fo=1, routed)           0.294     1.629    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[8]_i_4_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I3_O)        0.112     1.741 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[8]_i_1/O
                         net (fo=1, routed)           0.000     1.741    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[8]
    SLICE_X43Y69         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.814     1.180    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X43Y69         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[8]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.337     1.517    
    SLICE_X43Y69         FDRE (Hold_fdre_C_D)         0.092     1.609    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg60_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.382ns (42.977%)  route 0.507ns (57.023%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.580     0.916    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X60Y98         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg60_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y98         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg60_reg[16]/Q
                         net (fo=2, routed)           0.098     1.154    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_8_7[16]
    SLICE_X61Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.199 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[16]_i_17/O
                         net (fo=1, routed)           0.000     1.199    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[16]_i_17_n_0
    SLICE_X61Y98         MUXF7 (Prop_muxf7_I1_O)      0.065     1.264 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]_i_7/O
                         net (fo=1, routed)           0.000     1.264    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]_i_7_n_0
    SLICE_X61Y98         MUXF8 (Prop_muxf8_I1_O)      0.019     1.283 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]_i_2/O
                         net (fo=1, routed)           0.409     1.692    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]_i_2_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I0_O)        0.112     1.804 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[16]_i_1/O
                         net (fo=1, routed)           0.000     1.804    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[16]
    SLICE_X58Y89         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.845     1.211    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X58Y89         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.337     1.548    
    SLICE_X58Y89         FDRE (Hold_fdre_C_D)         0.120     1.668    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.415ns (47.402%)  route 0.460ns (52.598%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.573     0.909    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y85         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg2_reg[21]/Q
                         net (fo=2, routed)           0.093     1.166    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_13_0[21]
    SLICE_X59Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.211 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[21]_i_26/O
                         net (fo=1, routed)           0.000     1.211    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[21]_i_26_n_0
    SLICE_X59Y85         MUXF7 (Prop_muxf7_I0_O)      0.071     1.282 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]_i_12/O
                         net (fo=1, routed)           0.000     1.282    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]_i_12_n_0
    SLICE_X59Y85         MUXF8 (Prop_muxf8_I0_O)      0.023     1.305 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]_i_5/O
                         net (fo=1, routed)           0.367     1.672    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]_i_5_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I5_O)        0.112     1.784 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[21]_i_1/O
                         net (fo=1, routed)           0.000     1.784    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[21]
    SLICE_X59Y91         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.846     1.212    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X59Y91         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]/C
                         clock pessimism              0.000     1.212    
                         clock uncertainty            0.337     1.549    
    SLICE_X59Y91         FDRE (Hold_fdre_C_D)         0.092     1.641    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.415ns (46.260%)  route 0.482ns (53.740%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.539     0.875    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y74         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74         FDRE (Prop_fdre_C_Q)         0.164     1.039 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q
                         net (fo=2, routed)           0.093     1.132    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_13_2[7]
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.045     1.177 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[7]_i_26/O
                         net (fo=1, routed)           0.000     1.177    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[7]_i_26_n_0
    SLICE_X51Y74         MUXF7 (Prop_muxf7_I0_O)      0.071     1.248 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]_i_12/O
                         net (fo=1, routed)           0.000     1.248    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]_i_12_n_0
    SLICE_X51Y74         MUXF8 (Prop_muxf8_I0_O)      0.023     1.271 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]_i_5/O
                         net (fo=1, routed)           0.389     1.660    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]_i_5_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I5_O)        0.112     1.772 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[7]_i_1/O
                         net (fo=1, routed)           0.000     1.772    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[7]
    SLICE_X59Y74         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.831     1.197    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X59Y74         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.337     1.534    
    SLICE_X59Y74         FDRE (Hold_fdre_C_D)         0.092     1.626    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg9_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.379ns (43.149%)  route 0.499ns (56.851%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.554     0.890    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y65         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg9_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg9_reg[13]/Q
                         net (fo=2, routed)           0.115     1.146    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_14_2[13]
    SLICE_X35Y66         LUT6 (Prop_lut6_I3_O)        0.045     1.191 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[13]_i_28/O
                         net (fo=1, routed)           0.000     1.191    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[13]_i_28_n_0
    SLICE_X35Y66         MUXF7 (Prop_muxf7_I0_O)      0.062     1.253 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[13]_i_13/O
                         net (fo=1, routed)           0.000     1.253    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[13]_i_13_n_0
    SLICE_X35Y66         MUXF8 (Prop_muxf8_I1_O)      0.019     1.272 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[13]_i_5/O
                         net (fo=1, routed)           0.384     1.656    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[13]_i_5_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I5_O)        0.112     1.768 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[13]_i_1/O
                         net (fo=1, routed)           0.000     1.768    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[13]
    SLICE_X45Y69         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.814     1.180    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X45Y69         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[13]/C
                         clock pessimism              0.000     1.180    
                         clock uncertainty            0.337     1.517    
    SLICE_X45Y69         FDRE (Hold_fdre_C_D)         0.092     1.609    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg45_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.382ns (40.425%)  route 0.563ns (59.575%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.552     0.888    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y96         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg45_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg45_reg[20]/Q
                         net (fo=2, routed)           0.105     1.134    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_10_6[20]
    SLICE_X53Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.179 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[20]_i_21/O
                         net (fo=1, routed)           0.000     1.179    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[20]_i_21_n_0
    SLICE_X53Y96         MUXF7 (Prop_muxf7_I1_O)      0.065     1.244 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]_i_9/O
                         net (fo=1, routed)           0.000     1.244    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]_i_9_n_0
    SLICE_X53Y96         MUXF8 (Prop_muxf8_I1_O)      0.019     1.263 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]_i_3/O
                         net (fo=1, routed)           0.458     1.721    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]_i_3_n_0
    SLICE_X58Y89         LUT6 (Prop_lut6_I1_O)        0.112     1.833 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[20]_i_1/O
                         net (fo=1, routed)           0.000     1.833    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[20]
    SLICE_X58Y89         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.845     1.211    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X58Y89         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]/C
                         clock pessimism              0.000     1.211    
                         clock uncertainty            0.337     1.548    
    SLICE_X58Y89         FDRE (Hold_fdre_C_D)         0.121     1.669    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg14_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.382ns (41.779%)  route 0.532ns (58.221%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.540     0.876    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y73         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg14_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.141     1.017 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/slv_reg14_reg[1]/Q
                         net (fo=2, routed)           0.150     1.167    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_14_5[1]
    SLICE_X53Y74         LUT6 (Prop_lut6_I1_O)        0.045     1.212 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[1]_i_29/O
                         net (fo=1, routed)           0.000     1.212    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[1]_i_29_n_0
    SLICE_X53Y74         MUXF7 (Prop_muxf7_I1_O)      0.065     1.277 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[1]_i_13/O
                         net (fo=1, routed)           0.000     1.277    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[1]_i_13_n_0
    SLICE_X53Y74         MUXF8 (Prop_muxf8_I1_O)      0.019     1.296 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[1]_i_5/O
                         net (fo=1, routed)           0.382     1.678    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[1]_i_5_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I5_O)        0.112     1.790 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB[1]_i_1/O
                         net (fo=1, routed)           0.000     1.790    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[1]
    SLICE_X59Y74         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.831     1.197    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X59Y74         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[1]/C
                         clock pessimism              0.000     1.197    
                         clock uncertainty            0.337     1.534    
    SLICE_X59Y74         FDRE (Hold_fdre_C_D)         0.091     1.625    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/GRB_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.165    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns_4bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.519ns  (logic 1.463ns (26.514%)  route 4.056ns (73.486%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btns_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btns_4bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           4.056     5.519    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X49Y90         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.475     2.654    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X49Y90         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.484ns  (logic 1.464ns (26.694%)  route 4.020ns (73.306%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btns_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btns_4bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           4.020     5.484    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X50Y91         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.465     2.644    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X50Y91         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.441ns  (logic 1.508ns (27.706%)  route 3.934ns (72.294%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btns_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  btns_4bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           3.934     5.441    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X43Y95         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.479     2.658    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X43Y95         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.316ns  (logic 1.513ns (28.464%)  route 3.803ns (71.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btns_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[2]
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  btns_4bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           3.803     5.316    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X50Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.464     2.643    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X50Y89         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_2bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.001ns  (logic 1.533ns (30.649%)  route 3.468ns (69.351%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sws_2bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sws_2bits_tri_i[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sws_2bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           3.468     5.001    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X49Y104        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.651     2.830    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X49Y104        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_2bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.983ns  (logic 1.542ns (30.953%)  route 3.440ns (69.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sws_2bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sws_2bits_tri_i[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sws_2bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.440     4.983    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X50Y105        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.640     2.819    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X50Y105        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.978ns  (logic 1.445ns (29.040%)  route 3.532ns (70.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G14                                               0.000     0.000 r  rgb_led_tri_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_3/IO
    G14                  IBUF (Prop_ibuf_I_O)         1.445     1.445 r  rgb_led_tri_iobuf_3/IBUF/O
                         net (fo=1, routed)           3.532     4.978    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X54Y105        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.710     2.889    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X54Y105        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.869ns  (logic 1.518ns (31.168%)  route 3.351ns (68.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  leds_4bits_tri_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_2/IO
    N16                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  leds_4bits_tri_iobuf_2/IBUF/O
                         net (fo=1, routed)           3.351     4.869    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X51Y90         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.464     2.643    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X51Y90         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.494ns  (logic 1.526ns (33.959%)  route 2.968ns (66.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  leds_4bits_tri_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_3/IO
    M14                  IBUF (Prop_ibuf_I_O)         1.526     1.526 r  leds_4bits_tri_iobuf_3/IBUF/O
                         net (fo=1, routed)           2.968     4.494    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X52Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.465     2.644    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X52Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[4]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.230ns  (logic 1.541ns (36.418%)  route 2.690ns (63.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  rgb_led_tri_io[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_4/IO
    L14                  IBUF (Prop_ibuf_I_O)         1.541     1.541 r  rgb_led_tri_iobuf_4/IBUF/O
                         net (fo=1, routed)           2.690     4.230    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[4]
    SLICE_X50Y106        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.640     2.819    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X50Y106        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.208ns  (logic 0.045ns (3.725%)  route 1.163ns (96.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.163     1.163    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X65Y65         LUT1 (Prop_lut1_I0_O)        0.045     1.208 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.208    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X65Y65         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.842     1.208    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X65Y65         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.317ns  (logic 0.285ns (21.628%)  route 1.032ns (78.372%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rgb_led_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_0/IO
    L15                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  rgb_led_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           1.032     1.317    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X56Y105        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.933     1.299    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X56Y105        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[5]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.328ns  (logic 0.295ns (22.247%)  route 1.032ns (77.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rgb_led_tri_io[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_5/IO
    M15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  rgb_led_tri_iobuf_5/IBUF/O
                         net (fo=1, routed)           1.032     1.328    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X56Y103        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.933     1.299    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X56Y103        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.226ns (16.832%)  route 1.117ns (83.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  rgb_led_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_1/IO
    G17                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  rgb_led_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           1.117     1.343    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X58Y109        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.932     1.298    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X58Y109        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.365ns  (logic 0.243ns (17.794%)  route 1.122ns (82.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  leds_4bits_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_0/IO
    R14                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  leds_4bits_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           1.122     1.365    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X54Y87         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.841     1.207    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X54Y87         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.392ns  (logic 0.270ns (19.405%)  route 1.122ns (80.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  leds_4bits_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_1/IO
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  leds_4bits_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           1.122     1.392    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X54Y88         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.843     1.209    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X54Y88         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.288ns (19.060%)  route 1.221ns (80.940%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rgb_led_tri_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_2/IO
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  rgb_led_tri_iobuf_2/IBUF/O
                         net (fo=1, routed)           1.221     1.509    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X52Y107        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.905     1.271    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X52Y107        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[4]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.532ns  (logic 0.308ns (20.085%)  route 1.225ns (79.915%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  rgb_led_tri_io[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_4/IO
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  rgb_led_tri_iobuf_4/IBUF/O
                         net (fo=1, routed)           1.225     1.532    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[4]
    SLICE_X50Y106        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.906     1.272    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X50Y106        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.729ns  (logic 0.294ns (16.982%)  route 1.435ns (83.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  leds_4bits_tri_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_3/IO
    M14                  IBUF (Prop_ibuf_I_O)         0.294     0.294 r  leds_4bits_tri_iobuf_3/IBUF/O
                         net (fo=1, routed)           1.435     1.729    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X52Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.819     1.185    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X52Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.829ns  (logic 0.214ns (11.684%)  route 1.615ns (88.316%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G14                                               0.000     0.000 r  rgb_led_tri_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_3/IO
    G14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  rgb_led_tri_iobuf_3/IBUF/O
                         net (fo=1, routed)           1.615     1.829    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X54Y105        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.931     1.297    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X54Y105        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.566ns  (logic 3.972ns (46.365%)  route 4.594ns (53.635%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.831     3.125    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y104        FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDSE (Prop_fdse_C_Q)         0.456     3.581 f  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/Q
                         net (fo=3, routed)           4.594     8.175    rgb_led_tri_iobuf_3/T
    G14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.516    11.691 r  rgb_led_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000    11.691    rgb_led_tri_io[3]
    G14                                                               r  rgb_led_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.961ns  (logic 4.090ns (51.378%)  route 3.871ns (48.622%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.639     2.933    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y93         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]/Q
                         net (fo=2, routed)           3.871     7.322    leds_4bits_tri_iobuf_2/I
    N16                  OBUFT (Prop_obuft_I_O)       3.572    10.894 r  leds_4bits_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000    10.894    leds_4bits_tri_io[2]
    N16                                                               r  leds_4bits_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.842ns  (logic 4.099ns (52.268%)  route 3.743ns (47.732%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.639     2.933    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y93         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=2, routed)           3.743     7.194    leds_4bits_tri_iobuf_3/I
    M14                  OBUFT (Prop_obuft_I_O)       3.581    10.775 r  leds_4bits_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000    10.775    leds_4bits_tri_io[3]
    M14                                                               r  leds_4bits_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.555ns  (logic 4.031ns (53.356%)  route 3.524ns (46.644%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.831     3.125    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y104        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=2, routed)           3.524     7.105    rgb_led_tri_iobuf_2/I
    N15                  OBUFT (Prop_obuft_I_O)       3.575    10.680 r  rgb_led_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000    10.680    rgb_led_tri_io[2]
    N15                                                               r  rgb_led_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.542ns  (logic 4.067ns (53.921%)  route 3.475ns (46.079%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.831     3.125    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y104        FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDSE (Prop_fdse_C_Q)         0.456     3.581 f  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/Q
                         net (fo=3, routed)           3.475     7.056    rgb_led_tri_iobuf_4/T
    L14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.611    10.667 r  rgb_led_tri_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000    10.667    rgb_led_tri_io[4]
    L14                                                               r  rgb_led_tri_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.721ns  (logic 4.075ns (52.781%)  route 3.646ns (47.219%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.639     2.933    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y93         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           3.646     7.097    leds_4bits_tri_iobuf_1/I
    P14                  OBUFT (Prop_obuft_I_O)       3.557    10.654 r  leds_4bits_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000    10.654    leds_4bits_tri_io[1]
    P14                                                               r  leds_4bits_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.518ns  (logic 4.039ns (53.725%)  route 3.479ns (46.275%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.832     3.126    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y102        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.456     3.582 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=2, routed)           3.479     7.061    rgb_led_tri_iobuf_5/I
    M15                  OBUFT (Prop_obuft_I_O)       3.583    10.644 r  rgb_led_tri_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000    10.644    rgb_led_tri_io[5]
    M15                                                               r  rgb_led_tri_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.509ns  (logic 4.166ns (55.478%)  route 3.343ns (44.522%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.831     3.125    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y104        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.419     3.544 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[5]/Q
                         net (fo=2, routed)           3.343     6.887    rgb_led_tri_iobuf_0/I
    L15                  OBUFT (Prop_obuft_I_O)       3.747    10.634 r  rgb_led_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000    10.634    rgb_led_tri_io[0]
    L15                                                               r  rgb_led_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.393ns  (logic 4.001ns (54.120%)  route 3.392ns (45.880%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.636     2.930    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y88         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDSE (Prop_fdse_C_Q)         0.456     3.386 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/Q
                         net (fo=3, routed)           3.392     6.778    leds_4bits_tri_iobuf_0/T
    R14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.545    10.323 r  leds_4bits_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000    10.323    leds_4bits_tri_io[0]
    R14                                                               r  leds_4bits_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.124ns  (logic 3.969ns (55.714%)  route 3.155ns (44.286%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        1.831     3.125    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X52Y104        FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y104        FDRE (Prop_fdre_C_Q)         0.456     3.581 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           3.155     6.736    rgb_led_tri_iobuf_1/I
    G17                  OBUFT (Prop_obuft_I_O)       3.513    10.249 r  rgb_led_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000    10.249    rgb_led_tri_io[1]
    G17                                                               r  rgb_led_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.196ns  (logic 1.006ns (45.807%)  route 1.190ns (54.193%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.634     0.970    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y104        FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDSE (Prop_fdse_C_Q)         0.128     1.098 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[5]/Q
                         net (fo=3, routed)           1.190     2.288    rgb_led_tri_iobuf_0/T
    L15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.166 r  rgb_led_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     3.166    rgb_led_tri_io[0]
    L15                                                               r  rgb_led_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.356ns  (logic 1.395ns (59.207%)  route 0.961ns (40.793%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.552     0.888    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y93         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.961     2.013    leds_4bits_tri_iobuf_0/I
    R14                  OBUFT (Prop_obuft_I_O)       1.231     3.243 r  leds_4bits_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     3.243    leds_4bits_tri_io[0]
    R14                                                               r  leds_4bits_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.314ns  (logic 0.965ns (41.706%)  route 1.349ns (58.294%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.634     0.970    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y104        FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDSE (Prop_fdse_C_Q)         0.141     1.111 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[4]/Q
                         net (fo=3, routed)           1.349     2.460    rgb_led_tri_iobuf_1/T
    G17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.284 r  rgb_led_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     3.284    rgb_led_tri_io[1]
    G17                                                               r  rgb_led_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 0.965ns (39.071%)  route 1.505ns (60.929%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.550     0.886    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y88         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDSE (Prop_fdse_C_Q)         0.141     1.027 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/Q
                         net (fo=3, routed)           1.505     2.531    leds_4bits_tri_iobuf_1/T
    P14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.355 r  leds_4bits_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     3.355    leds_4bits_tri_io[1]
    P14                                                               r  leds_4bits_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 0.965ns (40.438%)  route 1.421ns (59.562%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.634     0.970    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y103        FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDSE (Prop_fdse_C_Q)         0.141     1.111 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/Q
                         net (fo=3, routed)           1.421     2.532    rgb_led_tri_iobuf_5/T
    M15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.356 r  rgb_led_tri_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000     3.356    rgb_led_tri_io[5]
    M15                                                               r  rgb_led_tri_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.461ns  (logic 0.965ns (39.209%)  route 1.496ns (60.791%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.634     0.970    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y104        FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDSE (Prop_fdse_C_Q)         0.141     1.111 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/Q
                         net (fo=3, routed)           1.496     2.607    rgb_led_tri_iobuf_4/T
    L14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.431 r  rgb_led_tri_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000     3.431    rgb_led_tri_io[4]
    L14                                                               r  rgb_led_tri_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.469ns  (logic 0.965ns (39.083%)  route 1.504ns (60.917%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.634     0.970    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y104        FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDSE (Prop_fdse_C_Q)         0.141     1.111 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/Q
                         net (fo=3, routed)           1.504     2.615    rgb_led_tri_iobuf_2/T
    N15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.439 r  rgb_led_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     3.439    rgb_led_tri_io[2]
    N15                                                               r  rgb_led_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.596ns  (logic 0.965ns (37.173%)  route 1.631ns (62.827%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.552     0.888    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y93         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.141     1.029 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/Q
                         net (fo=3, routed)           1.631     2.660    leds_4bits_tri_iobuf_2/T
    N16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.484 r  leds_4bits_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     3.484    leds_4bits_tri_io[2]
    N16                                                               r  leds_4bits_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 0.965ns (36.706%)  route 1.664ns (63.294%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.552     0.888    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y93         FDSE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDSE (Prop_fdse_C_Q)         0.141     1.029 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/Q
                         net (fo=3, routed)           1.664     2.693    leds_4bits_tri_iobuf_3/T
    M14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.517 r  leds_4bits_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     3.517    leds_4bits_tri_io[3]
    M14                                                               r  leds_4bits_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.979ns  (logic 0.965ns (32.390%)  route 2.014ns (67.610%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3086, routed)        0.634     0.970    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y104        FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y104        FDSE (Prop_fdse_C_Q)         0.141     1.111 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/Q
                         net (fo=3, routed)           2.014     3.125    rgb_led_tri_iobuf_3/T
    G14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.949 r  rgb_led_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     3.949    rgb_led_tri_io[3]
    G14                                                               r  rgb_led_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.975ns  (logic 4.029ns (50.525%)  route 3.946ns (49.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         1.631     2.925    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X53Y83         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.456     3.381 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/d_out_reg/Q
                         net (fo=2, routed)           3.946     7.327    d_out_0_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573    10.900 r  d_out_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.900    d_out_0
    Y19                                                               r  d_out_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.918ns  (logic 1.415ns (48.478%)  route 1.504ns (51.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst/O
                         net (fo=161, routed)         0.547     0.883    design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X53Y83         FDRE                                         r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/AXI_NeoPixel_0/U0/AXI_NeoPixel_v1_0_S00_AXI_inst/neopixel/d_out_reg/Q
                         net (fo=2, routed)           1.504     2.527    d_out_0_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     3.801 r  d_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.801    d_out_0
    Y19                                                               r  d_out_0 (OUT)
  -------------------------------------------------------------------    -------------------





