#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct  3 13:51:41 2020
# Process ID: 8532
# Current directory: C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1664 C:\GitHub\ReconHardware\FPGA_Files\Projects\Convolution_Accelerator\Convolution_Accelerator.xpr
# Log file: C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/vivado.log
# Journal file: C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1277.660 ; gain = 572.359
update_compile_order -fileset sources_1
delete_reconfig_modules  [get_reconfig_modules adderFloat]
delete_reconfig_modules  [get_reconfig_modules Floating]
delete_pr_configurations config_3
delete_pr_configurations config_1
create_pr_configuration -name config_1 -partitions [list ConvAccel/matrixAccel/finalAdder:adder ConvAccel/matrixAccel/genblk4[0].outputAdder:adder ConvAccel/matrixAccel/genblk4[1].outputAdder:adder ConvAccel/matrixAccel/genblk4[2].outputAdder:adder ConvAccel/matrixAccel/genblk3[0].inputMulti:Integer ConvAccel/matrixAccel/genblk3[1].inputMulti:Integer ConvAccel/matrixAccel/genblk3[2].inputMulti:Integer ]
create_pr_configuration -name config_2 -partitions [list ConvAccel/matrixAccel/finalAdder:adder ConvAccel/matrixAccel/genblk4[0].outputAdder:adder ConvAccel/matrixAccel/genblk4[1].outputAdder:adder ConvAccel/matrixAccel/genblk4[2].outputAdder:adder ConvAccel/matrixAccel/genblk3[0].inputMulti:Fixed ConvAccel/matrixAccel/genblk3[1].inputMulti:Fixed ConvAccel/matrixAccel/genblk3[2].inputMulti:Fixed ]
set_property PR_CONFIGURATION config_1 [get_runs impl_1]
set_property PR_CONFIGURATION config_2 [get_runs child_0_impl_1]
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Oct  3 13:53:56 2020] Launched synth_1...
Run output will be captured here: C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/synth_1/runme.log
launch_runs impl_1 child_0_impl_1 -jobs 4
[Sat Oct  3 13:55:06 2020] Launched impl_1...
Run output will be captured here: C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/impl_1/runme.log
[Sat Oct  3 13:55:06 2020] Launched impl_1, child_0_impl_1...
Run output will be captured here:
impl_1: C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/impl_1/runme.log
child_0_impl_1: C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/child_0_impl_1/runme.log
launch_runs impl_1 child_0_impl_1 -to_step write_bitstream -jobs 4
[Sat Oct  3 13:57:59 2020] Launched impl_1, child_0_impl_1...
Run output will be captured here:
impl_1: C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/impl_1/runme.log
child_0_impl_1: C:/GitHub/ReconHardware/FPGA_Files/Projects/Convolution_Accelerator/Convolution_Accelerator.runs/child_0_impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct  3 14:53:46 2020...
