#Build: Synplify Pro (R) N-2018.03M-SP1-1, Build 209R, Oct 23 2018
#install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
#OS: Windows 8 6.2
#Hostname: PHOENIX136DESKY

# Tue Mar  3 00:25:19 2020

#Implementation: synthesis


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys HDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys VHDL Compiler, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode
@N:"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\hdl\FFT_Butterfly_HW_MATHDSP.vhd":29:7:29:30|Top entity is set to FFT_Butterfly_HW_MATHDSP.
VHDL syntax check successful!
@N: CD231 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\hdl\FFT_Butterfly_HW_MATHDSP.vhd":29:7:29:30|Synthesizing work.fft_butterfly_hw_mathdsp.architecture_fft_butterfly_hw_mathdsp.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\component\work\HARD_MULT_ADDSUB_C0\HARD_MULT_ADDSUB_C0.vhd":17:7:17:25|Synthesizing work.hard_mult_addsub_c0.rtl.
@N: CD630 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\component\work\HARD_MULT_ADDSUB_C0\HARD_MULT_ADDSUB_C0_0\HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB.vhd":8:7:8:64|Synthesizing work.hard_mult_addsub_c0_hard_mult_addsub_c0_0_hard_mult_addsub.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd":582:10:582:12|Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Running optimization stage 1 on VCC .......
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd":576:10:576:12|Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
Running optimization stage 1 on GND .......
@N: CD630 :"C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd":706:10:706:13|Synthesizing smartfusion2.macc.syn_black_box.
Post processing for smartfusion2.macc.syn_black_box
Running optimization stage 1 on MACC .......
Post processing for work.hard_mult_addsub_c0_hard_mult_addsub_c0_0_hard_mult_addsub.def_arch
Running optimization stage 1 on HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB .......
Post processing for work.hard_mult_addsub_c0.rtl
Running optimization stage 1 on HARD_MULT_ADDSUB_C0 .......
Post processing for work.fft_butterfly_hw_mathdsp.architecture_fft_butterfly_hw_mathdsp
Running optimization stage 1 on FFT_Butterfly_HW_MATHDSP .......
@A: CL282 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\hdl\FFT_Butterfly_HW_MATHDSP.vhd":291:12:291:13|Feedback mux created for signal temp_imag_trunc_rnd[9:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\hdl\FFT_Butterfly_HW_MATHDSP.vhd":291:12:291:13|Feedback mux created for signal do_calc_pipe[1:1]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Running optimization stage 2 on MACC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB .......
Running optimization stage 2 on HARD_MULT_ADDSUB_C0 .......
Running optimization stage 2 on FFT_Butterfly_HW_MATHDSP .......
@N: CL135 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\hdl\FFT_Butterfly_HW_MATHDSP.vhd":378:16:378:30|Found sequential shift adr_b_pipe with address depth of 4 words and data bit width of 8.
@N: CL135 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\hdl\FFT_Butterfly_HW_MATHDSP.vhd":378:16:378:30|Found sequential shift adr_a_pipe with address depth of 4 words and data bit width of 8.
@W: CL179 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\hdl\FFT_Butterfly_HW_MATHDSP.vhd":291:12:291:13|Found combinational loop at do_calc_pipe[0]
@W: CL260 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\hdl\FFT_Butterfly_HW_MATHDSP.vhd":335:16:335:30|Pruning register bit 0 of imag_b_out_sum_slice(10 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\hdl\FFT_Butterfly_HW_MATHDSP.vhd":335:16:335:30|Pruning register bit 0 of real_b_out_sum_slice(10 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 83MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar  3 00:25:20 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar  3 00:25:20 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar  3 00:25:20 2020

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Database state : C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\synwork\|synthesis
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 223R, Built Oct 23 2018 09:18:38

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar  3 00:25:22 2020

###########################################################]
Premap Report

# Tue Mar  3 00:25:22 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\designer\FFT_Butterfly_HW_MATHDSP\synthesis.fdc
@N: MF284 |Setting synthesis effort to medium for the design
@L: C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\vhdl_complex_mult_test_sd_scck.rpt 
Printing clock  summary report in "C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\vhdl_complex_mult_test_sd_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
syn_allowed_resources : blockrams=21  set on top level netlist FFT_Butterfly_HW_MATHDSP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)



Clock Summary
******************

          Start                             Requested     Requested     Clock        Clock                   Clock
Level     Clock                             Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------
0 -       FFT_Butterfly_HW_MATHDSP|PCLK     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     238  
==================================================================================================================



Clock Load Summary
***********************

                                  Clock     Source         Clock Pin             Non-clock Pin     Non-clock Pin
Clock                             Load      Pin            Seq Example           Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------------
FFT_Butterfly_HW_MATHDSP|PCLK     238       PCLK(port)     do_calc_pipe[0].C     -                 -            
================================================================================================================

@W: MT530 :"c:\users\phoenix136\dropbox\fpga\microsemi\fft_core\hdl\fft_butterfly_hw_mathdsp.vhd":378:16:378:30|Found inferred clock FFT_Butterfly_HW_MATHDSP|PCLK which controls 238 sequential elements including adr_a_pipe_3[7]. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\vhdl_complex_mult_test_sd.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 53MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar  3 00:25:23 2020

###########################################################]
Map & Optimize Report

# Tue Mar  3 00:25:23 2020


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
OS: Windows 6.2

Hostname: PHOENIX136DESKY

Implementation : synthesis
Synopsys Generic Technology Mapper, Version mapact, Build 2461R, Built Nov 29 2018 09:35:20


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 136MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 136MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 136MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 137MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 137MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 137MB)


Finished preparing to map (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 136MB peak: 137MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 136MB peak: 137MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:03s		     7.37ns		 125 /       238
@N: FP130 |Promoting Net PCLK_c on CLKINT  I_36 
@N: FP130 |Promoting Net RSTn_c on CLKINT  I_37 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 136MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 136MB peak: 137MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 238 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       PCLK                port                   238        temp_real_slice[0]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 108MB peak: 137MB)

Writing Analyst data base C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\synwork\vhdl_complex_mult_test_sd_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 135MB peak: 137MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 136MB peak: 137MB)

@W: MT420 |Found inferred clock FFT_Butterfly_HW_MATHDSP|PCLK with period 10.00ns. Please declare a user-defined clock on port PCLK.


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Mar  3 00:25:28 2020
#


Top view:               FFT_Butterfly_HW_MATHDSP
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\designer\FFT_Butterfly_HW_MATHDSP\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 7.795

                                  Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                    Frequency     Frequency     Period        Period        Slack     Type         Group              
------------------------------------------------------------------------------------------------------------------------------------
FFT_Butterfly_HW_MATHDSP|PCLK     100.0 MHz     453.6 MHz     10.000        2.204         7.795     inferred     Inferred_clkgroup_0
====================================================================================================================================





Clock Relationships
*******************

Clocks                                                        |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                       Ending                         |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
FFT_Butterfly_HW_MATHDSP|PCLK  FFT_Butterfly_HW_MATHDSP|PCLK  |  10.000      7.796  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FFT_Butterfly_HW_MATHDSP|PCLK
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                       Arrival          
Instance                    Reference                         Type     Pin     Net                         Time        Slack
                            Clock                                                                                           
----------------------------------------------------------------------------------------------------------------------------
temp_imag_slice[9]          FFT_Butterfly_HW_MATHDSP|PCLK     SLE      Q       temp_imag_slice[9]          0.108       7.795
temp_real_slice[9]          FFT_Butterfly_HW_MATHDSP|PCLK     SLE      Q       temp_real_slice[9]          0.108       7.795
imag_a_pipe_1[8]            FFT_Butterfly_HW_MATHDSP|PCLK     SLE      Q       imag_a_pipe_1[8]            0.108       8.184
real_a_pipe_1[8]            FFT_Butterfly_HW_MATHDSP|PCLK     SLE      Q       real_a_pipe_1[8]            0.108       8.184
temp_imag_trunc_rnd[9]      FFT_Butterfly_HW_MATHDSP|PCLK     SLE      Q       temp_imag_trunc_rnd[9]      0.108       8.205
temp_real_trunc_rnd[9]      FFT_Butterfly_HW_MATHDSP|PCLK     SLE      Q       temp_real_trunc_rnd[9]      0.108       8.205
imag_a_out_sum_slice[2]     FFT_Butterfly_HW_MATHDSP|PCLK     SLE      Q       imag_a_out_sum_slice[2]     0.108       8.222
imag_b_out_sum_slice[2]     FFT_Butterfly_HW_MATHDSP|PCLK     SLE      Q       imag_b_out_sum_slice[2]     0.108       8.222
real_a_out_sum_slice[2]     FFT_Butterfly_HW_MATHDSP|PCLK     SLE      Q       real_a_out_sum_slice[2]     0.108       8.222
real_b_out_sum_slice[2]     FFT_Butterfly_HW_MATHDSP|PCLK     SLE      Q       real_b_out_sum_slice[2]     0.108       8.222
============================================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                                                     Required          
Instance                   Reference                         Type     Pin     Net                                       Time         Slack
                           Clock                                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------
temp_imag_trunc_rnd[9]     FFT_Butterfly_HW_MATHDSP|PCLK     SLE      D       un2_temp_imag_rnd_slice_bias_s_17_S       9.745        7.795
temp_real_trunc_rnd[9]     FFT_Butterfly_HW_MATHDSP|PCLK     SLE      D       un2_temp_real_rnd_slice_bias_s_17_S       9.745        7.795
temp_imag_trunc_rnd[8]     FFT_Butterfly_HW_MATHDSP|PCLK     SLE      D       un2_temp_imag_rnd_slice_bias_cry_16_S     9.745        7.812
temp_real_trunc_rnd[8]     FFT_Butterfly_HW_MATHDSP|PCLK     SLE      D       un2_temp_real_rnd_slice_bias_cry_16_S     9.745        7.812
temp_imag_trunc_rnd[7]     FFT_Butterfly_HW_MATHDSP|PCLK     SLE      D       un2_temp_imag_rnd_slice_bias_cry_15_S     9.745        7.828
temp_real_trunc_rnd[7]     FFT_Butterfly_HW_MATHDSP|PCLK     SLE      D       un2_temp_real_rnd_slice_bias_cry_15_S     9.745        7.828
temp_imag_trunc_rnd[6]     FFT_Butterfly_HW_MATHDSP|PCLK     SLE      D       un2_temp_imag_rnd_slice_bias_cry_14_S     9.745        7.844
temp_real_trunc_rnd[6]     FFT_Butterfly_HW_MATHDSP|PCLK     SLE      D       un2_temp_real_rnd_slice_bias_cry_14_S     9.745        7.844
temp_imag_trunc_rnd[5]     FFT_Butterfly_HW_MATHDSP|PCLK     SLE      D       un2_temp_imag_rnd_slice_bias_cry_13_S     9.745        7.861
temp_real_trunc_rnd[5]     FFT_Butterfly_HW_MATHDSP|PCLK     SLE      D       un2_temp_real_rnd_slice_bias_cry_13_S     9.745        7.861
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      1.949
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     7.795

    Number of logic level(s):                18
    Starting point:                          temp_imag_slice[9] / Q
    Ending point:                            temp_imag_trunc_rnd[9] / D
    The start point is clocked by            FFT_Butterfly_HW_MATHDSP|PCLK [rising] on pin CLK
    The end   point is clocked by            FFT_Butterfly_HW_MATHDSP|PCLK [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                    Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
temp_imag_slice[9]                      SLE      Q        Out     0.108     0.108       -         
temp_imag_slice[9]                      Net      -        -       1.058     -           10        
un2_temp_imag_rnd_slice_bias_cry_0      ARI1     B        In      -         1.166       -         
un2_temp_imag_rnd_slice_bias_cry_0      ARI1     FCO      Out     0.201     1.367       -         
un2_temp_imag_rnd_slice_bias_cry_0      Net      -        -       0.000     -           1         
un2_temp_imag_rnd_slice_bias_cry_1      ARI1     FCI      In      -         1.367       -         
un2_temp_imag_rnd_slice_bias_cry_1      ARI1     FCO      Out     0.016     1.383       -         
un2_temp_imag_rnd_slice_bias_cry_1      Net      -        -       0.000     -           1         
un2_temp_imag_rnd_slice_bias_cry_2      ARI1     FCI      In      -         1.383       -         
un2_temp_imag_rnd_slice_bias_cry_2      ARI1     FCO      Out     0.016     1.399       -         
un2_temp_imag_rnd_slice_bias_cry_2      Net      -        -       0.000     -           1         
un2_temp_imag_rnd_slice_bias_cry_3      ARI1     FCI      In      -         1.399       -         
un2_temp_imag_rnd_slice_bias_cry_3      ARI1     FCO      Out     0.016     1.416       -         
un2_temp_imag_rnd_slice_bias_cry_3      Net      -        -       0.000     -           1         
un2_temp_imag_rnd_slice_bias_cry_4      ARI1     FCI      In      -         1.416       -         
un2_temp_imag_rnd_slice_bias_cry_4      ARI1     FCO      Out     0.016     1.432       -         
un2_temp_imag_rnd_slice_bias_cry_4      Net      -        -       0.000     -           1         
un2_temp_imag_rnd_slice_bias_cry_5      ARI1     FCI      In      -         1.432       -         
un2_temp_imag_rnd_slice_bias_cry_5      ARI1     FCO      Out     0.016     1.448       -         
un2_temp_imag_rnd_slice_bias_cry_5      Net      -        -       0.000     -           1         
un2_temp_imag_rnd_slice_bias_cry_6      ARI1     FCI      In      -         1.448       -         
un2_temp_imag_rnd_slice_bias_cry_6      ARI1     FCO      Out     0.016     1.465       -         
un2_temp_imag_rnd_slice_bias_cry_6      Net      -        -       0.000     -           1         
un2_temp_imag_rnd_slice_bias_cry_7      ARI1     FCI      In      -         1.465       -         
un2_temp_imag_rnd_slice_bias_cry_7      ARI1     FCO      Out     0.016     1.481       -         
un2_temp_imag_rnd_slice_bias_cry_7      Net      -        -       0.000     -           1         
un2_temp_imag_rnd_slice_bias_cry_8      ARI1     FCI      In      -         1.481       -         
un2_temp_imag_rnd_slice_bias_cry_8      ARI1     FCO      Out     0.016     1.497       -         
un2_temp_imag_rnd_slice_bias_cry_8      Net      -        -       0.000     -           1         
un2_temp_imag_rnd_slice_bias_cry_9      ARI1     FCI      In      -         1.497       -         
un2_temp_imag_rnd_slice_bias_cry_9      ARI1     FCO      Out     0.016     1.514       -         
un2_temp_imag_rnd_slice_bias_cry_9      Net      -        -       0.000     -           1         
un2_temp_imag_rnd_slice_bias_cry_10     ARI1     FCI      In      -         1.514       -         
un2_temp_imag_rnd_slice_bias_cry_10     ARI1     FCO      Out     0.016     1.530       -         
un2_temp_imag_rnd_slice_bias_cry_10     Net      -        -       0.000     -           1         
un2_temp_imag_rnd_slice_bias_cry_11     ARI1     FCI      In      -         1.530       -         
un2_temp_imag_rnd_slice_bias_cry_11     ARI1     FCO      Out     0.016     1.546       -         
un2_temp_imag_rnd_slice_bias_cry_11     Net      -        -       0.000     -           1         
un2_temp_imag_rnd_slice_bias_cry_12     ARI1     FCI      In      -         1.546       -         
un2_temp_imag_rnd_slice_bias_cry_12     ARI1     FCO      Out     0.016     1.563       -         
un2_temp_imag_rnd_slice_bias_cry_12     Net      -        -       0.000     -           1         
un2_temp_imag_rnd_slice_bias_cry_13     ARI1     FCI      In      -         1.563       -         
un2_temp_imag_rnd_slice_bias_cry_13     ARI1     FCO      Out     0.016     1.579       -         
un2_temp_imag_rnd_slice_bias_cry_13     Net      -        -       0.000     -           1         
un2_temp_imag_rnd_slice_bias_cry_14     ARI1     FCI      In      -         1.579       -         
un2_temp_imag_rnd_slice_bias_cry_14     ARI1     FCO      Out     0.016     1.595       -         
un2_temp_imag_rnd_slice_bias_cry_14     Net      -        -       0.000     -           1         
un2_temp_imag_rnd_slice_bias_cry_15     ARI1     FCI      In      -         1.595       -         
un2_temp_imag_rnd_slice_bias_cry_15     ARI1     FCO      Out     0.016     1.611       -         
un2_temp_imag_rnd_slice_bias_cry_15     Net      -        -       0.000     -           1         
un2_temp_imag_rnd_slice_bias_cry_16     ARI1     FCI      In      -         1.611       -         
un2_temp_imag_rnd_slice_bias_cry_16     ARI1     FCO      Out     0.016     1.628       -         
un2_temp_imag_rnd_slice_bias_cry_16     Net      -        -       0.000     -           1         
un2_temp_imag_rnd_slice_bias_s_17       ARI1     FCI      In      -         1.628       -         
un2_temp_imag_rnd_slice_bias_s_17       ARI1     S        Out     0.073     1.701       -         
un2_temp_imag_rnd_slice_bias_s_17_S     Net      -        -       0.248     -           1         
temp_imag_trunc_rnd[9]                  SLE      D        In      -         1.949       -         
==================================================================================================
Total path delay (propagation time + setup) of 2.205 is 0.898(40.7%) logic and 1.306(59.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 136MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 136MB peak: 137MB)

---------------------------------------
Resource Usage Report for FFT_Butterfly_HW_MATHDSP 

Mapping to part: m2s010tq144std
Cell usage:
CLKINT          2 uses

Carry cells:
ARI1            124 uses - used for arithmetic functions


Sequential Cells: 
SLE            238 uses

DSP Blocks:    2 of 22 (9%)
 MACC:         2 Mults

I/O ports: 135
I/O primitives: 135
INBUF          82 uses
OUTBUF         53 uses


Global Clock Buffers: 2

Total LUTs:    124

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 72; LUTs = 72;

Total number of SLEs after P&R:  238 + 0 + 0 + 72 = 310;
Total number of LUTs after P&R:  124 + 0 + 0 + 72 = 196;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 29MB peak: 137MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Tue Mar  3 00:25:29 2020

###########################################################]
