-- generated by newgenasym Fri Feb 10 17:28:33 2012

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity DS_01_V is
    port (    
	\1\:       INOUT  STD_LOGIC;    
	\2\:       INOUT  STD_LOGIC);
end DS_01_V;
