// Seed: 1125289071
program module_0;
  assign module_1.type_1 = 0;
  assign (strong1, supply0) id_1 = 1;
  wire id_2;
endmodule
program module_1 (
    output tri   id_0,
    input  uwire id_1,
    input  uwire id_2,
    output tri   id_3,
    input  tri0  id_4,
    input  tri1  id_5,
    input  tri0  id_6
);
  if (1) wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_9;
  assign id_7[1] = "";
  assign id_7 = id_9;
  wire id_10, id_11;
  supply1 id_12, id_13;
  module_0 modCall_1 ();
  parameter id_14 = id_4;
  assign id_5[-1] = id_13 + (1);
endmodule
