# //  Questa Sim-64
# //  Version 2023.2 linux_x86_64 Apr 11 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -debugDB -voptargs=""+acc"" top_module_tb 
# Start time: 19:31:39 on Apr 15,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.top_module_tb(fast)
# Loading work.top_module(fast)
# Loading work.main_FSM(fast)
# Loading work.dp(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
add wave sim:/top_module_tb/#ASSIGN#36/*
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/top_module_tb/#ASSIGN#36/*'.
add wave  \
sim:/top_module_tb/in_clka \
sim:/top_module_tb/in_clkb \
sim:/top_module_tb/in_restart \
sim:/top_module_tb/in_enter \
sim:/top_module_tb/in_insert \
sim:/top_module_tb/in_rand_A \
sim:/top_module_tb/in_rand_B \
sim:/top_module_tb/in_difficulty \
sim:/top_module_tb/in_cell_in \
sim:/top_module_tb/in_val_in \
sim:/top_module_tb/out_gen_rand_flag \
sim:/top_module_tb/out_set_board_flag \
sim:/top_module_tb/out_set_diff_flag \
sim:/top_module_tb/out_insert_flag \
sim:/top_module_tb/out_check_flag \
sim:/top_module_tb/out_win_flag \
sim:/top_module_tb/out_try_again_flag \
sim:/top_module_tb/out_state \
sim:/top_module_tb/out_user_board_0 \
sim:/top_module_tb/out_user_board_1 \
sim:/top_module_tb/out_user_board_2 \
sim:/top_module_tb/out_user_board_3 \
sim:/top_module_tb/out_user_board_4 \
sim:/top_module_tb/out_user_board_5 \
sim:/top_module_tb/out_user_board_6 \
sim:/top_module_tb/out_user_board_7 \
sim:/top_module_tb/out_user_board_8 \
sim:/top_module_tb/out_user_board_9 \
sim:/top_module_tb/out_user_board_10 \
sim:/top_module_tb/out_user_board_11 \
sim:/top_module_tb/out_user_board_12 \
sim:/top_module_tb/out_user_board_13 \
sim:/top_module_tb/out_user_board_14 \
sim:/top_module_tb/out_user_board_15 \
sim:/top_module_tb/out_real_board_0 \
sim:/top_module_tb/out_real_board_1 \
sim:/top_module_tb/out_real_board_2 \
sim:/top_module_tb/out_real_board_3 \
sim:/top_module_tb/out_real_board_4 \
sim:/top_module_tb/out_real_board_5 \
sim:/top_module_tb/out_real_board_6 \
sim:/top_module_tb/out_real_board_7 \
sim:/top_module_tb/out_real_board_8 \
sim:/top_module_tb/out_real_board_9 \
sim:/top_module_tb/out_real_board_10 \
sim:/top_module_tb/out_real_board_11 \
sim:/top_module_tb/out_real_board_12 \
sim:/top_module_tb/out_real_board_13 \
sim:/top_module_tb/out_real_board_14 \
sim:/top_module_tb/out_real_board_15 \
sim:/top_module_tb/out_fill_flag \
sim:/top_module_tb/out_solved
run -all
# ** Note: $stop    : testbench_top.v(131)
#    Time: 1400 ns  Iteration: 0  Instance: /top_module_tb
# Break in Module top_module_tb at testbench_top.v line 131
# End time: 20:51:29 on Apr 15,2024, Elapsed time: 1:19:50
# Errors: 0, Warnings: 1
