Analysis & Synthesis report for DE10_LITE_Golden_Top
Thu Mar 30 14:34:46 2023
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4
 24. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 25. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5
 26. Port Connectivity Checks: "HEXDRV:HEXDRV5"
 27. Port Connectivity Checks: "HEXDRV:HEXDRV4"
 28. Port Connectivity Checks: "HEXDRV:HEXDRV3"
 29. Port Connectivity Checks: "HEXDRV:HEXDRV2"
 30. Port Connectivity Checks: "HEXDRV:HEXDRV1"
 31. Port Connectivity Checks: "HEXDRV:HEXDRV0"
 32. SignalTap II Logic Analyzer Settings
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Connections to In-System Debugging Instance "auto_signaltap_0"
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 30 14:34:45 2023       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; DE10_LITE_Golden_Top                        ;
; Top-level Entity Name              ; DE10_LITE_Golden_Top                        ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 5,238                                       ;
;     Total combinational functions  ; 2,973                                       ;
;     Dedicated logic registers      ; 3,122                                       ;
; Total registers                    ; 3122                                        ;
; Total pins                         ; 185                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,622,016                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                     ; Setting              ; Default Value        ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                     ; 10M50DAF484C7G       ;                      ;
; Top-level entity name                                                      ; DE10_LITE_Golden_Top ; DE10_LITE_Golden_Top ;
; Family name                                                                ; MAX 10               ; Cyclone V            ;
; Use smart compilation                                                      ; Off                  ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                   ;
; Enable compact report table                                                ; Off                  ; Off                  ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto                 ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                  ;
; Preserve fewer node names                                                  ; On                   ; On                   ;
; OpenCore Plus hardware evaluation                                          ; Enable               ; Enable               ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                   ; Auto                 ; Auto                 ;
; Safe State Machine                                                         ; Off                  ; Off                  ;
; Extract Verilog State Machines                                             ; On                   ; On                   ;
; Extract VHDL State Machines                                                ; On                   ; On                   ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                  ; On                   ; On                   ;
; Parallel Synthesis                                                         ; On                   ; On                   ;
; DSP Block Balancing                                                        ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                         ; On                   ; On                   ;
; Power-Up Don't Care                                                        ; On                   ; On                   ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                 ; On                   ; On                   ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                        ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                  ;
; Optimization Technique                                                     ; Balanced             ; Balanced             ;
; Carry Chain Length                                                         ; 70                   ; 70                   ;
; Auto Carry Chains                                                          ; On                   ; On                   ;
; Auto Open-Drain Pins                                                       ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                  ;
; Auto ROM Replacement                                                       ; On                   ; On                   ;
; Auto RAM Replacement                                                       ; On                   ; On                   ;
; Auto DSP Block Replacement                                                 ; On                   ; On                   ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                              ; On                   ; On                   ;
; Strict RAM Replacement                                                     ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                          ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                  ;
; Auto RAM Block Balancing                                                   ; On                   ; On                   ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                      ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                    ; On                   ; On                   ;
; Report Parameter Settings                                                  ; On                   ; On                   ;
; Report Source Assignments                                                  ; On                   ; On                   ;
; Report Connectivity Checks                                                 ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                    ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                          ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                  ;
; Clock MUX Protection                                                       ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                  ;
; Block Design Naming                                                        ; Auto                 ; Auto                 ;
; SDC constraint protection                                                  ; Off                  ; Off                  ;
; Synthesis Effort                                                           ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                   ;
+----------------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                         ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------+-------------+
; DE10_LITE_Golden_Top.v                                             ; yes             ; User Verilog HDL File                        ; D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v                                             ;             ;
; HEXDRV.v                                                           ; yes             ; User Verilog HDL File                        ; D:/Quartus17/DE10_LITE_Golden_Top/HEXDRV.v                                                           ;             ;
; ClockProject.v                                                     ; yes             ; User Verilog HDL File                        ; D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v                                                     ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/sld_signaltap.vhd                                       ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/quartus17/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                  ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/quartus17/quartus/libraries/megafunctions/sld_ela_control.vhd                                     ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                        ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/lpm_constant.inc                                        ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/dffeea.inc                                              ;             ;
; aglobal170.inc                                                     ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/aglobal170.inc                                          ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; d:/quartus17/quartus/libraries/megafunctions/sld_mbpmg.vhd                                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; d:/quartus17/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                            ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; d:/quartus17/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                  ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/altsyncram.tdf                                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/lpm_mux.inc                                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/lpm_decode.inc                                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/altrom.inc                                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/altram.inc                                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/altdpram.inc                                            ;             ;
; db/altsyncram_sp14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/altdpram.tdf                                            ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/others/maxplus2/memmodes.inc                                          ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/a_hdffe.inc                                             ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                     ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/altsyncram.inc                                          ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/lpm_mux.tdf                                             ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/muxlut.inc                                              ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/bypassff.inc                                            ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/altshift.inc                                            ;             ;
; db/mux_l7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/mux_l7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/lpm_decode.tdf                                          ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/declut.inc                                              ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/lpm_compare.inc                                         ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/decode_3af.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/lpm_counter.tdf                                         ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/lpm_add_sub.inc                                         ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/cmpconst.inc                                            ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/lpm_counter.inc                                         ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/alt_counter_stratix.inc                                 ;             ;
; db/cntr_4th.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/cntr_4th.tdf                                                    ;             ;
; db/cmpr_krb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/cmpr_krb.tdf                                                    ;             ;
; db/cntr_eki.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/cntr_eki.tdf                                                    ;             ;
; db/cntr_8rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/cntr_8rh.tdf                                                    ;             ;
; db/cmpr_hrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/cmpr_hrb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/quartus17/quartus/libraries/megafunctions/sld_rom_sr.vhd                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/quartus17/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/quartus17/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                       ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/quartus17/quartus/libraries/megafunctions/sld_hub.vhd                                             ; altera_sld  ;
; db/ip/sldf0979fd2/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/quartus17/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                        ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/lpm_divide.tdf                                          ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/abs_divider.inc                                         ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; d:/quartus17/quartus/libraries/megafunctions/sign_div_unsign.inc                                     ;             ;
; db/lpm_divide_akl.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/lpm_divide_akl.tdf                                              ;             ;
; db/sign_div_unsign_9kh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/sign_div_unsign_9kh.tdf                                         ;             ;
; db/alt_u_div_see.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/alt_u_div_see.tdf                                               ;             ;
; db/add_sub_t3c.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/add_sub_t3c.tdf                                                 ;             ;
; db/add_sub_u3c.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/add_sub_u3c.tdf                                                 ;             ;
; db/lpm_divide_7sl.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/lpm_divide_7sl.tdf                                              ;             ;
; db/lpm_divide_9kl.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/lpm_divide_9kl.tdf                                              ;             ;
; db/sign_div_unsign_8kh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/sign_div_unsign_8kh.tdf                                         ;             ;
; db/alt_u_div_qee.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/alt_u_div_qee.tdf                                               ;             ;
; db/lpm_divide_6sl.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/lpm_divide_6sl.tdf                                              ;             ;
; db/altsyncram_kjv3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_kjv3.tdf                                             ;             ;
; db/decode_h7a.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/decode_h7a.tdf                                                  ;             ;
; db/mux_b5b.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/Quartus17/DE10_LITE_Golden_Top/db/mux_b5b.tdf                                                     ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 5,238               ;
;                                             ;                     ;
; Total combinational functions               ; 2973                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 1706                ;
;     -- 3 input functions                    ; 781                 ;
;     -- <=2 input functions                  ; 486                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 2689                ;
;     -- arithmetic mode                      ; 284                 ;
;                                             ;                     ;
; Total registers                             ; 3122                ;
;     -- Dedicated logic registers            ; 3122                ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 185                 ;
; Total memory bits                           ; 1622016             ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 0                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 3596                ;
; Total fan-out                               ; 59920               ;
; Average fan-out                             ; 7.37                ;
+---------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                              ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |DE10_LITE_Golden_Top                                                                                                                   ; 2973 (2)            ; 3122 (0)                  ; 1622016     ; 0          ; 0            ; 0       ; 0         ; 185  ; 0            ; 0          ; |DE10_LITE_Golden_Top                                                                                                                                                                                                                                                                                                                                            ; DE10_LITE_Golden_Top              ; work         ;
;    |ClockProject:Clock|                                                                                                                 ; 404 (404)           ; 34 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|ClockProject:Clock                                                                                                                                                                                                                                                                                                                         ; ClockProject                      ; work         ;
;    |HEXDRV:HEXDRV0|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|HEXDRV:HEXDRV0                                                                                                                                                                                                                                                                                                                             ; HEXDRV                            ; work         ;
;    |HEXDRV:HEXDRV1|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|HEXDRV:HEXDRV1                                                                                                                                                                                                                                                                                                                             ; HEXDRV                            ; work         ;
;    |HEXDRV:HEXDRV2|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|HEXDRV:HEXDRV2                                                                                                                                                                                                                                                                                                                             ; HEXDRV                            ; work         ;
;    |HEXDRV:HEXDRV3|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|HEXDRV:HEXDRV3                                                                                                                                                                                                                                                                                                                             ; HEXDRV                            ; work         ;
;    |HEXDRV:HEXDRV4|                                                                                                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|HEXDRV:HEXDRV4                                                                                                                                                                                                                                                                                                                             ; HEXDRV                            ; work         ;
;    |HEXDRV:HEXDRV5|                                                                                                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|HEXDRV:HEXDRV5                                                                                                                                                                                                                                                                                                                             ; HEXDRV                            ; work         ;
;    |lpm_divide:Div0|                                                                                                                    ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_7sl:auto_generated|                                                                                                   ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Div0|lpm_divide_7sl:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_7sl                    ; work         ;
;          |sign_div_unsign_9kh:divider|                                                                                                  ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Div0|lpm_divide_7sl:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_9kh               ; work         ;
;             |alt_u_div_see:divider|                                                                                                     ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Div0|lpm_divide_7sl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_see:divider                                                                                                                                                                                                                                            ; alt_u_div_see                     ; work         ;
;    |lpm_divide:Div1|                                                                                                                    ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Div1                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_7sl:auto_generated|                                                                                                   ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Div1|lpm_divide_7sl:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_7sl                    ; work         ;
;          |sign_div_unsign_9kh:divider|                                                                                                  ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Div1|lpm_divide_7sl:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_9kh               ; work         ;
;             |alt_u_div_see:divider|                                                                                                     ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Div1|lpm_divide_7sl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_see:divider                                                                                                                                                                                                                                            ; alt_u_div_see                     ; work         ;
;    |lpm_divide:Div2|                                                                                                                    ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Div2                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_6sl:auto_generated|                                                                                                   ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Div2|lpm_divide_6sl:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_6sl                    ; work         ;
;          |sign_div_unsign_8kh:divider|                                                                                                  ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Div2|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_8kh               ; work         ;
;             |alt_u_div_qee:divider|                                                                                                     ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Div2|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider                                                                                                                                                                                                                                            ; alt_u_div_qee                     ; work         ;
;    |lpm_divide:Mod0|                                                                                                                    ; 33 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_akl:auto_generated|                                                                                                   ; 33 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Mod0|lpm_divide_akl:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_akl                    ; work         ;
;          |sign_div_unsign_9kh:divider|                                                                                                  ; 33 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Mod0|lpm_divide_akl:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_9kh               ; work         ;
;             |alt_u_div_see:divider|                                                                                                     ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Mod0|lpm_divide_akl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_see:divider                                                                                                                                                                                                                                            ; alt_u_div_see                     ; work         ;
;    |lpm_divide:Mod2|                                                                                                                    ; 33 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Mod2                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_akl:auto_generated|                                                                                                   ; 33 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Mod2|lpm_divide_akl:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_akl                    ; work         ;
;          |sign_div_unsign_9kh:divider|                                                                                                  ; 33 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Mod2|lpm_divide_akl:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_9kh               ; work         ;
;             |alt_u_div_see:divider|                                                                                                     ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Mod2|lpm_divide_akl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_see:divider                                                                                                                                                                                                                                            ; alt_u_div_see                     ; work         ;
;    |lpm_divide:Mod4|                                                                                                                    ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Mod4                                                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;       |lpm_divide_9kl:auto_generated|                                                                                                   ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Mod4|lpm_divide_9kl:auto_generated                                                                                                                                                                                                                                                                                              ; lpm_divide_9kl                    ; work         ;
;          |sign_div_unsign_8kh:divider|                                                                                                  ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Mod4|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider                                                                                                                                                                                                                                                                  ; sign_div_unsign_8kh               ; work         ;
;             |alt_u_div_qee:divider|                                                                                                     ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|lpm_divide:Mod4|lpm_divide_9kl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider                                                                                                                                                                                                                                            ; alt_u_div_qee                     ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 128 (1)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 127 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 127 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 127 (1)             ; 91 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 126 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 126 (87)            ; 86 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 2238 (2)            ; 2997 (396)                ; 1622016     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 2236 (0)            ; 2601 (0)                  ; 1622016     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 2236 (89)           ; 2601 (1106)               ; 1622016     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 29 (0)              ; 82 (82)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 27 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_l7c:auto_generated|                                                                                              ; 27 (27)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_l7c:auto_generated                                                                                                                              ; mux_l7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 8 (0)               ; 3 (0)                     ; 1622016     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_sp14:auto_generated|                                                                                         ; 8 (0)               ; 3 (0)                     ; 1622016     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sp14:auto_generated                                                                                                                                                 ; altsyncram_sp14                   ; work         ;
;                   |altsyncram:ram_block1a0|                                                                                             ; 8 (0)               ; 3 (0)                     ; 1622016     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sp14:auto_generated|altsyncram:ram_block1a0                                                                                                                         ; altsyncram                        ; work         ;
;                      |altsyncram_kjv3:auto_generated|                                                                                   ; 8 (0)               ; 3 (3)                     ; 1622016     ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sp14:auto_generated|altsyncram:ram_block1a0|altsyncram_kjv3:auto_generated                                                                                          ; altsyncram_kjv3                   ; work         ;
;                         |decode_h7a:decode2|                                                                                            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sp14:auto_generated|altsyncram:ram_block1a0|altsyncram_kjv3:auto_generated|decode_h7a:decode2                                                                       ; decode_h7a                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 100 (100)           ; 74 (74)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 465 (1)             ; 1006 (1)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 396 (0)             ; 990 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 594 (594)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 396 (0)             ; 396 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1      ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 68 (68)             ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 1484 (11)           ; 279 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_4th:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4th:auto_generated                                                             ; cntr_4th                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_eki:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_eki:auto_generated                                                                                      ; cntr_eki                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_8rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_8rh:auto_generated                                                                            ; cntr_8rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 27 (27)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1386 (1386)         ; 198 (198)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 27 (27)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_LITE_Golden_Top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sp14:auto_generated|altsyncram:ram_block1a0|altsyncram_kjv3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 198          ; 8192         ; 198          ; 1622016 ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |DE10_LITE_Golden_Top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                 ;
+------------------------------------------------------+-------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                 ; Free of Timing Hazards ;
+------------------------------------------------------+-------------------------------------+------------------------+
; ClockProject:Clock|outSec[0]                         ; ClockProject:Clock|present_state[1] ; yes                    ;
; ClockProject:Clock|outSec[1]                         ; ClockProject:Clock|present_state[1] ; yes                    ;
; ClockProject:Clock|outSec[2]                         ; ClockProject:Clock|present_state[1] ; yes                    ;
; ClockProject:Clock|outSec[3]                         ; ClockProject:Clock|present_state[1] ; yes                    ;
; ClockProject:Clock|outMin[0]                         ; ClockProject:Clock|present_state[0] ; yes                    ;
; ClockProject:Clock|outMin[1]                         ; ClockProject:Clock|present_state[0] ; yes                    ;
; ClockProject:Clock|outMin[2]                         ; ClockProject:Clock|present_state[0] ; yes                    ;
; ClockProject:Clock|outMin[3]                         ; ClockProject:Clock|present_state[0] ; yes                    ;
; ClockProject:Clock|outHour[0]                        ; ClockProject:Clock|WideOr3          ; yes                    ;
; ClockProject:Clock|outHour[1]                        ; ClockProject:Clock|WideOr3          ; yes                    ;
; ClockProject:Clock|outHour[2]                        ; ClockProject:Clock|WideOr3          ; yes                    ;
; ClockProject:Clock|outHour[3]                        ; ClockProject:Clock|WideOr3          ; yes                    ;
; ClockProject:Clock|HourCounter[0]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[10]                   ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[11]                   ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[12]                   ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[13]                   ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[14]                   ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[15]                   ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[16]                   ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[17]                   ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[18]                   ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[19]                   ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[1]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[20]                   ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[21]                   ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[22]                   ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[23]                   ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[24]                   ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[25]                   ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[26]                   ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[27]                   ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[28]                   ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[29]                   ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[2]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[30]                   ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[31]                   ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[3]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[4]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[5]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[6]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[7]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[8]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|HourCounter[9]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[0]                     ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[10]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[11]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[12]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[13]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[14]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[15]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[16]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[17]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[18]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[19]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[1]                     ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[20]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[21]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[22]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[23]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[24]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[25]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[26]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[27]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[28]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[29]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[2]                     ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[30]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[31]                    ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[3]                     ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[4]                     ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[5]                     ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[6]                     ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[7]                     ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[8]                     ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|MinCounter[9]                     ; ClockProject:Clock|Equal0           ; yes                    ;
; ClockProject:Clock|SecCounter[0]                     ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[10]                    ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[11]                    ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[12]                    ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[13]                    ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[14]                    ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[15]                    ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[16]                    ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[17]                    ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[18]                    ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[19]                    ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[1]                     ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[20]                    ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[21]                    ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[22]                    ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[23]                    ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[24]                    ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[25]                    ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[26]                    ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[27]                    ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[28]                    ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[29]                    ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[2]                     ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; ClockProject:Clock|SecCounter[30]                    ; ClockProject:Clock|SecCounter[0]    ; yes                    ;
; Number of user-specified and inferred latches = 113  ;                                     ;                        ;
+------------------------------------------------------+-------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                               ;
+-----------------------------------------------+--------------------------------------------------+
; Register name                                 ; Reason for Removal                               ;
+-----------------------------------------------+--------------------------------------------------+
; ClockProject:Clock|present_state[2..9,11..31] ; Merged with ClockProject:Clock|present_state[10] ;
; ClockProject:Clock|present_state[10]          ; Stuck at GND due to stuck port data_in           ;
; Total Number of Removed Registers = 30        ;                                                  ;
+-----------------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3122  ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 73    ;
; Number of registers using Asynchronous Clear ; 1009  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 943   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE10_LITE_Golden_Top|ClockProject:Clock|present_counter[20] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 198                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_bits                                ; 198                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_sample_depth                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_ram_pipeline                                ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 621                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 198                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_akl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7sl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_akl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_akl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7sl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_akl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_9kl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_6sl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_9kl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HEXDRV:HEXDRV5"                                                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; switch ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HEXDRV:HEXDRV4"                                                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; switch ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HEXDRV:HEXDRV3"                                                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; switch ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HEXDRV:HEXDRV2"                                                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; switch ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HEXDRV:HEXDRV1"                                                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; switch ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HEXDRV:HEXDRV0"                                                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; switch ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 198                 ; 198              ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 364                         ;
; cycloneiii_ff         ; 34                          ;
;     CLR               ; 34                          ;
; cycloneiii_io_obuf    ; 71                          ;
; cycloneiii_lcell_comb ; 613                         ;
;     arith             ; 182                         ;
;         2 data inputs ; 142                         ;
;         3 data inputs ; 40                          ;
;     normal            ; 431                         ;
;         0 data inputs ; 18                          ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 141                         ;
;         3 data inputs ; 138                         ;
;         4 data inputs ; 124                         ;
;                       ;                             ;
; Max LUT depth         ; 9.10                        ;
; Average LUT depth     ; 4.81                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                    ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                      ; Details                                                                                                                                                        ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ClockProject:Clock|HourCounter[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[0]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[0]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[10]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[10]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[11]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[11]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[12]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[12]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[13]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[13]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[14]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[14]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[15]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[15]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[16]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[16]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[17]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[17]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[18]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[18]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[19]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[19]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[1]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[1]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[20]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[20]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[21]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[21]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[22]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[22]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[23]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[23]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[24]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[24]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[24]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[24]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[25]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[25]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[25]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[25]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[26]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[26]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[26]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[26]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[27]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[27]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[27]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[27]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[28]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[28]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[28]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[28]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[29]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[29]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[29]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[29]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[2]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[2]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[30]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[30]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[30]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[30]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[31]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[31]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[31]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[31]     ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[3]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[3]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[4]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[4]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[5]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[5]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[6]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[6]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[7]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[7]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[8]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[8]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[9]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|HourCounter[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|HourCounter[9]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[0]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[0]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[10]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[10]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[11]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[11]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[12]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[12]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[13]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[13]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[14]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[14]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[15]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[15]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[16]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[16]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[17]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[17]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[18]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[18]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[19]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[19]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[1]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[1]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[20]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[20]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[21]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[21]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[22]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[22]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[23]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[23]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[24]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[24]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[25]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[25]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[26]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[26]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[27]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[27]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[28]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[28]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[29]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[29]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[2]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[2]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[30]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[30]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[31]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[31]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[3]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[3]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[4]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[4]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[5]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[5]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[6]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[6]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[7]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[7]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[8]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[8]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[9]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|MinCounter[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|MinCounter[9]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[0]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[0]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[10]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[10]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[11]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[11]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[12]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[12]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[13]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[13]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[14]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[14]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[15]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[15]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[16]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[16]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[17]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[17]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[18]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[18]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[19]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[19]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[1]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[1]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[20]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[20]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[21]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[21]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[22]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[22]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[23]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[23]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[24]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[24]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[25]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[25]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[26]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[26]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[27]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[27]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[28]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[28]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[29]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[29]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[2]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[2]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[30]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[30]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[31]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[31]      ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[3]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[3]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[4]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[4]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[5]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[5]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[6]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[6]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[7]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[7]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[8]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[8]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[9]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|SecCounter[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|SecCounter[9]       ; N/A                                                                                                                                                            ;
; ClockProject:Clock|clk                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MAX10_CLK1_50                          ; N/A                                                                                                                                                            ;
; ClockProject:Clock|clk                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MAX10_CLK1_50                          ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outHour[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outHour[0]          ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outHour[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outHour[0]          ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outHour[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outHour[1]          ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outHour[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outHour[1]          ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outHour[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outHour[2]          ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outHour[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outHour[2]          ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outHour[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outHour[3]          ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outHour[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outHour[3]          ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outHour[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outHour[4]          ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outHour[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outHour[4]          ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outMin[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outMin[0]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outMin[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outMin[0]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outMin[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outMin[1]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outMin[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outMin[1]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outMin[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outMin[2]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outMin[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outMin[2]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outMin[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outMin[3]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outMin[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outMin[3]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outMin[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outMin[4]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outMin[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outMin[4]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outMin[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outMin[5]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outMin[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outMin[5]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outSec[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outSec[0]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outSec[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outSec[0]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outSec[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outSec[1]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outSec[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outSec[1]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outSec[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outSec[2]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outSec[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outSec[2]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outSec[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outSec[3]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outSec[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outSec[3]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outSec[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outSec[4]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outSec[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outSec[4]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outSec[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outSec[5]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|outSec[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|outSec[5]           ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[0]  ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[0]  ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[10] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[10] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[11] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[11] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[12] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[12] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[13] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[13] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[14] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[14] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[15] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[15] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[16] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[16] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[17] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[17] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[18] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[18] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[19] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[19] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[1]  ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[1]  ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[20] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[20] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[21] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[21] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[22] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[22] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[23] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[23] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[24] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[24] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[25] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[25] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[26] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[26] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[27] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[27] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[28] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[28] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[29] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[29] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[2]  ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[2]  ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[30] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[30] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[31] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[31] ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[3]  ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[3]  ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[4]  ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[4]  ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[5]  ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[5]  ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[6]  ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[6]  ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[7]  ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[7]  ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[8]  ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[8]  ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[9]  ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_counter[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_counter[9]  ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_state[0]    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[0]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_state[0]    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[10]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[12]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[13]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[14]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[15]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[16]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[17]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[18]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[19]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_state[1]    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[1]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ClockProject:Clock|present_state[1]    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[20]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[21]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[22]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[23]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[24]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[25]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[26]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[27]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[28]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[29]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[2]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[30]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[31]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[3]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[4]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[5]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[6]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[7]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[8]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|present_state[9]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                    ; N/A                                                                                                                                                            ;
; ClockProject:Clock|resetN              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                 ; N/A                                                                                                                                                            ;
; ClockProject:Clock|resetN              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                 ; N/A                                                                                                                                                            ;
; Hour[0]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Hour[0]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Hour[1]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Hour[1]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Hour[2]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Hour[2]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Hour[3]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Hour[3]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Hour[4]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Hour[4]                                ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; KEY[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                 ; N/A                                                                                                                                                            ;
; KEY[0]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                 ; N/A                                                                                                                                                            ;
; KEY[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[1]                                 ; N/A                                                                                                                                                            ;
; KEY[1]                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[1]                                 ; N/A                                                                                                                                                            ;
; MAX10_CLK1_50                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MAX10_CLK1_50                          ; N/A                                                                                                                                                            ;
; Min[0]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Min[0]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Min[1]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Min[1]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Min[2]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Min[2]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Min[3]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Min[3]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Min[4]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Min[4]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Min[5]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Min[5]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sec[0]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sec[0]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sec[1]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sec[1]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sec[2]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sec[2]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sec[3]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sec[3]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sec[4]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sec[4]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sec[5]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; Sec[5]                                 ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                    ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A                                                                                                                                                            ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Mar 30 14:33:31 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v
    Info (12023): Found entity 1: DE10_LITE_Golden_Top File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file hexdrv.v
    Info (12023): Found entity 1: HEXDRV File: D:/Quartus17/DE10_LITE_Golden_Top/HEXDRV.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clockproject.v
    Info (12023): Found entity 1: ClockProject File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 1
Info (12127): Elaborating entity "DE10_LITE_Golden_Top" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at DE10_LITE_Golden_Top.v(14) has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 14
Warning (10034): Output port "DRAM_BA" at DE10_LITE_Golden_Top.v(15) has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 15
Warning (10034): Output port "LEDR" at DE10_LITE_Golden_Top.v(38) has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 38
Warning (10034): Output port "VGA_B" at DE10_LITE_Golden_Top.v(44) has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 44
Warning (10034): Output port "VGA_G" at DE10_LITE_Golden_Top.v(45) has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 45
Warning (10034): Output port "VGA_R" at DE10_LITE_Golden_Top.v(47) has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 47
Warning (10034): Output port "DRAM_CAS_N" at DE10_LITE_Golden_Top.v(16) has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 16
Warning (10034): Output port "DRAM_CKE" at DE10_LITE_Golden_Top.v(17) has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 17
Warning (10034): Output port "DRAM_CLK" at DE10_LITE_Golden_Top.v(18) has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 18
Warning (10034): Output port "DRAM_CS_N" at DE10_LITE_Golden_Top.v(19) has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 19
Warning (10034): Output port "DRAM_LDQM" at DE10_LITE_Golden_Top.v(21) has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 21
Warning (10034): Output port "DRAM_RAS_N" at DE10_LITE_Golden_Top.v(22) has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 22
Warning (10034): Output port "DRAM_UDQM" at DE10_LITE_Golden_Top.v(23) has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 23
Warning (10034): Output port "DRAM_WE_N" at DE10_LITE_Golden_Top.v(24) has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 24
Warning (10034): Output port "VGA_HS" at DE10_LITE_Golden_Top.v(46) has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 46
Warning (10034): Output port "VGA_VS" at DE10_LITE_Golden_Top.v(48) has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 48
Warning (10034): Output port "GSENSOR_CS_N" at DE10_LITE_Golden_Top.v(51) has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 51
Warning (10034): Output port "GSENSOR_SCLK" at DE10_LITE_Golden_Top.v(53) has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 53
Info (12128): Elaborating entity "ClockProject" for hierarchy "ClockProject:Clock" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 84
Warning (10762): Verilog HDL Case Statement warning at ClockProject.v(58): can't check case statement for completeness because the case expression has too many possible states File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 58
Warning (10270): Verilog HDL Case Statement warning at ClockProject.v(58): incomplete case statement has no default case item File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 58
Warning (10240): Verilog HDL Always Construct warning at ClockProject.v(55): inferring latch(es) for variable "SecCounter", which holds its previous value in one or more paths through the always construct File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at ClockProject.v(55): inferring latch(es) for variable "MinCounter", which holds its previous value in one or more paths through the always construct File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Warning (10240): Verilog HDL Always Construct warning at ClockProject.v(55): inferring latch(es) for variable "HourCounter", which holds its previous value in one or more paths through the always construct File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Warning (10230): Verilog HDL assignment warning at ClockProject.v(124): truncated value with size 32 to match size of target (6) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 124
Warning (10230): Verilog HDL assignment warning at ClockProject.v(133): truncated value with size 32 to match size of target (6) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 133
Warning (10230): Verilog HDL assignment warning at ClockProject.v(142): truncated value with size 32 to match size of target (5) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 142
Warning (10762): Verilog HDL Case Statement warning at ClockProject.v(113): can't check case statement for completeness because the case expression has too many possible states File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
Warning (10270): Verilog HDL Case Statement warning at ClockProject.v(113): incomplete case statement has no default case item File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
Warning (10240): Verilog HDL Always Construct warning at ClockProject.v(113): inferring latch(es) for variable "outSec", which holds its previous value in one or more paths through the always construct File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
Warning (10240): Verilog HDL Always Construct warning at ClockProject.v(113): inferring latch(es) for variable "outMin", which holds its previous value in one or more paths through the always construct File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
Warning (10240): Verilog HDL Always Construct warning at ClockProject.v(113): inferring latch(es) for variable "outHour", which holds its previous value in one or more paths through the always construct File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
Info (10041): Inferred latch for "outHour[0]" at ClockProject.v(113) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
Info (10041): Inferred latch for "outHour[1]" at ClockProject.v(113) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
Info (10041): Inferred latch for "outHour[2]" at ClockProject.v(113) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
Info (10041): Inferred latch for "outHour[3]" at ClockProject.v(113) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
Info (10041): Inferred latch for "outHour[4]" at ClockProject.v(113) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
Info (10041): Inferred latch for "outMin[0]" at ClockProject.v(113) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
Info (10041): Inferred latch for "outMin[1]" at ClockProject.v(113) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
Info (10041): Inferred latch for "outMin[2]" at ClockProject.v(113) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
Info (10041): Inferred latch for "outMin[3]" at ClockProject.v(113) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
Info (10041): Inferred latch for "outMin[4]" at ClockProject.v(113) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
Info (10041): Inferred latch for "outMin[5]" at ClockProject.v(113) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
Info (10041): Inferred latch for "outSec[0]" at ClockProject.v(113) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
Info (10041): Inferred latch for "outSec[1]" at ClockProject.v(113) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
Info (10041): Inferred latch for "outSec[2]" at ClockProject.v(113) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
Info (10041): Inferred latch for "outSec[3]" at ClockProject.v(113) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
Info (10041): Inferred latch for "outSec[4]" at ClockProject.v(113) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
Info (10041): Inferred latch for "outSec[5]" at ClockProject.v(113) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
Info (10041): Inferred latch for "HourCounter[0]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[1]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[2]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[3]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[4]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[5]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[6]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[7]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[8]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[9]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[10]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[11]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[12]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[13]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[14]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[15]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[16]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[17]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[18]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[19]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[20]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[21]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[22]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[23]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[24]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[25]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[26]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[27]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[28]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[29]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[30]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "HourCounter[31]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[0]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[1]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[2]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[3]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[4]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[5]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[6]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[7]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[8]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[9]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[10]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[11]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[12]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[13]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[14]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[15]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[16]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[17]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[18]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[19]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[20]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[21]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[22]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[23]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[24]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[25]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[26]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[27]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[28]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[29]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[30]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "MinCounter[31]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[0]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[1]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[2]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[3]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[4]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[5]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[6]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[7]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[8]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[9]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[10]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[11]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[12]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[13]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[14]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[15]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[16]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[17]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[18]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[19]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[20]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[21]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[22]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[23]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[24]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[25]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[26]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[27]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[28]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[29]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[30]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (10041): Inferred latch for "SecCounter[31]" at ClockProject.v(55) File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 55
Info (12128): Elaborating entity "HEXDRV" for hierarchy "HEXDRV:HEXDRV0" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sp14.tdf
    Info (12023): Found entity 1: altsyncram_sp14 File: D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_l7c.tdf
    Info (12023): Found entity 1: mux_l7c File: D:/Quartus17/DE10_LITE_Golden_Top/db/mux_l7c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: D:/Quartus17/DE10_LITE_Golden_Top/db/decode_3af.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4th.tdf
    Info (12023): Found entity 1: cntr_4th File: D:/Quartus17/DE10_LITE_Golden_Top/db/cntr_4th.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf
    Info (12023): Found entity 1: cmpr_krb File: D:/Quartus17/DE10_LITE_Golden_Top/db/cmpr_krb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_eki.tdf
    Info (12023): Found entity 1: cntr_eki File: D:/Quartus17/DE10_LITE_Golden_Top/db/cntr_eki.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8rh.tdf
    Info (12023): Found entity 1: cntr_8rh File: D:/Quartus17/DE10_LITE_Golden_Top/db/cntr_8rh.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: D:/Quartus17/DE10_LITE_Golden_Top/db/cmpr_hrb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: D:/Quartus17/DE10_LITE_Golden_Top/db/cntr_odi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: D:/Quartus17/DE10_LITE_Golden_Top/db/cmpr_drb.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.03.30.14:34:19 Progress: Loading sldf0979fd2/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 9 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 93
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 96
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 96
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 102
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 105
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 105
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod4" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 111
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 114
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod5" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 114
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 93
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 93
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_akl.tdf
    Info (12023): Found entity 1: lpm_divide_akl File: D:/Quartus17/DE10_LITE_Golden_Top/db/lpm_divide_akl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: D:/Quartus17/DE10_LITE_Golden_Top/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf
    Info (12023): Found entity 1: alt_u_div_see File: D:/Quartus17/DE10_LITE_Golden_Top/db/alt_u_div_see.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: D:/Quartus17/DE10_LITE_Golden_Top/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: D:/Quartus17/DE10_LITE_Golden_Top/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 96
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 96
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7sl.tdf
    Info (12023): Found entity 1: lpm_divide_7sl File: D:/Quartus17/DE10_LITE_Golden_Top/db/lpm_divide_7sl.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod4" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 111
Info (12133): Instantiated megafunction "lpm_divide:Mod4" with the following parameter: File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 111
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9kl.tdf
    Info (12023): Found entity 1: lpm_divide_9kl File: D:/Quartus17/DE10_LITE_Golden_Top/db/lpm_divide_9kl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: D:/Quartus17/DE10_LITE_Golden_Top/db/sign_div_unsign_8kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf
    Info (12023): Found entity 1: alt_u_div_qee File: D:/Quartus17/DE10_LITE_Golden_Top/db/alt_u_div_qee.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div2" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 114
Info (12133): Instantiated megafunction "lpm_divide:Div2" with the following parameter: File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 114
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf
    Info (12023): Found entity 1: lpm_divide_6sl File: D:/Quartus17/DE10_LITE_Golden_Top/db/lpm_divide_6sl.tdf Line: 25
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 20
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 20
    Warning (13040): bidirectional pin "GSENSOR_SDI" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 54
    Warning (13040): bidirectional pin "GSENSOR_SDO" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[1]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[3]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[4]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[11]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[13]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 58
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 59
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 63
Warning (13012): Latch ClockProject:Clock|outHour[0] has unsafe behavior File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ClockProject:Clock|present_state[1] File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 45
Warning (13012): Latch ClockProject:Clock|outHour[1] has unsafe behavior File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ClockProject:Clock|present_state[1] File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 45
Warning (13012): Latch ClockProject:Clock|outHour[2] has unsafe behavior File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ClockProject:Clock|present_state[1] File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 45
Warning (13012): Latch ClockProject:Clock|outHour[3] has unsafe behavior File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ClockProject:Clock|present_state[1] File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 45
Warning (13012): Latch ClockProject:Clock|outHour[4] has unsafe behavior File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 113
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ClockProject:Clock|present_state[1] File: D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v Line: 45
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 14
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 14
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 15
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 15
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 16
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 17
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 18
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 19
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 21
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 22
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 23
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 24
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 27
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 28
    Warning (13410): Pin "HEX2[7]" is stuck at VCC File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 29
    Warning (13410): Pin "HEX3[7]" is stuck at VCC File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 30
    Warning (13410): Pin "HEX4[7]" is stuck at VCC File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 31
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 32
    Warning (13410): Pin "HEX5[7]" is stuck at VCC File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 32
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 38
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 38
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 38
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 38
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 38
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 38
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 38
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 38
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 38
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 38
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 44
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 44
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 44
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 44
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 45
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 45
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 45
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 45
    Warning (13410): Pin "VGA_HS" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 46
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 47
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 47
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 47
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 47
    Warning (13410): Pin "VGA_VS" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 48
    Warning (13410): Pin "GSENSOR_CS_N" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 51
    Warning (13410): Pin "GSENSOR_SCLK" is stuck at GND File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 53
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 395 of its 429 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 34 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 9
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 11
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 41
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 41
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 41
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 41
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 41
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 41
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 41
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 41
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 41
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 41
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 52
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v Line: 52
Info (21057): Implemented 7146 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 98 output pins
    Info (21060): Implemented 71 bidirectional pins
    Info (21061): Implemented 5372 logic cells
    Info (21064): Implemented 1584 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 188 warnings
    Info: Peak virtual memory: 4889 megabytes
    Info: Processing ended: Thu Mar 30 14:34:46 2023
    Info: Elapsed time: 00:01:15
    Info: Total CPU time (on all processors): 00:01:55


