INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HOME/Downloads/trafficlight/project_1/project_1.srcs/sources_1/imports/trafficlight/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HOME/Downloads/trafficlight/project_1/project_1.srcs/sources_1/imports/trafficlight/traffic_ASM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HOME/Downloads/trafficlight/project_1/project_1.srcs/sim_1/imports/trafficlight/traffic_ASM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_control_tb
