vcc 0 10 3
net1_1 8 1 5 #tgate[1]
net4_1 8 1 2 #tgate[0]
out:net3_1 1 0 3 #tgate[1]
out:net2_1 8 2 2 #tgate[0]
