<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="CommandRefTopic" />
<meta name="DC.Title" content="LVS Short Equivalent Nodes" />
<meta name="abstract" content="Specifies whether to short together equivalent nodes in MOSFET split gate structures." />
<meta name="description" content="Specifies whether to short together equivalent nodes in MOSFET split gate structures." />
<meta name="prodname" content="Standard Verification Rule Format (SVRF) Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-26" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="svrf_ur" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="3/25/21" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Standard Verification Rule Format (SVRF) Manual" />
<meta name="CSHelp" content="No" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.ref,product.version.v2021.2,product.id.P10089,product.id.P10099,product.id.P10119,product.id.P10101,product.id.P11427,product.id.P10115,product.id.P11426,product.id.P10122,product.id.P11493" />
<meta name="ConditionFiltering" content="XML" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="idb3410c97-b7f3-4e0f-8be1-70d98f720247" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>LVS Short Equivalent Nodes</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="LVS Short Equivalent Nodes" />
<meta name="attributes" content="doc.type.documentation.ref,product.version.v2021.2,product.id.P10089,product.id.P10099,product.id.P10119,product.id.P10101,product.id.P11427,product.id.P10115,product.id.P11426,product.id.P10122,product.id.P11493" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="usa-arg" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">LVS Short Equivalent Nodes</h1>
<div class="body refbody CommandRefBody"><div class="abstract CommandRefAbstract"><p class="p ContextMGC">Specification
statement</p>
<p class="shortdesc">Specifies whether to short together
equivalent nodes in MOSFET split gate structures.</p>
</div>
<div class="section Usages"><h2 class="title Subheading sectiontitle">Usage</h2><div class="section UsageSet"><p class="lines UsageLine"><span class="keyword ParameterName Required">LVS SHORT EQUIVALENT NODES</span> {<span class="keyword ParameterName RequiredDefault">NO</span> | <span class="keyword ParameterName Required">MATRIX</span> | <span class="keyword ParameterName Required">PARALLEL</span> | <span class="keyword ParameterName Required">SPLIT</span>} [WITHIN TOLERANCE]</p>
</div>
</div>
<div class="section Arguments"><h2 class="title Subheading sectiontitle">Arguments</h2><div class="section ArgumentSet"><p class="p">If the
statement is explicitly specified, then one of the <span class="keyword ParameterName Required">NO</span>, <span class="keyword ParameterName Required">MATRIX</span>, <span class="keyword ParameterName Required">PARALLEL</span>,
or <span class="keyword ParameterName Required">SPLIT</span> keywords
must be specified.</p>
<dl class="dl ArgumentList"><dt class="dt ArgumentName dlterm" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__id9fb59de2-4d34-4f00-b3e8-1fe66d65e99f"><span class="keyword ParameterName RequiredDefault">NO</span> </dt>
<dd class="dd ArgumentDescription"><p class="p">A keyword
that causes the tool not to short equipotential nodes together in
split gate MOSFET structures. This is the default behavior.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__id4c7aa8af-55ba-479d-8c97-983cfada5836"><span class="keyword ParameterName Required">MATRIX</span></dt>
<dd class="dd ArgumentDescription"><p class="p">A keyword
that causes the tool to short together equipotential nodes in split
gate MOSFET structures when they are arranged in a “matrix” configuration
and the rule file configuration satisfies certain criteria. This
option can result in better source-to-layout cross-referencing than
the other options in cases where the source and layout transistor
structures match identically. See “<a class="xref fm:HeadingOnly" href="#idb3410c97-b7f3-4e0f-8be1-70d98f720247__id4fdaab3d-db6e-42f4-b8ac-719fa7227a65">MATRIX Option Details</a>.”</p>
</dd>
<dt class="dt ArgumentName dlterm" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__id4c3979ad-3843-4f72-8699-68193787e760"><span class="keyword ParameterName Required">PARALLEL</span></dt>
<dd class="dd ArgumentDescription"><p class="p">A
keyword that causes the tool to short together equipotential nodes
in split gate MOSFET structures where there are multiple parallel
devices.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__iddfb76b7a-c541-4f5f-9acd-896f92d7e519"><span class="keyword ParameterName Required">SPLIT</span></dt>
<dd class="dd ArgumentDescription"><p class="p">A keyword
that causes the tool to short together equipotential nodes in simple
split gate MOSFET structures when the order of the signals to the
gates is the same.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__id379e0675-25bc-4413-a22a-11e7757ed6b6">WITHIN TOLERANCE</dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that
causes MOS reduction property tolerances (if any) to be enforced during
the shorting of equivalent nodes. When WITHIN TOLERANCE is used,
nodes are shorted if the associated devices are within specified
reduction tolerances. This prevents cases where nodes would be shorted
that could not be combined by parallel MOS reduction due to property
mismatches.</p>
</dd>
</dl>
</div>
</div>
<div class="section Descriptions"><h2 class="title Subheading sectiontitle">Description</h2><p class="p">Specifies whether to short together
the internal nets of split gate structures if the nodes are equipotential.
For detailed information about split gate reduction, refer to “<a class="xref Link" href="../../calbr_ver_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Split Gate Reduction', 'calbr_ver_user'); return false;">Split Gate Reduction</a>” in the <cite class="cite">Calibre Verification User’s Manual</cite>.</p>
<div class="section Subsection" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__idce9f7647-6206-4465-bee9-9bdf12790d44"><h2 class="title Subheading sectiontitle">SPLIT
and PARALLEL Option Details</h2><p class="p">If SPLIT is specified, then the
internal equipotential nets of simple split gate MOSFET structures
are shorted together and replaced by a single net as follows. </p>
<div class="fig fignone" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__id8728dba9-3e9b-476a-afff-024dda7ccd15"><span class="figcap"><span class="fig--title-label">Figure 1. </span>SPLIT Option Behavior</span><br /><div class="imagecenter"><img class="image imagecenter" height="152" src="../graphics/LVS/lvs_short_equivalent_nodes_1.png" width="406" /></div><br /></div>
<p class="p">The order of the signals to the gates in each chain of the split
branches must be the same. This is similar to the behavior of the
LVS Reduce Split Gates SAME ORDER option. More complex variants
of split gate structures such as semi-split gates or series-parallel
split gates <span class="ph FontProperty emphasis">are not performed</span> by
the SPLIT option. </p>
<p class="p">The PARALLEL option offers reduction of more complex parallel
structures as shown here:</p>
<div class="fig fignone" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__id10770dc3-d5a1-4bdd-97e3-1db384535cc3"><span class="figcap"><span class="fig--title-label">Figure 2. </span>PARALLEL Option Behavior</span><br /><div class="imagecenter"><img class="image imagecenter" height="205" src="../graphics/LVS/lvs_short_equivalent_nodes_2.png" width="406" /></div><br /></div>
<p class="p">Once the equipotential nets are
shorted, the split gate structure becomes a series of groups of parallel
MOS devices.</p>
<p class="p">Floating pins that terminate the split gate structure are considered
equipotential. Consider the following SPICE representation of a
split-gate MOS structure:</p>
<pre class="pre codeblock"><code>.SUBCKT C 1 2 3
M0 11 1 <span class="ph CodeHighlight orange">10</span> p
M1 12 2 11 p
M2 <span class="ph CodeHighlight green">13</span> 3 12 p
M3 15 1 <span class="ph CodeHighlight orange">14</span> p
M4 16 2 15 p
M5 <span class="ph CodeHighlight green">17</span> 3 16 p
.ENDS</code></pre><p class="p">Pins 10, 13, 14, and 17 are floating (they connect to single
instances and nothing else). Pins 10 and 14 are considered equipotential,
as are pins 13 and 17. Hence, this structure can be shorted accordingly.</p>
<p class="p">LVS Short Equivalent Nodes PARALLEL reduction
is prioritized ahead of all other MOS reductions. This allows you
to control further MOS reductions through the <a class="xref fm:HeadingOnly" href="Command_LvsReduceParallelMos_id52e401a8.html#id52e401a8-83c6-4e5a-bb44-c0c3bf6203ee__Command_LvsReduceParallelMos_id52e401a8.xml#id52e401a8-83c6-4e5a-bb44-c0c3bf6203ee" title="Specifies whether to reduce MOS transistors connected in parallel into single transistors.">LVS Reduce Parallel MOS</a> YES or the equivalent <a class="xref fm:HeadingOnly" href="Command_LvsReduce_id10daf172.html#id10daf172-9945-4f03-9210-9461dd0a3aa3__Command_LvsReduce_id10daf172.xml#id10daf172-9945-4f03-9210-9461dd0a3aa3" title="Specifies generic device reduction instructions.">LVS Reduce</a> specification statements. In contrast,
both LVS Short Equivalent Nodes SPLIT and <a class="xref fm:HeadingOnly" href="Command_LvsReduceSplitGates_id5b33c9fe.html#id5b33c9fe-6ae6-4a62-b603-85ba757bb66b__Command_LvsReduceSplitGates_id5b33c9fe.xml#id5b33c9fe-6ae6-4a62-b603-85ba757bb66b" title="Specifies whether to reduce MOS split gates formed as serial-up or serial-down structures into single gate structures.">LVS Reduce Split Gates</a> YES reductions occur after parallel
MOS reduction.</p>
<p class="p">The LVS Reduce
Split Gates default is set to NO if either LVS Short Equivalent
Nodes PARALLEL or SPLIT is specified. The LVS Reduce Split Gates
YES keyword is incompatible with the LVS Short Equivalent Nodes
PARALLEL and SPLIT keywords.</p>
</div>
<div class="section Subsection" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__id4fdaab3d-db6e-42f4-b8ac-719fa7227a65"><h2 class="title Subheading sectiontitle">MATRIX
Option Details</h2><p class="p">Normally, the SPLIT
and PARALLEL options cause LVS to short equivalent internal nets before
comparison of the layout and source. In certain circumstances, this
can lead to instance matches that are counter-intuitive and net
cross-reference information that makes it difficult to map source
nets to layout nets in downstream simulation flows. The MATRIX option
can, under certain circumstances, allow more accurate cross-reference
information in cases where the source and layout transistor structures
match identically.</p>
<p class="p">MATRIX is only allowed under the following conditions:</p>
<ul class="ul"><li class="li" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__ida39af30a-3512-47d1-8097-91517fcd229c"><p class="p">No series or parallel MOS reduction, including
generic LVS Reduce reduction for MOS. LVS Reduce Parallel MOS NO
must be set or an error results. This reduction restriction does
not apply to other built-in device types.</p>
</li>
<li class="li" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__id5e6782f6-30c2-4d2d-ae6f-ee0ffa1e3369"><p class="p">LVS Reduce Split Gates NO is set. (Default
is YES.)</p>
</li>
<li class="li" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__ida2948665-9f54-4fb2-830a-6506c9067217"><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsRecognizeGates_id9fdc96dd.html#id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__Command_LvsRecognizeGates_id9fdc96dd.xml#id9fdc96dd-a321-44dc-8823-43c1d0b12b9a" title="Specifies whether to recognize logic gates from transistor-level data.">LVS Recognize Gates</a> NONE
is set. (Default is ALL).</p>
</li>
<li class="li" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__idd9603b1f-03d2-437b-b669-89e429c17808"><p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsInjectLogic_ide178ef43.html#ide178ef43-14cf-4d2e-a37d-19c4d890a3e0__Command_LvsInjectLogic_ide178ef43.xml#ide178ef43-14cf-4d2e-a37d-19c4d890a3e0" title="Specifies whether to perform logic injection. Used only in Calibre nmLVS-H and Calibre PERC.">LVS Inject Logic</a> NO is
set. (Default is YES).</p>
</li>
</ul>
<p class="p">A matrix structure is composed of an M × N
array of CMOS instances, which comprises M + 1 net rows. For this
discussion, instance rows are indexed starting from 1, and net rows
are indexed starting from 0. The matrix structure has the following
characteristics:</p>
<ul class="ul"><li class="li" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__id43d556ac-589f-4060-9737-9fdc35d8397c"><p class="p">All instances are either type MN or MP and
must have the same subtype, if any.</p>
</li>
<li class="li" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__id13a3e131-5ef3-4443-b500-0f68819b21c6"><p class="p">All instances
have either three or four pins. If the substrate pins are present,
then all must connect to the same net.</p>
</li>
<li class="li" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__id350c17d1-3454-42d3-900a-27b9e4ef0822"><p class="p">The gate pins in each instance row of the
array are on the same net.</p>
</li>
<li class="li" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__id465df0f3-d4c6-46db-a3db-8d3ea4fb140c"><p class="p">The instance pins at the boundary of the matrix
(net rows 0 and M) can only be connected in one of the following
ways:</p>
<ul class="ul"><li class="li" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__id9b358170-e87f-46cb-b094-ea1df1d090df"><p class="p">They are on the same net (row 0 or M, respectively).
This net may or may not connect outside the matrix.</p>
</li>
<li class="li" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__idf95aaed4-5154-4362-8e1c-538e8c2fcbc7"><p class="p">Each pin is
on its own net (that is, the pins are “dangling”).</p>
</li>
<li class="li" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__idd5008987-1812-4d23-ad8e-f2f97697cf42"><p class="p">Separate pairs
of pins are connected, with each pair on a separate net. These nets have
no connections outside the matrix.</p>
</li>
</ul>
</li>
<li class="li" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__idb48fe952-8980-4c58-8079-8dead55ef3a0"><p class="p">Except for the possibly common row 0 or row
M net, all the nets of source/drain pins of any instance must not
connect to any device instance outside the matrix. Those nets are referred
as “internal nets.”</p>
</li>
<li class="li" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__idbf1ef4fe-7037-441f-ad8d-4470f59cee22"><p class="p">Instances connected
to the row 0 net are row 1 instances. The internal nets connecting
to the instances in row 1 are referred as row 1 nets. Instances
connected to row 1 nets that are not row 1 instances are row 2 instances.
The internal nets on the next row are referred as row 2 nets with
row 3 instances being defined in a similar way to row 2 instances,
and so on. Internal nets on row M can only connect to pins of instance
row M.</p>
<div class="fig fignone" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__id12ea9591-87b2-4765-a08f-f80b6c00417a"><br /><div class="imagecenter"><img class="image imagecenter fmdpi:96" src="../graphics/LVS/lvs_short_equivalent_nodes_matrix.png" /></div><br /></div>
</li>
<li class="li" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__id389f0f37-a099-4d14-b574-b3f4d1200940"><p class="p">For any internal
nets, for any given row of instance pins, either all the pins on
that row must be connected together (that is, the row net is common
to all pins on the row) or all the pins on that row must be on distinct
nets per column of the array (that is, there are N internal nets
for that row).</p>
</li>
</ul>
<p class="p">Two M × N matrices can be matched if they are composed of same
type of components and have same external connections. The differences
among the internal net names or IDs are ignored.</p>
<p class="p">The correspondence of the instances and internal nets are reported
in cross-reference files when required. The instances are 1-to-1
matches. The internal nets can be 1-to-1 matches or many-to-1 matches,
depending on their spans. Unlike the SPLIT option, no artificial
shorted nets are generated, thus the cross-reference information
is more accurate.</p>
<p class="p">A matrix of M rows and N columns has a name like "_mdwMxNv" in
the LVS report. The '_m' represents a matrix structure. The next
two letters represent the voltage net configuration, as follows:</p>
<dl class="dl"><dt class="dt dlterm">mn</dt>
<dd class="dd"><p class="p">All type MN devices.</p>
</dd>
<dt class="dt dlterm">dw</dt>
<dd class="dd"><p class="p">All MN devices with row 0 or row M connected to a ground
net. (A pulldown structure.)</p>
</dd>
<dt class="dt dlterm">mp</dt>
<dd class="dd"><p class="p">All type MP devices.</p>
</dd>
<dt class="dt dlterm">up</dt>
<dd class="dd"><p class="p">All MP devices with row 0 or row M connected to power. (A
pullup structure.)</p>
</dd>
</dl>
<p class="p">The last letter represents the substrate pin count: 'v' for three-pin
devices and 'b' for four.</p>
<p class="p">The number of many-to-one matches of internal nets are reported
like this:</p>
<p class="p BlockIndent">1 layout net corresponds to 2 source nets in short
equivalent nodes matrix.</p>
</div>
</div>
<div class="section Examples"><h2 class="title Subheading sectiontitle">Examples</h2><div class="section Subsection" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__id3d76ef80-9b77-43d1-a5d0-7787ed86d697"><h2 class="title Subheading sectiontitle">Example 1</h2><p class="p">This is a typical usage of the default.</p>
<pre class="pre codeblock"><code>// Do not short equivalent split gate nodes
LVS SHORT EQUIVALENT NODES NO

LVS REDUCE SPLIT GATES YES
LVS REDUCE PARALLEL MOS YES</code></pre></div>
<div class="section Subsection" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__id1d7cc7d6-86c6-4b6a-b79f-a1a4fc46c451"><h2 class="title Subheading sectiontitle">Example 2</h2><p class="p">This is for shorting equivalent
nodes in simple split-gate structures.</p>
<pre class="pre codeblock"><code>//Short equivalent split gate nodes
LVS SHORT EQUIVALENT NODES SPLIT

LVS REDUCE SPLIT GATES NO
LVS REDUCE PARALLEL MOS YES</code></pre></div>
<div class="section Subsection" id="idb3410c97-b7f3-4e0f-8be1-70d98f720247__id10dff345-5082-4506-9713-cd02ce7a5ee0"><h2 class="title Subheading sectiontitle">Example
3</h2><p class="p">If the following three statements are found together in the rules,
the shorting of equivalent nodes is constrained to circuit constructs
in which any corresponding NMOS devices have AS properties that
match within a ten percent tolerance, and any corresponding PMOS
devices have AS properties that match within a five percent tolerance.</p>
<pre class="pre codeblock"><code>LVS REDUCE MN PARALLEL [TOLERANCE AS 10]
LVS REDUCE MP PARALLEL [TOLERANCE AS 5]
LVS SHORT EQUIVALENT NODES PARALLEL WITHIN TOLERANCE</code></pre></div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_LvsCommands_id497866fa.html" title="The commands in this section begin with “LVS.”">LVS … Commands</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "svrf_ur"
                DocTitle = "Standard Verification Rule Format (SVRF) Manual"
                PageTitle = "LVS Short Equivalent Nodes"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Command_LvsShortEquivalentNodes_idb3410c97.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Standard Verification Rule Format (SVRF) Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>