#include("src/firrtl-ir.stanza")
#include("src/ir-utils.stanza")
#include("src/chipper.stanza")

#use-syntax(core, chipper)

defpackage shift-register :
   import core
   import verse
   import chipper

defmodule ShiftRegister (w:Int, num:Int) :
  input ins: UInt<w>[num]
  input load: UInt<1>
  input shift: UInt<1>
  output out: UInt<w>

  reg delays: UInt<w>[num]
  ;; when reset :
  ;; delays := 0
  when load :
    for i in 0 to num do :
      delays[i] := ins[i]
  else when shift :
    delays[0] := ins[0]
    for i in 1 to num do :
      delays[i - 1] := delays[i]
  out := delays[num - 1]    

defn main () :
   circuit c of ShiftRegister(4,4)
   println(c)
   
main()
