

================================================================
== Vivado HLS Report for 'counter_stream_have_last_hls'
================================================================
* Date:           Mon Aug 29 02:21:32 2016

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        axi_stream_have_last_signal_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.89|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP    |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     76|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     112|    168|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     65|
|Register         |        -|      -|     135|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     247|    309|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+
    |                     Instance                    |                     Module                    | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+
    |counter_stream_have_last_hls_cpuControl_s_axi_U  |counter_stream_have_last_hls_cpuControl_s_axi  |        0|      0|  112|  168|
    +-------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+
    |Total                                            |                                               |        0|      0|  112|  168|
    +-------------------------------------------------+-----------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_103_p2         |     +    |      0|  0|  31|          31|           1|
    |next_mul_fu_119_p2    |     +    |      0|  0|  32|          32|          32|
    |tmp_fu_98_p2          |   icmp   |      0|  0|  11|          32|          32|
    |tmp_last_V_fu_113_p2  |   icmp   |      0|  0|   2|           4|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  76|          99|          66|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   1|          4|    1|          4|
    |ap_sig_ioackin_counter_TREADY  |   1|          2|    1|          2|
    |i_reg_70                       |  31|          2|   31|         62|
    |tmp_data_reg_81                |  32|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  65|         10|   65|        132|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   3|   0|    3|          0|
    |ap_reg_ioackin_counter_TREADY  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1          |   1|   0|    1|          0|
    |i_reg_70                       |  31|   0|   31|          0|
    |numIteration_read_reg_124      |  32|   0|   32|          0|
    |resolution_read_reg_129        |  32|   0|   32|          0|
    |tmp_data_reg_81                |  32|   0|   32|          0|
    |tmp_last_V_reg_143             |   1|   0|    1|          0|
    |tmp_reg_134                    |   1|   0|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 135|   0|  135|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------------+-----+-----+------------+------------------------------+--------------+
|s_axi_cpuControl_AWVALID  |  in |    1|    s_axi   |          cpuControl          |    scalar    |
|s_axi_cpuControl_AWREADY  | out |    1|    s_axi   |          cpuControl          |    scalar    |
|s_axi_cpuControl_AWADDR   |  in |    6|    s_axi   |          cpuControl          |    scalar    |
|s_axi_cpuControl_WVALID   |  in |    1|    s_axi   |          cpuControl          |    scalar    |
|s_axi_cpuControl_WREADY   | out |    1|    s_axi   |          cpuControl          |    scalar    |
|s_axi_cpuControl_WDATA    |  in |   32|    s_axi   |          cpuControl          |    scalar    |
|s_axi_cpuControl_WSTRB    |  in |    4|    s_axi   |          cpuControl          |    scalar    |
|s_axi_cpuControl_ARVALID  |  in |    1|    s_axi   |          cpuControl          |    scalar    |
|s_axi_cpuControl_ARREADY  | out |    1|    s_axi   |          cpuControl          |    scalar    |
|s_axi_cpuControl_ARADDR   |  in |    6|    s_axi   |          cpuControl          |    scalar    |
|s_axi_cpuControl_RVALID   | out |    1|    s_axi   |          cpuControl          |    scalar    |
|s_axi_cpuControl_RREADY   |  in |    1|    s_axi   |          cpuControl          |    scalar    |
|s_axi_cpuControl_RDATA    | out |   32|    s_axi   |          cpuControl          |    scalar    |
|s_axi_cpuControl_RRESP    | out |    2|    s_axi   |          cpuControl          |    scalar    |
|s_axi_cpuControl_BVALID   | out |    1|    s_axi   |          cpuControl          |    scalar    |
|s_axi_cpuControl_BREADY   |  in |    1|    s_axi   |          cpuControl          |    scalar    |
|s_axi_cpuControl_BRESP    | out |    2|    s_axi   |          cpuControl          |    scalar    |
|ap_clk                    |  in |    1| ap_ctrl_hs | counter_stream_have_last_hls | return value |
|ap_rst_n                  |  in |    1| ap_ctrl_hs | counter_stream_have_last_hls | return value |
|interrupt                 | out |    1| ap_ctrl_hs | counter_stream_have_last_hls | return value |
|counter_TDATA             | out |   32|    axis    |        counter_V_data        |    pointer   |
|counter_TVALID            | out |    1|    axis    |       counter_V_last_V       |    pointer   |
|counter_TREADY            |  in |    1|    axis    |       counter_V_last_V       |    pointer   |
|counter_TLAST             | out |    1|    axis    |       counter_V_last_V       |    pointer   |
+--------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (!tmp)
	3  / (tmp)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %resolution), !map !7

ST_1: stg_6 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %numIteration), !map !13

ST_1: stg_7 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %counter_V_data), !map !17

ST_1: stg_8 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %counter_V_last_V), !map !21

ST_1: stg_9 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([29 x i8]* @counter_stream_have_last_hls_s) nounwind

ST_1: numIteration_read [1/1] 1.00ns
:5  %numIteration_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %numIteration)

ST_1: resolution_read [1/1] 1.00ns
:6  %resolution_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %resolution)

ST_1: stg_12 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %counter_V_data, i1* %counter_V_last_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_13 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_14 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i32 %numIteration, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_15 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i32 %resolution, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [11 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_16 [1/1] 1.57ns
:11  br label %1


 <State 2>: 3.89ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i31 [ 0, %0 ], [ %i_1, %2 ]

ST_2: tmp_data [1/1] 0.00ns
:1  %tmp_data = phi i32 [ 0, %0 ], [ %next_mul, %2 ]

ST_2: i_cast [1/1] 0.00ns
:2  %i_cast = zext i31 %i to i32

ST_2: tmp [1/1] 2.52ns
:3  %tmp = icmp slt i32 %i_cast, %numIteration_read

ST_2: i_1 [1/1] 2.44ns
:4  %i_1 = add i31 %i, 1

ST_2: stg_22 [1/1] 0.00ns
:5  br i1 %tmp, label %2, label %3

ST_2: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = trunc i31 %i to i4

ST_2: tmp_last_V [1/1] 1.88ns
:5  %tmp_last_V = icmp eq i4 %tmp_1, 0


 <State 3>: 2.44ns
ST_3: stg_25 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str4) nounwind

ST_3: tmp_4 [1/1] 0.00ns
:2  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str4)

ST_3: stg_27 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: next_mul [1/1] 2.44ns
:4  %next_mul = add i32 %resolution_read, %tmp_data

ST_3: stg_29 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %counter_V_data, i1* %counter_V_last_V, i32 %tmp_data, i1 %tmp_last_V)

ST_3: empty [1/1] 0.00ns
:7  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str4, i32 %tmp_4)

ST_3: stg_31 [1/1] 0.00ns
:8  br label %1


 <State 4>: 0.00ns
ST_4: stg_32 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ resolution]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7fb42807fa10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numIteration]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7fb43f49aef0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ counter_V_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7fb43f5fee00; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ counter_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x7fb43d7dee70; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_5             (specbitsmap    ) [ 00000]
stg_6             (specbitsmap    ) [ 00000]
stg_7             (specbitsmap    ) [ 00000]
stg_8             (specbitsmap    ) [ 00000]
stg_9             (spectopmodule  ) [ 00000]
numIteration_read (read           ) [ 00110]
resolution_read   (read           ) [ 00110]
stg_12            (specinterface  ) [ 00000]
stg_13            (specinterface  ) [ 00000]
stg_14            (specinterface  ) [ 00000]
stg_15            (specinterface  ) [ 00000]
stg_16            (br             ) [ 01110]
i                 (phi            ) [ 00100]
tmp_data          (phi            ) [ 00110]
i_cast            (zext           ) [ 00000]
tmp               (icmp           ) [ 00110]
i_1               (add            ) [ 01110]
stg_22            (br             ) [ 00000]
tmp_1             (trunc          ) [ 00000]
tmp_last_V        (icmp           ) [ 00110]
stg_25            (specloopname   ) [ 00000]
tmp_4             (specregionbegin) [ 00000]
stg_27            (specpipeline   ) [ 00000]
next_mul          (add            ) [ 01110]
stg_29            (write          ) [ 00000]
empty             (specregionend  ) [ 00000]
stg_31            (br             ) [ 01110]
stg_32            (ret            ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="resolution">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resolution"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="numIteration">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numIteration"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="counter_V_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_V_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="counter_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_stream_have_last_hls_s"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="numIteration_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numIteration_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="resolution_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="resolution_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="stg_29_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="0" index="3" bw="32" slack="1"/>
<pin id="65" dir="0" index="4" bw="1" slack="1"/>
<pin id="66" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_29/3 "/>
</bind>
</comp>

<comp id="70" class="1005" name="i_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="31" slack="1"/>
<pin id="72" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="31" slack="0"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="81" class="1005" name="tmp_data_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="1"/>
<pin id="83" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_data_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="32" slack="1"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_cast_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="31" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="1"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_1_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="31" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="31" slack="0"/>
<pin id="111" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_last_V_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="4" slack="0"/>
<pin id="116" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="next_mul_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/3 "/>
</bind>
</comp>

<comp id="124" class="1005" name="numIteration_read_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numIteration_read "/>
</bind>
</comp>

<comp id="129" class="1005" name="resolution_read_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="2"/>
<pin id="131" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="resolution_read "/>
</bind>
</comp>

<comp id="134" class="1005" name="tmp_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="138" class="1005" name="i_1_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="31" slack="0"/>
<pin id="140" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="143" class="1005" name="tmp_last_V_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="148" class="1005" name="next_mul_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="67"><net_src comp="44" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="28" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="85"><net_src comp="81" pin="1"/><net_sink comp="60" pin=3"/></net>

<net id="92"><net_src comp="81" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="86" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="97"><net_src comp="74" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="74" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="74" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="81" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="127"><net_src comp="48" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="132"><net_src comp="54" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="137"><net_src comp="98" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="103" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="146"><net_src comp="113" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="60" pin=4"/></net>

<net id="151"><net_src comp="119" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="86" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: counter_V_data | {3 }
	Port: counter_V_last_V | {3 }
  - Chain level:
	State 1
	State 2
		i_cast : 1
		tmp : 2
		i_1 : 1
		stg_22 : 3
		tmp_1 : 1
		tmp_last_V : 2
	State 3
		empty : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |          i_1_fu_103          |    0    |    31   |
|          |        next_mul_fu_119       |    0    |    32   |
|----------|------------------------------|---------|---------|
|   icmp   |           tmp_fu_98          |    0    |    11   |
|          |       tmp_last_V_fu_113      |    0    |    2    |
|----------|------------------------------|---------|---------|
|   read   | numIteration_read_read_fu_48 |    0    |    0    |
|          |  resolution_read_read_fu_54  |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |      stg_29_write_fu_60      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |         i_cast_fu_94         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |         tmp_1_fu_109         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    76   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_1_reg_138       |   31   |
|         i_reg_70        |   31   |
|     next_mul_reg_148    |   32   |
|numIteration_read_reg_124|   32   |
| resolution_read_reg_129 |   32   |
|     tmp_data_reg_81     |   32   |
|    tmp_last_V_reg_143   |    1   |
|       tmp_reg_134       |    1   |
+-------------------------+--------+
|          Total          |   192  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| tmp_data_reg_81 |  p0  |   2  |  32  |   64   ||    32   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   64   ||  1.571  ||    32   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   76   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   32   |
|  Register |    -   |   192  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   192  |   108  |
+-----------+--------+--------+--------+
