{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 29 19:06:30 2012 " "Info: Processing started: Sun Apr 29 19:06:30 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ramIntroBlockDiagram -c ramIntroBlockDiagram " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ramIntroBlockDiagram -c ramIntroBlockDiagram" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_ramintro.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file tb_ramintro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ramIntro-tb_ramIntro " "Info (12022): Found design unit 1: tb_ramIntro-tb_ramIntro" {  } { { "tb_ramIntro.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/tb_ramIntro.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tb_ramIntro " "Info (12023): Found entity 1: tb_ramIntro" {  } { { "tb_ramIntro.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/tb_ramIntro.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receiver-receiver " "Info (12022): Found design unit 1: receiver-receiver" {  } { { "receiver.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/receiver.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Info (12023): Found entity 1: receiver" {  } { { "receiver.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/receiver.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramcontroller.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file ramcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramController-ramController " "Info (12022): Found design unit 1: ramController-ramController" {  } { { "ramController.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/ramController.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ramController " "Info (12023): Found entity 1: ramController" {  } { { "ramController.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/ramController.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-ram " "Info (12022): Found design unit 1: ram-ram" {  } { { "ram.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/ram.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info (12023): Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/ram.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generator-behavior " "Info (12022): Found design unit 1: generator-behavior" {  } { { "generator.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/generator.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 generator " "Info (12023): Found entity 1: generator" {  } { { "generator.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/generator.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datavalidation.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file datavalidation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataValidation-dataValidation " "Info (12022): Found design unit 1: dataValidation-dataValidation" {  } { { "dataValidation.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dataValidation " "Info (12023): Found entity 1: dataValidation" {  } { { "dataValidation.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "dataValidation " "Info (12127): Elaborating entity \"dataValidation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable dataValidation.vhd(44) " "Warning (10492): VHDL Process Statement warning at dataValidation.vhd(44): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataValidation.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ctrl_out dataValidation.vhd(44) " "Warning (10492): VHDL Process Statement warning at dataValidation.vhd(44): signal \"ctrl_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataValidation.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_out dataValidation.vhd(70) " "Warning (10492): VHDL Process Statement warning at dataValidation.vhd(70): signal \"ram_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataValidation.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable dataValidation.vhd(73) " "Warning (10492): VHDL Process Statement warning at dataValidation.vhd(73): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataValidation.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram_out dataValidation.vhd(73) " "Warning (10492): VHDL Process Statement warning at dataValidation.vhd(73): signal \"ram_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataValidation.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_data_Valid dataValidation.vhd(91) " "Warning (10492): VHDL Process Statement warning at dataValidation.vhd(91): signal \"S_data_Valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dataValidation.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Info (276014): Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mem " "Info (276007): RAM logic \"mem\" is uninferred due to asynchronous read logic" {  } { { "dataValidation.vhd" "mem" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 29 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ram_out2\[0\] ram_out2\[0\]~_emulated ram_out2\[0\]~latch " "Warning (13310): Register \"ram_out2\[0\]\" is converted into an equivalent circuit using register \"ram_out2\[0\]~_emulated\" and latch \"ram_out2\[0\]~latch\"" {  } { { "dataValidation.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ram_out2\[1\] ram_out2\[1\]~_emulated ram_out2\[1\]~latch " "Warning (13310): Register \"ram_out2\[1\]\" is converted into an equivalent circuit using register \"ram_out2\[1\]~_emulated\" and latch \"ram_out2\[1\]~latch\"" {  } { { "dataValidation.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ram_out2\[2\] ram_out2\[2\]~_emulated ram_out2\[2\]~latch " "Warning (13310): Register \"ram_out2\[2\]\" is converted into an equivalent circuit using register \"ram_out2\[2\]~_emulated\" and latch \"ram_out2\[2\]~latch\"" {  } { { "dataValidation.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ram_out2\[3\] ram_out2\[3\]~_emulated ram_out2\[3\]~latch " "Warning (13310): Register \"ram_out2\[3\]\" is converted into an equivalent circuit using register \"ram_out2\[3\]~_emulated\" and latch \"ram_out2\[3\]~latch\"" {  } { { "dataValidation.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ram_out2\[4\] ram_out2\[4\]~_emulated ram_out2\[4\]~latch " "Warning (13310): Register \"ram_out2\[4\]\" is converted into an equivalent circuit using register \"ram_out2\[4\]~_emulated\" and latch \"ram_out2\[4\]~latch\"" {  } { { "dataValidation.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ram_out2\[5\] ram_out2\[5\]~_emulated ram_out2\[5\]~latch " "Warning (13310): Register \"ram_out2\[5\]\" is converted into an equivalent circuit using register \"ram_out2\[5\]~_emulated\" and latch \"ram_out2\[5\]~latch\"" {  } { { "dataValidation.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ram_out2\[6\] ram_out2\[6\]~_emulated ram_out2\[6\]~latch " "Warning (13310): Register \"ram_out2\[6\]\" is converted into an equivalent circuit using register \"ram_out2\[6\]~_emulated\" and latch \"ram_out2\[6\]~latch\"" {  } { { "dataValidation.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ram_out2\[7\] ram_out2\[7\]~_emulated ram_out2\[7\]~latch " "Warning (13310): Register \"ram_out2\[7\]\" is converted into an equivalent circuit using register \"ram_out2\[7\]~_emulated\" and latch \"ram_out2\[7\]~latch\"" {  } { { "dataValidation.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning (18061): Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "S_validOffset\[0\] Low " "Critical Warning (18010): Register S_validOffset\[0\] will power up to Low" {  } { { "dataValidation.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "S_validOffset\[31\] Low " "Critical Warning (18010): Register S_validOffset\[31\] will power up to Low" {  } { { "dataValidation.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "temp_addr2\[0\] Low " "Critical Warning (18010): Register temp_addr2\[0\] will power up to Low" {  } { { "dataValidation.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 68 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "temp_addr2\[31\] Low " "Critical Warning (18010): Register temp_addr2\[31\] will power up to Low" {  } { { "dataValidation.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 68 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "temp_addr\[0\] Low " "Critical Warning (18010): Register temp_addr\[0\] will power up to Low" {  } { { "dataValidation.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "temp_addr\[31\] Low " "Critical Warning (18010): Register temp_addr\[31\] will power up to Low" {  } { { "dataValidation.vhd" "" { Text "C:/Users/Kyle/Ubuntu One/ModelSim/EENG483/ramIntro/blockDiagram/dataValidation.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info (286030): Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "786 " "Info (21057): Implemented 786 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info (21058): Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info (21059): Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "733 " "Info (21061): Implemented 733 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Info: Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 29 19:06:35 2012 " "Info: Processing ended: Sun Apr 29 19:06:35 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
