// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Sun Apr 21 17:31:39 2019
// Host        : EmbSys18 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Testing_HDMI_Game_logic_0_0_sim_netlist.v
// Design      : Testing_HDMI_Game_logic_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* ap_ST_fsm_state1 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) (* ap_ST_fsm_state10 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) (* ap_ST_fsm_state100 = "104'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state101 = "104'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state102 = "104'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state103 = "104'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state104 = "104'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state11 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) (* ap_ST_fsm_state12 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
(* ap_ST_fsm_state13 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) (* ap_ST_fsm_state14 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) (* ap_ST_fsm_state15 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
(* ap_ST_fsm_state16 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) (* ap_ST_fsm_state17 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) (* ap_ST_fsm_state18 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
(* ap_ST_fsm_state19 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) (* ap_ST_fsm_state2 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) (* ap_ST_fsm_state20 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
(* ap_ST_fsm_state21 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) (* ap_ST_fsm_state22 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) (* ap_ST_fsm_state23 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
(* ap_ST_fsm_state24 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) (* ap_ST_fsm_state25 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) (* ap_ST_fsm_state26 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
(* ap_ST_fsm_state27 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) (* ap_ST_fsm_state28 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) (* ap_ST_fsm_state29 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
(* ap_ST_fsm_state3 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) (* ap_ST_fsm_state30 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) (* ap_ST_fsm_state31 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
(* ap_ST_fsm_state32 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) (* ap_ST_fsm_state33 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) (* ap_ST_fsm_state34 = "104'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
(* ap_ST_fsm_state35 = "104'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) (* ap_ST_fsm_state36 = "104'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) (* ap_ST_fsm_state37 = "104'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state38 = "104'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) (* ap_ST_fsm_state39 = "104'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) (* ap_ST_fsm_state4 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
(* ap_ST_fsm_state40 = "104'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) (* ap_ST_fsm_state41 = "104'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) (* ap_ST_fsm_state42 = "104'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state43 = "104'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state44 = "104'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state45 = "104'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state46 = "104'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state47 = "104'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state48 = "104'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state49 = "104'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state5 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) (* ap_ST_fsm_state50 = "104'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state51 = "104'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state52 = "104'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state53 = "104'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state54 = "104'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state55 = "104'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state56 = "104'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state57 = "104'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state58 = "104'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state59 = "104'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state6 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) (* ap_ST_fsm_state60 = "104'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state61 = "104'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state62 = "104'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state63 = "104'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state64 = "104'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state65 = "104'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state66 = "104'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state67 = "104'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state68 = "104'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state69 = "104'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state7 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
(* ap_ST_fsm_state70 = "104'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state71 = "104'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state72 = "104'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state73 = "104'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state74 = "104'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state75 = "104'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state76 = "104'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state77 = "104'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state78 = "104'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state79 = "104'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state8 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) (* ap_ST_fsm_state80 = "104'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state81 = "104'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state82 = "104'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state83 = "104'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state84 = "104'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state85 = "104'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state86 = "104'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state87 = "104'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state88 = "104'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state89 = "104'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state9 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) (* ap_ST_fsm_state90 = "104'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state91 = "104'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state92 = "104'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state93 = "104'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state94 = "104'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state95 = "104'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state96 = "104'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state97 = "104'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* ap_ST_fsm_state98 = "104'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* ap_ST_fsm_state99 = "104'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic
   (ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    rst,
    btn1,
    btn2,
    btn3,
    slow_clk,
    lose,
    time_remaining_out_V,
    time_remaining_in_V,
    verify1_out,
    verify2_out,
    verify3_out);
  input ap_clk;
  input ap_rst;
  input ap_start;
  output ap_done;
  output ap_idle;
  output ap_ready;
  input rst;
  input btn1;
  input btn2;
  input btn3;
  input slow_clk;
  output lose;
  output [9:0]time_remaining_out_V;
  input [9:0]time_remaining_in_V;
  output verify1_out;
  output verify2_out;
  output verify3_out;

  wire \<const0> ;
  wire Game_logic_urem_1dEe_U3_n_0;
  wire Game_logic_urem_1dEe_U3_n_1;
  wire Game_logic_urem_1dEe_U3_n_10;
  wire Game_logic_urem_1dEe_U3_n_3;
  wire Game_logic_urem_1dEe_U3_n_4;
  wire Game_logic_urem_1dEe_U3_n_5;
  wire Game_logic_urem_1dEe_U3_n_6;
  wire Game_logic_urem_1dEe_U3_n_7;
  wire Game_logic_urem_1dEe_U3_n_8;
  wire Game_logic_urem_1dEe_U3_n_9;
  wire Game_logic_urem_1dEe_U4_n_0;
  wire Game_logic_urem_1dEe_U4_n_1;
  wire Game_logic_urem_1dEe_U4_n_10;
  wire Game_logic_urem_1dEe_U4_n_11;
  wire Game_logic_urem_1dEe_U4_n_2;
  wire Game_logic_urem_1dEe_U4_n_3;
  wire Game_logic_urem_1dEe_U4_n_4;
  wire Game_logic_urem_1dEe_U4_n_5;
  wire Game_logic_urem_1dEe_U4_n_6;
  wire Game_logic_urem_1dEe_U4_n_7;
  wire Game_logic_urem_1dEe_U4_n_8;
  wire Game_logic_urem_1dEe_U4_n_9;
  wire Game_logic_urem_3bkb_U1_n_1;
  wire Game_logic_urem_3bkb_U1_n_2;
  wire Game_logic_urem_3cud_U2_n_0;
  wire Game_logic_urem_3cud_U2_n_1;
  wire Game_logic_urem_3cud_U2_n_10;
  wire Game_logic_urem_3cud_U2_n_11;
  wire Game_logic_urem_3cud_U2_n_12;
  wire Game_logic_urem_3cud_U2_n_13;
  wire Game_logic_urem_3cud_U2_n_3;
  wire Game_logic_urem_3cud_U2_n_4;
  wire Game_logic_urem_3cud_U2_n_5;
  wire Game_logic_urem_3cud_U2_n_6;
  wire Game_logic_urem_3cud_U2_n_7;
  wire Game_logic_urem_3cud_U2_n_8;
  wire Game_logic_urem_3cud_U2_n_9;
  wire \ap_CS_fsm[0]_i_1_n_0 ;
  wire \ap_CS_fsm[2]_i_10_n_0 ;
  wire \ap_CS_fsm[2]_i_11_n_0 ;
  wire \ap_CS_fsm[2]_i_12_n_0 ;
  wire \ap_CS_fsm[2]_i_13_n_0 ;
  wire \ap_CS_fsm[2]_i_14_n_0 ;
  wire \ap_CS_fsm[2]_i_15_n_0 ;
  wire \ap_CS_fsm[2]_i_16_n_0 ;
  wire \ap_CS_fsm[2]_i_17_n_0 ;
  wire \ap_CS_fsm[2]_i_18_n_0 ;
  wire \ap_CS_fsm[2]_i_19_n_0 ;
  wire \ap_CS_fsm[2]_i_20_n_0 ;
  wire \ap_CS_fsm[2]_i_21_n_0 ;
  wire \ap_CS_fsm[2]_i_22_n_0 ;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm[2]_i_4_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_6_n_0 ;
  wire \ap_CS_fsm[2]_i_7_n_0 ;
  wire \ap_CS_fsm[2]_i_8_n_0 ;
  wire \ap_CS_fsm[2]_i_9_n_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[100] ;
  wire \ap_CS_fsm_reg_n_0_[101] ;
  wire \ap_CS_fsm_reg_n_0_[10] ;
  wire \ap_CS_fsm_reg_n_0_[11] ;
  wire \ap_CS_fsm_reg_n_0_[12] ;
  wire \ap_CS_fsm_reg_n_0_[13] ;
  wire \ap_CS_fsm_reg_n_0_[14] ;
  wire \ap_CS_fsm_reg_n_0_[15] ;
  wire \ap_CS_fsm_reg_n_0_[16] ;
  wire \ap_CS_fsm_reg_n_0_[17] ;
  wire \ap_CS_fsm_reg_n_0_[18] ;
  wire \ap_CS_fsm_reg_n_0_[19] ;
  wire \ap_CS_fsm_reg_n_0_[20] ;
  wire \ap_CS_fsm_reg_n_0_[21] ;
  wire \ap_CS_fsm_reg_n_0_[22] ;
  wire \ap_CS_fsm_reg_n_0_[23] ;
  wire \ap_CS_fsm_reg_n_0_[24] ;
  wire \ap_CS_fsm_reg_n_0_[25] ;
  wire \ap_CS_fsm_reg_n_0_[26] ;
  wire \ap_CS_fsm_reg_n_0_[27] ;
  wire \ap_CS_fsm_reg_n_0_[28] ;
  wire \ap_CS_fsm_reg_n_0_[29] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[30] ;
  wire \ap_CS_fsm_reg_n_0_[31] ;
  wire \ap_CS_fsm_reg_n_0_[32] ;
  wire \ap_CS_fsm_reg_n_0_[33] ;
  wire \ap_CS_fsm_reg_n_0_[34] ;
  wire \ap_CS_fsm_reg_n_0_[35] ;
  wire \ap_CS_fsm_reg_n_0_[38] ;
  wire \ap_CS_fsm_reg_n_0_[39] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[40] ;
  wire \ap_CS_fsm_reg_n_0_[41] ;
  wire \ap_CS_fsm_reg_n_0_[42] ;
  wire \ap_CS_fsm_reg_n_0_[43] ;
  wire \ap_CS_fsm_reg_n_0_[44] ;
  wire \ap_CS_fsm_reg_n_0_[45] ;
  wire \ap_CS_fsm_reg_n_0_[46] ;
  wire \ap_CS_fsm_reg_n_0_[47] ;
  wire \ap_CS_fsm_reg_n_0_[48] ;
  wire \ap_CS_fsm_reg_n_0_[49] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[50] ;
  wire \ap_CS_fsm_reg_n_0_[51] ;
  wire \ap_CS_fsm_reg_n_0_[52] ;
  wire \ap_CS_fsm_reg_n_0_[53] ;
  wire \ap_CS_fsm_reg_n_0_[54] ;
  wire \ap_CS_fsm_reg_n_0_[55] ;
  wire \ap_CS_fsm_reg_n_0_[56] ;
  wire \ap_CS_fsm_reg_n_0_[57] ;
  wire \ap_CS_fsm_reg_n_0_[58] ;
  wire \ap_CS_fsm_reg_n_0_[59] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[60] ;
  wire \ap_CS_fsm_reg_n_0_[61] ;
  wire \ap_CS_fsm_reg_n_0_[62] ;
  wire \ap_CS_fsm_reg_n_0_[63] ;
  wire \ap_CS_fsm_reg_n_0_[64] ;
  wire \ap_CS_fsm_reg_n_0_[65] ;
  wire \ap_CS_fsm_reg_n_0_[66] ;
  wire \ap_CS_fsm_reg_n_0_[67] ;
  wire \ap_CS_fsm_reg_n_0_[68] ;
  wire \ap_CS_fsm_reg_n_0_[69] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire \ap_CS_fsm_reg_n_0_[70] ;
  wire \ap_CS_fsm_reg_n_0_[71] ;
  wire \ap_CS_fsm_reg_n_0_[74] ;
  wire \ap_CS_fsm_reg_n_0_[75] ;
  wire \ap_CS_fsm_reg_n_0_[76] ;
  wire \ap_CS_fsm_reg_n_0_[77] ;
  wire \ap_CS_fsm_reg_n_0_[78] ;
  wire \ap_CS_fsm_reg_n_0_[79] ;
  wire \ap_CS_fsm_reg_n_0_[7] ;
  wire \ap_CS_fsm_reg_n_0_[80] ;
  wire \ap_CS_fsm_reg_n_0_[81] ;
  wire \ap_CS_fsm_reg_n_0_[82] ;
  wire \ap_CS_fsm_reg_n_0_[83] ;
  wire \ap_CS_fsm_reg_n_0_[84] ;
  wire \ap_CS_fsm_reg_n_0_[85] ;
  wire \ap_CS_fsm_reg_n_0_[86] ;
  wire \ap_CS_fsm_reg_n_0_[89] ;
  wire \ap_CS_fsm_reg_n_0_[8] ;
  wire \ap_CS_fsm_reg_n_0_[90] ;
  wire \ap_CS_fsm_reg_n_0_[91] ;
  wire \ap_CS_fsm_reg_n_0_[92] ;
  wire \ap_CS_fsm_reg_n_0_[93] ;
  wire \ap_CS_fsm_reg_n_0_[94] ;
  wire \ap_CS_fsm_reg_n_0_[95] ;
  wire \ap_CS_fsm_reg_n_0_[96] ;
  wire \ap_CS_fsm_reg_n_0_[97] ;
  wire \ap_CS_fsm_reg_n_0_[98] ;
  wire \ap_CS_fsm_reg_n_0_[99] ;
  wire \ap_CS_fsm_reg_n_0_[9] ;
  wire ap_CS_fsm_state103;
  wire ap_CS_fsm_state104;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state37;
  wire ap_CS_fsm_state73;
  wire ap_CS_fsm_state88;
  wire [103:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst;
  wire ap_start;
  wire btn1;
  wire \btn1_verify_reg_n_0_[0] ;
  wire btn2;
  wire \btn2_verify_reg_n_0_[0] ;
  wire btn3;
  wire \btn3_verify_reg_n_0_[0] ;
  wire decrement_value;
  wire \decrement_value[1]_i_3_n_0 ;
  wire [9:1]decrement_value_reg;
  wire \decrement_value_reg[1]_i_2_n_0 ;
  wire \decrement_value_reg[1]_i_2_n_1 ;
  wire \decrement_value_reg[1]_i_2_n_2 ;
  wire \decrement_value_reg[1]_i_2_n_3 ;
  wire \decrement_value_reg[1]_i_2_n_4 ;
  wire \decrement_value_reg[1]_i_2_n_5 ;
  wire \decrement_value_reg[1]_i_2_n_6 ;
  wire \decrement_value_reg[1]_i_2_n_7 ;
  wire \decrement_value_reg[5]_i_1_n_0 ;
  wire \decrement_value_reg[5]_i_1_n_1 ;
  wire \decrement_value_reg[5]_i_1_n_2 ;
  wire \decrement_value_reg[5]_i_1_n_3 ;
  wire \decrement_value_reg[5]_i_1_n_4 ;
  wire \decrement_value_reg[5]_i_1_n_5 ;
  wire \decrement_value_reg[5]_i_1_n_6 ;
  wire \decrement_value_reg[5]_i_1_n_7 ;
  wire \decrement_value_reg[9]_i_1_n_7 ;
  wire grp_fu_220_ap_start;
  wire grp_fu_271_ap_start;
  wire grp_fu_297_ap_start;
  wire grp_fu_319_ap_start;
  wire \newRound[0]_i_1_n_0 ;
  wire \newRound_reg_n_0_[0] ;
  wire not_or_cond3_i_fu_390_p2;
  wire rst;
  wire slow_clk;
  wire \slow_down_clock[0]_i_2_n_0 ;
  wire [31:0]slow_down_clock_reg;
  wire \slow_down_clock_reg[0]_i_1_n_0 ;
  wire \slow_down_clock_reg[0]_i_1_n_1 ;
  wire \slow_down_clock_reg[0]_i_1_n_2 ;
  wire \slow_down_clock_reg[0]_i_1_n_3 ;
  wire \slow_down_clock_reg[0]_i_1_n_4 ;
  wire \slow_down_clock_reg[0]_i_1_n_5 ;
  wire \slow_down_clock_reg[0]_i_1_n_6 ;
  wire \slow_down_clock_reg[0]_i_1_n_7 ;
  wire \slow_down_clock_reg[12]_i_1_n_0 ;
  wire \slow_down_clock_reg[12]_i_1_n_1 ;
  wire \slow_down_clock_reg[12]_i_1_n_2 ;
  wire \slow_down_clock_reg[12]_i_1_n_3 ;
  wire \slow_down_clock_reg[12]_i_1_n_4 ;
  wire \slow_down_clock_reg[12]_i_1_n_5 ;
  wire \slow_down_clock_reg[12]_i_1_n_6 ;
  wire \slow_down_clock_reg[12]_i_1_n_7 ;
  wire \slow_down_clock_reg[16]_i_1_n_0 ;
  wire \slow_down_clock_reg[16]_i_1_n_1 ;
  wire \slow_down_clock_reg[16]_i_1_n_2 ;
  wire \slow_down_clock_reg[16]_i_1_n_3 ;
  wire \slow_down_clock_reg[16]_i_1_n_4 ;
  wire \slow_down_clock_reg[16]_i_1_n_5 ;
  wire \slow_down_clock_reg[16]_i_1_n_6 ;
  wire \slow_down_clock_reg[16]_i_1_n_7 ;
  wire \slow_down_clock_reg[20]_i_1_n_0 ;
  wire \slow_down_clock_reg[20]_i_1_n_1 ;
  wire \slow_down_clock_reg[20]_i_1_n_2 ;
  wire \slow_down_clock_reg[20]_i_1_n_3 ;
  wire \slow_down_clock_reg[20]_i_1_n_4 ;
  wire \slow_down_clock_reg[20]_i_1_n_5 ;
  wire \slow_down_clock_reg[20]_i_1_n_6 ;
  wire \slow_down_clock_reg[20]_i_1_n_7 ;
  wire \slow_down_clock_reg[24]_i_1_n_0 ;
  wire \slow_down_clock_reg[24]_i_1_n_1 ;
  wire \slow_down_clock_reg[24]_i_1_n_2 ;
  wire \slow_down_clock_reg[24]_i_1_n_3 ;
  wire \slow_down_clock_reg[24]_i_1_n_4 ;
  wire \slow_down_clock_reg[24]_i_1_n_5 ;
  wire \slow_down_clock_reg[24]_i_1_n_6 ;
  wire \slow_down_clock_reg[24]_i_1_n_7 ;
  wire \slow_down_clock_reg[28]_i_1_n_1 ;
  wire \slow_down_clock_reg[28]_i_1_n_2 ;
  wire \slow_down_clock_reg[28]_i_1_n_3 ;
  wire \slow_down_clock_reg[28]_i_1_n_4 ;
  wire \slow_down_clock_reg[28]_i_1_n_5 ;
  wire \slow_down_clock_reg[28]_i_1_n_6 ;
  wire \slow_down_clock_reg[28]_i_1_n_7 ;
  wire \slow_down_clock_reg[4]_i_1_n_0 ;
  wire \slow_down_clock_reg[4]_i_1_n_1 ;
  wire \slow_down_clock_reg[4]_i_1_n_2 ;
  wire \slow_down_clock_reg[4]_i_1_n_3 ;
  wire \slow_down_clock_reg[4]_i_1_n_4 ;
  wire \slow_down_clock_reg[4]_i_1_n_5 ;
  wire \slow_down_clock_reg[4]_i_1_n_6 ;
  wire \slow_down_clock_reg[4]_i_1_n_7 ;
  wire \slow_down_clock_reg[8]_i_1_n_0 ;
  wire \slow_down_clock_reg[8]_i_1_n_1 ;
  wire \slow_down_clock_reg[8]_i_1_n_2 ;
  wire \slow_down_clock_reg[8]_i_1_n_3 ;
  wire \slow_down_clock_reg[8]_i_1_n_4 ;
  wire \slow_down_clock_reg[8]_i_1_n_5 ;
  wire \slow_down_clock_reg[8]_i_1_n_6 ;
  wire \slow_down_clock_reg[8]_i_1_n_7 ;
  wire [9:0]time_remaining_in_V;
  wire [9:0]time_remaining_out_V;
  wire \time_remaining_out_V[3]_INST_0_i_1_n_0 ;
  wire \time_remaining_out_V[3]_INST_0_i_1_n_1 ;
  wire \time_remaining_out_V[3]_INST_0_i_1_n_2 ;
  wire \time_remaining_out_V[3]_INST_0_i_1_n_3 ;
  wire \time_remaining_out_V[3]_INST_0_i_2_n_0 ;
  wire \time_remaining_out_V[3]_INST_0_i_3_n_0 ;
  wire \time_remaining_out_V[3]_INST_0_i_4_n_0 ;
  wire \time_remaining_out_V[7]_INST_0_i_1_n_0 ;
  wire \time_remaining_out_V[7]_INST_0_i_1_n_1 ;
  wire \time_remaining_out_V[7]_INST_0_i_1_n_2 ;
  wire \time_remaining_out_V[7]_INST_0_i_1_n_3 ;
  wire \time_remaining_out_V[7]_INST_0_i_2_n_0 ;
  wire \time_remaining_out_V[7]_INST_0_i_3_n_0 ;
  wire \time_remaining_out_V[7]_INST_0_i_4_n_0 ;
  wire \time_remaining_out_V[7]_INST_0_i_5_n_0 ;
  wire \time_remaining_out_V[9]_INST_0_i_10_n_0 ;
  wire \time_remaining_out_V[9]_INST_0_i_2_n_3 ;
  wire \time_remaining_out_V[9]_INST_0_i_9_n_0 ;
  wire [9:0]time_remaining_out_V_preg;
  wire [9:0]tmp_4_i_fu_240_p2;
  wire [10:0]tmp_i_i_fu_254_p1;
  wire [14:1]tmp_i_i_fu_254_p2;
  wire [14:0]tmp_i_i_reg_458;
  wire \tmp_i_i_reg_458[13]_i_2_n_0 ;
  wire \tmp_i_i_reg_458[13]_i_3_n_0 ;
  wire \tmp_i_i_reg_458[13]_i_4_n_0 ;
  wire \tmp_i_i_reg_458[13]_i_5_n_0 ;
  wire \tmp_i_i_reg_458[13]_i_8_n_0 ;
  wire \tmp_i_i_reg_458[13]_i_9_n_0 ;
  wire \tmp_i_i_reg_458[1]_i_2_n_0 ;
  wire \tmp_i_i_reg_458[1]_i_3_n_0 ;
  wire \tmp_i_i_reg_458[1]_i_4_n_0 ;
  wire \tmp_i_i_reg_458[5]_i_2_n_0 ;
  wire \tmp_i_i_reg_458[5]_i_3_n_0 ;
  wire \tmp_i_i_reg_458[5]_i_4_n_0 ;
  wire \tmp_i_i_reg_458[9]_i_10_n_0 ;
  wire \tmp_i_i_reg_458[9]_i_2_n_0 ;
  wire \tmp_i_i_reg_458[9]_i_3_n_0 ;
  wire \tmp_i_i_reg_458[9]_i_4_n_0 ;
  wire \tmp_i_i_reg_458[9]_i_5_n_0 ;
  wire \tmp_i_i_reg_458[9]_i_7_n_0 ;
  wire \tmp_i_i_reg_458[9]_i_8_n_0 ;
  wire \tmp_i_i_reg_458[9]_i_9_n_0 ;
  wire \tmp_i_i_reg_458_reg[13]_i_1_n_0 ;
  wire \tmp_i_i_reg_458_reg[13]_i_1_n_1 ;
  wire \tmp_i_i_reg_458_reg[13]_i_1_n_2 ;
  wire \tmp_i_i_reg_458_reg[13]_i_1_n_3 ;
  wire \tmp_i_i_reg_458_reg[13]_i_6_n_3 ;
  wire \tmp_i_i_reg_458_reg[13]_i_7_n_0 ;
  wire \tmp_i_i_reg_458_reg[13]_i_7_n_1 ;
  wire \tmp_i_i_reg_458_reg[13]_i_7_n_2 ;
  wire \tmp_i_i_reg_458_reg[13]_i_7_n_3 ;
  wire \tmp_i_i_reg_458_reg[13]_i_7_n_4 ;
  wire \tmp_i_i_reg_458_reg[13]_i_7_n_5 ;
  wire \tmp_i_i_reg_458_reg[13]_i_7_n_6 ;
  wire \tmp_i_i_reg_458_reg[13]_i_7_n_7 ;
  wire \tmp_i_i_reg_458_reg[1]_i_1_n_0 ;
  wire \tmp_i_i_reg_458_reg[1]_i_1_n_1 ;
  wire \tmp_i_i_reg_458_reg[1]_i_1_n_2 ;
  wire \tmp_i_i_reg_458_reg[1]_i_1_n_3 ;
  wire \tmp_i_i_reg_458_reg[1]_i_1_n_4 ;
  wire \tmp_i_i_reg_458_reg[1]_i_1_n_5 ;
  wire \tmp_i_i_reg_458_reg[1]_i_1_n_6 ;
  wire \tmp_i_i_reg_458_reg[5]_i_1_n_0 ;
  wire \tmp_i_i_reg_458_reg[5]_i_1_n_1 ;
  wire \tmp_i_i_reg_458_reg[5]_i_1_n_2 ;
  wire \tmp_i_i_reg_458_reg[5]_i_1_n_3 ;
  wire \tmp_i_i_reg_458_reg[9]_i_1_n_0 ;
  wire \tmp_i_i_reg_458_reg[9]_i_1_n_1 ;
  wire \tmp_i_i_reg_458_reg[9]_i_1_n_2 ;
  wire \tmp_i_i_reg_458_reg[9]_i_1_n_3 ;
  wire \tmp_i_i_reg_458_reg[9]_i_6_n_0 ;
  wire \tmp_i_i_reg_458_reg[9]_i_6_n_1 ;
  wire \tmp_i_i_reg_458_reg[9]_i_6_n_2 ;
  wire \tmp_i_i_reg_458_reg[9]_i_6_n_3 ;
  wire \tmp_i_i_reg_458_reg[9]_i_6_n_4 ;
  wire \tmp_i_i_reg_458_reg[9]_i_6_n_5 ;
  wire \tmp_i_i_reg_458_reg[9]_i_6_n_6 ;
  wire \tmp_i_i_reg_458_reg[9]_i_6_n_7 ;
  wire verify1_out;
  wire verify1_out_preg;
  wire verify2_out;
  wire verify2_out_preg;
  wire verify3_out;
  wire verify3_out_preg;
  wire [3:0]\NLW_decrement_value_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_decrement_value_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_slow_down_clock_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_time_remaining_out_V[9]_INST_0_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_time_remaining_out_V[9]_INST_0_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_i_i_reg_458_reg[13]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_i_i_reg_458_reg[13]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_i_i_reg_458_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_i_i_reg_458_reg[14]_i_1_O_UNCONNECTED ;

  assign ap_done = \<const0> ;
  assign ap_ready = \<const0> ;
  assign lose = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_1dEe Game_logic_urem_1dEe_U3
       (.E(Game_logic_urem_3cud_U2_n_0),
        .Q({ap_CS_fsm_state88,grp_fu_297_ap_start,ap_CS_fsm_state73,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .dividend0_reg({Game_logic_urem_3cud_U2_n_3,Game_logic_urem_3cud_U2_n_4,Game_logic_urem_3cud_U2_n_5,Game_logic_urem_3cud_U2_n_6,Game_logic_urem_3cud_U2_n_7,Game_logic_urem_3cud_U2_n_8,Game_logic_urem_3cud_U2_n_9,Game_logic_urem_3cud_U2_n_10,Game_logic_urem_3cud_U2_n_11,Game_logic_urem_3cud_U2_n_12,Game_logic_urem_3cud_U2_n_13}),
        .\r_stage_reg[11] (Game_logic_urem_1dEe_U3_n_0),
        .\r_stage_reg[11]_0 (Game_logic_urem_3bkb_U1_n_1),
        .\remd_tmp_reg[7] ({Game_logic_urem_1dEe_U3_n_3,Game_logic_urem_1dEe_U3_n_4,Game_logic_urem_1dEe_U3_n_5,Game_logic_urem_1dEe_U3_n_6,Game_logic_urem_1dEe_U3_n_7,Game_logic_urem_1dEe_U3_n_8,Game_logic_urem_1dEe_U3_n_9,Game_logic_urem_1dEe_U3_n_10}),
        .rst(rst),
        .rst_0(Game_logic_urem_1dEe_U3_n_1),
        .verify2_out(verify2_out),
        .verify2_out_preg(verify2_out_preg),
        .verify2_out_preg_reg(\btn2_verify_reg_n_0_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_1dEe_0 Game_logic_urem_1dEe_U4
       (.Q({ap_CS_fsm_state103,grp_fu_319_ap_start,ap_CS_fsm_state88,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .dividend0_reg(Game_logic_urem_1dEe_U3_n_0),
        .dividend0_reg_0({Game_logic_urem_1dEe_U3_n_3,Game_logic_urem_1dEe_U3_n_4,Game_logic_urem_1dEe_U3_n_5,Game_logic_urem_1dEe_U3_n_6,Game_logic_urem_1dEe_U3_n_7,Game_logic_urem_1dEe_U3_n_8,Game_logic_urem_1dEe_U3_n_9,Game_logic_urem_1dEe_U3_n_10}),
        .\r_stage_reg[11] (Game_logic_urem_3bkb_U1_n_1),
        .\remd_reg[10] ({Game_logic_urem_1dEe_U4_n_1,Game_logic_urem_1dEe_U4_n_2,Game_logic_urem_1dEe_U4_n_3,Game_logic_urem_1dEe_U4_n_4,Game_logic_urem_1dEe_U4_n_5,Game_logic_urem_1dEe_U4_n_6,Game_logic_urem_1dEe_U4_n_7,Game_logic_urem_1dEe_U4_n_8,Game_logic_urem_1dEe_U4_n_9,Game_logic_urem_1dEe_U4_n_10,Game_logic_urem_1dEe_U4_n_11}),
        .rst(rst),
        .rst_0(Game_logic_urem_1dEe_U4_n_0),
        .verify3_out(verify3_out),
        .verify3_out_preg(verify3_out_preg),
        .verify3_out_preg_reg(\btn3_verify_reg_n_0_[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_3bkb Game_logic_urem_3bkb_U1
       (.Q(time_remaining_out_V_preg),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .out(slow_down_clock_reg),
        .r_stage_reg_r_29(Game_logic_urem_3bkb_U1_n_2),
        .r_stage_reg_r_8(Game_logic_urem_3bkb_U1_n_1),
        .rst(rst),
        .sel(grp_fu_220_ap_start),
        .slow_clk(slow_clk),
        .time_remaining_out_V(time_remaining_out_V),
        .\time_remaining_out_V[9]_INST_0_i_1 ({ap_CS_fsm_state37,ap_CS_fsm_state2}),
        .tmp_4_i_fu_240_p2(tmp_4_i_fu_240_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_3cud Game_logic_urem_3cud_U2
       (.E(Game_logic_urem_3cud_U2_n_0),
        .Q({ap_CS_fsm_state73,grp_fu_271_ap_start,ap_CS_fsm_state2}),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\dividend0_reg[15] (tmp_i_i_reg_458),
        .\r_stage_reg[32] (Game_logic_urem_3bkb_U1_n_2),
        .\remd_tmp_reg[10] ({Game_logic_urem_3cud_U2_n_3,Game_logic_urem_3cud_U2_n_4,Game_logic_urem_3cud_U2_n_5,Game_logic_urem_3cud_U2_n_6,Game_logic_urem_3cud_U2_n_7,Game_logic_urem_3cud_U2_n_8,Game_logic_urem_3cud_U2_n_9,Game_logic_urem_3cud_U2_n_10,Game_logic_urem_3cud_U2_n_11,Game_logic_urem_3cud_U2_n_12,Game_logic_urem_3cud_U2_n_13}),
        .rst(rst),
        .rst_0(Game_logic_urem_3cud_U2_n_1),
        .verify1_out(verify1_out),
        .verify1_out_preg(verify1_out_preg),
        .verify1_out_preg_reg(\btn1_verify_reg_n_0_[0] ));
  FDRE #(
    .INIT(1'b1)) 
    \RandSeed_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(Game_logic_urem_1dEe_U4_n_11),
        .Q(tmp_i_i_fu_254_p1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RandSeed_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(Game_logic_urem_1dEe_U4_n_1),
        .Q(tmp_i_i_fu_254_p1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \RandSeed_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(Game_logic_urem_1dEe_U4_n_10),
        .Q(tmp_i_i_fu_254_p1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \RandSeed_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(Game_logic_urem_1dEe_U4_n_9),
        .Q(tmp_i_i_fu_254_p1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RandSeed_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(Game_logic_urem_1dEe_U4_n_8),
        .Q(tmp_i_i_fu_254_p1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RandSeed_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(Game_logic_urem_1dEe_U4_n_7),
        .Q(tmp_i_i_fu_254_p1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RandSeed_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(Game_logic_urem_1dEe_U4_n_6),
        .Q(tmp_i_i_fu_254_p1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RandSeed_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(Game_logic_urem_1dEe_U4_n_5),
        .Q(tmp_i_i_fu_254_p1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RandSeed_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(Game_logic_urem_1dEe_U4_n_4),
        .Q(tmp_i_i_fu_254_p1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RandSeed_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(Game_logic_urem_1dEe_U4_n_3),
        .Q(tmp_i_i_fu_254_p1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \RandSeed_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(Game_logic_urem_1dEe_U4_n_2),
        .Q(tmp_i_i_fu_254_p1[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h4)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_start),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\ap_CS_fsm[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[103]_i_1 
       (.I0(\newRound_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state37),
        .I2(ap_CS_fsm_state103),
        .O(ap_NS_fsm[103]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_start),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state104),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2_n_0 ),
        .I1(\ap_CS_fsm[2]_i_3_n_0 ),
        .I2(\ap_CS_fsm[2]_i_4_n_0 ),
        .I3(\ap_CS_fsm[2]_i_5_n_0 ),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(slow_clk),
        .I1(ap_CS_fsm_state2),
        .O(\ap_CS_fsm[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(\ap_CS_fsm_reg_n_0_[82] ),
        .I1(\ap_CS_fsm_reg_n_0_[83] ),
        .I2(\ap_CS_fsm_reg_n_0_[80] ),
        .I3(\ap_CS_fsm_reg_n_0_[81] ),
        .I4(\ap_CS_fsm_reg_n_0_[85] ),
        .I5(\ap_CS_fsm_reg_n_0_[84] ),
        .O(\ap_CS_fsm[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_12 
       (.I0(\ap_CS_fsm_reg_n_0_[76] ),
        .I1(\ap_CS_fsm_reg_n_0_[77] ),
        .I2(\ap_CS_fsm_reg_n_0_[74] ),
        .I3(\ap_CS_fsm_reg_n_0_[75] ),
        .I4(\ap_CS_fsm_reg_n_0_[79] ),
        .I5(\ap_CS_fsm_reg_n_0_[78] ),
        .O(\ap_CS_fsm[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(\ap_CS_fsm_reg_n_0_[94] ),
        .I1(\ap_CS_fsm_reg_n_0_[95] ),
        .I2(\ap_CS_fsm_reg_n_0_[92] ),
        .I3(\ap_CS_fsm_reg_n_0_[93] ),
        .I4(\ap_CS_fsm_reg_n_0_[97] ),
        .I5(\ap_CS_fsm_reg_n_0_[96] ),
        .O(\ap_CS_fsm[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(grp_fu_319_ap_start),
        .I1(\ap_CS_fsm_reg_n_0_[89] ),
        .I2(\ap_CS_fsm_reg_n_0_[86] ),
        .I3(ap_CS_fsm_state88),
        .I4(\ap_CS_fsm_reg_n_0_[91] ),
        .I5(\ap_CS_fsm_reg_n_0_[90] ),
        .O(\ap_CS_fsm[2]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(\ap_CS_fsm_reg_n_0_[64] ),
        .I1(\ap_CS_fsm_reg_n_0_[65] ),
        .I2(\ap_CS_fsm_reg_n_0_[62] ),
        .I3(\ap_CS_fsm_reg_n_0_[63] ),
        .I4(\ap_CS_fsm_reg_n_0_[67] ),
        .I5(\ap_CS_fsm_reg_n_0_[66] ),
        .O(\ap_CS_fsm[2]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_16 
       (.I0(\ap_CS_fsm_reg_n_0_[70] ),
        .I1(\ap_CS_fsm_reg_n_0_[71] ),
        .I2(\ap_CS_fsm_reg_n_0_[68] ),
        .I3(\ap_CS_fsm_reg_n_0_[69] ),
        .I4(grp_fu_297_ap_start),
        .I5(ap_CS_fsm_state73),
        .O(\ap_CS_fsm[2]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_17 
       (.I0(\ap_CS_fsm_reg_n_0_[46] ),
        .I1(\ap_CS_fsm_reg_n_0_[47] ),
        .I2(\ap_CS_fsm_reg_n_0_[44] ),
        .I3(\ap_CS_fsm_reg_n_0_[45] ),
        .I4(\ap_CS_fsm_reg_n_0_[49] ),
        .I5(\ap_CS_fsm_reg_n_0_[48] ),
        .O(\ap_CS_fsm[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_18 
       (.I0(\ap_CS_fsm_reg_n_0_[40] ),
        .I1(\ap_CS_fsm_reg_n_0_[41] ),
        .I2(\ap_CS_fsm_reg_n_0_[38] ),
        .I3(\ap_CS_fsm_reg_n_0_[39] ),
        .I4(\ap_CS_fsm_reg_n_0_[43] ),
        .I5(\ap_CS_fsm_reg_n_0_[42] ),
        .O(\ap_CS_fsm[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_19 
       (.I0(\ap_CS_fsm_reg_n_0_[58] ),
        .I1(\ap_CS_fsm_reg_n_0_[59] ),
        .I2(\ap_CS_fsm_reg_n_0_[56] ),
        .I3(\ap_CS_fsm_reg_n_0_[57] ),
        .I4(\ap_CS_fsm_reg_n_0_[61] ),
        .I5(\ap_CS_fsm_reg_n_0_[60] ),
        .O(\ap_CS_fsm[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[2]_i_6_n_0 ),
        .I1(\ap_CS_fsm[2]_i_7_n_0 ),
        .I2(\ap_CS_fsm[2]_i_8_n_0 ),
        .I3(\ap_CS_fsm[2]_i_9_n_0 ),
        .I4(\ap_CS_fsm[2]_i_10_n_0 ),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_20 
       (.I0(\ap_CS_fsm_reg_n_0_[52] ),
        .I1(\ap_CS_fsm_reg_n_0_[53] ),
        .I2(\ap_CS_fsm_reg_n_0_[50] ),
        .I3(\ap_CS_fsm_reg_n_0_[51] ),
        .I4(\ap_CS_fsm_reg_n_0_[55] ),
        .I5(\ap_CS_fsm_reg_n_0_[54] ),
        .O(\ap_CS_fsm[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_21 
       (.I0(\ap_CS_fsm_reg_n_0_[28] ),
        .I1(\ap_CS_fsm_reg_n_0_[29] ),
        .I2(\ap_CS_fsm_reg_n_0_[26] ),
        .I3(\ap_CS_fsm_reg_n_0_[27] ),
        .I4(\ap_CS_fsm_reg_n_0_[31] ),
        .I5(\ap_CS_fsm_reg_n_0_[30] ),
        .O(\ap_CS_fsm[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_22 
       (.I0(\ap_CS_fsm_reg_n_0_[34] ),
        .I1(\ap_CS_fsm_reg_n_0_[35] ),
        .I2(\ap_CS_fsm_reg_n_0_[32] ),
        .I3(\ap_CS_fsm_reg_n_0_[33] ),
        .I4(grp_fu_271_ap_start),
        .I5(ap_CS_fsm_state37),
        .O(\ap_CS_fsm[2]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\ap_CS_fsm[2]_i_11_n_0 ),
        .I1(\ap_CS_fsm[2]_i_12_n_0 ),
        .I2(\ap_CS_fsm[2]_i_13_n_0 ),
        .I3(\ap_CS_fsm[2]_i_14_n_0 ),
        .I4(\ap_CS_fsm[2]_i_15_n_0 ),
        .I5(\ap_CS_fsm[2]_i_16_n_0 ),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\ap_CS_fsm_reg_n_0_[100] ),
        .I1(\ap_CS_fsm_reg_n_0_[101] ),
        .I2(\ap_CS_fsm_reg_n_0_[98] ),
        .I3(\ap_CS_fsm_reg_n_0_[99] ),
        .I4(ap_CS_fsm_state104),
        .I5(ap_CS_fsm_state103),
        .O(\ap_CS_fsm[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\ap_CS_fsm[2]_i_17_n_0 ),
        .I1(\ap_CS_fsm[2]_i_18_n_0 ),
        .I2(\ap_CS_fsm[2]_i_19_n_0 ),
        .I3(\ap_CS_fsm[2]_i_20_n_0 ),
        .I4(\ap_CS_fsm[2]_i_21_n_0 ),
        .I5(\ap_CS_fsm[2]_i_22_n_0 ),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\ap_CS_fsm_reg_n_0_[22] ),
        .I1(\ap_CS_fsm_reg_n_0_[23] ),
        .I2(\ap_CS_fsm_reg_n_0_[20] ),
        .I3(\ap_CS_fsm_reg_n_0_[21] ),
        .I4(\ap_CS_fsm_reg_n_0_[25] ),
        .I5(\ap_CS_fsm_reg_n_0_[24] ),
        .O(\ap_CS_fsm[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\ap_CS_fsm_reg_n_0_[16] ),
        .I1(\ap_CS_fsm_reg_n_0_[17] ),
        .I2(\ap_CS_fsm_reg_n_0_[14] ),
        .I3(\ap_CS_fsm_reg_n_0_[15] ),
        .I4(\ap_CS_fsm_reg_n_0_[19] ),
        .I5(\ap_CS_fsm_reg_n_0_[18] ),
        .O(\ap_CS_fsm[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\ap_CS_fsm_reg_n_0_[10] ),
        .I1(\ap_CS_fsm_reg_n_0_[11] ),
        .I2(\ap_CS_fsm_reg_n_0_[8] ),
        .I3(\ap_CS_fsm_reg_n_0_[9] ),
        .I4(\ap_CS_fsm_reg_n_0_[13] ),
        .I5(\ap_CS_fsm_reg_n_0_[12] ),
        .O(\ap_CS_fsm[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(\ap_CS_fsm_reg_n_0_[4] ),
        .I1(\ap_CS_fsm_reg_n_0_[5] ),
        .I2(\ap_CS_fsm_reg_n_0_[2] ),
        .I3(\ap_CS_fsm_reg_n_0_[3] ),
        .I4(\ap_CS_fsm_reg_n_0_[7] ),
        .I5(\ap_CS_fsm_reg_n_0_[6] ),
        .O(\ap_CS_fsm[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h2E)) 
    \ap_CS_fsm[36]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[35] ),
        .I1(ap_CS_fsm_state2),
        .I2(slow_clk),
        .O(ap_NS_fsm[36]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[37]_i_1 
       (.I0(ap_CS_fsm_state37),
        .I1(\newRound_reg_n_0_[0] ),
        .O(ap_NS_fsm[37]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1_n_0 ),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[100] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[99] ),
        .Q(\ap_CS_fsm_reg_n_0_[100] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[101] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[100] ),
        .Q(\ap_CS_fsm_reg_n_0_[101] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[102] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[101] ),
        .Q(ap_CS_fsm_state103),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[103] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[103]),
        .Q(ap_CS_fsm_state104),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[9] ),
        .Q(\ap_CS_fsm_reg_n_0_[10] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[10] ),
        .Q(\ap_CS_fsm_reg_n_0_[11] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[11] ),
        .Q(\ap_CS_fsm_reg_n_0_[12] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[12] ),
        .Q(\ap_CS_fsm_reg_n_0_[13] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[13] ),
        .Q(\ap_CS_fsm_reg_n_0_[14] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[14] ),
        .Q(\ap_CS_fsm_reg_n_0_[15] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[15] ),
        .Q(\ap_CS_fsm_reg_n_0_[16] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[16] ),
        .Q(\ap_CS_fsm_reg_n_0_[17] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[17] ),
        .Q(\ap_CS_fsm_reg_n_0_[18] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[18] ),
        .Q(\ap_CS_fsm_reg_n_0_[19] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[19] ),
        .Q(\ap_CS_fsm_reg_n_0_[20] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[20] ),
        .Q(\ap_CS_fsm_reg_n_0_[21] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[21] ),
        .Q(\ap_CS_fsm_reg_n_0_[22] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[22] ),
        .Q(\ap_CS_fsm_reg_n_0_[23] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[23] ),
        .Q(\ap_CS_fsm_reg_n_0_[24] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[24] ),
        .Q(\ap_CS_fsm_reg_n_0_[25] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[25] ),
        .Q(\ap_CS_fsm_reg_n_0_[26] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[26] ),
        .Q(\ap_CS_fsm_reg_n_0_[27] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[27] ),
        .Q(\ap_CS_fsm_reg_n_0_[28] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[28] ),
        .Q(\ap_CS_fsm_reg_n_0_[29] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[29] ),
        .Q(\ap_CS_fsm_reg_n_0_[30] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[30] ),
        .Q(\ap_CS_fsm_reg_n_0_[31] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[31] ),
        .Q(\ap_CS_fsm_reg_n_0_[32] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[33] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[32] ),
        .Q(\ap_CS_fsm_reg_n_0_[33] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[34] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[33] ),
        .Q(\ap_CS_fsm_reg_n_0_[34] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[35] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[34] ),
        .Q(\ap_CS_fsm_reg_n_0_[35] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[36] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[36]),
        .Q(ap_CS_fsm_state37),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[37] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[37]),
        .Q(grp_fu_271_ap_start),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[38] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_271_ap_start),
        .Q(\ap_CS_fsm_reg_n_0_[38] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[39] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[38] ),
        .Q(\ap_CS_fsm_reg_n_0_[39] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[40] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[39] ),
        .Q(\ap_CS_fsm_reg_n_0_[40] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[41] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[40] ),
        .Q(\ap_CS_fsm_reg_n_0_[41] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[42] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[41] ),
        .Q(\ap_CS_fsm_reg_n_0_[42] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[43] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[42] ),
        .Q(\ap_CS_fsm_reg_n_0_[43] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[44] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[43] ),
        .Q(\ap_CS_fsm_reg_n_0_[44] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[45] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[44] ),
        .Q(\ap_CS_fsm_reg_n_0_[45] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[46] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[45] ),
        .Q(\ap_CS_fsm_reg_n_0_[46] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[47] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[46] ),
        .Q(\ap_CS_fsm_reg_n_0_[47] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[48] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[47] ),
        .Q(\ap_CS_fsm_reg_n_0_[48] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[49] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[48] ),
        .Q(\ap_CS_fsm_reg_n_0_[49] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[50] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[49] ),
        .Q(\ap_CS_fsm_reg_n_0_[50] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[51] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[50] ),
        .Q(\ap_CS_fsm_reg_n_0_[51] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[52] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[51] ),
        .Q(\ap_CS_fsm_reg_n_0_[52] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[53] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[52] ),
        .Q(\ap_CS_fsm_reg_n_0_[53] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[54] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[53] ),
        .Q(\ap_CS_fsm_reg_n_0_[54] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[55] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[54] ),
        .Q(\ap_CS_fsm_reg_n_0_[55] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[56] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[55] ),
        .Q(\ap_CS_fsm_reg_n_0_[56] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[57] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[56] ),
        .Q(\ap_CS_fsm_reg_n_0_[57] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[58] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[57] ),
        .Q(\ap_CS_fsm_reg_n_0_[58] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[59] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[58] ),
        .Q(\ap_CS_fsm_reg_n_0_[59] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[60] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[59] ),
        .Q(\ap_CS_fsm_reg_n_0_[60] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[61] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[60] ),
        .Q(\ap_CS_fsm_reg_n_0_[61] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[62] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[61] ),
        .Q(\ap_CS_fsm_reg_n_0_[62] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[63] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[62] ),
        .Q(\ap_CS_fsm_reg_n_0_[63] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[64] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[63] ),
        .Q(\ap_CS_fsm_reg_n_0_[64] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[65] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[64] ),
        .Q(\ap_CS_fsm_reg_n_0_[65] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[66] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[65] ),
        .Q(\ap_CS_fsm_reg_n_0_[66] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[67] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[66] ),
        .Q(\ap_CS_fsm_reg_n_0_[67] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[68] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[67] ),
        .Q(\ap_CS_fsm_reg_n_0_[68] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[69] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[68] ),
        .Q(\ap_CS_fsm_reg_n_0_[69] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[70] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[69] ),
        .Q(\ap_CS_fsm_reg_n_0_[70] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[71] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[70] ),
        .Q(\ap_CS_fsm_reg_n_0_[71] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[72] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[71] ),
        .Q(ap_CS_fsm_state73),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[73] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state73),
        .Q(grp_fu_297_ap_start),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[74] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_297_ap_start),
        .Q(\ap_CS_fsm_reg_n_0_[74] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[75] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[74] ),
        .Q(\ap_CS_fsm_reg_n_0_[75] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[76] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[75] ),
        .Q(\ap_CS_fsm_reg_n_0_[76] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[77] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[76] ),
        .Q(\ap_CS_fsm_reg_n_0_[77] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[78] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[77] ),
        .Q(\ap_CS_fsm_reg_n_0_[78] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[79] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[78] ),
        .Q(\ap_CS_fsm_reg_n_0_[79] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(\ap_CS_fsm_reg_n_0_[7] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[80] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[79] ),
        .Q(\ap_CS_fsm_reg_n_0_[80] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[81] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[80] ),
        .Q(\ap_CS_fsm_reg_n_0_[81] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[82] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[81] ),
        .Q(\ap_CS_fsm_reg_n_0_[82] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[83] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[82] ),
        .Q(\ap_CS_fsm_reg_n_0_[83] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[84] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[83] ),
        .Q(\ap_CS_fsm_reg_n_0_[84] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[85] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[84] ),
        .Q(\ap_CS_fsm_reg_n_0_[85] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[86] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[85] ),
        .Q(\ap_CS_fsm_reg_n_0_[86] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[87] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[86] ),
        .Q(ap_CS_fsm_state88),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[88] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_CS_fsm_state88),
        .Q(grp_fu_319_ap_start),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[89] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_319_ap_start),
        .Q(\ap_CS_fsm_reg_n_0_[89] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[7] ),
        .Q(\ap_CS_fsm_reg_n_0_[8] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[90] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[89] ),
        .Q(\ap_CS_fsm_reg_n_0_[90] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[91] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[90] ),
        .Q(\ap_CS_fsm_reg_n_0_[91] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[92] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[91] ),
        .Q(\ap_CS_fsm_reg_n_0_[92] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[93] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[92] ),
        .Q(\ap_CS_fsm_reg_n_0_[93] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[94] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[93] ),
        .Q(\ap_CS_fsm_reg_n_0_[94] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[95] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[94] ),
        .Q(\ap_CS_fsm_reg_n_0_[95] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[96] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[95] ),
        .Q(\ap_CS_fsm_reg_n_0_[96] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[97] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[96] ),
        .Q(\ap_CS_fsm_reg_n_0_[97] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[98] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[97] ),
        .Q(\ap_CS_fsm_reg_n_0_[98] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[99] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[98] ),
        .Q(\ap_CS_fsm_reg_n_0_[99] ),
        .R(ap_rst));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[8] ),
        .Q(\ap_CS_fsm_reg_n_0_[9] ),
        .R(ap_rst));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_idle_INST_0
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(ap_start),
        .O(ap_idle));
  FDRE #(
    .INIT(1'b0)) 
    \btn1_verify_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Game_logic_urem_3cud_U2_n_1),
        .Q(\btn1_verify_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \btn2_verify_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Game_logic_urem_1dEe_U3_n_1),
        .Q(\btn2_verify_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \btn3_verify_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Game_logic_urem_1dEe_U4_n_0),
        .Q(\btn3_verify_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    \decrement_value[1]_i_1 
       (.I0(ap_CS_fsm_state103),
        .I1(rst),
        .I2(ap_CS_fsm_state2),
        .O(decrement_value));
  LUT1 #(
    .INIT(2'h1)) 
    \decrement_value[1]_i_3 
       (.I0(decrement_value_reg[1]),
        .O(\decrement_value[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \decrement_value_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(\decrement_value_reg[1]_i_2_n_7 ),
        .Q(decrement_value_reg[1]),
        .R(decrement_value));
  CARRY4 \decrement_value_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\decrement_value_reg[1]_i_2_n_0 ,\decrement_value_reg[1]_i_2_n_1 ,\decrement_value_reg[1]_i_2_n_2 ,\decrement_value_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\decrement_value_reg[1]_i_2_n_4 ,\decrement_value_reg[1]_i_2_n_5 ,\decrement_value_reg[1]_i_2_n_6 ,\decrement_value_reg[1]_i_2_n_7 }),
        .S({decrement_value_reg[4:2],\decrement_value[1]_i_3_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \decrement_value_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(\decrement_value_reg[1]_i_2_n_6 ),
        .Q(decrement_value_reg[2]),
        .R(decrement_value));
  FDRE #(
    .INIT(1'b0)) 
    \decrement_value_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(\decrement_value_reg[1]_i_2_n_5 ),
        .Q(decrement_value_reg[3]),
        .R(decrement_value));
  FDRE #(
    .INIT(1'b0)) 
    \decrement_value_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(\decrement_value_reg[1]_i_2_n_4 ),
        .Q(decrement_value_reg[4]),
        .R(decrement_value));
  FDRE #(
    .INIT(1'b0)) 
    \decrement_value_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(\decrement_value_reg[5]_i_1_n_7 ),
        .Q(decrement_value_reg[5]),
        .R(decrement_value));
  CARRY4 \decrement_value_reg[5]_i_1 
       (.CI(\decrement_value_reg[1]_i_2_n_0 ),
        .CO({\decrement_value_reg[5]_i_1_n_0 ,\decrement_value_reg[5]_i_1_n_1 ,\decrement_value_reg[5]_i_1_n_2 ,\decrement_value_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\decrement_value_reg[5]_i_1_n_4 ,\decrement_value_reg[5]_i_1_n_5 ,\decrement_value_reg[5]_i_1_n_6 ,\decrement_value_reg[5]_i_1_n_7 }),
        .S(decrement_value_reg[8:5]));
  FDRE #(
    .INIT(1'b0)) 
    \decrement_value_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(\decrement_value_reg[5]_i_1_n_6 ),
        .Q(decrement_value_reg[6]),
        .R(decrement_value));
  FDRE #(
    .INIT(1'b0)) 
    \decrement_value_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(\decrement_value_reg[5]_i_1_n_5 ),
        .Q(decrement_value_reg[7]),
        .R(decrement_value));
  FDRE #(
    .INIT(1'b0)) 
    \decrement_value_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(\decrement_value_reg[5]_i_1_n_4 ),
        .Q(decrement_value_reg[8]),
        .R(decrement_value));
  FDRE #(
    .INIT(1'b0)) 
    \decrement_value_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state103),
        .D(\decrement_value_reg[9]_i_1_n_7 ),
        .Q(decrement_value_reg[9]),
        .R(decrement_value));
  CARRY4 \decrement_value_reg[9]_i_1 
       (.CI(\decrement_value_reg[5]_i_1_n_0 ),
        .CO(\NLW_decrement_value_reg[9]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_decrement_value_reg[9]_i_1_O_UNCONNECTED [3:1],\decrement_value_reg[9]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,decrement_value_reg[9]}));
  LUT6 #(
    .INIT(64'hD1D1D1D1F3C0C0C0)) 
    \newRound[0]_i_1 
       (.I0(ap_CS_fsm_state37),
        .I1(ap_CS_fsm_state104),
        .I2(not_or_cond3_i_fu_390_p2),
        .I3(rst),
        .I4(ap_CS_fsm_state2),
        .I5(\newRound_reg_n_0_[0] ),
        .O(\newRound[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \newRound[0]_i_2 
       (.I0(\btn2_verify_reg_n_0_[0] ),
        .I1(btn2),
        .I2(\btn3_verify_reg_n_0_[0] ),
        .I3(btn3),
        .I4(btn1),
        .I5(\btn1_verify_reg_n_0_[0] ),
        .O(not_or_cond3_i_fu_390_p2));
  FDRE #(
    .INIT(1'b0)) 
    \newRound_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\newRound[0]_i_1_n_0 ),
        .Q(\newRound_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \slow_down_clock[0]_i_2 
       (.I0(slow_down_clock_reg[0]),
        .O(\slow_down_clock[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[0]_i_1_n_7 ),
        .Q(slow_down_clock_reg[0]),
        .R(1'b0));
  CARRY4 \slow_down_clock_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\slow_down_clock_reg[0]_i_1_n_0 ,\slow_down_clock_reg[0]_i_1_n_1 ,\slow_down_clock_reg[0]_i_1_n_2 ,\slow_down_clock_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\slow_down_clock_reg[0]_i_1_n_4 ,\slow_down_clock_reg[0]_i_1_n_5 ,\slow_down_clock_reg[0]_i_1_n_6 ,\slow_down_clock_reg[0]_i_1_n_7 }),
        .S({slow_down_clock_reg[3:1],\slow_down_clock[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[8]_i_1_n_5 ),
        .Q(slow_down_clock_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[8]_i_1_n_4 ),
        .Q(slow_down_clock_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[12]_i_1_n_7 ),
        .Q(slow_down_clock_reg[12]),
        .R(1'b0));
  CARRY4 \slow_down_clock_reg[12]_i_1 
       (.CI(\slow_down_clock_reg[8]_i_1_n_0 ),
        .CO({\slow_down_clock_reg[12]_i_1_n_0 ,\slow_down_clock_reg[12]_i_1_n_1 ,\slow_down_clock_reg[12]_i_1_n_2 ,\slow_down_clock_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\slow_down_clock_reg[12]_i_1_n_4 ,\slow_down_clock_reg[12]_i_1_n_5 ,\slow_down_clock_reg[12]_i_1_n_6 ,\slow_down_clock_reg[12]_i_1_n_7 }),
        .S(slow_down_clock_reg[15:12]));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[12]_i_1_n_6 ),
        .Q(slow_down_clock_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[12]_i_1_n_5 ),
        .Q(slow_down_clock_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[12]_i_1_n_4 ),
        .Q(slow_down_clock_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[16]_i_1_n_7 ),
        .Q(slow_down_clock_reg[16]),
        .R(1'b0));
  CARRY4 \slow_down_clock_reg[16]_i_1 
       (.CI(\slow_down_clock_reg[12]_i_1_n_0 ),
        .CO({\slow_down_clock_reg[16]_i_1_n_0 ,\slow_down_clock_reg[16]_i_1_n_1 ,\slow_down_clock_reg[16]_i_1_n_2 ,\slow_down_clock_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\slow_down_clock_reg[16]_i_1_n_4 ,\slow_down_clock_reg[16]_i_1_n_5 ,\slow_down_clock_reg[16]_i_1_n_6 ,\slow_down_clock_reg[16]_i_1_n_7 }),
        .S(slow_down_clock_reg[19:16]));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[16]_i_1_n_6 ),
        .Q(slow_down_clock_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[16]_i_1_n_5 ),
        .Q(slow_down_clock_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[16]_i_1_n_4 ),
        .Q(slow_down_clock_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[0]_i_1_n_6 ),
        .Q(slow_down_clock_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[20]_i_1_n_7 ),
        .Q(slow_down_clock_reg[20]),
        .R(1'b0));
  CARRY4 \slow_down_clock_reg[20]_i_1 
       (.CI(\slow_down_clock_reg[16]_i_1_n_0 ),
        .CO({\slow_down_clock_reg[20]_i_1_n_0 ,\slow_down_clock_reg[20]_i_1_n_1 ,\slow_down_clock_reg[20]_i_1_n_2 ,\slow_down_clock_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\slow_down_clock_reg[20]_i_1_n_4 ,\slow_down_clock_reg[20]_i_1_n_5 ,\slow_down_clock_reg[20]_i_1_n_6 ,\slow_down_clock_reg[20]_i_1_n_7 }),
        .S(slow_down_clock_reg[23:20]));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[20]_i_1_n_6 ),
        .Q(slow_down_clock_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[20]_i_1_n_5 ),
        .Q(slow_down_clock_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[20]_i_1_n_4 ),
        .Q(slow_down_clock_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[24]_i_1_n_7 ),
        .Q(slow_down_clock_reg[24]),
        .R(1'b0));
  CARRY4 \slow_down_clock_reg[24]_i_1 
       (.CI(\slow_down_clock_reg[20]_i_1_n_0 ),
        .CO({\slow_down_clock_reg[24]_i_1_n_0 ,\slow_down_clock_reg[24]_i_1_n_1 ,\slow_down_clock_reg[24]_i_1_n_2 ,\slow_down_clock_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\slow_down_clock_reg[24]_i_1_n_4 ,\slow_down_clock_reg[24]_i_1_n_5 ,\slow_down_clock_reg[24]_i_1_n_6 ,\slow_down_clock_reg[24]_i_1_n_7 }),
        .S(slow_down_clock_reg[27:24]));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[24]_i_1_n_6 ),
        .Q(slow_down_clock_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[24]_i_1_n_5 ),
        .Q(slow_down_clock_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[24]_i_1_n_4 ),
        .Q(slow_down_clock_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[28]_i_1_n_7 ),
        .Q(slow_down_clock_reg[28]),
        .R(1'b0));
  CARRY4 \slow_down_clock_reg[28]_i_1 
       (.CI(\slow_down_clock_reg[24]_i_1_n_0 ),
        .CO({\NLW_slow_down_clock_reg[28]_i_1_CO_UNCONNECTED [3],\slow_down_clock_reg[28]_i_1_n_1 ,\slow_down_clock_reg[28]_i_1_n_2 ,\slow_down_clock_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\slow_down_clock_reg[28]_i_1_n_4 ,\slow_down_clock_reg[28]_i_1_n_5 ,\slow_down_clock_reg[28]_i_1_n_6 ,\slow_down_clock_reg[28]_i_1_n_7 }),
        .S(slow_down_clock_reg[31:28]));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[28]_i_1_n_6 ),
        .Q(slow_down_clock_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[0]_i_1_n_5 ),
        .Q(slow_down_clock_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[28]_i_1_n_5 ),
        .Q(slow_down_clock_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[28]_i_1_n_4 ),
        .Q(slow_down_clock_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[0]_i_1_n_4 ),
        .Q(slow_down_clock_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[4]_i_1_n_7 ),
        .Q(slow_down_clock_reg[4]),
        .R(1'b0));
  CARRY4 \slow_down_clock_reg[4]_i_1 
       (.CI(\slow_down_clock_reg[0]_i_1_n_0 ),
        .CO({\slow_down_clock_reg[4]_i_1_n_0 ,\slow_down_clock_reg[4]_i_1_n_1 ,\slow_down_clock_reg[4]_i_1_n_2 ,\slow_down_clock_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\slow_down_clock_reg[4]_i_1_n_4 ,\slow_down_clock_reg[4]_i_1_n_5 ,\slow_down_clock_reg[4]_i_1_n_6 ,\slow_down_clock_reg[4]_i_1_n_7 }),
        .S(slow_down_clock_reg[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[4]_i_1_n_6 ),
        .Q(slow_down_clock_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[4]_i_1_n_5 ),
        .Q(slow_down_clock_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[4]_i_1_n_4 ),
        .Q(slow_down_clock_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[8]_i_1_n_7 ),
        .Q(slow_down_clock_reg[8]),
        .R(1'b0));
  CARRY4 \slow_down_clock_reg[8]_i_1 
       (.CI(\slow_down_clock_reg[4]_i_1_n_0 ),
        .CO({\slow_down_clock_reg[8]_i_1_n_0 ,\slow_down_clock_reg[8]_i_1_n_1 ,\slow_down_clock_reg[8]_i_1_n_2 ,\slow_down_clock_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\slow_down_clock_reg[8]_i_1_n_4 ,\slow_down_clock_reg[8]_i_1_n_5 ,\slow_down_clock_reg[8]_i_1_n_6 ,\slow_down_clock_reg[8]_i_1_n_7 }),
        .S(slow_down_clock_reg[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \slow_down_clock_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_220_ap_start),
        .D(\slow_down_clock_reg[8]_i_1_n_6 ),
        .Q(slow_down_clock_reg[9]),
        .R(1'b0));
  CARRY4 \time_remaining_out_V[3]_INST_0_i_1 
       (.CI(1'b0),
        .CO({\time_remaining_out_V[3]_INST_0_i_1_n_0 ,\time_remaining_out_V[3]_INST_0_i_1_n_1 ,\time_remaining_out_V[3]_INST_0_i_1_n_2 ,\time_remaining_out_V[3]_INST_0_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(time_remaining_in_V[3:0]),
        .O(tmp_4_i_fu_240_p2[3:0]),
        .S({\time_remaining_out_V[3]_INST_0_i_2_n_0 ,\time_remaining_out_V[3]_INST_0_i_3_n_0 ,\time_remaining_out_V[3]_INST_0_i_4_n_0 ,time_remaining_in_V[0]}));
  LUT2 #(
    .INIT(4'h9)) 
    \time_remaining_out_V[3]_INST_0_i_2 
       (.I0(time_remaining_in_V[3]),
        .I1(decrement_value_reg[3]),
        .O(\time_remaining_out_V[3]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \time_remaining_out_V[3]_INST_0_i_3 
       (.I0(time_remaining_in_V[2]),
        .I1(decrement_value_reg[2]),
        .O(\time_remaining_out_V[3]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \time_remaining_out_V[3]_INST_0_i_4 
       (.I0(time_remaining_in_V[1]),
        .I1(decrement_value_reg[1]),
        .O(\time_remaining_out_V[3]_INST_0_i_4_n_0 ));
  CARRY4 \time_remaining_out_V[7]_INST_0_i_1 
       (.CI(\time_remaining_out_V[3]_INST_0_i_1_n_0 ),
        .CO({\time_remaining_out_V[7]_INST_0_i_1_n_0 ,\time_remaining_out_V[7]_INST_0_i_1_n_1 ,\time_remaining_out_V[7]_INST_0_i_1_n_2 ,\time_remaining_out_V[7]_INST_0_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(time_remaining_in_V[7:4]),
        .O(tmp_4_i_fu_240_p2[7:4]),
        .S({\time_remaining_out_V[7]_INST_0_i_2_n_0 ,\time_remaining_out_V[7]_INST_0_i_3_n_0 ,\time_remaining_out_V[7]_INST_0_i_4_n_0 ,\time_remaining_out_V[7]_INST_0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \time_remaining_out_V[7]_INST_0_i_2 
       (.I0(time_remaining_in_V[7]),
        .I1(decrement_value_reg[7]),
        .O(\time_remaining_out_V[7]_INST_0_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \time_remaining_out_V[7]_INST_0_i_3 
       (.I0(time_remaining_in_V[6]),
        .I1(decrement_value_reg[6]),
        .O(\time_remaining_out_V[7]_INST_0_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \time_remaining_out_V[7]_INST_0_i_4 
       (.I0(time_remaining_in_V[5]),
        .I1(decrement_value_reg[5]),
        .O(\time_remaining_out_V[7]_INST_0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \time_remaining_out_V[7]_INST_0_i_5 
       (.I0(time_remaining_in_V[4]),
        .I1(decrement_value_reg[4]),
        .O(\time_remaining_out_V[7]_INST_0_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \time_remaining_out_V[9]_INST_0_i_10 
       (.I0(time_remaining_in_V[8]),
        .I1(decrement_value_reg[8]),
        .O(\time_remaining_out_V[9]_INST_0_i_10_n_0 ));
  CARRY4 \time_remaining_out_V[9]_INST_0_i_2 
       (.CI(\time_remaining_out_V[7]_INST_0_i_1_n_0 ),
        .CO({\NLW_time_remaining_out_V[9]_INST_0_i_2_CO_UNCONNECTED [3:1],\time_remaining_out_V[9]_INST_0_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,time_remaining_in_V[8]}),
        .O({\NLW_time_remaining_out_V[9]_INST_0_i_2_O_UNCONNECTED [3:2],tmp_4_i_fu_240_p2[9:8]}),
        .S({1'b0,1'b0,\time_remaining_out_V[9]_INST_0_i_9_n_0 ,\time_remaining_out_V[9]_INST_0_i_10_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \time_remaining_out_V[9]_INST_0_i_9 
       (.I0(time_remaining_in_V[9]),
        .I1(decrement_value_reg[9]),
        .O(\time_remaining_out_V[9]_INST_0_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \time_remaining_out_V_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(time_remaining_out_V[0]),
        .Q(time_remaining_out_V_preg[0]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \time_remaining_out_V_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(time_remaining_out_V[1]),
        .Q(time_remaining_out_V_preg[1]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \time_remaining_out_V_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(time_remaining_out_V[2]),
        .Q(time_remaining_out_V_preg[2]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \time_remaining_out_V_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(time_remaining_out_V[3]),
        .Q(time_remaining_out_V_preg[3]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \time_remaining_out_V_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(time_remaining_out_V[4]),
        .Q(time_remaining_out_V_preg[4]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \time_remaining_out_V_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(time_remaining_out_V[5]),
        .Q(time_remaining_out_V_preg[5]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \time_remaining_out_V_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(time_remaining_out_V[6]),
        .Q(time_remaining_out_V_preg[6]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \time_remaining_out_V_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(time_remaining_out_V[7]),
        .Q(time_remaining_out_V_preg[7]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \time_remaining_out_V_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(time_remaining_out_V[8]),
        .Q(time_remaining_out_V_preg[8]),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    \time_remaining_out_V_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(time_remaining_out_V[9]),
        .Q(time_remaining_out_V_preg[9]),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_i_i_reg_458[13]_i_2 
       (.I0(tmp_i_i_fu_254_p1[10]),
        .I1(\tmp_i_i_reg_458_reg[13]_i_6_n_3 ),
        .O(\tmp_i_i_reg_458[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_i_i_reg_458[13]_i_3 
       (.I0(tmp_i_i_fu_254_p1[9]),
        .I1(\tmp_i_i_reg_458_reg[13]_i_7_n_4 ),
        .O(\tmp_i_i_reg_458[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_i_i_reg_458[13]_i_4 
       (.I0(tmp_i_i_fu_254_p1[8]),
        .I1(\tmp_i_i_reg_458_reg[13]_i_7_n_5 ),
        .O(\tmp_i_i_reg_458[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_i_i_reg_458[13]_i_5 
       (.I0(tmp_i_i_fu_254_p1[7]),
        .I1(\tmp_i_i_reg_458_reg[13]_i_7_n_6 ),
        .O(\tmp_i_i_reg_458[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_i_i_reg_458[13]_i_8 
       (.I0(tmp_i_i_fu_254_p1[10]),
        .I1(tmp_i_i_fu_254_p1[8]),
        .O(\tmp_i_i_reg_458[13]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_i_i_reg_458[13]_i_9 
       (.I0(tmp_i_i_fu_254_p1[9]),
        .I1(tmp_i_i_fu_254_p1[7]),
        .O(\tmp_i_i_reg_458[13]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_i_i_reg_458[1]_i_2 
       (.I0(tmp_i_i_fu_254_p1[4]),
        .I1(tmp_i_i_fu_254_p1[2]),
        .O(\tmp_i_i_reg_458[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_i_i_reg_458[1]_i_3 
       (.I0(tmp_i_i_fu_254_p1[3]),
        .I1(tmp_i_i_fu_254_p1[1]),
        .O(\tmp_i_i_reg_458[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_i_i_reg_458[1]_i_4 
       (.I0(tmp_i_i_fu_254_p1[2]),
        .I1(tmp_i_i_fu_254_p1[0]),
        .O(\tmp_i_i_reg_458[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_i_i_reg_458[5]_i_2 
       (.I0(tmp_i_i_fu_254_p1[2]),
        .I1(\tmp_i_i_reg_458_reg[9]_i_6_n_7 ),
        .O(\tmp_i_i_reg_458[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_i_i_reg_458[5]_i_3 
       (.I0(tmp_i_i_fu_254_p1[1]),
        .I1(\tmp_i_i_reg_458_reg[1]_i_1_n_4 ),
        .O(\tmp_i_i_reg_458[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_i_i_reg_458[5]_i_4 
       (.I0(tmp_i_i_fu_254_p1[0]),
        .I1(\tmp_i_i_reg_458_reg[1]_i_1_n_5 ),
        .O(\tmp_i_i_reg_458[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_i_i_reg_458[9]_i_10 
       (.I0(tmp_i_i_fu_254_p1[5]),
        .I1(tmp_i_i_fu_254_p1[3]),
        .O(\tmp_i_i_reg_458[9]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_i_i_reg_458[9]_i_2 
       (.I0(tmp_i_i_fu_254_p1[6]),
        .I1(\tmp_i_i_reg_458_reg[13]_i_7_n_7 ),
        .O(\tmp_i_i_reg_458[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_i_i_reg_458[9]_i_3 
       (.I0(tmp_i_i_fu_254_p1[5]),
        .I1(\tmp_i_i_reg_458_reg[9]_i_6_n_4 ),
        .O(\tmp_i_i_reg_458[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_i_i_reg_458[9]_i_4 
       (.I0(tmp_i_i_fu_254_p1[4]),
        .I1(\tmp_i_i_reg_458_reg[9]_i_6_n_5 ),
        .O(\tmp_i_i_reg_458[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_i_i_reg_458[9]_i_5 
       (.I0(tmp_i_i_fu_254_p1[3]),
        .I1(\tmp_i_i_reg_458_reg[9]_i_6_n_6 ),
        .O(\tmp_i_i_reg_458[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_i_i_reg_458[9]_i_7 
       (.I0(tmp_i_i_fu_254_p1[8]),
        .I1(tmp_i_i_fu_254_p1[6]),
        .O(\tmp_i_i_reg_458[9]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_i_i_reg_458[9]_i_8 
       (.I0(tmp_i_i_fu_254_p1[7]),
        .I1(tmp_i_i_fu_254_p1[5]),
        .O(\tmp_i_i_reg_458[9]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_i_i_reg_458[9]_i_9 
       (.I0(tmp_i_i_fu_254_p1[6]),
        .I1(tmp_i_i_fu_254_p1[4]),
        .O(\tmp_i_i_reg_458[9]_i_9_n_0 ));
  FDRE \tmp_i_i_reg_458_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[37]),
        .D(tmp_i_i_fu_254_p1[0]),
        .Q(tmp_i_i_reg_458[0]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_458_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[37]),
        .D(tmp_i_i_fu_254_p2[10]),
        .Q(tmp_i_i_reg_458[10]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_458_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[37]),
        .D(tmp_i_i_fu_254_p2[11]),
        .Q(tmp_i_i_reg_458[11]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_458_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[37]),
        .D(tmp_i_i_fu_254_p2[12]),
        .Q(tmp_i_i_reg_458[12]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_458_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[37]),
        .D(tmp_i_i_fu_254_p2[13]),
        .Q(tmp_i_i_reg_458[13]),
        .R(1'b0));
  CARRY4 \tmp_i_i_reg_458_reg[13]_i_1 
       (.CI(\tmp_i_i_reg_458_reg[9]_i_1_n_0 ),
        .CO({\tmp_i_i_reg_458_reg[13]_i_1_n_0 ,\tmp_i_i_reg_458_reg[13]_i_1_n_1 ,\tmp_i_i_reg_458_reg[13]_i_1_n_2 ,\tmp_i_i_reg_458_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_i_i_fu_254_p1[10:7]),
        .O(tmp_i_i_fu_254_p2[13:10]),
        .S({\tmp_i_i_reg_458[13]_i_2_n_0 ,\tmp_i_i_reg_458[13]_i_3_n_0 ,\tmp_i_i_reg_458[13]_i_4_n_0 ,\tmp_i_i_reg_458[13]_i_5_n_0 }));
  CARRY4 \tmp_i_i_reg_458_reg[13]_i_6 
       (.CI(\tmp_i_i_reg_458_reg[13]_i_7_n_0 ),
        .CO({\NLW_tmp_i_i_reg_458_reg[13]_i_6_CO_UNCONNECTED [3:1],\tmp_i_i_reg_458_reg[13]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_i_i_reg_458_reg[13]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \tmp_i_i_reg_458_reg[13]_i_7 
       (.CI(\tmp_i_i_reg_458_reg[9]_i_6_n_0 ),
        .CO({\tmp_i_i_reg_458_reg[13]_i_7_n_0 ,\tmp_i_i_reg_458_reg[13]_i_7_n_1 ,\tmp_i_i_reg_458_reg[13]_i_7_n_2 ,\tmp_i_i_reg_458_reg[13]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_i_i_fu_254_p1[10:9]}),
        .O({\tmp_i_i_reg_458_reg[13]_i_7_n_4 ,\tmp_i_i_reg_458_reg[13]_i_7_n_5 ,\tmp_i_i_reg_458_reg[13]_i_7_n_6 ,\tmp_i_i_reg_458_reg[13]_i_7_n_7 }),
        .S({tmp_i_i_fu_254_p1[10:9],\tmp_i_i_reg_458[13]_i_8_n_0 ,\tmp_i_i_reg_458[13]_i_9_n_0 }));
  FDRE \tmp_i_i_reg_458_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[37]),
        .D(tmp_i_i_fu_254_p2[14]),
        .Q(tmp_i_i_reg_458[14]),
        .R(1'b0));
  CARRY4 \tmp_i_i_reg_458_reg[14]_i_1 
       (.CI(\tmp_i_i_reg_458_reg[13]_i_1_n_0 ),
        .CO({\NLW_tmp_i_i_reg_458_reg[14]_i_1_CO_UNCONNECTED [3:1],tmp_i_i_fu_254_p2[14]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_i_i_reg_458_reg[14]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \tmp_i_i_reg_458_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[37]),
        .D(tmp_i_i_fu_254_p2[1]),
        .Q(tmp_i_i_reg_458[1]),
        .R(1'b0));
  CARRY4 \tmp_i_i_reg_458_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\tmp_i_i_reg_458_reg[1]_i_1_n_0 ,\tmp_i_i_reg_458_reg[1]_i_1_n_1 ,\tmp_i_i_reg_458_reg[1]_i_1_n_2 ,\tmp_i_i_reg_458_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_i_i_fu_254_p1[4:2],1'b0}),
        .O({\tmp_i_i_reg_458_reg[1]_i_1_n_4 ,\tmp_i_i_reg_458_reg[1]_i_1_n_5 ,\tmp_i_i_reg_458_reg[1]_i_1_n_6 ,tmp_i_i_fu_254_p2[1]}),
        .S({\tmp_i_i_reg_458[1]_i_2_n_0 ,\tmp_i_i_reg_458[1]_i_3_n_0 ,\tmp_i_i_reg_458[1]_i_4_n_0 ,tmp_i_i_fu_254_p1[1]}));
  FDRE \tmp_i_i_reg_458_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[37]),
        .D(tmp_i_i_fu_254_p2[2]),
        .Q(tmp_i_i_reg_458[2]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_458_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[37]),
        .D(tmp_i_i_fu_254_p2[3]),
        .Q(tmp_i_i_reg_458[3]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_458_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[37]),
        .D(tmp_i_i_fu_254_p2[4]),
        .Q(tmp_i_i_reg_458[4]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_458_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[37]),
        .D(tmp_i_i_fu_254_p2[5]),
        .Q(tmp_i_i_reg_458[5]),
        .R(1'b0));
  CARRY4 \tmp_i_i_reg_458_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\tmp_i_i_reg_458_reg[5]_i_1_n_0 ,\tmp_i_i_reg_458_reg[5]_i_1_n_1 ,\tmp_i_i_reg_458_reg[5]_i_1_n_2 ,\tmp_i_i_reg_458_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_i_i_fu_254_p1[2:0],1'b0}),
        .O(tmp_i_i_fu_254_p2[5:2]),
        .S({\tmp_i_i_reg_458[5]_i_2_n_0 ,\tmp_i_i_reg_458[5]_i_3_n_0 ,\tmp_i_i_reg_458[5]_i_4_n_0 ,\tmp_i_i_reg_458_reg[1]_i_1_n_6 }));
  FDRE \tmp_i_i_reg_458_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[37]),
        .D(tmp_i_i_fu_254_p2[6]),
        .Q(tmp_i_i_reg_458[6]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_458_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[37]),
        .D(tmp_i_i_fu_254_p2[7]),
        .Q(tmp_i_i_reg_458[7]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_458_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[37]),
        .D(tmp_i_i_fu_254_p2[8]),
        .Q(tmp_i_i_reg_458[8]),
        .R(1'b0));
  FDRE \tmp_i_i_reg_458_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[37]),
        .D(tmp_i_i_fu_254_p2[9]),
        .Q(tmp_i_i_reg_458[9]),
        .R(1'b0));
  CARRY4 \tmp_i_i_reg_458_reg[9]_i_1 
       (.CI(\tmp_i_i_reg_458_reg[5]_i_1_n_0 ),
        .CO({\tmp_i_i_reg_458_reg[9]_i_1_n_0 ,\tmp_i_i_reg_458_reg[9]_i_1_n_1 ,\tmp_i_i_reg_458_reg[9]_i_1_n_2 ,\tmp_i_i_reg_458_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_i_i_fu_254_p1[6:3]),
        .O(tmp_i_i_fu_254_p2[9:6]),
        .S({\tmp_i_i_reg_458[9]_i_2_n_0 ,\tmp_i_i_reg_458[9]_i_3_n_0 ,\tmp_i_i_reg_458[9]_i_4_n_0 ,\tmp_i_i_reg_458[9]_i_5_n_0 }));
  CARRY4 \tmp_i_i_reg_458_reg[9]_i_6 
       (.CI(\tmp_i_i_reg_458_reg[1]_i_1_n_0 ),
        .CO({\tmp_i_i_reg_458_reg[9]_i_6_n_0 ,\tmp_i_i_reg_458_reg[9]_i_6_n_1 ,\tmp_i_i_reg_458_reg[9]_i_6_n_2 ,\tmp_i_i_reg_458_reg[9]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_i_i_fu_254_p1[8:5]),
        .O({\tmp_i_i_reg_458_reg[9]_i_6_n_4 ,\tmp_i_i_reg_458_reg[9]_i_6_n_5 ,\tmp_i_i_reg_458_reg[9]_i_6_n_6 ,\tmp_i_i_reg_458_reg[9]_i_6_n_7 }),
        .S({\tmp_i_i_reg_458[9]_i_7_n_0 ,\tmp_i_i_reg_458[9]_i_8_n_0 ,\tmp_i_i_reg_458[9]_i_9_n_0 ,\tmp_i_i_reg_458[9]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    verify1_out_preg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(verify1_out),
        .Q(verify1_out_preg),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    verify2_out_preg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(verify2_out),
        .Q(verify2_out_preg),
        .R(ap_rst));
  FDRE #(
    .INIT(1'b0)) 
    verify3_out_preg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(verify3_out),
        .Q(verify3_out_preg),
        .R(ap_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_1dEe
   (\r_stage_reg[11] ,
    rst_0,
    verify2_out,
    \remd_tmp_reg[7] ,
    Q,
    ap_clk,
    ap_rst,
    E,
    dividend0_reg,
    \r_stage_reg[11]_0 ,
    rst,
    verify2_out_preg_reg,
    verify2_out_preg);
  output [0:0]\r_stage_reg[11] ;
  output rst_0;
  output verify2_out;
  output [7:0]\remd_tmp_reg[7] ;
  input [3:0]Q;
  input ap_clk;
  input ap_rst;
  input [0:0]E;
  input [10:0]dividend0_reg;
  input \r_stage_reg[11]_0 ;
  input rst;
  input verify2_out_preg_reg;
  input verify2_out_preg;

  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire [10:0]dividend0_reg;
  wire [0:0]\r_stage_reg[11] ;
  wire \r_stage_reg[11]_0 ;
  wire [7:0]\remd_tmp_reg[7] ;
  wire rst;
  wire rst_0;
  wire verify2_out;
  wire verify2_out_preg;
  wire verify2_out_preg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_1dEe_div_1 Game_logic_urem_1dEe_div_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .dividend0_reg_0(dividend0_reg),
        .\r_stage_reg[11] (\r_stage_reg[11] ),
        .\r_stage_reg[11]_0 (\r_stage_reg[11]_0 ),
        .\remd_tmp_reg[7] (\remd_tmp_reg[7] ),
        .rst(rst),
        .rst_0(rst_0),
        .verify2_out(verify2_out),
        .verify2_out_preg(verify2_out_preg),
        .verify2_out_preg_reg(verify2_out_preg_reg));
endmodule

(* ORIG_REF_NAME = "Game_logic_urem_1dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_1dEe_0
   (rst_0,
    \remd_reg[10] ,
    verify3_out,
    Q,
    ap_clk,
    ap_rst,
    dividend0_reg,
    dividend0_reg_0,
    \r_stage_reg[11] ,
    rst,
    verify3_out_preg_reg,
    verify3_out_preg);
  output rst_0;
  output [10:0]\remd_reg[10] ;
  output verify3_out;
  input [3:0]Q;
  input ap_clk;
  input ap_rst;
  input [0:0]dividend0_reg;
  input [7:0]dividend0_reg_0;
  input \r_stage_reg[11] ;
  input rst;
  input verify3_out_preg_reg;
  input verify3_out_preg;

  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire [0:0]dividend0_reg;
  wire [7:0]dividend0_reg_0;
  wire \r_stage_reg[11] ;
  wire [10:0]\remd_reg[10] ;
  wire rst;
  wire rst_0;
  wire verify3_out;
  wire verify3_out_preg;
  wire verify3_out_preg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_1dEe_div Game_logic_urem_1dEe_div_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .dividend0_reg_0(dividend0_reg),
        .dividend0_reg_1(dividend0_reg_0),
        .\r_stage_reg[11] (\r_stage_reg[11] ),
        .\remd_reg[10]_0 (\remd_reg[10] ),
        .rst(rst),
        .rst_0(rst_0),
        .verify3_out(verify3_out),
        .verify3_out_preg(verify3_out_preg),
        .verify3_out_preg_reg(verify3_out_preg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_1dEe_div
   (rst_0,
    \remd_reg[10]_0 ,
    verify3_out,
    Q,
    ap_clk,
    ap_rst,
    dividend0_reg_0,
    dividend0_reg_1,
    \r_stage_reg[11] ,
    rst,
    verify3_out_preg_reg,
    verify3_out_preg);
  output rst_0;
  output [10:0]\remd_reg[10]_0 ;
  output verify3_out;
  input [3:0]Q;
  input ap_clk;
  input ap_rst;
  input [0:0]dividend0_reg_0;
  input [7:0]dividend0_reg_1;
  input \r_stage_reg[11] ;
  input rst;
  input verify3_out_preg_reg;
  input verify3_out_preg;

  wire Game_logic_urem_1dEe_div_u_0_n_0;
  wire Game_logic_urem_1dEe_div_u_0_n_1;
  wire Game_logic_urem_1dEe_div_u_0_n_10;
  wire Game_logic_urem_1dEe_div_u_0_n_11;
  wire Game_logic_urem_1dEe_div_u_0_n_2;
  wire Game_logic_urem_1dEe_div_u_0_n_3;
  wire Game_logic_urem_1dEe_div_u_0_n_4;
  wire Game_logic_urem_1dEe_div_u_0_n_5;
  wire Game_logic_urem_1dEe_div_u_0_n_6;
  wire Game_logic_urem_1dEe_div_u_0_n_7;
  wire Game_logic_urem_1dEe_div_u_0_n_8;
  wire Game_logic_urem_1dEe_div_u_0_n_9;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire [0:0]dividend0_reg_0;
  wire [7:0]dividend0_reg_1;
  wire dividend0_reg_n_100;
  wire dividend0_reg_n_101;
  wire dividend0_reg_n_102;
  wire dividend0_reg_n_103;
  wire dividend0_reg_n_104;
  wire dividend0_reg_n_105;
  wire dividend0_reg_n_95;
  wire dividend0_reg_n_96;
  wire dividend0_reg_n_97;
  wire dividend0_reg_n_98;
  wire dividend0_reg_n_99;
  wire \r_stage_reg[11] ;
  wire [10:0]\remd_reg[10]_0 ;
  wire rst;
  wire rst_0;
  wire start0_reg_n_0;
  wire verify3_out;
  wire verify3_out_INST_0_i_1_n_0;
  wire verify3_out_preg;
  wire verify3_out_preg_reg;
  wire NLW_dividend0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dividend0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dividend0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dividend0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dividend0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dividend0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dividend0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dividend0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dividend0_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_dividend0_reg_P_UNCONNECTED;
  wire [47:0]NLW_dividend0_reg_PCOUT_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_1dEe_div_u Game_logic_urem_1dEe_div_u_0
       (.D({dividend0_reg_n_95,dividend0_reg_n_96,dividend0_reg_n_97,dividend0_reg_n_98,dividend0_reg_n_99,dividend0_reg_n_100,dividend0_reg_n_101,dividend0_reg_n_102,dividend0_reg_n_103,dividend0_reg_n_104,dividend0_reg_n_105}),
        .E(start0_reg_n_0),
        .Q({Game_logic_urem_1dEe_div_u_0_n_1,Game_logic_urem_1dEe_div_u_0_n_2,Game_logic_urem_1dEe_div_u_0_n_3,Game_logic_urem_1dEe_div_u_0_n_4,Game_logic_urem_1dEe_div_u_0_n_5,Game_logic_urem_1dEe_div_u_0_n_6,Game_logic_urem_1dEe_div_u_0_n_7,Game_logic_urem_1dEe_div_u_0_n_8,Game_logic_urem_1dEe_div_u_0_n_9,Game_logic_urem_1dEe_div_u_0_n_10,Game_logic_urem_1dEe_div_u_0_n_11}),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\r_stage_reg[11]_0 (Game_logic_urem_1dEe_div_u_0_n_0),
        .\r_stage_reg[11]_1 (\r_stage_reg[11] ));
  LUT6 #(
    .INIT(64'hFF70FF70FF700070)) 
    \btn3_verify[0]_i_1 
       (.I0(rst),
        .I1(Q[0]),
        .I2(verify3_out_preg_reg),
        .I3(Q[3]),
        .I4(\remd_reg[10]_0 [6]),
        .I5(verify3_out_INST_0_i_1_n_0),
        .O(rst_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dividend0_reg
       (.A({dividend0_reg_1[7],dividend0_reg_1[7],dividend0_reg_1[7],dividend0_reg_1[7],dividend0_reg_1[7],dividend0_reg_1[7],dividend0_reg_1[7],dividend0_reg_1[7],dividend0_reg_1[7],dividend0_reg_1[7],dividend0_reg_1[7],dividend0_reg_1[7],dividend0_reg_1[7],dividend0_reg_1[7],dividend0_reg_1[7],dividend0_reg_1[7],dividend0_reg_1[7],dividend0_reg_1[7],dividend0_reg_1[7],dividend0_reg_1[7],dividend0_reg_1[7],dividend0_reg_1[7],dividend0_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dividend0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dividend0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dividend0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dividend0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(dividend0_reg_0),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dividend0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dividend0_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_dividend0_reg_P_UNCONNECTED[47:11],dividend0_reg_n_95,dividend0_reg_n_96,dividend0_reg_n_97,dividend0_reg_n_98,dividend0_reg_n_99,dividend0_reg_n_100,dividend0_reg_n_101,dividend0_reg_n_102,dividend0_reg_n_103,dividend0_reg_n_104,dividend0_reg_n_105}),
        .PATTERNBDETECT(NLW_dividend0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dividend0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dividend0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dividend0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(Game_logic_urem_1dEe_div_u_0_n_0),
        .D(Game_logic_urem_1dEe_div_u_0_n_11),
        .Q(\remd_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \remd_reg[10] 
       (.C(ap_clk),
        .CE(Game_logic_urem_1dEe_div_u_0_n_0),
        .D(Game_logic_urem_1dEe_div_u_0_n_1),
        .Q(\remd_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(Game_logic_urem_1dEe_div_u_0_n_0),
        .D(Game_logic_urem_1dEe_div_u_0_n_10),
        .Q(\remd_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(Game_logic_urem_1dEe_div_u_0_n_0),
        .D(Game_logic_urem_1dEe_div_u_0_n_9),
        .Q(\remd_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(Game_logic_urem_1dEe_div_u_0_n_0),
        .D(Game_logic_urem_1dEe_div_u_0_n_8),
        .Q(\remd_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(Game_logic_urem_1dEe_div_u_0_n_0),
        .D(Game_logic_urem_1dEe_div_u_0_n_7),
        .Q(\remd_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(Game_logic_urem_1dEe_div_u_0_n_0),
        .D(Game_logic_urem_1dEe_div_u_0_n_6),
        .Q(\remd_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \remd_reg[6] 
       (.C(ap_clk),
        .CE(Game_logic_urem_1dEe_div_u_0_n_0),
        .D(Game_logic_urem_1dEe_div_u_0_n_5),
        .Q(\remd_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \remd_reg[7] 
       (.C(ap_clk),
        .CE(Game_logic_urem_1dEe_div_u_0_n_0),
        .D(Game_logic_urem_1dEe_div_u_0_n_4),
        .Q(\remd_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \remd_reg[8] 
       (.C(ap_clk),
        .CE(Game_logic_urem_1dEe_div_u_0_n_0),
        .D(Game_logic_urem_1dEe_div_u_0_n_3),
        .Q(\remd_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \remd_reg[9] 
       (.C(ap_clk),
        .CE(Game_logic_urem_1dEe_div_u_0_n_0),
        .D(Game_logic_urem_1dEe_div_u_0_n_2),
        .Q(\remd_reg[10]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(start0_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFE400E4)) 
    verify3_out_INST_0
       (.I0(Q[0]),
        .I1(verify3_out_preg),
        .I2(verify3_out_preg_reg),
        .I3(Q[3]),
        .I4(verify3_out_INST_0_i_1_n_0),
        .I5(\remd_reg[10]_0 [6]),
        .O(verify3_out));
  LUT6 #(
    .INIT(64'h8888888888808080)) 
    verify3_out_INST_0_i_1
       (.I0(\remd_reg[10]_0 [5]),
        .I1(\remd_reg[10]_0 [4]),
        .I2(\remd_reg[10]_0 [2]),
        .I3(\remd_reg[10]_0 [1]),
        .I4(\remd_reg[10]_0 [0]),
        .I5(\remd_reg[10]_0 [3]),
        .O(verify3_out_INST_0_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "Game_logic_urem_1dEe_div" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_1dEe_div_1
   (\r_stage_reg[11] ,
    rst_0,
    verify2_out,
    \remd_tmp_reg[7] ,
    Q,
    ap_clk,
    ap_rst,
    E,
    dividend0_reg_0,
    \r_stage_reg[11]_0 ,
    rst,
    verify2_out_preg_reg,
    verify2_out_preg);
  output [0:0]\r_stage_reg[11] ;
  output rst_0;
  output verify2_out;
  output [7:0]\remd_tmp_reg[7] ;
  input [3:0]Q;
  input ap_clk;
  input ap_rst;
  input [0:0]E;
  input [10:0]dividend0_reg_0;
  input \r_stage_reg[11]_0 ;
  input rst;
  input verify2_out_preg_reg;
  input verify2_out_preg;

  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire [10:0]dividend0_reg_0;
  wire dividend0_reg_n_100;
  wire dividend0_reg_n_101;
  wire dividend0_reg_n_102;
  wire dividend0_reg_n_103;
  wire dividend0_reg_n_104;
  wire dividend0_reg_n_105;
  wire dividend0_reg_n_95;
  wire dividend0_reg_n_96;
  wire dividend0_reg_n_97;
  wire dividend0_reg_n_98;
  wire dividend0_reg_n_99;
  wire [0:0]\r_stage_reg[11] ;
  wire \r_stage_reg[11]_0 ;
  wire \remd_reg_n_0_[0] ;
  wire \remd_reg_n_0_[1] ;
  wire \remd_reg_n_0_[2] ;
  wire \remd_reg_n_0_[3] ;
  wire \remd_reg_n_0_[4] ;
  wire \remd_reg_n_0_[5] ;
  wire \remd_reg_n_0_[6] ;
  wire [7:0]\remd_tmp_reg[7] ;
  wire rst;
  wire rst_0;
  wire start0_reg_n_0;
  wire verify2_out;
  wire verify2_out_INST_0_i_1_n_0;
  wire verify2_out_preg;
  wire verify2_out_preg_reg;
  wire NLW_dividend0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_dividend0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_dividend0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_dividend0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_dividend0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_dividend0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_dividend0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_dividend0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_dividend0_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_dividend0_reg_P_UNCONNECTED;
  wire [47:0]NLW_dividend0_reg_PCOUT_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_1dEe_div_u_2 Game_logic_urem_1dEe_div_u_0
       (.D({dividend0_reg_n_95,dividend0_reg_n_96,dividend0_reg_n_97,dividend0_reg_n_98,dividend0_reg_n_99,dividend0_reg_n_100,dividend0_reg_n_101,dividend0_reg_n_102,dividend0_reg_n_103,dividend0_reg_n_104,dividend0_reg_n_105}),
        .E(start0_reg_n_0),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\r_stage_reg[11]_0 (\r_stage_reg[11] ),
        .\r_stage_reg[11]_1 (\r_stage_reg[11]_0 ),
        .\remd_tmp_reg[7]_0 (\remd_tmp_reg[7] ));
  LUT6 #(
    .INIT(64'hF7F7F707F0F0F000)) 
    \btn2_verify[0]_i_1 
       (.I0(rst),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(verify2_out_INST_0_i_1_n_0),
        .I4(\remd_reg_n_0_[6] ),
        .I5(verify2_out_preg_reg),
        .O(rst_0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    dividend0_reg
       (.A({dividend0_reg_0[10],dividend0_reg_0[10],dividend0_reg_0[10],dividend0_reg_0[10],dividend0_reg_0[10],dividend0_reg_0[10],dividend0_reg_0[10],dividend0_reg_0[10],dividend0_reg_0[10],dividend0_reg_0[10],dividend0_reg_0[10],dividend0_reg_0[10],dividend0_reg_0[10],dividend0_reg_0[10],dividend0_reg_0[10],dividend0_reg_0[10],dividend0_reg_0[10],dividend0_reg_0[10],dividend0_reg_0[10],dividend0_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_dividend0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_dividend0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_dividend0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_dividend0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(Q[1]),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_dividend0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_dividend0_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_dividend0_reg_P_UNCONNECTED[47:11],dividend0_reg_n_95,dividend0_reg_n_96,dividend0_reg_n_97,dividend0_reg_n_98,dividend0_reg_n_99,dividend0_reg_n_100,dividend0_reg_n_101,dividend0_reg_n_102,dividend0_reg_n_103,dividend0_reg_n_104,dividend0_reg_n_105}),
        .PATTERNBDETECT(NLW_dividend0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_dividend0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_dividend0_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_dividend0_reg_UNDERFLOW_UNCONNECTED));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(\r_stage_reg[11] ),
        .D(\remd_tmp_reg[7] [0]),
        .Q(\remd_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(\r_stage_reg[11] ),
        .D(\remd_tmp_reg[7] [1]),
        .Q(\remd_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(\r_stage_reg[11] ),
        .D(\remd_tmp_reg[7] [2]),
        .Q(\remd_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(\r_stage_reg[11] ),
        .D(\remd_tmp_reg[7] [3]),
        .Q(\remd_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(\r_stage_reg[11] ),
        .D(\remd_tmp_reg[7] [4]),
        .Q(\remd_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(\r_stage_reg[11] ),
        .D(\remd_tmp_reg[7] [5]),
        .Q(\remd_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \remd_reg[6] 
       (.C(ap_clk),
        .CE(\r_stage_reg[11] ),
        .D(\remd_tmp_reg[7] [6]),
        .Q(\remd_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(start0_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFE400E4)) 
    verify2_out_INST_0
       (.I0(Q[0]),
        .I1(verify2_out_preg),
        .I2(verify2_out_preg_reg),
        .I3(Q[3]),
        .I4(verify2_out_INST_0_i_1_n_0),
        .I5(\remd_reg_n_0_[6] ),
        .O(verify2_out));
  LUT6 #(
    .INIT(64'h8888888888808080)) 
    verify2_out_INST_0_i_1
       (.I0(\remd_reg_n_0_[5] ),
        .I1(\remd_reg_n_0_[4] ),
        .I2(\remd_reg_n_0_[2] ),
        .I3(\remd_reg_n_0_[1] ),
        .I4(\remd_reg_n_0_[0] ),
        .I5(\remd_reg_n_0_[3] ),
        .O(verify2_out_INST_0_i_1_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_1dEe_div_u
   (\r_stage_reg[11]_0 ,
    Q,
    ap_rst,
    E,
    ap_clk,
    \r_stage_reg[11]_1 ,
    D);
  output [0:0]\r_stage_reg[11]_0 ;
  output [10:0]Q;
  input ap_rst;
  input [0:0]E;
  input ap_clk;
  input \r_stage_reg[11]_1 ;
  input [10:0]D;

  wire [10:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire cal_tmp_carry__0_i_1_n_0;
  wire cal_tmp_carry__0_i_2_n_0;
  wire cal_tmp_carry__0_i_3__1_n_0;
  wire cal_tmp_carry__0_i_4_n_0;
  wire cal_tmp_carry__0_i_5_n_0;
  wire cal_tmp_carry__0_i_6__1_n_0;
  wire cal_tmp_carry__0_n_0;
  wire cal_tmp_carry__0_n_1;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__1_i_1__0_n_0;
  wire cal_tmp_carry__1_i_2__2_n_0;
  wire cal_tmp_carry__1_i_3__2_n_0;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry_i_1_n_0;
  wire cal_tmp_carry_i_2__1_n_0;
  wire cal_tmp_carry_i_3_n_0;
  wire cal_tmp_carry_i_4__1_n_0;
  wire cal_tmp_carry_i_5__1_n_0;
  wire cal_tmp_carry_n_0;
  wire cal_tmp_carry_n_1;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire \dividend0_reg_n_0_[0] ;
  wire \dividend0_reg_n_0_[10] ;
  wire \dividend0_reg_n_0_[1] ;
  wire \dividend0_reg_n_0_[2] ;
  wire \dividend0_reg_n_0_[3] ;
  wire \dividend0_reg_n_0_[4] ;
  wire \dividend0_reg_n_0_[5] ;
  wire \dividend0_reg_n_0_[6] ;
  wire \dividend0_reg_n_0_[7] ;
  wire \dividend0_reg_n_0_[8] ;
  wire \dividend0_reg_n_0_[9] ;
  wire \dividend_tmp[10]_i_1_n_0 ;
  wire \dividend_tmp[1]_i_1_n_0 ;
  wire \dividend_tmp[2]_i_1_n_0 ;
  wire \dividend_tmp[3]_i_1_n_0 ;
  wire \dividend_tmp[4]_i_1_n_0 ;
  wire \dividend_tmp[5]_i_1_n_0 ;
  wire \dividend_tmp[6]_i_1_n_0 ;
  wire \dividend_tmp[7]_i_1_n_0 ;
  wire \dividend_tmp[8]_i_1_n_0 ;
  wire \dividend_tmp[9]_i_1_n_0 ;
  wire \dividend_tmp_reg_n_0_[0] ;
  wire \dividend_tmp_reg_n_0_[10] ;
  wire \dividend_tmp_reg_n_0_[1] ;
  wire \dividend_tmp_reg_n_0_[2] ;
  wire \dividend_tmp_reg_n_0_[3] ;
  wire \dividend_tmp_reg_n_0_[4] ;
  wire \dividend_tmp_reg_n_0_[5] ;
  wire \dividend_tmp_reg_n_0_[6] ;
  wire \dividend_tmp_reg_n_0_[7] ;
  wire \dividend_tmp_reg_n_0_[8] ;
  wire \dividend_tmp_reg_n_0_[9] ;
  wire p_0_in;
  wire [0:0]p_2_out;
  wire \r_stage_reg[10]_Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_8_n_0 ;
  wire [0:0]\r_stage_reg[11]_0 ;
  wire \r_stage_reg[11]_1 ;
  wire \r_stage_reg[9]_srl9___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_7_n_0 ;
  wire r_stage_reg_gate_n_0;
  wire \r_stage_reg_n_0_[0] ;
  wire \remd_tmp[0]_i_1_n_0 ;
  wire \remd_tmp[10]_i_1_n_0 ;
  wire \remd_tmp[1]_i_1_n_0 ;
  wire \remd_tmp[2]_i_1_n_0 ;
  wire \remd_tmp[3]_i_1_n_0 ;
  wire \remd_tmp[4]_i_1_n_0 ;
  wire \remd_tmp[5]_i_1_n_0 ;
  wire \remd_tmp[6]_i_1_n_0 ;
  wire \remd_tmp[7]_i_1_n_0 ;
  wire \remd_tmp[8]_i_1_n_0 ;
  wire \remd_tmp[9]_i_1_n_0 ;
  wire [3:3]NLW_cal_tmp_carry__1_CO_UNCONNECTED;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_0,cal_tmp_carry_n_1,cal_tmp_carry_n_2,cal_tmp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b1,cal_tmp_carry_i_1_n_0,1'b1,1'b1}),
        .O({cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7}),
        .S({cal_tmp_carry_i_2__1_n_0,cal_tmp_carry_i_3_n_0,cal_tmp_carry_i_4__1_n_0,cal_tmp_carry_i_5__1_n_0}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_0),
        .CO({cal_tmp_carry__0_n_0,cal_tmp_carry__0_n_1,cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,cal_tmp_carry__0_i_1_n_0,cal_tmp_carry__0_i_2_n_0,1'b1}),
        .O({cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7}),
        .S({cal_tmp_carry__0_i_3__1_n_0,cal_tmp_carry__0_i_4_n_0,cal_tmp_carry__0_i_5_n_0,cal_tmp_carry__0_i_6__1_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(Q[4]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_3__1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[6]),
        .O(cal_tmp_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_5
       (.I0(Q[4]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_6__1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[3]),
        .O(cal_tmp_carry__0_i_6__1_n_0));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_0),
        .CO({NLW_cal_tmp_carry__1_CO_UNCONNECTED[3],p_2_out,cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({p_0_in,cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7}),
        .S({1'b1,cal_tmp_carry__1_i_1__0_n_0,cal_tmp_carry__1_i_2__2_n_0,cal_tmp_carry__1_i_3__2_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_1__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[9]),
        .O(cal_tmp_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_2__2
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[8]),
        .O(cal_tmp_carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3__2
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[7]),
        .O(cal_tmp_carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(Q[1]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_2__1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[2]),
        .O(cal_tmp_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(Q[1]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_4__1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[0]),
        .O(cal_tmp_carry_i_4__1_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    cal_tmp_carry_i_5__1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\dividend_tmp_reg_n_0_[10] ),
        .I2(\dividend0_reg_n_0_[10] ),
        .O(cal_tmp_carry_i_5__1_n_0));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\dividend0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\dividend0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\dividend0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\dividend0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\dividend0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\dividend0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\dividend0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\dividend0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\dividend0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\dividend0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\dividend0_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1 
       (.I0(\dividend0_reg_n_0_[9] ),
        .I1(\dividend_tmp_reg_n_0_[9] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1 
       (.I0(\dividend0_reg_n_0_[0] ),
        .I1(\dividend_tmp_reg_n_0_[0] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1 
       (.I0(\dividend0_reg_n_0_[1] ),
        .I1(\dividend_tmp_reg_n_0_[1] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1 
       (.I0(\dividend0_reg_n_0_[2] ),
        .I1(\dividend_tmp_reg_n_0_[2] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1 
       (.I0(\dividend0_reg_n_0_[3] ),
        .I1(\dividend_tmp_reg_n_0_[3] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1 
       (.I0(\dividend0_reg_n_0_[4] ),
        .I1(\dividend_tmp_reg_n_0_[4] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1 
       (.I0(\dividend0_reg_n_0_[5] ),
        .I1(\dividend_tmp_reg_n_0_[5] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1 
       (.I0(\dividend0_reg_n_0_[6] ),
        .I1(\dividend_tmp_reg_n_0_[6] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1 
       (.I0(\dividend0_reg_n_0_[7] ),
        .I1(\dividend_tmp_reg_n_0_[7] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1 
       (.I0(\dividend0_reg_n_0_[8] ),
        .I1(\dividend_tmp_reg_n_0_[8] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[9]_i_1_n_0 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(\dividend_tmp_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\r_stage_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE \r_stage_reg[10]_Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_8 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[9]_srl9___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_7_n_0 ),
        .Q(\r_stage_reg[10]_Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_8_n_0 ),
        .R(1'b0));
  FDRE \r_stage_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_0),
        .Q(\r_stage_reg[11]_0 ),
        .R(ap_rst));
  (* srl_bus_name = "inst/\Game_logic_urem_1dEe_U4/Game_logic_urem_1dEe_div_U/Game_logic_urem_1dEe_div_u_0/r_stage_reg " *) 
  (* srl_name = "inst/\Game_logic_urem_1dEe_U4/Game_logic_urem_1dEe_div_U/Game_logic_urem_1dEe_div_u_0/r_stage_reg[9]_srl9___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_7 " *) 
  SRL16E \r_stage_reg[9]_srl9___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_0_[0] ),
        .Q(\r_stage_reg[9]_srl9___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[10]_Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_8_n_0 ),
        .I1(\r_stage_reg[11]_1 ),
        .O(r_stage_reg_gate_n_0));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(\dividend0_reg_n_0_[10] ),
        .I1(\dividend_tmp_reg_n_0_[10] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_7),
        .O(\remd_tmp[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(Q[9]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_5),
        .O(\remd_tmp[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(Q[0]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(Q[1]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_5),
        .O(\remd_tmp[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(Q[2]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_4),
        .O(\remd_tmp[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(Q[3]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(Q[4]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_5),
        .O(\remd_tmp[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(Q[6]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_4),
        .O(\remd_tmp[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(Q[7]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(Q[8]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[9]_i_1_n_0 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Game_logic_urem_1dEe_div_u" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_1dEe_div_u_2
   (\r_stage_reg[11]_0 ,
    \remd_tmp_reg[7]_0 ,
    ap_rst,
    E,
    ap_clk,
    \r_stage_reg[11]_1 ,
    D);
  output [0:0]\r_stage_reg[11]_0 ;
  output [7:0]\remd_tmp_reg[7]_0 ;
  input ap_rst;
  input [0:0]E;
  input ap_clk;
  input \r_stage_reg[11]_1 ;
  input [10:0]D;

  wire [10:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst;
  wire cal_tmp_carry__0_i_1_n_0;
  wire cal_tmp_carry__0_i_2_n_0;
  wire cal_tmp_carry__0_i_3__0_n_0;
  wire cal_tmp_carry__0_i_4_n_0;
  wire cal_tmp_carry__0_i_5_n_0;
  wire cal_tmp_carry__0_i_6__0_n_0;
  wire cal_tmp_carry__0_n_0;
  wire cal_tmp_carry__0_n_1;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__1_i_1__1_n_0;
  wire cal_tmp_carry__1_i_2__1_n_0;
  wire cal_tmp_carry__1_i_3__1_n_0;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry_i_1_n_0;
  wire cal_tmp_carry_i_2__0_n_0;
  wire cal_tmp_carry_i_3_n_0;
  wire cal_tmp_carry_i_4__0_n_0;
  wire cal_tmp_carry_i_5__0_n_0;
  wire cal_tmp_carry_n_0;
  wire cal_tmp_carry_n_1;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire \dividend0_reg_n_0_[0] ;
  wire \dividend0_reg_n_0_[10] ;
  wire \dividend0_reg_n_0_[1] ;
  wire \dividend0_reg_n_0_[2] ;
  wire \dividend0_reg_n_0_[3] ;
  wire \dividend0_reg_n_0_[4] ;
  wire \dividend0_reg_n_0_[5] ;
  wire \dividend0_reg_n_0_[6] ;
  wire \dividend0_reg_n_0_[7] ;
  wire \dividend0_reg_n_0_[8] ;
  wire \dividend0_reg_n_0_[9] ;
  wire \dividend_tmp[10]_i_1_n_0 ;
  wire \dividend_tmp[1]_i_1_n_0 ;
  wire \dividend_tmp[2]_i_1_n_0 ;
  wire \dividend_tmp[3]_i_1_n_0 ;
  wire \dividend_tmp[4]_i_1_n_0 ;
  wire \dividend_tmp[5]_i_1_n_0 ;
  wire \dividend_tmp[6]_i_1_n_0 ;
  wire \dividend_tmp[7]_i_1_n_0 ;
  wire \dividend_tmp[8]_i_1_n_0 ;
  wire \dividend_tmp[9]_i_1_n_0 ;
  wire \dividend_tmp_reg_n_0_[0] ;
  wire \dividend_tmp_reg_n_0_[10] ;
  wire \dividend_tmp_reg_n_0_[1] ;
  wire \dividend_tmp_reg_n_0_[2] ;
  wire \dividend_tmp_reg_n_0_[3] ;
  wire \dividend_tmp_reg_n_0_[4] ;
  wire \dividend_tmp_reg_n_0_[5] ;
  wire \dividend_tmp_reg_n_0_[6] ;
  wire \dividend_tmp_reg_n_0_[7] ;
  wire \dividend_tmp_reg_n_0_[8] ;
  wire \dividend_tmp_reg_n_0_[9] ;
  wire p_0_in;
  wire [0:0]p_2_out;
  wire \r_stage_reg[10]_Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_8_n_0 ;
  wire [0:0]\r_stage_reg[11]_0 ;
  wire \r_stage_reg[11]_1 ;
  wire \r_stage_reg[9]_srl9___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_7_n_0 ;
  wire r_stage_reg_gate_n_0;
  wire \r_stage_reg_n_0_[0] ;
  wire \remd_tmp[0]_i_1_n_0 ;
  wire \remd_tmp[1]_i_1_n_0 ;
  wire \remd_tmp[2]_i_1_n_0 ;
  wire \remd_tmp[3]_i_1_n_0 ;
  wire \remd_tmp[4]_i_1_n_0 ;
  wire \remd_tmp[5]_i_1_n_0 ;
  wire \remd_tmp[6]_i_1_n_0 ;
  wire \remd_tmp[7]_i_1_n_0 ;
  wire \remd_tmp[8]_i_1_n_0 ;
  wire \remd_tmp[9]_i_1_n_0 ;
  wire [7:0]\remd_tmp_reg[7]_0 ;
  wire \remd_tmp_reg_n_0_[8] ;
  wire \remd_tmp_reg_n_0_[9] ;
  wire [3:3]NLW_cal_tmp_carry__1_CO_UNCONNECTED;
  wire [2:2]NLW_cal_tmp_carry__1_O_UNCONNECTED;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_0,cal_tmp_carry_n_1,cal_tmp_carry_n_2,cal_tmp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b1,cal_tmp_carry_i_1_n_0,1'b1,1'b1}),
        .O({cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7}),
        .S({cal_tmp_carry_i_2__0_n_0,cal_tmp_carry_i_3_n_0,cal_tmp_carry_i_4__0_n_0,cal_tmp_carry_i_5__0_n_0}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_0),
        .CO({cal_tmp_carry__0_n_0,cal_tmp_carry__0_n_1,cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,cal_tmp_carry__0_i_1_n_0,cal_tmp_carry__0_i_2_n_0,1'b1}),
        .O({cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7}),
        .S({cal_tmp_carry__0_i_3__0_n_0,cal_tmp_carry__0_i_4_n_0,cal_tmp_carry__0_i_5_n_0,cal_tmp_carry__0_i_6__0_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(\remd_tmp_reg[7]_0 [5]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(\remd_tmp_reg[7]_0 [4]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_3__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[7]_0 [6]),
        .O(cal_tmp_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4
       (.I0(\remd_tmp_reg[7]_0 [5]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_5
       (.I0(\remd_tmp_reg[7]_0 [4]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_6__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[7]_0 [3]),
        .O(cal_tmp_carry__0_i_6__0_n_0));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_0),
        .CO({NLW_cal_tmp_carry__1_CO_UNCONNECTED[3],p_2_out,cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({p_0_in,NLW_cal_tmp_carry__1_O_UNCONNECTED[2],cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7}),
        .S({1'b1,cal_tmp_carry__1_i_1__1_n_0,cal_tmp_carry__1_i_2__1_n_0,cal_tmp_carry__1_i_3__1_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_1__1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg_n_0_[9] ),
        .O(cal_tmp_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_2__1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg_n_0_[8] ),
        .O(cal_tmp_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3__1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[7]_0 [7]),
        .O(cal_tmp_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(\remd_tmp_reg[7]_0 [1]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_2__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[7]_0 [2]),
        .O(cal_tmp_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_3
       (.I0(\remd_tmp_reg[7]_0 [1]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_4__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[7]_0 [0]),
        .O(cal_tmp_carry_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    cal_tmp_carry_i_5__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\dividend_tmp_reg_n_0_[10] ),
        .I2(\dividend0_reg_n_0_[10] ),
        .O(cal_tmp_carry_i_5__0_n_0));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\dividend0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\dividend0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\dividend0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\dividend0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\dividend0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\dividend0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\dividend0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\dividend0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\dividend0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\dividend0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\dividend0_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1 
       (.I0(\dividend0_reg_n_0_[9] ),
        .I1(\dividend_tmp_reg_n_0_[9] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1 
       (.I0(\dividend0_reg_n_0_[0] ),
        .I1(\dividend_tmp_reg_n_0_[0] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1 
       (.I0(\dividend0_reg_n_0_[1] ),
        .I1(\dividend_tmp_reg_n_0_[1] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1 
       (.I0(\dividend0_reg_n_0_[2] ),
        .I1(\dividend_tmp_reg_n_0_[2] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1 
       (.I0(\dividend0_reg_n_0_[3] ),
        .I1(\dividend_tmp_reg_n_0_[3] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1 
       (.I0(\dividend0_reg_n_0_[4] ),
        .I1(\dividend_tmp_reg_n_0_[4] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1 
       (.I0(\dividend0_reg_n_0_[5] ),
        .I1(\dividend_tmp_reg_n_0_[5] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1 
       (.I0(\dividend0_reg_n_0_[6] ),
        .I1(\dividend_tmp_reg_n_0_[6] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1 
       (.I0(\dividend0_reg_n_0_[7] ),
        .I1(\dividend_tmp_reg_n_0_[7] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1 
       (.I0(\dividend0_reg_n_0_[8] ),
        .I1(\dividend_tmp_reg_n_0_[8] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[9]_i_1_n_0 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(\dividend_tmp_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\r_stage_reg_n_0_[0] ),
        .R(ap_rst));
  FDRE \r_stage_reg[10]_Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_8 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[9]_srl9___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_7_n_0 ),
        .Q(\r_stage_reg[10]_Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_8_n_0 ),
        .R(1'b0));
  FDRE \r_stage_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_0),
        .Q(\r_stage_reg[11]_0 ),
        .R(ap_rst));
  (* srl_bus_name = "inst/\Game_logic_urem_1dEe_U3/Game_logic_urem_1dEe_div_U/Game_logic_urem_1dEe_div_u_0/r_stage_reg " *) 
  (* srl_name = "inst/\Game_logic_urem_1dEe_U3/Game_logic_urem_1dEe_div_U/Game_logic_urem_1dEe_div_u_0/r_stage_reg[9]_srl9___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_7 " *) 
  SRL16E \r_stage_reg[9]_srl9___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_7 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_0_[0] ),
        .Q(\r_stage_reg[9]_srl9___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[10]_Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_8_n_0 ),
        .I1(\r_stage_reg[11]_1 ),
        .O(r_stage_reg_gate_n_0));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(\dividend0_reg_n_0_[10] ),
        .I1(\dividend_tmp_reg_n_0_[10] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_7),
        .O(\remd_tmp[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(\remd_tmp_reg[7]_0 [0]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(\remd_tmp_reg[7]_0 [1]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_5),
        .O(\remd_tmp[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(\remd_tmp_reg[7]_0 [2]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_4),
        .O(\remd_tmp[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(\remd_tmp_reg[7]_0 [3]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(\remd_tmp_reg[7]_0 [4]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(\remd_tmp_reg[7]_0 [5]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_5),
        .O(\remd_tmp[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(\remd_tmp_reg[7]_0 [6]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_4),
        .O(\remd_tmp[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(\remd_tmp_reg[7]_0 [7]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(\remd_tmp_reg_n_0_[8] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[9]_i_1_n_0 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_0 ),
        .Q(\remd_tmp_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_0 ),
        .Q(\remd_tmp_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_0 ),
        .Q(\remd_tmp_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_0 ),
        .Q(\remd_tmp_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_0 ),
        .Q(\remd_tmp_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_0 ),
        .Q(\remd_tmp_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_0 ),
        .Q(\remd_tmp_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_0 ),
        .Q(\remd_tmp_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_0 ),
        .Q(\remd_tmp_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_0 ),
        .Q(\remd_tmp_reg_n_0_[9] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_3bkb
   (sel,
    r_stage_reg_r_8,
    r_stage_reg_r_29,
    time_remaining_out_V,
    ap_clk,
    ap_rst,
    Q,
    \time_remaining_out_V[9]_INST_0_i_1 ,
    rst,
    tmp_4_i_fu_240_p2,
    slow_clk,
    out);
  output sel;
  output r_stage_reg_r_8;
  output r_stage_reg_r_29;
  output [9:0]time_remaining_out_V;
  input ap_clk;
  input ap_rst;
  input [9:0]Q;
  input [1:0]\time_remaining_out_V[9]_INST_0_i_1 ;
  input rst;
  input [9:0]tmp_4_i_fu_240_p2;
  input slow_clk;
  input [31:0]out;

  wire [9:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire [31:0]out;
  wire r_stage_reg_r_29;
  wire r_stage_reg_r_8;
  wire rst;
  wire sel;
  wire slow_clk;
  wire [9:0]time_remaining_out_V;
  wire [1:0]\time_remaining_out_V[9]_INST_0_i_1 ;
  wire [9:0]tmp_4_i_fu_240_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_3bkb_div Game_logic_urem_3bkb_div_U
       (.Q(Q),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .out(out),
        .r_stage_reg_r_29(r_stage_reg_r_29),
        .r_stage_reg_r_8(r_stage_reg_r_8),
        .rst(rst),
        .sel(sel),
        .slow_clk(slow_clk),
        .time_remaining_out_V(time_remaining_out_V),
        .\time_remaining_out_V[9]_INST_0_i_1_0 (\time_remaining_out_V[9]_INST_0_i_1 ),
        .tmp_4_i_fu_240_p2(tmp_4_i_fu_240_p2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_3bkb_div
   (sel,
    r_stage_reg_r_8,
    r_stage_reg_r_29,
    time_remaining_out_V,
    ap_clk,
    ap_rst,
    Q,
    \time_remaining_out_V[9]_INST_0_i_1_0 ,
    rst,
    tmp_4_i_fu_240_p2,
    slow_clk,
    out);
  output sel;
  output r_stage_reg_r_8;
  output r_stage_reg_r_29;
  output [9:0]time_remaining_out_V;
  input ap_clk;
  input ap_rst;
  input [9:0]Q;
  input [1:0]\time_remaining_out_V[9]_INST_0_i_1_0 ;
  input rst;
  input [9:0]tmp_4_i_fu_240_p2;
  input slow_clk;
  input [31:0]out;

  wire [9:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire \dividend0_reg[12]_i_1__0_n_0 ;
  wire \dividend0_reg[12]_i_1__0_n_1 ;
  wire \dividend0_reg[12]_i_1__0_n_2 ;
  wire \dividend0_reg[12]_i_1__0_n_3 ;
  wire \dividend0_reg[16]_i_1_n_0 ;
  wire \dividend0_reg[16]_i_1_n_1 ;
  wire \dividend0_reg[16]_i_1_n_2 ;
  wire \dividend0_reg[16]_i_1_n_3 ;
  wire \dividend0_reg[20]_i_1_n_0 ;
  wire \dividend0_reg[20]_i_1_n_1 ;
  wire \dividend0_reg[20]_i_1_n_2 ;
  wire \dividend0_reg[20]_i_1_n_3 ;
  wire \dividend0_reg[24]_i_1_n_0 ;
  wire \dividend0_reg[24]_i_1_n_1 ;
  wire \dividend0_reg[24]_i_1_n_2 ;
  wire \dividend0_reg[24]_i_1_n_3 ;
  wire \dividend0_reg[28]_i_1_n_0 ;
  wire \dividend0_reg[28]_i_1_n_1 ;
  wire \dividend0_reg[28]_i_1_n_2 ;
  wire \dividend0_reg[28]_i_1_n_3 ;
  wire \dividend0_reg[31]_i_1_n_2 ;
  wire \dividend0_reg[31]_i_1_n_3 ;
  wire \dividend0_reg[4]_i_1__0_n_0 ;
  wire \dividend0_reg[4]_i_1__0_n_1 ;
  wire \dividend0_reg[4]_i_1__0_n_2 ;
  wire \dividend0_reg[4]_i_1__0_n_3 ;
  wire \dividend0_reg[8]_i_1__0_n_0 ;
  wire \dividend0_reg[8]_i_1__0_n_1 ;
  wire \dividend0_reg[8]_i_1__0_n_2 ;
  wire \dividend0_reg[8]_i_1__0_n_3 ;
  wire \dividend0_reg_n_0_[0] ;
  wire \dividend0_reg_n_0_[10] ;
  wire \dividend0_reg_n_0_[11] ;
  wire \dividend0_reg_n_0_[12] ;
  wire \dividend0_reg_n_0_[13] ;
  wire \dividend0_reg_n_0_[14] ;
  wire \dividend0_reg_n_0_[15] ;
  wire \dividend0_reg_n_0_[16] ;
  wire \dividend0_reg_n_0_[17] ;
  wire \dividend0_reg_n_0_[18] ;
  wire \dividend0_reg_n_0_[19] ;
  wire \dividend0_reg_n_0_[1] ;
  wire \dividend0_reg_n_0_[20] ;
  wire \dividend0_reg_n_0_[21] ;
  wire \dividend0_reg_n_0_[22] ;
  wire \dividend0_reg_n_0_[23] ;
  wire \dividend0_reg_n_0_[24] ;
  wire \dividend0_reg_n_0_[25] ;
  wire \dividend0_reg_n_0_[26] ;
  wire \dividend0_reg_n_0_[27] ;
  wire \dividend0_reg_n_0_[28] ;
  wire \dividend0_reg_n_0_[29] ;
  wire \dividend0_reg_n_0_[2] ;
  wire \dividend0_reg_n_0_[30] ;
  wire \dividend0_reg_n_0_[31] ;
  wire \dividend0_reg_n_0_[3] ;
  wire \dividend0_reg_n_0_[4] ;
  wire \dividend0_reg_n_0_[5] ;
  wire \dividend0_reg_n_0_[6] ;
  wire \dividend0_reg_n_0_[7] ;
  wire \dividend0_reg_n_0_[8] ;
  wire \dividend0_reg_n_0_[9] ;
  wire done0;
  wire [31:0]grp_fu_220_p0;
  wire [31:0]out;
  wire r_stage_reg_r_29;
  wire r_stage_reg_r_8;
  wire [20:0]remd;
  wire [20:0]remd_tmp;
  wire rst;
  wire sel;
  wire slow_clk;
  wire start0;
  wire [9:0]time_remaining_out_V;
  wire [1:0]\time_remaining_out_V[9]_INST_0_i_1_0 ;
  wire \time_remaining_out_V[9]_INST_0_i_1_n_0 ;
  wire \time_remaining_out_V[9]_INST_0_i_3_n_0 ;
  wire \time_remaining_out_V[9]_INST_0_i_4_n_0 ;
  wire \time_remaining_out_V[9]_INST_0_i_5_n_0 ;
  wire \time_remaining_out_V[9]_INST_0_i_6_n_0 ;
  wire \time_remaining_out_V[9]_INST_0_i_7_n_0 ;
  wire \time_remaining_out_V[9]_INST_0_i_8_n_0 ;
  wire [9:0]tmp_4_i_fu_240_p2;
  wire [3:2]\NLW_dividend0_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_dividend0_reg[31]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_3bkb_div_u Game_logic_urem_3bkb_div_u_0
       (.E(start0),
        .Q(remd_tmp),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\dividend0_reg[31]_0 ({\dividend0_reg_n_0_[31] ,\dividend0_reg_n_0_[30] ,\dividend0_reg_n_0_[29] ,\dividend0_reg_n_0_[28] ,\dividend0_reg_n_0_[27] ,\dividend0_reg_n_0_[26] ,\dividend0_reg_n_0_[25] ,\dividend0_reg_n_0_[24] ,\dividend0_reg_n_0_[23] ,\dividend0_reg_n_0_[22] ,\dividend0_reg_n_0_[21] ,\dividend0_reg_n_0_[20] ,\dividend0_reg_n_0_[19] ,\dividend0_reg_n_0_[18] ,\dividend0_reg_n_0_[17] ,\dividend0_reg_n_0_[16] ,\dividend0_reg_n_0_[15] ,\dividend0_reg_n_0_[14] ,\dividend0_reg_n_0_[13] ,\dividend0_reg_n_0_[12] ,\dividend0_reg_n_0_[11] ,\dividend0_reg_n_0_[10] ,\dividend0_reg_n_0_[9] ,\dividend0_reg_n_0_[8] ,\dividend0_reg_n_0_[7] ,\dividend0_reg_n_0_[6] ,\dividend0_reg_n_0_[5] ,\dividend0_reg_n_0_[4] ,\dividend0_reg_n_0_[3] ,\dividend0_reg_n_0_[2] ,\dividend0_reg_n_0_[1] ,\dividend0_reg_n_0_[0] }),
        .\r_stage_reg[32]_0 (done0),
        .r_stage_reg_r_29_0(r_stage_reg_r_29),
        .r_stage_reg_r_8_0(r_stage_reg_r_8));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[0]_i_1 
       (.I0(out[0]),
        .O(grp_fu_220_p0[0]));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[0]),
        .Q(\dividend0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[10]),
        .Q(\dividend0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[11]),
        .Q(\dividend0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[12]),
        .Q(\dividend0_reg_n_0_[12] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[12]_i_1__0 
       (.CI(\dividend0_reg[8]_i_1__0_n_0 ),
        .CO({\dividend0_reg[12]_i_1__0_n_0 ,\dividend0_reg[12]_i_1__0_n_1 ,\dividend0_reg[12]_i_1__0_n_2 ,\dividend0_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_220_p0[12:9]),
        .S(out[12:9]));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[13]),
        .Q(\dividend0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[14]),
        .Q(\dividend0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[15]),
        .Q(\dividend0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[16]),
        .Q(\dividend0_reg_n_0_[16] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[16]_i_1 
       (.CI(\dividend0_reg[12]_i_1__0_n_0 ),
        .CO({\dividend0_reg[16]_i_1_n_0 ,\dividend0_reg[16]_i_1_n_1 ,\dividend0_reg[16]_i_1_n_2 ,\dividend0_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_220_p0[16:13]),
        .S(out[16:13]));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[17]),
        .Q(\dividend0_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[18]),
        .Q(\dividend0_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[19]),
        .Q(\dividend0_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[1]),
        .Q(\dividend0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[20]),
        .Q(\dividend0_reg_n_0_[20] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[20]_i_1 
       (.CI(\dividend0_reg[16]_i_1_n_0 ),
        .CO({\dividend0_reg[20]_i_1_n_0 ,\dividend0_reg[20]_i_1_n_1 ,\dividend0_reg[20]_i_1_n_2 ,\dividend0_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_220_p0[20:17]),
        .S(out[20:17]));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[21]),
        .Q(\dividend0_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[22]),
        .Q(\dividend0_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[23]),
        .Q(\dividend0_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[24]),
        .Q(\dividend0_reg_n_0_[24] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[24]_i_1 
       (.CI(\dividend0_reg[20]_i_1_n_0 ),
        .CO({\dividend0_reg[24]_i_1_n_0 ,\dividend0_reg[24]_i_1_n_1 ,\dividend0_reg[24]_i_1_n_2 ,\dividend0_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_220_p0[24:21]),
        .S(out[24:21]));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[25]),
        .Q(\dividend0_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[26]),
        .Q(\dividend0_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[27]),
        .Q(\dividend0_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[28]),
        .Q(\dividend0_reg_n_0_[28] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[28]_i_1 
       (.CI(\dividend0_reg[24]_i_1_n_0 ),
        .CO({\dividend0_reg[28]_i_1_n_0 ,\dividend0_reg[28]_i_1_n_1 ,\dividend0_reg[28]_i_1_n_2 ,\dividend0_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_220_p0[28:25]),
        .S(out[28:25]));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[29]),
        .Q(\dividend0_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[2]),
        .Q(\dividend0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[30]),
        .Q(\dividend0_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[31]),
        .Q(\dividend0_reg_n_0_[31] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[31]_i_1 
       (.CI(\dividend0_reg[28]_i_1_n_0 ),
        .CO({\NLW_dividend0_reg[31]_i_1_CO_UNCONNECTED [3:2],\dividend0_reg[31]_i_1_n_2 ,\dividend0_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dividend0_reg[31]_i_1_O_UNCONNECTED [3],grp_fu_220_p0[31:29]}),
        .S({1'b0,out[31:29]}));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[3]),
        .Q(\dividend0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[4]),
        .Q(\dividend0_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\dividend0_reg[4]_i_1__0_n_0 ,\dividend0_reg[4]_i_1__0_n_1 ,\dividend0_reg[4]_i_1__0_n_2 ,\dividend0_reg[4]_i_1__0_n_3 }),
        .CYINIT(out[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_220_p0[4:1]),
        .S(out[4:1]));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[5]),
        .Q(\dividend0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[6]),
        .Q(\dividend0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[7]),
        .Q(\dividend0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[8]),
        .Q(\dividend0_reg_n_0_[8] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[8]_i_1__0 
       (.CI(\dividend0_reg[4]_i_1__0_n_0 ),
        .CO({\dividend0_reg[8]_i_1__0_n_0 ,\dividend0_reg[8]_i_1__0_n_1 ,\dividend0_reg[8]_i_1__0_n_2 ,\dividend0_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_220_p0[8:5]),
        .S(out[8:5]));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_220_p0[9]),
        .Q(\dividend0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[0]),
        .Q(remd[0]),
        .R(1'b0));
  FDRE \remd_reg[10] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[10]),
        .Q(remd[10]),
        .R(1'b0));
  FDRE \remd_reg[11] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[11]),
        .Q(remd[11]),
        .R(1'b0));
  FDRE \remd_reg[12] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[12]),
        .Q(remd[12]),
        .R(1'b0));
  FDRE \remd_reg[13] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[13]),
        .Q(remd[13]),
        .R(1'b0));
  FDRE \remd_reg[14] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[14]),
        .Q(remd[14]),
        .R(1'b0));
  FDRE \remd_reg[15] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[15]),
        .Q(remd[15]),
        .R(1'b0));
  FDRE \remd_reg[16] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[16]),
        .Q(remd[16]),
        .R(1'b0));
  FDRE \remd_reg[17] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[17]),
        .Q(remd[17]),
        .R(1'b0));
  FDRE \remd_reg[18] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[18]),
        .Q(remd[18]),
        .R(1'b0));
  FDRE \remd_reg[19] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[19]),
        .Q(remd[19]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[1]),
        .Q(remd[1]),
        .R(1'b0));
  FDRE \remd_reg[20] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[20]),
        .Q(remd[20]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[2]),
        .Q(remd[2]),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[3]),
        .Q(remd[3]),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[4]),
        .Q(remd[4]),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[5]),
        .Q(remd[5]),
        .R(1'b0));
  FDRE \remd_reg[6] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[6]),
        .Q(remd[6]),
        .R(1'b0));
  FDRE \remd_reg[7] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[7]),
        .Q(remd[7]),
        .R(1'b0));
  FDRE \remd_reg[8] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[8]),
        .Q(remd[8]),
        .R(1'b0));
  FDRE \remd_reg[9] 
       (.C(ap_clk),
        .CE(done0),
        .D(remd_tmp[9]),
        .Q(remd[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    start0_i_1
       (.I0(\time_remaining_out_V[9]_INST_0_i_1_0 [0]),
        .I1(slow_clk),
        .O(sel));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel),
        .Q(start0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    \time_remaining_out_V[0]_INST_0 
       (.I0(Q[0]),
        .I1(\time_remaining_out_V[9]_INST_0_i_1_0 [0]),
        .I2(rst),
        .I3(\time_remaining_out_V[9]_INST_0_i_1_n_0 ),
        .I4(tmp_4_i_fu_240_p2[0]),
        .O(time_remaining_out_V[0]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    \time_remaining_out_V[1]_INST_0 
       (.I0(Q[1]),
        .I1(\time_remaining_out_V[9]_INST_0_i_1_0 [0]),
        .I2(rst),
        .I3(\time_remaining_out_V[9]_INST_0_i_1_n_0 ),
        .I4(tmp_4_i_fu_240_p2[1]),
        .O(time_remaining_out_V[1]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    \time_remaining_out_V[2]_INST_0 
       (.I0(Q[2]),
        .I1(\time_remaining_out_V[9]_INST_0_i_1_0 [0]),
        .I2(rst),
        .I3(\time_remaining_out_V[9]_INST_0_i_1_n_0 ),
        .I4(tmp_4_i_fu_240_p2[2]),
        .O(time_remaining_out_V[2]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    \time_remaining_out_V[3]_INST_0 
       (.I0(Q[3]),
        .I1(\time_remaining_out_V[9]_INST_0_i_1_0 [0]),
        .I2(rst),
        .I3(\time_remaining_out_V[9]_INST_0_i_1_n_0 ),
        .I4(tmp_4_i_fu_240_p2[3]),
        .O(time_remaining_out_V[3]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    \time_remaining_out_V[4]_INST_0 
       (.I0(Q[4]),
        .I1(\time_remaining_out_V[9]_INST_0_i_1_0 [0]),
        .I2(rst),
        .I3(\time_remaining_out_V[9]_INST_0_i_1_n_0 ),
        .I4(tmp_4_i_fu_240_p2[4]),
        .O(time_remaining_out_V[4]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    \time_remaining_out_V[5]_INST_0 
       (.I0(Q[5]),
        .I1(\time_remaining_out_V[9]_INST_0_i_1_0 [0]),
        .I2(rst),
        .I3(\time_remaining_out_V[9]_INST_0_i_1_n_0 ),
        .I4(tmp_4_i_fu_240_p2[5]),
        .O(time_remaining_out_V[5]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    \time_remaining_out_V[6]_INST_0 
       (.I0(Q[6]),
        .I1(\time_remaining_out_V[9]_INST_0_i_1_0 [0]),
        .I2(rst),
        .I3(\time_remaining_out_V[9]_INST_0_i_1_n_0 ),
        .I4(tmp_4_i_fu_240_p2[6]),
        .O(time_remaining_out_V[6]));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \time_remaining_out_V[7]_INST_0 
       (.I0(Q[7]),
        .I1(\time_remaining_out_V[9]_INST_0_i_1_0 [0]),
        .I2(rst),
        .I3(\time_remaining_out_V[9]_INST_0_i_1_n_0 ),
        .I4(tmp_4_i_fu_240_p2[7]),
        .O(time_remaining_out_V[7]));
  LUT5 #(
    .INIT(32'h2AFF2A00)) 
    \time_remaining_out_V[8]_INST_0 
       (.I0(Q[8]),
        .I1(\time_remaining_out_V[9]_INST_0_i_1_0 [0]),
        .I2(rst),
        .I3(\time_remaining_out_V[9]_INST_0_i_1_n_0 ),
        .I4(tmp_4_i_fu_240_p2[8]),
        .O(time_remaining_out_V[8]));
  LUT5 #(
    .INIT(32'hEAFFEA00)) 
    \time_remaining_out_V[9]_INST_0 
       (.I0(Q[9]),
        .I1(\time_remaining_out_V[9]_INST_0_i_1_0 [0]),
        .I2(rst),
        .I3(\time_remaining_out_V[9]_INST_0_i_1_n_0 ),
        .I4(tmp_4_i_fu_240_p2[9]),
        .O(time_remaining_out_V[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \time_remaining_out_V[9]_INST_0_i_1 
       (.I0(\time_remaining_out_V[9]_INST_0_i_3_n_0 ),
        .I1(\time_remaining_out_V[9]_INST_0_i_4_n_0 ),
        .I2(\time_remaining_out_V[9]_INST_0_i_5_n_0 ),
        .I3(\time_remaining_out_V[9]_INST_0_i_6_n_0 ),
        .I4(\time_remaining_out_V[9]_INST_0_i_7_n_0 ),
        .I5(\time_remaining_out_V[9]_INST_0_i_8_n_0 ),
        .O(\time_remaining_out_V[9]_INST_0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \time_remaining_out_V[9]_INST_0_i_3 
       (.I0(remd[18]),
        .I1(remd[17]),
        .I2(remd[20]),
        .I3(remd[19]),
        .O(\time_remaining_out_V[9]_INST_0_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \time_remaining_out_V[9]_INST_0_i_4 
       (.I0(\time_remaining_out_V[9]_INST_0_i_1_0 [1]),
        .I1(slow_clk),
        .I2(remd[0]),
        .O(\time_remaining_out_V[9]_INST_0_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \time_remaining_out_V[9]_INST_0_i_5 
       (.I0(remd[10]),
        .I1(remd[9]),
        .I2(remd[12]),
        .I3(remd[11]),
        .O(\time_remaining_out_V[9]_INST_0_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \time_remaining_out_V[9]_INST_0_i_6 
       (.I0(remd[14]),
        .I1(remd[13]),
        .I2(remd[16]),
        .I3(remd[15]),
        .O(\time_remaining_out_V[9]_INST_0_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \time_remaining_out_V[9]_INST_0_i_7 
       (.I0(remd[6]),
        .I1(remd[5]),
        .I2(remd[8]),
        .I3(remd[7]),
        .O(\time_remaining_out_V[9]_INST_0_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \time_remaining_out_V[9]_INST_0_i_8 
       (.I0(remd[2]),
        .I1(remd[1]),
        .I2(remd[4]),
        .I3(remd[3]),
        .O(\time_remaining_out_V[9]_INST_0_i_8_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_3bkb_div_u
   (r_stage_reg_r_8_0,
    r_stage_reg_r_29_0,
    \r_stage_reg[32]_0 ,
    Q,
    ap_rst,
    E,
    ap_clk,
    \dividend0_reg[31]_0 );
  output r_stage_reg_r_8_0;
  output r_stage_reg_r_29_0;
  output [0:0]\r_stage_reg[32]_0 ;
  output [20:0]Q;
  input ap_rst;
  input [0:0]E;
  input ap_clk;
  input [31:0]\dividend0_reg[31]_0 ;

  wire [0:0]E;
  wire [20:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire cal_tmp_carry__0_i_2_n_0;
  wire cal_tmp_carry__0_i_3_n_0;
  wire cal_tmp_carry__0_i_4_n_0;
  wire cal_tmp_carry__0_i_5_n_0;
  wire cal_tmp_carry__0_n_0;
  wire cal_tmp_carry__0_n_1;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__1_i_2_n_0;
  wire cal_tmp_carry__1_i_3_n_0;
  wire cal_tmp_carry__1_i_4_n_0;
  wire cal_tmp_carry__1_i_5_n_0;
  wire cal_tmp_carry__1_n_0;
  wire cal_tmp_carry__1_n_1;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__2_i_2_n_0;
  wire cal_tmp_carry__2_i_3_n_0;
  wire cal_tmp_carry__2_i_4_n_0;
  wire cal_tmp_carry__2_i_5_n_0;
  wire cal_tmp_carry__2_n_0;
  wire cal_tmp_carry__2_n_1;
  wire cal_tmp_carry__2_n_2;
  wire cal_tmp_carry__2_n_3;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__3_i_5_n_0;
  wire cal_tmp_carry__3_i_6_n_0;
  wire cal_tmp_carry__3_i_7_n_0;
  wire cal_tmp_carry__3_i_8_n_0;
  wire cal_tmp_carry__3_n_0;
  wire cal_tmp_carry__3_n_1;
  wire cal_tmp_carry__3_n_2;
  wire cal_tmp_carry__3_n_3;
  wire cal_tmp_carry__3_n_4;
  wire cal_tmp_carry__3_n_5;
  wire cal_tmp_carry__3_n_6;
  wire cal_tmp_carry__3_n_7;
  wire cal_tmp_carry__4_i_1_n_0;
  wire cal_tmp_carry__4_i_2_n_0;
  wire cal_tmp_carry__4_i_3_n_0;
  wire cal_tmp_carry__4_i_4_n_0;
  wire cal_tmp_carry__4_n_0;
  wire cal_tmp_carry__4_n_1;
  wire cal_tmp_carry__4_n_2;
  wire cal_tmp_carry__4_n_3;
  wire cal_tmp_carry__4_n_4;
  wire cal_tmp_carry__4_n_5;
  wire cal_tmp_carry__4_n_6;
  wire cal_tmp_carry__4_n_7;
  wire cal_tmp_carry__5_i_1_n_0;
  wire cal_tmp_carry__5_i_2_n_0;
  wire cal_tmp_carry__5_i_3_n_0;
  wire cal_tmp_carry__5_i_4_n_0;
  wire cal_tmp_carry__5_n_0;
  wire cal_tmp_carry__5_n_1;
  wire cal_tmp_carry__5_n_2;
  wire cal_tmp_carry__5_n_3;
  wire cal_tmp_carry__5_n_4;
  wire cal_tmp_carry__5_n_5;
  wire cal_tmp_carry__5_n_6;
  wire cal_tmp_carry__5_n_7;
  wire cal_tmp_carry__6_i_1_n_0;
  wire cal_tmp_carry__6_i_2_n_0;
  wire cal_tmp_carry__6_i_3_n_0;
  wire cal_tmp_carry__6_i_4_n_0;
  wire cal_tmp_carry__6_n_1;
  wire cal_tmp_carry__6_n_2;
  wire cal_tmp_carry__6_n_3;
  wire cal_tmp_carry__6_n_5;
  wire cal_tmp_carry__6_n_6;
  wire cal_tmp_carry__6_n_7;
  wire cal_tmp_carry_i_1_n_0;
  wire cal_tmp_carry_i_2_n_0;
  wire cal_tmp_carry_i_3_n_0;
  wire cal_tmp_carry_i_4_n_0;
  wire cal_tmp_carry_n_0;
  wire cal_tmp_carry_n_1;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire [31:0]dividend0;
  wire [31:0]\dividend0_reg[31]_0 ;
  wire [31:0]dividend_tmp;
  wire \dividend_tmp[10]_i_1_n_0 ;
  wire \dividend_tmp[11]_i_1_n_0 ;
  wire \dividend_tmp[12]_i_1_n_0 ;
  wire \dividend_tmp[13]_i_1_n_0 ;
  wire \dividend_tmp[14]_i_1_n_0 ;
  wire \dividend_tmp[15]_i_1_n_0 ;
  wire \dividend_tmp[16]_i_1_n_0 ;
  wire \dividend_tmp[17]_i_1_n_0 ;
  wire \dividend_tmp[18]_i_1_n_0 ;
  wire \dividend_tmp[19]_i_1_n_0 ;
  wire \dividend_tmp[1]_i_1_n_0 ;
  wire \dividend_tmp[20]_i_1_n_0 ;
  wire \dividend_tmp[21]_i_1_n_0 ;
  wire \dividend_tmp[22]_i_1_n_0 ;
  wire \dividend_tmp[23]_i_1_n_0 ;
  wire \dividend_tmp[24]_i_1_n_0 ;
  wire \dividend_tmp[25]_i_1_n_0 ;
  wire \dividend_tmp[26]_i_1_n_0 ;
  wire \dividend_tmp[27]_i_1_n_0 ;
  wire \dividend_tmp[28]_i_1_n_0 ;
  wire \dividend_tmp[29]_i_1_n_0 ;
  wire \dividend_tmp[2]_i_1_n_0 ;
  wire \dividend_tmp[30]_i_1_n_0 ;
  wire \dividend_tmp[31]_i_1_n_0 ;
  wire \dividend_tmp[3]_i_1_n_0 ;
  wire \dividend_tmp[4]_i_1_n_0 ;
  wire \dividend_tmp[5]_i_1_n_0 ;
  wire \dividend_tmp[6]_i_1_n_0 ;
  wire \dividend_tmp[7]_i_1_n_0 ;
  wire \dividend_tmp[8]_i_1_n_0 ;
  wire \dividend_tmp[9]_i_1_n_0 ;
  wire p_0_in;
  wire [0:0]p_2_out;
  wire \r_stage_reg[30]_srl30___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_28_n_0 ;
  wire \r_stage_reg[31]_Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_29_n_0 ;
  wire [0:0]\r_stage_reg[32]_0 ;
  wire r_stage_reg_gate_n_0;
  wire \r_stage_reg_n_0_[0] ;
  wire r_stage_reg_r_0_n_0;
  wire r_stage_reg_r_10_n_0;
  wire r_stage_reg_r_11_n_0;
  wire r_stage_reg_r_12_n_0;
  wire r_stage_reg_r_13_n_0;
  wire r_stage_reg_r_14_n_0;
  wire r_stage_reg_r_15_n_0;
  wire r_stage_reg_r_16_n_0;
  wire r_stage_reg_r_17_n_0;
  wire r_stage_reg_r_18_n_0;
  wire r_stage_reg_r_19_n_0;
  wire r_stage_reg_r_1_n_0;
  wire r_stage_reg_r_20_n_0;
  wire r_stage_reg_r_21_n_0;
  wire r_stage_reg_r_22_n_0;
  wire r_stage_reg_r_23_n_0;
  wire r_stage_reg_r_24_n_0;
  wire r_stage_reg_r_25_n_0;
  wire r_stage_reg_r_26_n_0;
  wire r_stage_reg_r_27_n_0;
  wire r_stage_reg_r_28_n_0;
  wire r_stage_reg_r_29_0;
  wire r_stage_reg_r_2_n_0;
  wire r_stage_reg_r_3_n_0;
  wire r_stage_reg_r_4_n_0;
  wire r_stage_reg_r_5_n_0;
  wire r_stage_reg_r_6_n_0;
  wire r_stage_reg_r_7_n_0;
  wire r_stage_reg_r_8_0;
  wire r_stage_reg_r_9_n_0;
  wire r_stage_reg_r_n_0;
  wire [30:21]remd_tmp;
  wire \remd_tmp[0]_i_1_n_0 ;
  wire \remd_tmp[10]_i_1_n_0 ;
  wire \remd_tmp[11]_i_1_n_0 ;
  wire \remd_tmp[12]_i_1_n_0 ;
  wire \remd_tmp[13]_i_1_n_0 ;
  wire \remd_tmp[14]_i_1_n_0 ;
  wire \remd_tmp[15]_i_1_n_0 ;
  wire \remd_tmp[16]_i_1_n_0 ;
  wire \remd_tmp[17]_i_1_n_0 ;
  wire \remd_tmp[18]_i_1_n_0 ;
  wire \remd_tmp[19]_i_1_n_0 ;
  wire \remd_tmp[1]_i_1_n_0 ;
  wire \remd_tmp[20]_i_1_n_0 ;
  wire \remd_tmp[21]_i_1_n_0 ;
  wire \remd_tmp[22]_i_1_n_0 ;
  wire \remd_tmp[23]_i_1_n_0 ;
  wire \remd_tmp[24]_i_1_n_0 ;
  wire \remd_tmp[25]_i_1_n_0 ;
  wire \remd_tmp[26]_i_1_n_0 ;
  wire \remd_tmp[27]_i_1_n_0 ;
  wire \remd_tmp[28]_i_1_n_0 ;
  wire \remd_tmp[29]_i_1_n_0 ;
  wire \remd_tmp[2]_i_1_n_0 ;
  wire \remd_tmp[30]_i_1_n_0 ;
  wire \remd_tmp[3]_i_1_n_0 ;
  wire \remd_tmp[4]_i_1_n_0 ;
  wire \remd_tmp[5]_i_1_n_0 ;
  wire \remd_tmp[6]_i_1_n_0 ;
  wire \remd_tmp[7]_i_1_n_0 ;
  wire \remd_tmp[8]_i_1_n_0 ;
  wire \remd_tmp[9]_i_1_n_0 ;
  wire [18:5]remd_tmp_mux;
  wire [3:3]NLW_cal_tmp_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__7_O_UNCONNECTED;
  wire \NLW_r_stage_reg[30]_srl30___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_0,cal_tmp_carry_n_1,cal_tmp_carry_n_2,cal_tmp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7}),
        .S({cal_tmp_carry_i_1_n_0,cal_tmp_carry_i_2_n_0,cal_tmp_carry_i_3_n_0,cal_tmp_carry_i_4_n_0}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_0),
        .CO({cal_tmp_carry__0_n_0,cal_tmp_carry__0_n_1,cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,remd_tmp_mux[5],1'b1,1'b1}),
        .O({cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7}),
        .S({cal_tmp_carry__0_i_2_n_0,cal_tmp_carry__0_i_3_n_0,cal_tmp_carry__0_i_4_n_0,cal_tmp_carry__0_i_5_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[5]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_2
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[6]),
        .O(cal_tmp_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_3
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_4
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[4]),
        .O(cal_tmp_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_5
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[3]),
        .O(cal_tmp_carry__0_i_5_n_0));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_0),
        .CO({cal_tmp_carry__1_n_0,cal_tmp_carry__1_n_1,cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,remd_tmp_mux[8],1'b1}),
        .O({cal_tmp_carry__1_n_4,cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7}),
        .S({cal_tmp_carry__1_i_2_n_0,cal_tmp_carry__1_i_3_n_0,cal_tmp_carry__1_i_4_n_0,cal_tmp_carry__1_i_5_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_1
       (.I0(Q[8]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[8]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_2
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[10]),
        .O(cal_tmp_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[9]),
        .O(cal_tmp_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__1_i_4
       (.I0(Q[8]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_5
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[7]),
        .O(cal_tmp_carry__1_i_5_n_0));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_0),
        .CO({cal_tmp_carry__2_n_0,cal_tmp_carry__2_n_1,cal_tmp_carry__2_n_2,cal_tmp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,remd_tmp_mux[13],1'b1,1'b1}),
        .O({cal_tmp_carry__2_n_4,cal_tmp_carry__2_n_5,cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7}),
        .S({cal_tmp_carry__2_i_2_n_0,cal_tmp_carry__2_i_3_n_0,cal_tmp_carry__2_i_4_n_0,cal_tmp_carry__2_i_5_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_1
       (.I0(Q[13]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[13]));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[14]),
        .O(cal_tmp_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__2_i_3
       (.I0(Q[13]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_4
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[12]),
        .O(cal_tmp_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_5
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[11]),
        .O(cal_tmp_carry__2_i_5_n_0));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_0),
        .CO({cal_tmp_carry__3_n_0,cal_tmp_carry__3_n_1,cal_tmp_carry__3_n_2,cal_tmp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(remd_tmp_mux[18:15]),
        .O({cal_tmp_carry__3_n_4,cal_tmp_carry__3_n_5,cal_tmp_carry__3_n_6,cal_tmp_carry__3_n_7}),
        .S({cal_tmp_carry__3_i_5_n_0,cal_tmp_carry__3_i_6_n_0,cal_tmp_carry__3_i_7_n_0,cal_tmp_carry__3_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_1
       (.I0(Q[18]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[18]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_2
       (.I0(Q[17]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[17]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_3
       (.I0(Q[16]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[16]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_4
       (.I0(Q[15]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(remd_tmp_mux[15]));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_5
       (.I0(Q[18]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__3_i_5_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_6
       (.I0(Q[17]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__3_i_6_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_7
       (.I0(Q[16]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__3_i_7_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__3_i_8
       (.I0(Q[15]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__3_i_8_n_0));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_0),
        .CO({cal_tmp_carry__4_n_0,cal_tmp_carry__4_n_1,cal_tmp_carry__4_n_2,cal_tmp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__4_n_4,cal_tmp_carry__4_n_5,cal_tmp_carry__4_n_6,cal_tmp_carry__4_n_7}),
        .S({cal_tmp_carry__4_i_1_n_0,cal_tmp_carry__4_i_2_n_0,cal_tmp_carry__4_i_3_n_0,cal_tmp_carry__4_i_4_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[22]),
        .O(cal_tmp_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_2
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[21]),
        .O(cal_tmp_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_3
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[20]),
        .O(cal_tmp_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_4
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[19]),
        .O(cal_tmp_carry__4_i_4_n_0));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_0),
        .CO({cal_tmp_carry__5_n_0,cal_tmp_carry__5_n_1,cal_tmp_carry__5_n_2,cal_tmp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__5_n_4,cal_tmp_carry__5_n_5,cal_tmp_carry__5_n_6,cal_tmp_carry__5_n_7}),
        .S({cal_tmp_carry__5_i_1_n_0,cal_tmp_carry__5_i_2_n_0,cal_tmp_carry__5_i_3_n_0,cal_tmp_carry__5_i_4_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[26]),
        .O(cal_tmp_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_2
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[25]),
        .O(cal_tmp_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_3
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[24]),
        .O(cal_tmp_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_4
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[23]),
        .O(cal_tmp_carry__5_i_4_n_0));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_0),
        .CO({p_2_out,cal_tmp_carry__6_n_1,cal_tmp_carry__6_n_2,cal_tmp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__6_O_UNCONNECTED[3],cal_tmp_carry__6_n_5,cal_tmp_carry__6_n_6,cal_tmp_carry__6_n_7}),
        .S({cal_tmp_carry__6_i_1_n_0,cal_tmp_carry__6_i_2_n_0,cal_tmp_carry__6_i_3_n_0,cal_tmp_carry__6_i_4_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[30]),
        .O(cal_tmp_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_2
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[29]),
        .O(cal_tmp_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_3
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[28]),
        .O(cal_tmp_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_4
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(remd_tmp[27]),
        .O(cal_tmp_carry__6_i_4_n_0));
  CARRY4 cal_tmp_carry__7
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__7_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[2]),
        .O(cal_tmp_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_2
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[1]),
        .O(cal_tmp_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_3
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(Q[0]),
        .O(cal_tmp_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h1B)) 
    cal_tmp_carry_i_4
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(dividend_tmp[31]),
        .I2(dividend0[31]),
        .O(cal_tmp_carry_i_4_n_0));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [0]),
        .Q(dividend0[0]),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [10]),
        .Q(dividend0[10]),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [11]),
        .Q(dividend0[11]),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [12]),
        .Q(dividend0[12]),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [13]),
        .Q(dividend0[13]),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [14]),
        .Q(dividend0[14]),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [15]),
        .Q(dividend0[15]),
        .R(1'b0));
  FDRE \dividend0_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [16]),
        .Q(dividend0[16]),
        .R(1'b0));
  FDRE \dividend0_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [17]),
        .Q(dividend0[17]),
        .R(1'b0));
  FDRE \dividend0_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [18]),
        .Q(dividend0[18]),
        .R(1'b0));
  FDRE \dividend0_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [19]),
        .Q(dividend0[19]),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [1]),
        .Q(dividend0[1]),
        .R(1'b0));
  FDRE \dividend0_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [20]),
        .Q(dividend0[20]),
        .R(1'b0));
  FDRE \dividend0_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [21]),
        .Q(dividend0[21]),
        .R(1'b0));
  FDRE \dividend0_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [22]),
        .Q(dividend0[22]),
        .R(1'b0));
  FDRE \dividend0_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [23]),
        .Q(dividend0[23]),
        .R(1'b0));
  FDRE \dividend0_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [24]),
        .Q(dividend0[24]),
        .R(1'b0));
  FDRE \dividend0_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [25]),
        .Q(dividend0[25]),
        .R(1'b0));
  FDRE \dividend0_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [26]),
        .Q(dividend0[26]),
        .R(1'b0));
  FDRE \dividend0_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [27]),
        .Q(dividend0[27]),
        .R(1'b0));
  FDRE \dividend0_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [28]),
        .Q(dividend0[28]),
        .R(1'b0));
  FDRE \dividend0_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [29]),
        .Q(dividend0[29]),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [2]),
        .Q(dividend0[2]),
        .R(1'b0));
  FDRE \dividend0_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [30]),
        .Q(dividend0[30]),
        .R(1'b0));
  FDRE \dividend0_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [31]),
        .Q(dividend0[31]),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [3]),
        .Q(dividend0[3]),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [4]),
        .Q(dividend0[4]),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [5]),
        .Q(dividend0[5]),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [6]),
        .Q(dividend0[6]),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [7]),
        .Q(dividend0[7]),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [8]),
        .Q(dividend0[8]),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\dividend0_reg[31]_0 [9]),
        .Q(dividend0[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1 
       (.I0(dividend0[9]),
        .I1(dividend_tmp[9]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1 
       (.I0(dividend0[10]),
        .I1(dividend_tmp[10]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1 
       (.I0(dividend0[11]),
        .I1(dividend_tmp[11]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1 
       (.I0(dividend0[12]),
        .I1(dividend_tmp[12]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1 
       (.I0(dividend0[13]),
        .I1(dividend_tmp[13]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1 
       (.I0(dividend0[14]),
        .I1(dividend_tmp[14]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1 
       (.I0(dividend0[15]),
        .I1(dividend_tmp[15]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[17]_i_1 
       (.I0(dividend0[16]),
        .I1(dividend_tmp[16]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[18]_i_1 
       (.I0(dividend0[17]),
        .I1(dividend_tmp[17]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[19]_i_1 
       (.I0(dividend0[18]),
        .I1(dividend_tmp[18]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1 
       (.I0(dividend0[0]),
        .I1(dividend_tmp[0]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[20]_i_1 
       (.I0(dividend0[19]),
        .I1(dividend_tmp[19]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[21]_i_1 
       (.I0(dividend0[20]),
        .I1(dividend_tmp[20]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[22]_i_1 
       (.I0(dividend0[21]),
        .I1(dividend_tmp[21]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[23]_i_1 
       (.I0(dividend0[22]),
        .I1(dividend_tmp[22]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[24]_i_1 
       (.I0(dividend0[23]),
        .I1(dividend_tmp[23]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[25]_i_1 
       (.I0(dividend0[24]),
        .I1(dividend_tmp[24]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[26]_i_1 
       (.I0(dividend0[25]),
        .I1(dividend_tmp[25]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[27]_i_1 
       (.I0(dividend0[26]),
        .I1(dividend_tmp[26]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[28]_i_1 
       (.I0(dividend0[27]),
        .I1(dividend_tmp[27]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[29]_i_1 
       (.I0(dividend0[28]),
        .I1(dividend_tmp[28]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1 
       (.I0(dividend0[1]),
        .I1(dividend_tmp[1]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[30]_i_1 
       (.I0(dividend0[29]),
        .I1(dividend_tmp[29]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[31]_i_1 
       (.I0(dividend0[30]),
        .I1(dividend_tmp[30]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1 
       (.I0(dividend0[2]),
        .I1(dividend_tmp[2]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1 
       (.I0(dividend0[3]),
        .I1(dividend_tmp[3]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1 
       (.I0(dividend0[4]),
        .I1(dividend_tmp[4]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1 
       (.I0(dividend0[5]),
        .I1(dividend_tmp[5]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1 
       (.I0(dividend0[6]),
        .I1(dividend_tmp[6]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1 
       (.I0(dividend0[7]),
        .I1(dividend_tmp[7]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1 
       (.I0(dividend0[8]),
        .I1(dividend_tmp[8]),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[9]_i_1_n_0 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(dividend_tmp[0]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_0 ),
        .Q(dividend_tmp[10]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_0 ),
        .Q(dividend_tmp[11]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_0 ),
        .Q(dividend_tmp[12]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_0 ),
        .Q(dividend_tmp[13]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_0 ),
        .Q(dividend_tmp[14]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_0 ),
        .Q(dividend_tmp[15]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1_n_0 ),
        .Q(dividend_tmp[16]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1_n_0 ),
        .Q(dividend_tmp[17]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1_n_0 ),
        .Q(dividend_tmp[18]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1_n_0 ),
        .Q(dividend_tmp[19]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_0 ),
        .Q(dividend_tmp[1]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1_n_0 ),
        .Q(dividend_tmp[20]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1_n_0 ),
        .Q(dividend_tmp[21]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1_n_0 ),
        .Q(dividend_tmp[22]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1_n_0 ),
        .Q(dividend_tmp[23]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1_n_0 ),
        .Q(dividend_tmp[24]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1_n_0 ),
        .Q(dividend_tmp[25]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1_n_0 ),
        .Q(dividend_tmp[26]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[27]_i_1_n_0 ),
        .Q(dividend_tmp[27]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[28]_i_1_n_0 ),
        .Q(dividend_tmp[28]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[29]_i_1_n_0 ),
        .Q(dividend_tmp[29]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_0 ),
        .Q(dividend_tmp[2]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[30]_i_1_n_0 ),
        .Q(dividend_tmp[30]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[31]_i_1_n_0 ),
        .Q(dividend_tmp[31]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_0 ),
        .Q(dividend_tmp[3]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_0 ),
        .Q(dividend_tmp[4]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_0 ),
        .Q(dividend_tmp[5]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_0 ),
        .Q(dividend_tmp[6]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_0 ),
        .Q(dividend_tmp[7]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_0 ),
        .Q(dividend_tmp[8]),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_0 ),
        .Q(dividend_tmp[9]),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\r_stage_reg_n_0_[0] ),
        .R(ap_rst));
  (* srl_bus_name = "inst/\Game_logic_urem_3bkb_U1/Game_logic_urem_3bkb_div_U/Game_logic_urem_3bkb_div_u_0/r_stage_reg " *) 
  (* srl_name = "inst/\Game_logic_urem_3bkb_U1/Game_logic_urem_3bkb_div_U/Game_logic_urem_3bkb_div_u_0/r_stage_reg[30]_srl30___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_28 " *) 
  SRLC32E \r_stage_reg[30]_srl30___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_0_[0] ),
        .Q(\r_stage_reg[30]_srl30___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_28_n_0 ),
        .Q31(\NLW_r_stage_reg[30]_srl30___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[31]_Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_29 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[30]_srl30___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_28_n_0 ),
        .Q(\r_stage_reg[31]_Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE \r_stage_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_0),
        .Q(\r_stage_reg[32]_0 ),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[31]_Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_29_n_0 ),
        .I1(r_stage_reg_r_29_0),
        .O(r_stage_reg_gate_n_0));
  FDRE r_stage_reg_r
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b1),
        .Q(r_stage_reg_r_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_0
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_n_0),
        .Q(r_stage_reg_r_0_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_1
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_0_n_0),
        .Q(r_stage_reg_r_1_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_10
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_9_n_0),
        .Q(r_stage_reg_r_10_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_11
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_10_n_0),
        .Q(r_stage_reg_r_11_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_12
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_11_n_0),
        .Q(r_stage_reg_r_12_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_13
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_12_n_0),
        .Q(r_stage_reg_r_13_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_14
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_13_n_0),
        .Q(r_stage_reg_r_14_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_15
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_14_n_0),
        .Q(r_stage_reg_r_15_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_16
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_15_n_0),
        .Q(r_stage_reg_r_16_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_17
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_16_n_0),
        .Q(r_stage_reg_r_17_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_18
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_17_n_0),
        .Q(r_stage_reg_r_18_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_19
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_18_n_0),
        .Q(r_stage_reg_r_19_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_2
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_1_n_0),
        .Q(r_stage_reg_r_2_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_20
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_19_n_0),
        .Q(r_stage_reg_r_20_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_21
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_20_n_0),
        .Q(r_stage_reg_r_21_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_22
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_21_n_0),
        .Q(r_stage_reg_r_22_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_23
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_22_n_0),
        .Q(r_stage_reg_r_23_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_24
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_23_n_0),
        .Q(r_stage_reg_r_24_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_25
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_24_n_0),
        .Q(r_stage_reg_r_25_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_26
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_25_n_0),
        .Q(r_stage_reg_r_26_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_27
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_26_n_0),
        .Q(r_stage_reg_r_27_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_28
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_27_n_0),
        .Q(r_stage_reg_r_28_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_29
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_28_n_0),
        .Q(r_stage_reg_r_29_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_3
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_2_n_0),
        .Q(r_stage_reg_r_3_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_4
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_3_n_0),
        .Q(r_stage_reg_r_4_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_5
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_4_n_0),
        .Q(r_stage_reg_r_5_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_6
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_5_n_0),
        .Q(r_stage_reg_r_6_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_7
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_6_n_0),
        .Q(r_stage_reg_r_7_n_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_8
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_7_n_0),
        .Q(r_stage_reg_r_8_0),
        .R(ap_rst));
  FDRE r_stage_reg_r_9
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_r_8_0),
        .Q(r_stage_reg_r_9_n_0),
        .R(ap_rst));
  LUT5 #(
    .INIT(32'hACFFAC00)) 
    \remd_tmp[0]_i_1 
       (.I0(dividend0[31]),
        .I1(dividend_tmp[31]),
        .I2(\r_stage_reg_n_0_[0] ),
        .I3(p_0_in),
        .I4(cal_tmp_carry_n_7),
        .O(\remd_tmp[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(Q[9]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_5),
        .O(\remd_tmp[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(Q[10]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_4),
        .O(\remd_tmp[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(Q[11]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_7),
        .O(\remd_tmp[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(Q[12]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_6),
        .O(\remd_tmp[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(Q[13]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_5),
        .O(\remd_tmp[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(Q[14]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_4),
        .O(\remd_tmp[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(Q[15]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_7),
        .O(\remd_tmp[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(Q[16]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_6),
        .O(\remd_tmp[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(Q[17]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_5),
        .O(\remd_tmp[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(Q[18]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_4),
        .O(\remd_tmp[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(Q[0]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(Q[19]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_7),
        .O(\remd_tmp[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(Q[20]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_6),
        .O(\remd_tmp[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(remd_tmp[21]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_5),
        .O(\remd_tmp[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1 
       (.I0(remd_tmp[22]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_4),
        .O(\remd_tmp[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1 
       (.I0(remd_tmp[23]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_7),
        .O(\remd_tmp[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1 
       (.I0(remd_tmp[24]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_6),
        .O(\remd_tmp[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[26]_i_1 
       (.I0(remd_tmp[25]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_5),
        .O(\remd_tmp[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[27]_i_1 
       (.I0(remd_tmp[26]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_4),
        .O(\remd_tmp[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[28]_i_1 
       (.I0(remd_tmp[27]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_7),
        .O(\remd_tmp[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[29]_i_1 
       (.I0(remd_tmp[28]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_6),
        .O(\remd_tmp[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(Q[1]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_5),
        .O(\remd_tmp[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[30]_i_1 
       (.I0(remd_tmp[29]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_5),
        .O(\remd_tmp[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(Q[2]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_4),
        .O(\remd_tmp[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(Q[3]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(Q[4]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(Q[5]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_5),
        .O(\remd_tmp[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(Q[6]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_4),
        .O(\remd_tmp[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(Q[7]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(Q[8]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[9]_i_1_n_0 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_0 ),
        .Q(remd_tmp[21]),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_0 ),
        .Q(remd_tmp[22]),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1_n_0 ),
        .Q(remd_tmp[23]),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1_n_0 ),
        .Q(remd_tmp[24]),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1_n_0 ),
        .Q(remd_tmp[25]),
        .R(1'b0));
  FDRE \remd_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[26]_i_1_n_0 ),
        .Q(remd_tmp[26]),
        .R(1'b0));
  FDRE \remd_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[27]_i_1_n_0 ),
        .Q(remd_tmp[27]),
        .R(1'b0));
  FDRE \remd_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[28]_i_1_n_0 ),
        .Q(remd_tmp[28]),
        .R(1'b0));
  FDRE \remd_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[29]_i_1_n_0 ),
        .Q(remd_tmp[29]),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[30]_i_1_n_0 ),
        .Q(remd_tmp[30]),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_3cud
   (E,
    rst_0,
    verify1_out,
    \remd_tmp_reg[10] ,
    Q,
    ap_clk,
    ap_rst,
    \r_stage_reg[32] ,
    rst,
    verify1_out_preg_reg,
    verify1_out_preg,
    \dividend0_reg[15] );
  output [0:0]E;
  output rst_0;
  output verify1_out;
  output [10:0]\remd_tmp_reg[10] ;
  input [2:0]Q;
  input ap_clk;
  input ap_rst;
  input \r_stage_reg[32] ;
  input rst;
  input verify1_out_preg_reg;
  input verify1_out_preg;
  input [14:0]\dividend0_reg[15] ;

  wire [0:0]E;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire [14:0]\dividend0_reg[15] ;
  wire \r_stage_reg[32] ;
  wire [10:0]\remd_tmp_reg[10] ;
  wire rst;
  wire rst_0;
  wire verify1_out;
  wire verify1_out_preg;
  wire verify1_out_preg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_3cud_div Game_logic_urem_3cud_div_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\dividend0_reg[15]_0 (\dividend0_reg[15] ),
        .\r_stage_reg[32] (\r_stage_reg[32] ),
        .\remd_tmp_reg[10] (\remd_tmp_reg[10] ),
        .rst(rst),
        .rst_0(rst_0),
        .verify1_out(verify1_out),
        .verify1_out_preg(verify1_out_preg),
        .verify1_out_preg_reg(verify1_out_preg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_3cud_div
   (E,
    rst_0,
    verify1_out,
    \remd_tmp_reg[10] ,
    Q,
    ap_clk,
    ap_rst,
    \r_stage_reg[32] ,
    rst,
    verify1_out_preg_reg,
    verify1_out_preg,
    \dividend0_reg[15]_0 );
  output [0:0]E;
  output rst_0;
  output verify1_out;
  output [10:0]\remd_tmp_reg[10] ;
  input [2:0]Q;
  input ap_clk;
  input ap_rst;
  input \r_stage_reg[32] ;
  input rst;
  input verify1_out_preg_reg;
  input verify1_out_preg;
  input [14:0]\dividend0_reg[15]_0 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire \dividend0[4]_i_2_n_0 ;
  wire \dividend0[8]_i_2_n_0 ;
  wire \dividend0[8]_i_3_n_0 ;
  wire \dividend0_reg[12]_i_1_n_0 ;
  wire \dividend0_reg[12]_i_1_n_1 ;
  wire \dividend0_reg[12]_i_1_n_2 ;
  wire \dividend0_reg[12]_i_1_n_3 ;
  wire [14:0]\dividend0_reg[15]_0 ;
  wire \dividend0_reg[15]_i_1_n_3 ;
  wire \dividend0_reg[4]_i_1_n_0 ;
  wire \dividend0_reg[4]_i_1_n_1 ;
  wire \dividend0_reg[4]_i_1_n_2 ;
  wire \dividend0_reg[4]_i_1_n_3 ;
  wire \dividend0_reg[8]_i_1_n_0 ;
  wire \dividend0_reg[8]_i_1_n_1 ;
  wire \dividend0_reg[8]_i_1_n_2 ;
  wire \dividend0_reg[8]_i_1_n_3 ;
  wire \dividend0_reg_n_0_[0] ;
  wire \dividend0_reg_n_0_[10] ;
  wire \dividend0_reg_n_0_[11] ;
  wire \dividend0_reg_n_0_[12] ;
  wire \dividend0_reg_n_0_[13] ;
  wire \dividend0_reg_n_0_[14] ;
  wire \dividend0_reg_n_0_[15] ;
  wire \dividend0_reg_n_0_[1] ;
  wire \dividend0_reg_n_0_[2] ;
  wire \dividend0_reg_n_0_[3] ;
  wire \dividend0_reg_n_0_[4] ;
  wire \dividend0_reg_n_0_[5] ;
  wire \dividend0_reg_n_0_[6] ;
  wire \dividend0_reg_n_0_[7] ;
  wire \dividend0_reg_n_0_[8] ;
  wire \dividend0_reg_n_0_[9] ;
  wire [15:1]grp_fu_271_p0;
  wire \r_stage_reg[32] ;
  wire \remd_reg_n_0_[0] ;
  wire \remd_reg_n_0_[1] ;
  wire \remd_reg_n_0_[2] ;
  wire \remd_reg_n_0_[3] ;
  wire \remd_reg_n_0_[4] ;
  wire \remd_reg_n_0_[5] ;
  wire \remd_reg_n_0_[6] ;
  wire [10:0]\remd_tmp_reg[10] ;
  wire rst;
  wire rst_0;
  wire start0_reg_n_0;
  wire verify1_out;
  wire verify1_out_INST_0_i_1_n_0;
  wire verify1_out_preg;
  wire verify1_out_preg_reg;
  wire [3:1]\NLW_dividend0_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_dividend0_reg[15]_i_1_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_3cud_div_u Game_logic_urem_3cud_div_u_0
       (.E(start0_reg_n_0),
        .Q({\dividend0_reg_n_0_[15] ,\dividend0_reg_n_0_[14] ,\dividend0_reg_n_0_[13] ,\dividend0_reg_n_0_[12] ,\dividend0_reg_n_0_[11] ,\dividend0_reg_n_0_[10] ,\dividend0_reg_n_0_[9] ,\dividend0_reg_n_0_[8] ,\dividend0_reg_n_0_[7] ,\dividend0_reg_n_0_[6] ,\dividend0_reg_n_0_[5] ,\dividend0_reg_n_0_[4] ,\dividend0_reg_n_0_[3] ,\dividend0_reg_n_0_[2] ,\dividend0_reg_n_0_[1] ,\dividend0_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_rst(ap_rst),
        .\r_stage_reg[32]_0 (E),
        .\r_stage_reg[32]_1 (\r_stage_reg[32] ),
        .\remd_tmp_reg[10]_0 (\remd_tmp_reg[10] ));
  LUT6 #(
    .INIT(64'hF7F7F707F0F0F000)) 
    \btn1_verify[0]_i_1 
       (.I0(rst),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(verify1_out_INST_0_i_1_n_0),
        .I4(\remd_reg_n_0_[6] ),
        .I5(verify1_out_preg_reg),
        .O(rst_0));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[4]_i_2 
       (.I0(\dividend0_reg[15]_0 [2]),
        .O(\dividend0[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_2 
       (.I0(\dividend0_reg[15]_0 [6]),
        .O(\dividend0[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \dividend0[8]_i_3 
       (.I0(\dividend0_reg[15]_0 [5]),
        .O(\dividend0[8]_i_3_n_0 ));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend0_reg[15]_0 [0]),
        .Q(\dividend0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_271_p0[10]),
        .Q(\dividend0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_271_p0[11]),
        .Q(\dividend0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_271_p0[12]),
        .Q(\dividend0_reg_n_0_[12] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[12]_i_1 
       (.CI(\dividend0_reg[8]_i_1_n_0 ),
        .CO({\dividend0_reg[12]_i_1_n_0 ,\dividend0_reg[12]_i_1_n_1 ,\dividend0_reg[12]_i_1_n_2 ,\dividend0_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_fu_271_p0[12:9]),
        .S(\dividend0_reg[15]_0 [12:9]));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_271_p0[13]),
        .Q(\dividend0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_271_p0[14]),
        .Q(\dividend0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_271_p0[15]),
        .Q(\dividend0_reg_n_0_[15] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[15]_i_1 
       (.CI(\dividend0_reg[12]_i_1_n_0 ),
        .CO({\NLW_dividend0_reg[15]_i_1_CO_UNCONNECTED [3],grp_fu_271_p0[15],\NLW_dividend0_reg[15]_i_1_CO_UNCONNECTED [1],\dividend0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_dividend0_reg[15]_i_1_O_UNCONNECTED [3:2],grp_fu_271_p0[14:13]}),
        .S({1'b0,1'b1,\dividend0_reg[15]_0 [14:13]}));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_271_p0[1]),
        .Q(\dividend0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_271_p0[2]),
        .Q(\dividend0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_271_p0[3]),
        .Q(\dividend0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_271_p0[4]),
        .Q(\dividend0_reg_n_0_[4] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\dividend0_reg[4]_i_1_n_0 ,\dividend0_reg[4]_i_1_n_1 ,\dividend0_reg[4]_i_1_n_2 ,\dividend0_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\dividend0_reg[15]_0 [2],1'b0}),
        .O(grp_fu_271_p0[4:1]),
        .S({\dividend0_reg[15]_0 [4:3],\dividend0[4]_i_2_n_0 ,\dividend0_reg[15]_0 [1]}));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_271_p0[5]),
        .Q(\dividend0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_271_p0[6]),
        .Q(\dividend0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_271_p0[7]),
        .Q(\dividend0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_271_p0[8]),
        .Q(\dividend0_reg_n_0_[8] ),
        .R(1'b0));
  CARRY4 \dividend0_reg[8]_i_1 
       (.CI(\dividend0_reg[4]_i_1_n_0 ),
        .CO({\dividend0_reg[8]_i_1_n_0 ,\dividend0_reg[8]_i_1_n_1 ,\dividend0_reg[8]_i_1_n_2 ,\dividend0_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\dividend0_reg[15]_0 [6:5]}),
        .O(grp_fu_271_p0[8:5]),
        .S({\dividend0_reg[15]_0 [8:7],\dividend0[8]_i_2_n_0 ,\dividend0[8]_i_3_n_0 }));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_fu_271_p0[9]),
        .Q(\dividend0_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\remd_tmp_reg[10] [0]),
        .Q(\remd_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\remd_tmp_reg[10] [1]),
        .Q(\remd_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\remd_tmp_reg[10] [2]),
        .Q(\remd_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\remd_tmp_reg[10] [3]),
        .Q(\remd_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\remd_tmp_reg[10] [4]),
        .Q(\remd_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\remd_tmp_reg[10] [5]),
        .Q(\remd_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \remd_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\remd_tmp_reg[10] [6]),
        .Q(\remd_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(start0_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFE4FFE4FFE400E4)) 
    verify1_out_INST_0
       (.I0(Q[0]),
        .I1(verify1_out_preg),
        .I2(verify1_out_preg_reg),
        .I3(Q[2]),
        .I4(verify1_out_INST_0_i_1_n_0),
        .I5(\remd_reg_n_0_[6] ),
        .O(verify1_out));
  LUT6 #(
    .INIT(64'h8888888888808080)) 
    verify1_out_INST_0_i_1
       (.I0(\remd_reg_n_0_[5] ),
        .I1(\remd_reg_n_0_[4] ),
        .I2(\remd_reg_n_0_[2] ),
        .I3(\remd_reg_n_0_[1] ),
        .I4(\remd_reg_n_0_[0] ),
        .I5(\remd_reg_n_0_[3] ),
        .O(verify1_out_INST_0_i_1_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic_urem_3cud_div_u
   (\r_stage_reg[32]_0 ,
    \remd_tmp_reg[10]_0 ,
    ap_rst,
    E,
    ap_clk,
    \r_stage_reg[32]_1 ,
    Q);
  output [0:0]\r_stage_reg[32]_0 ;
  output [10:0]\remd_tmp_reg[10]_0 ;
  input ap_rst;
  input [0:0]E;
  input ap_clk;
  input \r_stage_reg[32]_1 ;
  input [15:0]Q;

  wire [0:0]E;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_rst;
  wire cal_tmp_carry__0_i_1_n_0;
  wire cal_tmp_carry__0_i_2_n_0;
  wire cal_tmp_carry__0_i_3_n_0;
  wire cal_tmp_carry__0_i_4_n_0;
  wire cal_tmp_carry__0_i_5_n_0;
  wire cal_tmp_carry__0_i_6_n_0;
  wire cal_tmp_carry__0_n_0;
  wire cal_tmp_carry__0_n_1;
  wire cal_tmp_carry__0_n_2;
  wire cal_tmp_carry__0_n_3;
  wire cal_tmp_carry__0_n_4;
  wire cal_tmp_carry__0_n_5;
  wire cal_tmp_carry__0_n_6;
  wire cal_tmp_carry__0_n_7;
  wire cal_tmp_carry__1_i_1_n_0;
  wire cal_tmp_carry__1_i_2__0_n_0;
  wire cal_tmp_carry__1_i_3__0_n_0;
  wire cal_tmp_carry__1_i_4_n_0;
  wire cal_tmp_carry__1_n_0;
  wire cal_tmp_carry__1_n_1;
  wire cal_tmp_carry__1_n_2;
  wire cal_tmp_carry__1_n_3;
  wire cal_tmp_carry__1_n_4;
  wire cal_tmp_carry__1_n_5;
  wire cal_tmp_carry__1_n_6;
  wire cal_tmp_carry__1_n_7;
  wire cal_tmp_carry__2_i_1_n_0;
  wire cal_tmp_carry__2_i_2__0_n_0;
  wire cal_tmp_carry__2_i_3_n_0;
  wire cal_tmp_carry__2_i_4__0_n_0;
  wire cal_tmp_carry__2_n_0;
  wire cal_tmp_carry__2_n_1;
  wire cal_tmp_carry__2_n_2;
  wire cal_tmp_carry__2_n_3;
  wire cal_tmp_carry__2_n_4;
  wire cal_tmp_carry__2_n_5;
  wire cal_tmp_carry__2_n_6;
  wire cal_tmp_carry__2_n_7;
  wire cal_tmp_carry__3_i_1_n_0;
  wire cal_tmp_carry__3_i_2_n_0;
  wire cal_tmp_carry__3_i_3_n_0;
  wire cal_tmp_carry__3_i_4_n_0;
  wire cal_tmp_carry__3_n_0;
  wire cal_tmp_carry__3_n_1;
  wire cal_tmp_carry__3_n_2;
  wire cal_tmp_carry__3_n_3;
  wire cal_tmp_carry__3_n_4;
  wire cal_tmp_carry__3_n_5;
  wire cal_tmp_carry__3_n_6;
  wire cal_tmp_carry__3_n_7;
  wire cal_tmp_carry__4_i_1__0_n_0;
  wire cal_tmp_carry__4_i_2__0_n_0;
  wire cal_tmp_carry__4_i_3__0_n_0;
  wire cal_tmp_carry__4_i_4__0_n_0;
  wire cal_tmp_carry__4_n_0;
  wire cal_tmp_carry__4_n_1;
  wire cal_tmp_carry__4_n_2;
  wire cal_tmp_carry__4_n_3;
  wire cal_tmp_carry__4_n_4;
  wire cal_tmp_carry__4_n_5;
  wire cal_tmp_carry__4_n_6;
  wire cal_tmp_carry__4_n_7;
  wire cal_tmp_carry__5_i_1__0_n_0;
  wire cal_tmp_carry__5_i_2__0_n_0;
  wire cal_tmp_carry__5_i_3__0_n_0;
  wire cal_tmp_carry__5_i_4__0_n_0;
  wire cal_tmp_carry__5_n_0;
  wire cal_tmp_carry__5_n_1;
  wire cal_tmp_carry__5_n_2;
  wire cal_tmp_carry__5_n_3;
  wire cal_tmp_carry__5_n_4;
  wire cal_tmp_carry__5_n_5;
  wire cal_tmp_carry__5_n_6;
  wire cal_tmp_carry__5_n_7;
  wire cal_tmp_carry__6_i_1__0_n_0;
  wire cal_tmp_carry__6_i_2__0_n_0;
  wire cal_tmp_carry__6_i_3__0_n_0;
  wire cal_tmp_carry__6_i_4__0_n_0;
  wire cal_tmp_carry__6_n_1;
  wire cal_tmp_carry__6_n_2;
  wire cal_tmp_carry__6_n_3;
  wire cal_tmp_carry__6_n_5;
  wire cal_tmp_carry__6_n_6;
  wire cal_tmp_carry__6_n_7;
  wire cal_tmp_carry_i_1_n_0;
  wire cal_tmp_carry_i_2_n_0;
  wire cal_tmp_carry_i_3__0_n_0;
  wire cal_tmp_carry_i_4_n_0;
  wire cal_tmp_carry_i_5_n_0;
  wire cal_tmp_carry_i_6_n_0;
  wire cal_tmp_carry_n_0;
  wire cal_tmp_carry_n_1;
  wire cal_tmp_carry_n_2;
  wire cal_tmp_carry_n_3;
  wire cal_tmp_carry_n_4;
  wire cal_tmp_carry_n_5;
  wire cal_tmp_carry_n_6;
  wire cal_tmp_carry_n_7;
  wire \dividend0_reg_n_0_[0] ;
  wire \dividend0_reg_n_0_[10] ;
  wire \dividend0_reg_n_0_[11] ;
  wire \dividend0_reg_n_0_[12] ;
  wire \dividend0_reg_n_0_[13] ;
  wire \dividend0_reg_n_0_[14] ;
  wire \dividend0_reg_n_0_[15] ;
  wire \dividend0_reg_n_0_[1] ;
  wire \dividend0_reg_n_0_[2] ;
  wire \dividend0_reg_n_0_[3] ;
  wire \dividend0_reg_n_0_[4] ;
  wire \dividend0_reg_n_0_[5] ;
  wire \dividend0_reg_n_0_[6] ;
  wire \dividend0_reg_n_0_[7] ;
  wire \dividend0_reg_n_0_[8] ;
  wire \dividend0_reg_n_0_[9] ;
  wire \dividend_tmp[10]_i_1_n_0 ;
  wire \dividend_tmp[11]_i_1_n_0 ;
  wire \dividend_tmp[12]_i_1_n_0 ;
  wire \dividend_tmp[13]_i_1_n_0 ;
  wire \dividend_tmp[14]_i_1_n_0 ;
  wire \dividend_tmp[15]_i_1_n_0 ;
  wire \dividend_tmp[16]_i_1_n_0 ;
  wire \dividend_tmp[17]_i_1_n_0 ;
  wire \dividend_tmp[18]_i_1_n_0 ;
  wire \dividend_tmp[19]_i_1_n_0 ;
  wire \dividend_tmp[1]_i_1_n_0 ;
  wire \dividend_tmp[20]_i_1_n_0 ;
  wire \dividend_tmp[21]_i_1_n_0 ;
  wire \dividend_tmp[22]_i_1_n_0 ;
  wire \dividend_tmp[23]_i_1_n_0 ;
  wire \dividend_tmp[24]_i_1_n_0 ;
  wire \dividend_tmp[25]_i_1_n_0 ;
  wire \dividend_tmp[26]_i_1_n_0 ;
  wire \dividend_tmp[27]_i_1_n_0 ;
  wire \dividend_tmp[28]_i_1_n_0 ;
  wire \dividend_tmp[29]_i_1_n_0 ;
  wire \dividend_tmp[2]_i_1_n_0 ;
  wire \dividend_tmp[30]_i_1_n_0 ;
  wire \dividend_tmp[31]_i_1_n_0 ;
  wire \dividend_tmp[3]_i_1_n_0 ;
  wire \dividend_tmp[4]_i_1_n_0 ;
  wire \dividend_tmp[5]_i_1_n_0 ;
  wire \dividend_tmp[6]_i_1_n_0 ;
  wire \dividend_tmp[7]_i_1_n_0 ;
  wire \dividend_tmp[8]_i_1_n_0 ;
  wire \dividend_tmp[9]_i_1_n_0 ;
  wire \dividend_tmp_reg_n_0_[0] ;
  wire \dividend_tmp_reg_n_0_[10] ;
  wire \dividend_tmp_reg_n_0_[11] ;
  wire \dividend_tmp_reg_n_0_[12] ;
  wire \dividend_tmp_reg_n_0_[13] ;
  wire \dividend_tmp_reg_n_0_[14] ;
  wire \dividend_tmp_reg_n_0_[15] ;
  wire \dividend_tmp_reg_n_0_[16] ;
  wire \dividend_tmp_reg_n_0_[17] ;
  wire \dividend_tmp_reg_n_0_[18] ;
  wire \dividend_tmp_reg_n_0_[19] ;
  wire \dividend_tmp_reg_n_0_[1] ;
  wire \dividend_tmp_reg_n_0_[20] ;
  wire \dividend_tmp_reg_n_0_[21] ;
  wire \dividend_tmp_reg_n_0_[22] ;
  wire \dividend_tmp_reg_n_0_[23] ;
  wire \dividend_tmp_reg_n_0_[24] ;
  wire \dividend_tmp_reg_n_0_[25] ;
  wire \dividend_tmp_reg_n_0_[26] ;
  wire \dividend_tmp_reg_n_0_[27] ;
  wire \dividend_tmp_reg_n_0_[28] ;
  wire \dividend_tmp_reg_n_0_[29] ;
  wire \dividend_tmp_reg_n_0_[2] ;
  wire \dividend_tmp_reg_n_0_[30] ;
  wire \dividend_tmp_reg_n_0_[31] ;
  wire \dividend_tmp_reg_n_0_[3] ;
  wire \dividend_tmp_reg_n_0_[4] ;
  wire \dividend_tmp_reg_n_0_[5] ;
  wire \dividend_tmp_reg_n_0_[6] ;
  wire \dividend_tmp_reg_n_0_[7] ;
  wire \dividend_tmp_reg_n_0_[8] ;
  wire \dividend_tmp_reg_n_0_[9] ;
  wire p_0_in;
  wire [0:0]p_2_out;
  wire \r_stage_reg[30]_srl30___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_28_n_0 ;
  wire \r_stage_reg[31]_Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_29_n_0 ;
  wire [0:0]\r_stage_reg[32]_0 ;
  wire \r_stage_reg[32]_1 ;
  wire r_stage_reg_gate_n_0;
  wire \r_stage_reg_n_0_[0] ;
  wire \remd_tmp[0]_i_1_n_0 ;
  wire \remd_tmp[10]_i_1_n_0 ;
  wire \remd_tmp[11]_i_1_n_0 ;
  wire \remd_tmp[12]_i_1_n_0 ;
  wire \remd_tmp[13]_i_1_n_0 ;
  wire \remd_tmp[14]_i_1_n_0 ;
  wire \remd_tmp[15]_i_1_n_0 ;
  wire \remd_tmp[16]_i_1_n_0 ;
  wire \remd_tmp[17]_i_1_n_0 ;
  wire \remd_tmp[18]_i_1_n_0 ;
  wire \remd_tmp[19]_i_1_n_0 ;
  wire \remd_tmp[1]_i_1_n_0 ;
  wire \remd_tmp[20]_i_1_n_0 ;
  wire \remd_tmp[21]_i_1_n_0 ;
  wire \remd_tmp[22]_i_1_n_0 ;
  wire \remd_tmp[23]_i_1_n_0 ;
  wire \remd_tmp[24]_i_1_n_0 ;
  wire \remd_tmp[25]_i_1_n_0 ;
  wire \remd_tmp[26]_i_1_n_0 ;
  wire \remd_tmp[27]_i_1_n_0 ;
  wire \remd_tmp[28]_i_1_n_0 ;
  wire \remd_tmp[29]_i_1_n_0 ;
  wire \remd_tmp[2]_i_1_n_0 ;
  wire \remd_tmp[30]_i_1_n_0 ;
  wire \remd_tmp[3]_i_1_n_0 ;
  wire \remd_tmp[4]_i_1_n_0 ;
  wire \remd_tmp[5]_i_1_n_0 ;
  wire \remd_tmp[6]_i_1_n_0 ;
  wire \remd_tmp[7]_i_1_n_0 ;
  wire \remd_tmp[8]_i_1_n_0 ;
  wire \remd_tmp[9]_i_1_n_0 ;
  wire [10:0]\remd_tmp_reg[10]_0 ;
  wire \remd_tmp_reg_n_0_[11] ;
  wire \remd_tmp_reg_n_0_[12] ;
  wire \remd_tmp_reg_n_0_[13] ;
  wire \remd_tmp_reg_n_0_[14] ;
  wire \remd_tmp_reg_n_0_[15] ;
  wire \remd_tmp_reg_n_0_[16] ;
  wire \remd_tmp_reg_n_0_[17] ;
  wire \remd_tmp_reg_n_0_[18] ;
  wire \remd_tmp_reg_n_0_[19] ;
  wire \remd_tmp_reg_n_0_[20] ;
  wire \remd_tmp_reg_n_0_[21] ;
  wire \remd_tmp_reg_n_0_[22] ;
  wire \remd_tmp_reg_n_0_[23] ;
  wire \remd_tmp_reg_n_0_[24] ;
  wire \remd_tmp_reg_n_0_[25] ;
  wire \remd_tmp_reg_n_0_[26] ;
  wire \remd_tmp_reg_n_0_[27] ;
  wire \remd_tmp_reg_n_0_[28] ;
  wire \remd_tmp_reg_n_0_[29] ;
  wire \remd_tmp_reg_n_0_[30] ;
  wire [3:3]NLW_cal_tmp_carry__6_O_UNCONNECTED;
  wire [3:0]NLW_cal_tmp_carry__7_CO_UNCONNECTED;
  wire [3:1]NLW_cal_tmp_carry__7_O_UNCONNECTED;
  wire \NLW_r_stage_reg[30]_srl30___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED ;

  CARRY4 cal_tmp_carry
       (.CI(1'b0),
        .CO({cal_tmp_carry_n_0,cal_tmp_carry_n_1,cal_tmp_carry_n_2,cal_tmp_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b1,cal_tmp_carry_i_1_n_0,1'b1,cal_tmp_carry_i_2_n_0}),
        .O({cal_tmp_carry_n_4,cal_tmp_carry_n_5,cal_tmp_carry_n_6,cal_tmp_carry_n_7}),
        .S({cal_tmp_carry_i_3__0_n_0,cal_tmp_carry_i_4_n_0,cal_tmp_carry_i_5_n_0,cal_tmp_carry_i_6_n_0}));
  CARRY4 cal_tmp_carry__0
       (.CI(cal_tmp_carry_n_0),
        .CO({cal_tmp_carry__0_n_0,cal_tmp_carry__0_n_1,cal_tmp_carry__0_n_2,cal_tmp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,cal_tmp_carry__0_i_1_n_0,cal_tmp_carry__0_i_2_n_0,1'b1}),
        .O({cal_tmp_carry__0_n_4,cal_tmp_carry__0_n_5,cal_tmp_carry__0_n_6,cal_tmp_carry__0_n_7}),
        .S({cal_tmp_carry__0_i_3_n_0,cal_tmp_carry__0_i_4_n_0,cal_tmp_carry__0_i_5_n_0,cal_tmp_carry__0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_1
       (.I0(\remd_tmp_reg[10]_0 [5]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_2
       (.I0(\remd_tmp_reg[10]_0 [4]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_3
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[10]_0 [6]),
        .O(cal_tmp_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_4
       (.I0(\remd_tmp_reg[10]_0 [5]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry__0_i_5
       (.I0(\remd_tmp_reg[10]_0 [4]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__0_i_6
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[10]_0 [3]),
        .O(cal_tmp_carry__0_i_6_n_0));
  CARRY4 cal_tmp_carry__1
       (.CI(cal_tmp_carry__0_n_0),
        .CO({cal_tmp_carry__1_n_0,cal_tmp_carry__1_n_1,cal_tmp_carry__1_n_2,cal_tmp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__1_n_4,cal_tmp_carry__1_n_5,cal_tmp_carry__1_n_6,cal_tmp_carry__1_n_7}),
        .S({cal_tmp_carry__1_i_1_n_0,cal_tmp_carry__1_i_2__0_n_0,cal_tmp_carry__1_i_3__0_n_0,cal_tmp_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[10]_0 [10]),
        .O(cal_tmp_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_2__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[10]_0 [9]),
        .O(cal_tmp_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_3__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[10]_0 [8]),
        .O(cal_tmp_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__1_i_4
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[10]_0 [7]),
        .O(cal_tmp_carry__1_i_4_n_0));
  CARRY4 cal_tmp_carry__2
       (.CI(cal_tmp_carry__1_n_0),
        .CO({cal_tmp_carry__2_n_0,cal_tmp_carry__2_n_1,cal_tmp_carry__2_n_2,cal_tmp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__2_n_4,cal_tmp_carry__2_n_5,cal_tmp_carry__2_n_6,cal_tmp_carry__2_n_7}),
        .S({cal_tmp_carry__2_i_1_n_0,cal_tmp_carry__2_i_2__0_n_0,cal_tmp_carry__2_i_3_n_0,cal_tmp_carry__2_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg_n_0_[14] ),
        .O(cal_tmp_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_2__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg_n_0_[13] ),
        .O(cal_tmp_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_3
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg_n_0_[12] ),
        .O(cal_tmp_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__2_i_4__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg_n_0_[11] ),
        .O(cal_tmp_carry__2_i_4__0_n_0));
  CARRY4 cal_tmp_carry__3
       (.CI(cal_tmp_carry__2_n_0),
        .CO({cal_tmp_carry__3_n_0,cal_tmp_carry__3_n_1,cal_tmp_carry__3_n_2,cal_tmp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__3_n_4,cal_tmp_carry__3_n_5,cal_tmp_carry__3_n_6,cal_tmp_carry__3_n_7}),
        .S({cal_tmp_carry__3_i_1_n_0,cal_tmp_carry__3_i_2_n_0,cal_tmp_carry__3_i_3_n_0,cal_tmp_carry__3_i_4_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_1
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg_n_0_[18] ),
        .O(cal_tmp_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_2
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg_n_0_[17] ),
        .O(cal_tmp_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_3
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg_n_0_[16] ),
        .O(cal_tmp_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__3_i_4
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg_n_0_[15] ),
        .O(cal_tmp_carry__3_i_4_n_0));
  CARRY4 cal_tmp_carry__4
       (.CI(cal_tmp_carry__3_n_0),
        .CO({cal_tmp_carry__4_n_0,cal_tmp_carry__4_n_1,cal_tmp_carry__4_n_2,cal_tmp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__4_n_4,cal_tmp_carry__4_n_5,cal_tmp_carry__4_n_6,cal_tmp_carry__4_n_7}),
        .S({cal_tmp_carry__4_i_1__0_n_0,cal_tmp_carry__4_i_2__0_n_0,cal_tmp_carry__4_i_3__0_n_0,cal_tmp_carry__4_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_1__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg_n_0_[22] ),
        .O(cal_tmp_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_2__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg_n_0_[21] ),
        .O(cal_tmp_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_3__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg_n_0_[20] ),
        .O(cal_tmp_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__4_i_4__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg_n_0_[19] ),
        .O(cal_tmp_carry__4_i_4__0_n_0));
  CARRY4 cal_tmp_carry__5
       (.CI(cal_tmp_carry__4_n_0),
        .CO({cal_tmp_carry__5_n_0,cal_tmp_carry__5_n_1,cal_tmp_carry__5_n_2,cal_tmp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({cal_tmp_carry__5_n_4,cal_tmp_carry__5_n_5,cal_tmp_carry__5_n_6,cal_tmp_carry__5_n_7}),
        .S({cal_tmp_carry__5_i_1__0_n_0,cal_tmp_carry__5_i_2__0_n_0,cal_tmp_carry__5_i_3__0_n_0,cal_tmp_carry__5_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_1__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg_n_0_[26] ),
        .O(cal_tmp_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_2__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg_n_0_[25] ),
        .O(cal_tmp_carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_3__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg_n_0_[24] ),
        .O(cal_tmp_carry__5_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__5_i_4__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg_n_0_[23] ),
        .O(cal_tmp_carry__5_i_4__0_n_0));
  CARRY4 cal_tmp_carry__6
       (.CI(cal_tmp_carry__5_n_0),
        .CO({p_2_out,cal_tmp_carry__6_n_1,cal_tmp_carry__6_n_2,cal_tmp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({NLW_cal_tmp_carry__6_O_UNCONNECTED[3],cal_tmp_carry__6_n_5,cal_tmp_carry__6_n_6,cal_tmp_carry__6_n_7}),
        .S({cal_tmp_carry__6_i_1__0_n_0,cal_tmp_carry__6_i_2__0_n_0,cal_tmp_carry__6_i_3__0_n_0,cal_tmp_carry__6_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_1__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg_n_0_[30] ),
        .O(cal_tmp_carry__6_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_2__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg_n_0_[29] ),
        .O(cal_tmp_carry__6_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_3__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg_n_0_[28] ),
        .O(cal_tmp_carry__6_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry__6_i_4__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg_n_0_[27] ),
        .O(cal_tmp_carry__6_i_4__0_n_0));
  CARRY4 cal_tmp_carry__7
       (.CI(p_2_out),
        .CO(NLW_cal_tmp_carry__7_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_cal_tmp_carry__7_O_UNCONNECTED[3:1],p_0_in}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_1
       (.I0(\remd_tmp_reg[10]_0 [1]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_2
       (.I0(\dividend_tmp_reg_n_0_[31] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_3__0
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[10]_0 [2]),
        .O(cal_tmp_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    cal_tmp_carry_i_4
       (.I0(\remd_tmp_reg[10]_0 [1]),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(cal_tmp_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_5
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\remd_tmp_reg[10]_0 [0]),
        .O(cal_tmp_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    cal_tmp_carry_i_6
       (.I0(\r_stage_reg_n_0_[0] ),
        .I1(\dividend_tmp_reg_n_0_[31] ),
        .O(cal_tmp_carry_i_6_n_0));
  FDRE \dividend0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[0]),
        .Q(\dividend0_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend0_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[10]),
        .Q(\dividend0_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dividend0_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[11]),
        .Q(\dividend0_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \dividend0_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[12]),
        .Q(\dividend0_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \dividend0_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[13]),
        .Q(\dividend0_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \dividend0_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[14]),
        .Q(\dividend0_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \dividend0_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[15]),
        .Q(\dividend0_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \dividend0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[1]),
        .Q(\dividend0_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[2]),
        .Q(\dividend0_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[3]),
        .Q(\dividend0_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[4]),
        .Q(\dividend0_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[5]),
        .Q(\dividend0_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[6]),
        .Q(\dividend0_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dividend0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[7]),
        .Q(\dividend0_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dividend0_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[8]),
        .Q(\dividend0_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dividend0_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[9]),
        .Q(\dividend0_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[10]_i_1 
       (.I0(\dividend0_reg_n_0_[9] ),
        .I1(\dividend_tmp_reg_n_0_[9] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[11]_i_1 
       (.I0(\dividend0_reg_n_0_[10] ),
        .I1(\dividend_tmp_reg_n_0_[10] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[12]_i_1 
       (.I0(\dividend0_reg_n_0_[11] ),
        .I1(\dividend_tmp_reg_n_0_[11] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[13]_i_1 
       (.I0(\dividend0_reg_n_0_[12] ),
        .I1(\dividend_tmp_reg_n_0_[12] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[14]_i_1 
       (.I0(\dividend0_reg_n_0_[13] ),
        .I1(\dividend_tmp_reg_n_0_[13] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[15]_i_1 
       (.I0(\dividend0_reg_n_0_[14] ),
        .I1(\dividend_tmp_reg_n_0_[14] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[16]_i_1 
       (.I0(\dividend0_reg_n_0_[15] ),
        .I1(\dividend_tmp_reg_n_0_[15] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[17]_i_1 
       (.I0(\dividend_tmp_reg_n_0_[16] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[18]_i_1 
       (.I0(\dividend_tmp_reg_n_0_[17] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[19]_i_1 
       (.I0(\dividend_tmp_reg_n_0_[18] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[1]_i_1 
       (.I0(\dividend0_reg_n_0_[0] ),
        .I1(\dividend_tmp_reg_n_0_[0] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[20]_i_1 
       (.I0(\dividend_tmp_reg_n_0_[19] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[21]_i_1 
       (.I0(\dividend_tmp_reg_n_0_[20] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[22]_i_1 
       (.I0(\dividend_tmp_reg_n_0_[21] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[23]_i_1 
       (.I0(\dividend_tmp_reg_n_0_[22] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[24]_i_1 
       (.I0(\dividend_tmp_reg_n_0_[23] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[25]_i_1 
       (.I0(\dividend_tmp_reg_n_0_[24] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[26]_i_1 
       (.I0(\dividend_tmp_reg_n_0_[25] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[27]_i_1 
       (.I0(\dividend_tmp_reg_n_0_[26] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[28]_i_1 
       (.I0(\dividend_tmp_reg_n_0_[27] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[29]_i_1 
       (.I0(\dividend_tmp_reg_n_0_[28] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[2]_i_1 
       (.I0(\dividend0_reg_n_0_[1] ),
        .I1(\dividend_tmp_reg_n_0_[1] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[30]_i_1 
       (.I0(\dividend_tmp_reg_n_0_[29] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \dividend_tmp[31]_i_1 
       (.I0(\dividend_tmp_reg_n_0_[30] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[3]_i_1 
       (.I0(\dividend0_reg_n_0_[2] ),
        .I1(\dividend_tmp_reg_n_0_[2] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[4]_i_1 
       (.I0(\dividend0_reg_n_0_[3] ),
        .I1(\dividend_tmp_reg_n_0_[3] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[5]_i_1 
       (.I0(\dividend0_reg_n_0_[4] ),
        .I1(\dividend_tmp_reg_n_0_[4] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[6]_i_1 
       (.I0(\dividend0_reg_n_0_[5] ),
        .I1(\dividend_tmp_reg_n_0_[5] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[7]_i_1 
       (.I0(\dividend0_reg_n_0_[6] ),
        .I1(\dividend_tmp_reg_n_0_[6] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[8]_i_1 
       (.I0(\dividend0_reg_n_0_[7] ),
        .I1(\dividend_tmp_reg_n_0_[7] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dividend_tmp[9]_i_1 
       (.I0(\dividend0_reg_n_0_[8] ),
        .I1(\dividend_tmp_reg_n_0_[8] ),
        .I2(\r_stage_reg_n_0_[0] ),
        .O(\dividend_tmp[9]_i_1_n_0 ));
  FDRE \dividend_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(\dividend_tmp_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[10]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[11]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[12]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[13]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[14]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[15]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[16]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[17]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[18]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[19]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[1]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[20]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[21]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[22]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[23]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[24]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[25]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[26]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[27]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[28]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[29]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[2]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[30]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[31]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[3]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[4]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[5]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[6]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[7]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[8]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dividend_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\dividend_tmp[9]_i_1_n_0 ),
        .Q(\dividend_tmp_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \r_stage_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(E),
        .Q(\r_stage_reg_n_0_[0] ),
        .R(ap_rst));
  (* srl_bus_name = "inst/\Game_logic_urem_3cud_U2/Game_logic_urem_3cud_div_U/Game_logic_urem_3cud_div_u_0/r_stage_reg " *) 
  (* srl_name = "inst/\Game_logic_urem_3cud_U2/Game_logic_urem_3cud_div_U/Game_logic_urem_3cud_div_u_0/r_stage_reg[30]_srl30___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_28 " *) 
  SRLC32E \r_stage_reg[30]_srl30___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_28 
       (.A({1'b1,1'b1,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(ap_clk),
        .D(\r_stage_reg_n_0_[0] ),
        .Q(\r_stage_reg[30]_srl30___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_28_n_0 ),
        .Q31(\NLW_r_stage_reg[30]_srl30___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_28_Q31_UNCONNECTED ));
  FDRE \r_stage_reg[31]_Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_29 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\r_stage_reg[30]_srl30___Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_28_n_0 ),
        .Q(\r_stage_reg[31]_Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_29_n_0 ),
        .R(1'b0));
  FDRE \r_stage_reg[32] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(r_stage_reg_gate_n_0),
        .Q(\r_stage_reg[32]_0 ),
        .R(ap_rst));
  LUT2 #(
    .INIT(4'h8)) 
    r_stage_reg_gate
       (.I0(\r_stage_reg[31]_Game_logic_urem_3bkb_U1_Game_logic_urem_3bkb_div_U_Game_logic_urem_3bkb_div_u_0_r_stage_reg_r_29_n_0 ),
        .I1(\r_stage_reg[32]_1 ),
        .O(r_stage_reg_gate_n_0));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[0]_i_1 
       (.I0(\dividend_tmp_reg_n_0_[31] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_7),
        .O(\remd_tmp[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[10]_i_1 
       (.I0(\remd_tmp_reg[10]_0 [9]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_5),
        .O(\remd_tmp[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[11]_i_1 
       (.I0(\remd_tmp_reg[10]_0 [10]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_4),
        .O(\remd_tmp[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[12]_i_1 
       (.I0(\remd_tmp_reg_n_0_[11] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_7),
        .O(\remd_tmp[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[13]_i_1 
       (.I0(\remd_tmp_reg_n_0_[12] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_6),
        .O(\remd_tmp[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[14]_i_1 
       (.I0(\remd_tmp_reg_n_0_[13] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_5),
        .O(\remd_tmp[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[15]_i_1 
       (.I0(\remd_tmp_reg_n_0_[14] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__2_n_4),
        .O(\remd_tmp[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[16]_i_1 
       (.I0(\remd_tmp_reg_n_0_[15] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_7),
        .O(\remd_tmp[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[17]_i_1 
       (.I0(\remd_tmp_reg_n_0_[16] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_6),
        .O(\remd_tmp[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[18]_i_1 
       (.I0(\remd_tmp_reg_n_0_[17] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_5),
        .O(\remd_tmp[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[19]_i_1 
       (.I0(\remd_tmp_reg_n_0_[18] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__3_n_4),
        .O(\remd_tmp[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[1]_i_1 
       (.I0(\remd_tmp_reg[10]_0 [0]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_6),
        .O(\remd_tmp[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[20]_i_1 
       (.I0(\remd_tmp_reg_n_0_[19] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_7),
        .O(\remd_tmp[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[21]_i_1 
       (.I0(\remd_tmp_reg_n_0_[20] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_6),
        .O(\remd_tmp[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[22]_i_1 
       (.I0(\remd_tmp_reg_n_0_[21] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_5),
        .O(\remd_tmp[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[23]_i_1 
       (.I0(\remd_tmp_reg_n_0_[22] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__4_n_4),
        .O(\remd_tmp[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[24]_i_1 
       (.I0(\remd_tmp_reg_n_0_[23] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_7),
        .O(\remd_tmp[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[25]_i_1 
       (.I0(\remd_tmp_reg_n_0_[24] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_6),
        .O(\remd_tmp[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[26]_i_1 
       (.I0(\remd_tmp_reg_n_0_[25] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_5),
        .O(\remd_tmp[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[27]_i_1 
       (.I0(\remd_tmp_reg_n_0_[26] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__5_n_4),
        .O(\remd_tmp[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[28]_i_1 
       (.I0(\remd_tmp_reg_n_0_[27] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_7),
        .O(\remd_tmp[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[29]_i_1 
       (.I0(\remd_tmp_reg_n_0_[28] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_6),
        .O(\remd_tmp[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[2]_i_1 
       (.I0(\remd_tmp_reg[10]_0 [1]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_5),
        .O(\remd_tmp[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[30]_i_1 
       (.I0(\remd_tmp_reg_n_0_[29] ),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__6_n_5),
        .O(\remd_tmp[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[3]_i_1 
       (.I0(\remd_tmp_reg[10]_0 [2]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry_n_4),
        .O(\remd_tmp[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[4]_i_1 
       (.I0(\remd_tmp_reg[10]_0 [3]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_7),
        .O(\remd_tmp[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[5]_i_1 
       (.I0(\remd_tmp_reg[10]_0 [4]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_6),
        .O(\remd_tmp[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[6]_i_1 
       (.I0(\remd_tmp_reg[10]_0 [5]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_5),
        .O(\remd_tmp[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[7]_i_1 
       (.I0(\remd_tmp_reg[10]_0 [6]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__0_n_4),
        .O(\remd_tmp[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[8]_i_1 
       (.I0(\remd_tmp_reg[10]_0 [7]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_7),
        .O(\remd_tmp[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    \remd_tmp[9]_i_1 
       (.I0(\remd_tmp_reg[10]_0 [8]),
        .I1(\r_stage_reg_n_0_[0] ),
        .I2(p_0_in),
        .I3(cal_tmp_carry__1_n_6),
        .O(\remd_tmp[9]_i_1_n_0 ));
  FDRE \remd_tmp_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[0]_i_1_n_0 ),
        .Q(\remd_tmp_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \remd_tmp_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[10]_i_1_n_0 ),
        .Q(\remd_tmp_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \remd_tmp_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[11]_i_1_n_0 ),
        .Q(\remd_tmp_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[12]_i_1_n_0 ),
        .Q(\remd_tmp_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[13]_i_1_n_0 ),
        .Q(\remd_tmp_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[14]_i_1_n_0 ),
        .Q(\remd_tmp_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[15]_i_1_n_0 ),
        .Q(\remd_tmp_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[16]_i_1_n_0 ),
        .Q(\remd_tmp_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[17]_i_1_n_0 ),
        .Q(\remd_tmp_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[18]_i_1_n_0 ),
        .Q(\remd_tmp_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[19]_i_1_n_0 ),
        .Q(\remd_tmp_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[1]_i_1_n_0 ),
        .Q(\remd_tmp_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \remd_tmp_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[20]_i_1_n_0 ),
        .Q(\remd_tmp_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[21]_i_1_n_0 ),
        .Q(\remd_tmp_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[22]_i_1_n_0 ),
        .Q(\remd_tmp_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[23]_i_1_n_0 ),
        .Q(\remd_tmp_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[24]_i_1_n_0 ),
        .Q(\remd_tmp_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[25]_i_1_n_0 ),
        .Q(\remd_tmp_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[26]_i_1_n_0 ),
        .Q(\remd_tmp_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[27]_i_1_n_0 ),
        .Q(\remd_tmp_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[28]_i_1_n_0 ),
        .Q(\remd_tmp_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[29]_i_1_n_0 ),
        .Q(\remd_tmp_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[2]_i_1_n_0 ),
        .Q(\remd_tmp_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \remd_tmp_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[30]_i_1_n_0 ),
        .Q(\remd_tmp_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \remd_tmp_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[3]_i_1_n_0 ),
        .Q(\remd_tmp_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \remd_tmp_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[4]_i_1_n_0 ),
        .Q(\remd_tmp_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \remd_tmp_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[5]_i_1_n_0 ),
        .Q(\remd_tmp_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \remd_tmp_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[6]_i_1_n_0 ),
        .Q(\remd_tmp_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \remd_tmp_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[7]_i_1_n_0 ),
        .Q(\remd_tmp_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \remd_tmp_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[8]_i_1_n_0 ),
        .Q(\remd_tmp_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \remd_tmp_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\remd_tmp[9]_i_1_n_0 ),
        .Q(\remd_tmp_reg[10]_0 [9]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "Testing_HDMI_Game_logic_0_0,Game_logic,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "Game_logic,Vivado 2018.3" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_clk,
    ap_rst,
    ap_start,
    ap_done,
    ap_idle,
    ap_ready,
    rst,
    btn1,
    btn2,
    btn3,
    slow_clk,
    lose,
    time_remaining_out_V,
    time_remaining_in_V,
    verify1_out,
    verify2_out,
    verify3_out);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 93750000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst, POLARITY ACTIVE_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl start" *) input ap_start;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl done" *) output ap_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl idle" *) output ap_idle;
  (* X_INTERFACE_INFO = "xilinx.com:interface:acc_handshake:1.0 ap_ctrl ready" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_ctrl, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {start {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} done {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} idle {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} ready {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) output ap_ready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 rst DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rst, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input rst;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 btn1 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME btn1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input btn1;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 btn2 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME btn2, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input btn2;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 btn3 DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME btn3, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input btn3;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 slow_clk DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME slow_clk, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 5859375, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1" *) input slow_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 lose DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME lose, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) output lose;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 time_remaining_out_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME time_remaining_out_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 10} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}" *) output [9:0]time_remaining_out_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 time_remaining_in_V DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME time_remaining_in_V, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 10} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}" *) input [9:0]time_remaining_in_V;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 verify1_out DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME verify1_out, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) output verify1_out;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 verify2_out DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME verify2_out, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) output verify2_out;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 verify3_out DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME verify3_out, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) output verify3_out;

  wire ap_clk;
  wire ap_done;
  wire ap_idle;
  wire ap_ready;
  wire ap_rst;
  wire ap_start;
  wire btn1;
  wire btn2;
  wire btn3;
  wire lose;
  wire rst;
  wire slow_clk;
  wire [9:0]time_remaining_in_V;
  wire [9:0]time_remaining_out_V;
  wire verify1_out;
  wire verify2_out;
  wire verify3_out;

  (* ap_ST_fsm_state1 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001" *) 
  (* ap_ST_fsm_state10 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000" *) 
  (* ap_ST_fsm_state100 = "104'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state101 = "104'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state102 = "104'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state103 = "104'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state104 = "104'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state11 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000" *) 
  (* ap_ST_fsm_state12 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000" *) 
  (* ap_ST_fsm_state13 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000" *) 
  (* ap_ST_fsm_state14 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000" *) 
  (* ap_ST_fsm_state15 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000" *) 
  (* ap_ST_fsm_state16 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000" *) 
  (* ap_ST_fsm_state17 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000" *) 
  (* ap_ST_fsm_state18 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000" *) 
  (* ap_ST_fsm_state19 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000" *) 
  (* ap_ST_fsm_state2 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010" *) 
  (* ap_ST_fsm_state20 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000" *) 
  (* ap_ST_fsm_state21 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000" *) 
  (* ap_ST_fsm_state22 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000" *) 
  (* ap_ST_fsm_state23 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000" *) 
  (* ap_ST_fsm_state24 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000" *) 
  (* ap_ST_fsm_state25 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000" *) 
  (* ap_ST_fsm_state26 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000" *) 
  (* ap_ST_fsm_state27 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000" *) 
  (* ap_ST_fsm_state28 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000" *) 
  (* ap_ST_fsm_state29 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000" *) 
  (* ap_ST_fsm_state3 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100" *) 
  (* ap_ST_fsm_state30 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000" *) 
  (* ap_ST_fsm_state31 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000" *) 
  (* ap_ST_fsm_state32 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000" *) 
  (* ap_ST_fsm_state33 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000" *) 
  (* ap_ST_fsm_state34 = "104'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state35 = "104'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state36 = "104'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state37 = "104'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state38 = "104'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state39 = "104'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state4 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000" *) 
  (* ap_ST_fsm_state40 = "104'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state41 = "104'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state42 = "104'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state43 = "104'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state44 = "104'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state45 = "104'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state46 = "104'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state47 = "104'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state48 = "104'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state49 = "104'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state5 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000" *) 
  (* ap_ST_fsm_state50 = "104'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state51 = "104'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state52 = "104'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state53 = "104'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state54 = "104'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state55 = "104'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state56 = "104'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state57 = "104'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state58 = "104'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state59 = "104'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state6 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000" *) 
  (* ap_ST_fsm_state60 = "104'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state61 = "104'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state62 = "104'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state63 = "104'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state64 = "104'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state65 = "104'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state66 = "104'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state67 = "104'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state68 = "104'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state69 = "104'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state7 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000" *) 
  (* ap_ST_fsm_state70 = "104'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state71 = "104'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state72 = "104'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state73 = "104'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state74 = "104'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state75 = "104'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state76 = "104'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state77 = "104'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state78 = "104'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state79 = "104'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state8 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000" *) 
  (* ap_ST_fsm_state80 = "104'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state81 = "104'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state82 = "104'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state83 = "104'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state84 = "104'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state85 = "104'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state86 = "104'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state87 = "104'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state88 = "104'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state89 = "104'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state9 = "104'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000" *) 
  (* ap_ST_fsm_state90 = "104'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state91 = "104'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state92 = "104'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state93 = "104'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state94 = "104'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state95 = "104'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state96 = "104'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state97 = "104'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state98 = "104'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* ap_ST_fsm_state99 = "104'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Game_logic inst
       (.ap_clk(ap_clk),
        .ap_done(ap_done),
        .ap_idle(ap_idle),
        .ap_ready(ap_ready),
        .ap_rst(ap_rst),
        .ap_start(ap_start),
        .btn1(btn1),
        .btn2(btn2),
        .btn3(btn3),
        .lose(lose),
        .rst(rst),
        .slow_clk(slow_clk),
        .time_remaining_in_V(time_remaining_in_V),
        .time_remaining_out_V(time_remaining_out_V),
        .verify1_out(verify1_out),
        .verify2_out(verify2_out),
        .verify3_out(verify3_out));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
