Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: Processor_Integration_3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Processor_Integration_3.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Processor_Integration_3"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Processor_Integration_3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ZeroExtend_12bit.v" in library work
Compiling verilog file "SignExtend_8bit.v" in library work
Module <ZeroExtend_12bit> compiled
Compiling verilog file "SignExtend_12bit.v" in library work
Module <SignExtend_8bit> compiled
Compiling verilog file "Reg_File.v" in library work
Module <SignExtend_12bit> compiled
Compiling verilog file "Mux_16bit_2i_1o.v" in library work
Module <Reg_File> compiled
Compiling verilog file "ALU_16bit.v" in library work
Module <Mux_16bit_2i_1o> compiled
Compiling verilog file "Processor_Integration_3.vf" in library work
Module <ALU_16bit> compiled
Module <FD16RE_MXILINX_Processor_Integration_3> compiled
Module <Processor_Integration_3> compiled
No errors in compilation
Analysis of file <"Processor_Integration_3.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Processor_Integration_3> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Processor_Integration_3> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Processor_Integration_3> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Processor_Integration_3> in library <work>.

Analyzing hierarchy for module <Reg_File> in library <work>.

Analyzing hierarchy for module <Mux_16bit_2i_1o> in library <work>.

Analyzing hierarchy for module <ZeroExtend_12bit> in library <work>.

Analyzing hierarchy for module <SignExtend_12bit> in library <work>.

Analyzing hierarchy for module <SignExtend_8bit> in library <work>.

Analyzing hierarchy for module <ALU_16bit> in library <work>.

Analyzing hierarchy for module <SignExtend_1bit> in library <work>.

Analyzing hierarchy for module <FD16RE_MXILINX_Processor_Integration_3> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Processor_Integration_3>.
Module <Processor_Integration_3> is correct for synthesis.
 
    Set user-defined property "HU_SET =  XLXI_15_0" for instance <XLXI_15> in unit <Processor_Integration_3>.
    Set user-defined property "HU_SET =  XLXI_16_2" for instance <XLXI_16> in unit <Processor_Integration_3>.
    Set user-defined property "HU_SET =  XLXI_17_1" for instance <XLXI_17> in unit <Processor_Integration_3>.
    Set user-defined property "HU_SET =  XLXI_58_3" for instance <XLXI_58> in unit <Processor_Integration_3>.
Analyzing module <FD16RE_MXILINX_Processor_Integration_3.1> in library <work>.
Module <FD16RE_MXILINX_Processor_Integration_3.1> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Processor_Integration_3.1>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Processor_Integration_3.1>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Processor_Integration_3.1>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Processor_Integration_3.1>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Processor_Integration_3.1>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Processor_Integration_3.1>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Processor_Integration_3.1>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Processor_Integration_3.1>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Processor_Integration_3.1>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Processor_Integration_3.1>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Processor_Integration_3.1>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Processor_Integration_3.1>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Processor_Integration_3.1>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Processor_Integration_3.1>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Processor_Integration_3.1>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Processor_Integration_3.1>.
Analyzing module <FD16RE_MXILINX_Processor_Integration_3.2> in library <work>.
Module <FD16RE_MXILINX_Processor_Integration_3.2> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Processor_Integration_3.2>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Processor_Integration_3.2>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Processor_Integration_3.2>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Processor_Integration_3.2>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Processor_Integration_3.2>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Processor_Integration_3.2>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Processor_Integration_3.2>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Processor_Integration_3.2>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Processor_Integration_3.2>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Processor_Integration_3.2>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Processor_Integration_3.2>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Processor_Integration_3.2>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Processor_Integration_3.2>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Processor_Integration_3.2>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Processor_Integration_3.2>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Processor_Integration_3.2>.
Analyzing module <FD16RE_MXILINX_Processor_Integration_3.3> in library <work>.
Module <FD16RE_MXILINX_Processor_Integration_3.3> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Processor_Integration_3.3>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Processor_Integration_3.3>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Processor_Integration_3.3>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Processor_Integration_3.3>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Processor_Integration_3.3>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Processor_Integration_3.3>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Processor_Integration_3.3>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Processor_Integration_3.3>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Processor_Integration_3.3>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Processor_Integration_3.3>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Processor_Integration_3.3>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Processor_Integration_3.3>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Processor_Integration_3.3>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Processor_Integration_3.3>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Processor_Integration_3.3>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Processor_Integration_3.3>.
Analyzing module <Reg_File> in library <work>.
WARNING:Xst:2319 - "Reg_File.v" line 36: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "Reg_File.v" line 37: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "Reg_File.v" line 38: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "Reg_File.v" line 39: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "Reg_File.v" line 40: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "Reg_File.v" line 41: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "Reg_File.v" line 42: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "Reg_File.v" line 43: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "Reg_File.v" line 44: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "Reg_File.v" line 45: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "Reg_File.v" line 46: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "Reg_File.v" line 47: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "Reg_File.v" line 48: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "Reg_File.v" line 49: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "Reg_File.v" line 50: Signal RF in initial block is partially initialized. The initialization will be ignored.
WARNING:Xst:2319 - "Reg_File.v" line 51: Signal RF in initial block is partially initialized. The initialization will be ignored.
Module <Reg_File> is correct for synthesis.
 
Analyzing module <Mux_16bit_2i_1o> in library <work>.
Module <Mux_16bit_2i_1o> is correct for synthesis.
 
Analyzing module <ZeroExtend_12bit> in library <work>.
Module <ZeroExtend_12bit> is correct for synthesis.
 
Analyzing module <SignExtend_12bit> in library <work>.
Module <SignExtend_12bit> is correct for synthesis.
 
Analyzing module <SignExtend_8bit> in library <work>.
Module <SignExtend_8bit> is correct for synthesis.
 
Analyzing module <ALU_16bit> in library <work>.
Module <ALU_16bit> is correct for synthesis.
 
Analyzing module <SignExtend_1bit> in library <work>.
Module <SignExtend_1bit> is correct for synthesis.
 
Analyzing module <FD16RE_MXILINX_Processor_Integration_3.4> in library <work>.
Module <FD16RE_MXILINX_Processor_Integration_3.4> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16RE_MXILINX_Processor_Integration_3.4>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16RE_MXILINX_Processor_Integration_3.4>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16RE_MXILINX_Processor_Integration_3.4>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16RE_MXILINX_Processor_Integration_3.4>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16RE_MXILINX_Processor_Integration_3.4>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16RE_MXILINX_Processor_Integration_3.4>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16RE_MXILINX_Processor_Integration_3.4>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16RE_MXILINX_Processor_Integration_3.4>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16RE_MXILINX_Processor_Integration_3.4>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16RE_MXILINX_Processor_Integration_3.4>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16RE_MXILINX_Processor_Integration_3.4>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16RE_MXILINX_Processor_Integration_3.4>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16RE_MXILINX_Processor_Integration_3.4>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16RE_MXILINX_Processor_Integration_3.4>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16RE_MXILINX_Processor_Integration_3.4>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16RE_MXILINX_Processor_Integration_3.4>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Reg_File>.
    Related source file is "Reg_File.v".
    Found 256-bit register for signal <RF>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <RF>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <Reg_File> synthesized.


Synthesizing Unit <Mux_16bit_2i_1o>.
    Related source file is "Mux_16bit_2i_1o.v".
Unit <Mux_16bit_2i_1o> synthesized.


Synthesizing Unit <ZeroExtend_12bit>.
    Related source file is "ZeroExtend_12bit.v".
Unit <ZeroExtend_12bit> synthesized.


Synthesizing Unit <SignExtend_12bit>.
    Related source file is "SignExtend_12bit.v".
Unit <SignExtend_12bit> synthesized.


Synthesizing Unit <SignExtend_8bit>.
    Related source file is "SignExtend_8bit.v".
Unit <SignExtend_8bit> synthesized.


Synthesizing Unit <ALU_16bit>.
    Related source file is "ALU_16bit.v".
    Found 16-bit 8-to-1 multiplexer for signal <ALUOut>.
    Found 1-bit xor2 for signal <Overflow>.
    Found 16-bit addsub for signal <ALUOut$addsub0000>.
    Found 16-bit shifter logical left for signal <ALUOut$shift0002> created at line 39.
    Found 16-bit shifter logical right for signal <ALUOut$shift0003> created at line 40.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <ALU_16bit> synthesized.


Synthesizing Unit <SignExtend_1bit>.
    Related source file is "../CompArch_Project_Xilinx_project/SignExtend_1bit.v".
Unit <SignExtend_1bit> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Processor_Integration_3_1>.
    Related source file is "Processor_Integration_3.vf".
Unit <FD16RE_MXILINX_Processor_Integration_3_1> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Processor_Integration_3_2>.
    Related source file is "Processor_Integration_3.vf".
Unit <FD16RE_MXILINX_Processor_Integration_3_2> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Processor_Integration_3_3>.
    Related source file is "Processor_Integration_3.vf".
Unit <FD16RE_MXILINX_Processor_Integration_3_3> synthesized.


Synthesizing Unit <FD16RE_MXILINX_Processor_Integration_3_4>.
    Related source file is "Processor_Integration_3.vf".
Unit <FD16RE_MXILINX_Processor_Integration_3_4> synthesized.


Synthesizing Unit <Processor_Integration_3>.
    Related source file is "Processor_Integration_3.vf".
Unit <Processor_Integration_3> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Registers                                            : 16
 16-bit register                                       : 16
# Multiplexers                                         : 2
 16-bit 16-to-1 multiplexer                            : 1
 16-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <RF_0_0> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_1> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_2> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_3> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_4> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_5> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_6> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_7> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_8> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_9> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_10> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_11> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_12> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_13> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_14> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RF_0_15> (without init value) has a constant value of 0 in block <XLXI_18>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Registers                                            : 320
 Flip-Flops                                            : 320
# Multiplexers                                         : 17
 1-bit 16-to-1 multiplexer                             : 16
 16-bit 8-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <RF_0_0> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_1> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_2> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_3> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_4> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_5> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_6> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_7> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_8> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_9> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_10> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_11> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_12> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_13> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_14> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RF_0_15> (without init value) has a constant value of 0 in block <Reg_File>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Processor_Integration_3> ...

Optimizing unit <Reg_File> ...

Optimizing unit <ALU_16bit> ...

Optimizing unit <FD16RE_MXILINX_Processor_Integration_3_1> ...

Optimizing unit <FD16RE_MXILINX_Processor_Integration_3_2> ...

Optimizing unit <FD16RE_MXILINX_Processor_Integration_3_3> ...

Optimizing unit <FD16RE_MXILINX_Processor_Integration_3_4> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Processor_Integration_3, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 304
 Flip-Flops                                            : 304

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Processor_Integration_3.ngr
Top Level Output File Name         : Processor_Integration_3
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 131

Cell Usage :
# BELS                             : 656
#      GND                         : 1
#      LUT2                        : 32
#      LUT2_D                      : 1
#      LUT3                        : 265
#      LUT3_D                      : 6
#      LUT3_L                      : 4
#      LUT4                        : 127
#      LUT4_D                      : 4
#      LUT4_L                      : 8
#      MUXCY                       : 15
#      MUXF5                       : 129
#      MUXF6                       : 32
#      MUXF7                       : 16
#      XORCY                       : 16
# FlipFlops/Latches                : 304
#      FDE                         : 240
#      FDRE                        : 64
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 130
#      IBUF                        : 48
#      OBUF                        : 82
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      335  out of   4656     7%  
 Number of Slice Flip Flops:            304  out of   9312     3%  
 Number of 4 input LUTs:                447  out of   9312     4%  
 Number of IOs:                         131
 Number of bonded IOBs:                 131  out of    232    56%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock                              | BUFGP                  | 304   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.881ns (Maximum Frequency: 77.634MHz)
   Minimum input arrival time before clock: 13.525ns
   Maximum output required time after clock: 15.106ns
   Maximum combinational path delay: 15.750ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock'
  Clock period: 12.881ns (frequency: 77.634MHz)
  Total number of paths / destination ports: 29275 / 64
-------------------------------------------------------------------------
Delay:               12.881ns (Levels of Logic = 11)
  Source:            XLXI_17/I_Q6 (FF)
  Destination:       XLXI_18/RF_3_15 (FF)
  Source Clock:      Clock rising
  Destination Clock: Clock rising

  Data Path: XLXI_17/I_Q6 to XLXI_18/RF_3_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.591   0.844  I_Q6 (Q<6>)
     end scope: 'XLXI_17'
     LUT4_D:I0->O          4   0.704   0.666  XLXI_56/ALUOut_or00029 (XLXI_56/ALUOut_or00029)
     LUT3:I1->O           18   0.704   1.243  XLXI_56/ALUOut_or000223 (XLXI_56/ALUOut_or0002)
     LUT4:I0->O            1   0.704   0.000  XLXI_56/ALUOut_shift0000<10>_F (N318)
     MUXF5:I0->O           1   0.321   0.424  XLXI_56/ALUOut_shift0000<10> (XLXI_56/ALUOut_shift0000<10>)
     LUT4:I3->O            1   0.704   0.455  XLXI_56/ALUctrl<2>_8 (XLXI_56/ALUctrl<2>_8)
     LUT3:I2->O            1   0.704   0.000  XLXI_56/ALUctrl<2>1_G (N237)
     MUXF5:I1->O           3   0.321   0.566  XLXI_56/ALUctrl<2>1 (ALU_output_10_OBUF)
     LUT4:I2->O            1   0.704   0.424  XLXI_56/iszero12 (XLXI_56/iszero12)
     LUT4:I3->O           17   0.704   1.086  XLXI_56/iszero76 (isZero_OBUF)
     LUT3:I2->O            1   0.704   0.000  XLXI_18/RF_3_mux0000<9>1 (XLXI_18/RF_3_mux0000<9>)
     FDE:D                     0.308          XLXI_18/RF_3_9
    ----------------------------------------
    Total                     12.881ns (7.173ns logic, 5.708ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'
  Total number of paths / destination ports: 16502 / 608
-------------------------------------------------------------------------
Offset:              13.525ns (Levels of Logic = 24)
  Source:            ALUcontrol<2> (PAD)
  Destination:       XLXI_18/RF_3_15 (FF)
  Destination Clock: Clock rising

  Data Path: ALUcontrol<2> to XLXI_18/RF_3_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.218   1.438  ALUcontrol_2_IBUF (ALUcontrol_2_IBUF)
     LUT3:I0->O           17   0.704   1.226  XLXI_56/ALUOut_mux00022 (XLXI_56/ALUOut_mux0002)
     LUT3:I0->O            1   0.704   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_lut<0> (XLXI_56/Maddsub_ALUOut_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<0> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<1> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<2> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<3> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<4> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<5> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<6> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<7> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<8> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<9> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<10> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<11> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<12> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<13> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<13>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<14> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<14>)
     XORCY:CI->O           1   0.804   0.424  XLXI_56/Maddsub_ALUOut_addsub0000_xor<15> (XLXI_56/ALUOut_addsub0000<15>)
     LUT4:I3->O            1   0.704   0.000  XLXI_56/ALUctrl<2>6_F (N226)
     MUXF5:I0->O           4   0.321   0.591  XLXI_56/ALUctrl<2>6 (ALU_output_15_OBUF)
     LUT4:I3->O            1   0.704   0.595  XLXI_56/iszero25 (XLXI_56/iszero25)
     LUT4:I0->O           17   0.704   1.086  XLXI_56/iszero76 (isZero_OBUF)
     LUT3:I2->O            1   0.704   0.000  XLXI_18/RF_3_mux0000<9>1 (XLXI_18/RF_3_mux0000<9>)
     FDE:D                     0.308          XLXI_18/RF_3_9
    ----------------------------------------
    Total                     13.525ns (8.165ns logic, 5.360ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock'
  Total number of paths / destination ports: 3700 / 82
-------------------------------------------------------------------------
Offset:              15.106ns (Levels of Logic = 11)
  Source:            XLXI_17/I_Q6 (FF)
  Destination:       isZero (PAD)
  Source Clock:      Clock rising

  Data Path: XLXI_17/I_Q6 to isZero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.591   0.844  I_Q6 (Q<6>)
     end scope: 'XLXI_17'
     LUT4_D:I0->O          4   0.704   0.666  XLXI_56/ALUOut_or00029 (XLXI_56/ALUOut_or00029)
     LUT3:I1->O           18   0.704   1.243  XLXI_56/ALUOut_or000223 (XLXI_56/ALUOut_or0002)
     LUT4:I0->O            1   0.704   0.000  XLXI_56/ALUOut_shift0000<10>_F (N318)
     MUXF5:I0->O           1   0.321   0.424  XLXI_56/ALUOut_shift0000<10> (XLXI_56/ALUOut_shift0000<10>)
     LUT4:I3->O            1   0.704   0.455  XLXI_56/ALUctrl<2>_8 (XLXI_56/ALUctrl<2>_8)
     LUT3:I2->O            1   0.704   0.000  XLXI_56/ALUctrl<2>1_G (N237)
     MUXF5:I1->O           3   0.321   0.566  XLXI_56/ALUctrl<2>1 (ALU_output_10_OBUF)
     LUT4:I2->O            1   0.704   0.424  XLXI_56/iszero12 (XLXI_56/iszero12)
     LUT4:I3->O           17   0.704   1.051  XLXI_56/iszero76 (isZero_OBUF)
     OBUF:I->O                 3.272          isZero_OBUF (isZero)
    ----------------------------------------
    Total                     15.106ns (9.433ns logic, 5.673ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1941 / 18
-------------------------------------------------------------------------
Delay:               15.750ns (Levels of Logic = 24)
  Source:            ALUcontrol<2> (PAD)
  Destination:       isZero (PAD)

  Data Path: ALUcontrol<2> to isZero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.218   1.438  ALUcontrol_2_IBUF (ALUcontrol_2_IBUF)
     LUT3:I0->O           17   0.704   1.226  XLXI_56/ALUOut_mux00022 (XLXI_56/ALUOut_mux0002)
     LUT3:I0->O            1   0.704   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_lut<0> (XLXI_56/Maddsub_ALUOut_addsub0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<0> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<1> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<2> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<3> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<4> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<5> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<6> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<7> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<8> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<9> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<10> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<11> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<12> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<13> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<13>)
     MUXCY:CI->O           0   0.059   0.000  XLXI_56/Maddsub_ALUOut_addsub0000_cy<14> (XLXI_56/Maddsub_ALUOut_addsub0000_cy<14>)
     XORCY:CI->O           1   0.804   0.424  XLXI_56/Maddsub_ALUOut_addsub0000_xor<15> (XLXI_56/ALUOut_addsub0000<15>)
     LUT4:I3->O            1   0.704   0.000  XLXI_56/ALUctrl<2>6_F (N226)
     MUXF5:I0->O           4   0.321   0.591  XLXI_56/ALUctrl<2>6 (ALU_output_15_OBUF)
     LUT4:I3->O            1   0.704   0.595  XLXI_56/iszero25 (XLXI_56/iszero25)
     LUT4:I0->O           17   0.704   1.051  XLXI_56/iszero76 (isZero_OBUF)
     OBUF:I->O                 3.272          isZero_OBUF (isZero)
    ----------------------------------------
    Total                     15.750ns (10.425ns logic, 5.325ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.27 secs
 
--> 

Total memory usage is 272900 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   48 (   0 filtered)
Number of infos    :    2 (   0 filtered)

