Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Tue Dec 15 12:22:21 2015
| Host         : maicuong running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file CONTROLLOR_VHDL_timing_summary_routed.rpt -rpx CONTROLLOR_VHDL_timing_summary_routed.rpx
| Design       : CONTROLLOR_VHDL
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.496        0.000                      0                 2957        0.125        0.000                      0                 2957        0.500        0.000                       0                  1317  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 1.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.496        0.000                      0                 2957        0.125        0.000                      0                 2957        0.500        0.000                       0                  1317  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[29][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 2.296ns (24.831%)  route 6.951ns (75.169%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 14.692 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.665     5.117    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=93, routed)          1.357     6.993    FILE_INPUT/Q[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.117 r  FILE_INPUT/rdy_array[10]_i_17/O
                         net (fo=1, routed)           0.669     7.786    FILE_INPUT/rdy_array[10]_i_17_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.910 r  FILE_INPUT/rdy_array[10]_i_4/O
                         net (fo=16, routed)          0.844     8.754    FILE_INPUT/rdy_array[10]_i_4_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.878 r  FILE_INPUT/cmd_read_no[6]_i_8/O
                         net (fo=33, routed)          0.680     9.558    FILE_INPUT/cmd_read_no_reg[6]_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     9.682 r  FILE_INPUT/alt_top[0]_i_11/O
                         net (fo=1, routed)           0.000     9.682    FILE_INPUT/alt_top[0]_i_11_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.139 r  FILE_INPUT/alt_top_reg[0]_i_9/CO[1]
                         net (fo=1, routed)           0.601    10.740    STR/command_array_reg[4][id][4][0]
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.329    11.069 r  STR/alt_top[0]_i_3/O
                         net (fo=3, routed)           0.591    11.660    FILE_INPUT/fail_reg_reg_1
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.784 f  FILE_INPUT/alt_stack[4][6]_i_6/O
                         net (fo=12, routed)          0.443    12.227    FILE_INPUT/alt_stack[4][6]_i_6_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    12.351 f  FILE_INPUT/alt_stack[1][6]_i_9/O
                         net (fo=14, routed)          0.534    12.885    FILE_INPUT/alt_stack[1][6]_i_9_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.009 r  FILE_INPUT/alt_stack[5][6]_i_4/O
                         net (fo=3, routed)           0.597    13.606    FILE_INPUT/alt_stack[5][6]_i_4_n_0
    SLICE_X26Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.730 r  FILE_INPUT/alt_stack[29][6]_i_2/O
                         net (fo=7, routed)           0.634    14.364    FILE_INPUT/alt_stack[29]_36
    SLICE_X28Y35         FDRE                                         r  FILE_INPUT/alt_stack_reg[29][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.497    14.692    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X28Y35         FDRE                                         r  FILE_INPUT/alt_stack_reg[29][4]/C
                         clock pessimism              0.372    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X28Y35         FDRE (Setup_fdre_C_CE)      -0.169    14.860    FILE_INPUT/alt_stack_reg[29][4]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -14.364    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[14][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 2.296ns (25.013%)  route 6.883ns (74.987%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.665     5.117    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=93, routed)          1.357     6.993    FILE_INPUT/Q[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.117 r  FILE_INPUT/rdy_array[10]_i_17/O
                         net (fo=1, routed)           0.669     7.786    FILE_INPUT/rdy_array[10]_i_17_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.910 r  FILE_INPUT/rdy_array[10]_i_4/O
                         net (fo=16, routed)          0.844     8.754    FILE_INPUT/rdy_array[10]_i_4_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.878 r  FILE_INPUT/cmd_read_no[6]_i_8/O
                         net (fo=33, routed)          0.680     9.558    FILE_INPUT/cmd_read_no_reg[6]_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     9.682 r  FILE_INPUT/alt_top[0]_i_11/O
                         net (fo=1, routed)           0.000     9.682    FILE_INPUT/alt_top[0]_i_11_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.139 r  FILE_INPUT/alt_top_reg[0]_i_9/CO[1]
                         net (fo=1, routed)           0.601    10.740    STR/command_array_reg[4][id][4][0]
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.329    11.069 r  STR/alt_top[0]_i_3/O
                         net (fo=3, routed)           0.591    11.660    FILE_INPUT/fail_reg_reg_1
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.784 f  FILE_INPUT/alt_stack[4][6]_i_6/O
                         net (fo=12, routed)          0.443    12.227    FILE_INPUT/alt_stack[4][6]_i_6_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    12.351 f  FILE_INPUT/alt_stack[1][6]_i_9/O
                         net (fo=14, routed)          0.575    12.926    FILE_INPUT/alt_stack[1][6]_i_9_n_0
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.124    13.050 r  FILE_INPUT/alt_stack[7][6]_i_3/O
                         net (fo=3, routed)           0.569    13.619    FILE_INPUT/alt_stack[7][6]_i_3_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.743 r  FILE_INPUT/alt_stack[14][6]_i_2/O
                         net (fo=7, routed)           0.553    14.297    FILE_INPUT/alt_stack[14]_33
    SLICE_X24Y39         FDRE                                         r  FILE_INPUT/alt_stack_reg[14][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.496    14.691    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X24Y39         FDRE                                         r  FILE_INPUT/alt_stack_reg[14][3]/C
                         clock pessimism              0.372    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X24Y39         FDRE (Setup_fdre_C_CE)      -0.169    14.859    FILE_INPUT/alt_stack_reg[14][3]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -14.297    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[14][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 2.296ns (25.013%)  route 6.883ns (74.987%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.665     5.117    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=93, routed)          1.357     6.993    FILE_INPUT/Q[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.117 r  FILE_INPUT/rdy_array[10]_i_17/O
                         net (fo=1, routed)           0.669     7.786    FILE_INPUT/rdy_array[10]_i_17_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.910 r  FILE_INPUT/rdy_array[10]_i_4/O
                         net (fo=16, routed)          0.844     8.754    FILE_INPUT/rdy_array[10]_i_4_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.878 r  FILE_INPUT/cmd_read_no[6]_i_8/O
                         net (fo=33, routed)          0.680     9.558    FILE_INPUT/cmd_read_no_reg[6]_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     9.682 r  FILE_INPUT/alt_top[0]_i_11/O
                         net (fo=1, routed)           0.000     9.682    FILE_INPUT/alt_top[0]_i_11_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.139 r  FILE_INPUT/alt_top_reg[0]_i_9/CO[1]
                         net (fo=1, routed)           0.601    10.740    STR/command_array_reg[4][id][4][0]
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.329    11.069 r  STR/alt_top[0]_i_3/O
                         net (fo=3, routed)           0.591    11.660    FILE_INPUT/fail_reg_reg_1
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.784 f  FILE_INPUT/alt_stack[4][6]_i_6/O
                         net (fo=12, routed)          0.443    12.227    FILE_INPUT/alt_stack[4][6]_i_6_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    12.351 f  FILE_INPUT/alt_stack[1][6]_i_9/O
                         net (fo=14, routed)          0.575    12.926    FILE_INPUT/alt_stack[1][6]_i_9_n_0
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.124    13.050 r  FILE_INPUT/alt_stack[7][6]_i_3/O
                         net (fo=3, routed)           0.569    13.619    FILE_INPUT/alt_stack[7][6]_i_3_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.743 r  FILE_INPUT/alt_stack[14][6]_i_2/O
                         net (fo=7, routed)           0.553    14.297    FILE_INPUT/alt_stack[14]_33
    SLICE_X24Y39         FDRE                                         r  FILE_INPUT/alt_stack_reg[14][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.496    14.691    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X24Y39         FDRE                                         r  FILE_INPUT/alt_stack_reg[14][4]/C
                         clock pessimism              0.372    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X24Y39         FDRE (Setup_fdre_C_CE)      -0.169    14.859    FILE_INPUT/alt_stack_reg[14][4]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -14.297    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[14][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 2.296ns (25.013%)  route 6.883ns (74.987%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.665     5.117    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=93, routed)          1.357     6.993    FILE_INPUT/Q[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.117 r  FILE_INPUT/rdy_array[10]_i_17/O
                         net (fo=1, routed)           0.669     7.786    FILE_INPUT/rdy_array[10]_i_17_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.910 r  FILE_INPUT/rdy_array[10]_i_4/O
                         net (fo=16, routed)          0.844     8.754    FILE_INPUT/rdy_array[10]_i_4_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.878 r  FILE_INPUT/cmd_read_no[6]_i_8/O
                         net (fo=33, routed)          0.680     9.558    FILE_INPUT/cmd_read_no_reg[6]_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     9.682 r  FILE_INPUT/alt_top[0]_i_11/O
                         net (fo=1, routed)           0.000     9.682    FILE_INPUT/alt_top[0]_i_11_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.139 r  FILE_INPUT/alt_top_reg[0]_i_9/CO[1]
                         net (fo=1, routed)           0.601    10.740    STR/command_array_reg[4][id][4][0]
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.329    11.069 r  STR/alt_top[0]_i_3/O
                         net (fo=3, routed)           0.591    11.660    FILE_INPUT/fail_reg_reg_1
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.784 f  FILE_INPUT/alt_stack[4][6]_i_6/O
                         net (fo=12, routed)          0.443    12.227    FILE_INPUT/alt_stack[4][6]_i_6_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    12.351 f  FILE_INPUT/alt_stack[1][6]_i_9/O
                         net (fo=14, routed)          0.575    12.926    FILE_INPUT/alt_stack[1][6]_i_9_n_0
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.124    13.050 r  FILE_INPUT/alt_stack[7][6]_i_3/O
                         net (fo=3, routed)           0.569    13.619    FILE_INPUT/alt_stack[7][6]_i_3_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.743 r  FILE_INPUT/alt_stack[14][6]_i_2/O
                         net (fo=7, routed)           0.553    14.297    FILE_INPUT/alt_stack[14]_33
    SLICE_X24Y39         FDRE                                         r  FILE_INPUT/alt_stack_reg[14][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.496    14.691    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X24Y39         FDRE                                         r  FILE_INPUT/alt_stack_reg[14][5]/C
                         clock pessimism              0.372    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X24Y39         FDRE (Setup_fdre_C_CE)      -0.169    14.859    FILE_INPUT/alt_stack_reg[14][5]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -14.297    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[14][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.179ns  (logic 2.296ns (25.013%)  route 6.883ns (74.987%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.665     5.117    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=93, routed)          1.357     6.993    FILE_INPUT/Q[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.117 r  FILE_INPUT/rdy_array[10]_i_17/O
                         net (fo=1, routed)           0.669     7.786    FILE_INPUT/rdy_array[10]_i_17_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.910 r  FILE_INPUT/rdy_array[10]_i_4/O
                         net (fo=16, routed)          0.844     8.754    FILE_INPUT/rdy_array[10]_i_4_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.878 r  FILE_INPUT/cmd_read_no[6]_i_8/O
                         net (fo=33, routed)          0.680     9.558    FILE_INPUT/cmd_read_no_reg[6]_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     9.682 r  FILE_INPUT/alt_top[0]_i_11/O
                         net (fo=1, routed)           0.000     9.682    FILE_INPUT/alt_top[0]_i_11_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.139 r  FILE_INPUT/alt_top_reg[0]_i_9/CO[1]
                         net (fo=1, routed)           0.601    10.740    STR/command_array_reg[4][id][4][0]
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.329    11.069 r  STR/alt_top[0]_i_3/O
                         net (fo=3, routed)           0.591    11.660    FILE_INPUT/fail_reg_reg_1
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.784 f  FILE_INPUT/alt_stack[4][6]_i_6/O
                         net (fo=12, routed)          0.443    12.227    FILE_INPUT/alt_stack[4][6]_i_6_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    12.351 f  FILE_INPUT/alt_stack[1][6]_i_9/O
                         net (fo=14, routed)          0.575    12.926    FILE_INPUT/alt_stack[1][6]_i_9_n_0
    SLICE_X28Y40         LUT3 (Prop_lut3_I0_O)        0.124    13.050 r  FILE_INPUT/alt_stack[7][6]_i_3/O
                         net (fo=3, routed)           0.569    13.619    FILE_INPUT/alt_stack[7][6]_i_3_n_0
    SLICE_X24Y40         LUT6 (Prop_lut6_I0_O)        0.124    13.743 r  FILE_INPUT/alt_stack[14][6]_i_2/O
                         net (fo=7, routed)           0.553    14.297    FILE_INPUT/alt_stack[14]_33
    SLICE_X24Y39         FDRE                                         r  FILE_INPUT/alt_stack_reg[14][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.496    14.691    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X24Y39         FDRE                                         r  FILE_INPUT/alt_stack_reg[14][6]/C
                         clock pessimism              0.372    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X24Y39         FDRE (Setup_fdre_C_CE)      -0.169    14.859    FILE_INPUT/alt_stack_reg[14][6]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                         -14.297    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[29][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 2.296ns (25.112%)  route 6.847ns (74.888%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.665     5.117    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=93, routed)          1.357     6.993    FILE_INPUT/Q[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.117 r  FILE_INPUT/rdy_array[10]_i_17/O
                         net (fo=1, routed)           0.669     7.786    FILE_INPUT/rdy_array[10]_i_17_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.910 r  FILE_INPUT/rdy_array[10]_i_4/O
                         net (fo=16, routed)          0.844     8.754    FILE_INPUT/rdy_array[10]_i_4_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.878 r  FILE_INPUT/cmd_read_no[6]_i_8/O
                         net (fo=33, routed)          0.680     9.558    FILE_INPUT/cmd_read_no_reg[6]_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     9.682 r  FILE_INPUT/alt_top[0]_i_11/O
                         net (fo=1, routed)           0.000     9.682    FILE_INPUT/alt_top[0]_i_11_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.139 r  FILE_INPUT/alt_top_reg[0]_i_9/CO[1]
                         net (fo=1, routed)           0.601    10.740    STR/command_array_reg[4][id][4][0]
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.329    11.069 r  STR/alt_top[0]_i_3/O
                         net (fo=3, routed)           0.591    11.660    FILE_INPUT/fail_reg_reg_1
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.784 f  FILE_INPUT/alt_stack[4][6]_i_6/O
                         net (fo=12, routed)          0.443    12.227    FILE_INPUT/alt_stack[4][6]_i_6_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    12.351 f  FILE_INPUT/alt_stack[1][6]_i_9/O
                         net (fo=14, routed)          0.534    12.885    FILE_INPUT/alt_stack[1][6]_i_9_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.009 r  FILE_INPUT/alt_stack[5][6]_i_4/O
                         net (fo=3, routed)           0.597    13.606    FILE_INPUT/alt_stack[5][6]_i_4_n_0
    SLICE_X26Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.730 r  FILE_INPUT/alt_stack[29][6]_i_2/O
                         net (fo=7, routed)           0.531    14.260    FILE_INPUT/alt_stack[29]_36
    SLICE_X26Y38         FDRE                                         r  FILE_INPUT/alt_stack_reg[29][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.499    14.694    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X26Y38         FDRE                                         r  FILE_INPUT/alt_stack_reg[29][0]/C
                         clock pessimism              0.372    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X26Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.826    FILE_INPUT/alt_stack_reg[29][0]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[29][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 2.296ns (25.112%)  route 6.847ns (74.888%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.665     5.117    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=93, routed)          1.357     6.993    FILE_INPUT/Q[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.117 r  FILE_INPUT/rdy_array[10]_i_17/O
                         net (fo=1, routed)           0.669     7.786    FILE_INPUT/rdy_array[10]_i_17_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.910 r  FILE_INPUT/rdy_array[10]_i_4/O
                         net (fo=16, routed)          0.844     8.754    FILE_INPUT/rdy_array[10]_i_4_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.878 r  FILE_INPUT/cmd_read_no[6]_i_8/O
                         net (fo=33, routed)          0.680     9.558    FILE_INPUT/cmd_read_no_reg[6]_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     9.682 r  FILE_INPUT/alt_top[0]_i_11/O
                         net (fo=1, routed)           0.000     9.682    FILE_INPUT/alt_top[0]_i_11_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.139 r  FILE_INPUT/alt_top_reg[0]_i_9/CO[1]
                         net (fo=1, routed)           0.601    10.740    STR/command_array_reg[4][id][4][0]
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.329    11.069 r  STR/alt_top[0]_i_3/O
                         net (fo=3, routed)           0.591    11.660    FILE_INPUT/fail_reg_reg_1
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.784 f  FILE_INPUT/alt_stack[4][6]_i_6/O
                         net (fo=12, routed)          0.443    12.227    FILE_INPUT/alt_stack[4][6]_i_6_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    12.351 f  FILE_INPUT/alt_stack[1][6]_i_9/O
                         net (fo=14, routed)          0.534    12.885    FILE_INPUT/alt_stack[1][6]_i_9_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.009 r  FILE_INPUT/alt_stack[5][6]_i_4/O
                         net (fo=3, routed)           0.597    13.606    FILE_INPUT/alt_stack[5][6]_i_4_n_0
    SLICE_X26Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.730 r  FILE_INPUT/alt_stack[29][6]_i_2/O
                         net (fo=7, routed)           0.531    14.260    FILE_INPUT/alt_stack[29]_36
    SLICE_X26Y38         FDRE                                         r  FILE_INPUT/alt_stack_reg[29][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.499    14.694    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X26Y38         FDRE                                         r  FILE_INPUT/alt_stack_reg[29][1]/C
                         clock pessimism              0.372    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X26Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.826    FILE_INPUT/alt_stack_reg[29][1]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[29][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 2.296ns (25.112%)  route 6.847ns (74.888%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.665     5.117    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=93, routed)          1.357     6.993    FILE_INPUT/Q[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.117 r  FILE_INPUT/rdy_array[10]_i_17/O
                         net (fo=1, routed)           0.669     7.786    FILE_INPUT/rdy_array[10]_i_17_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.910 r  FILE_INPUT/rdy_array[10]_i_4/O
                         net (fo=16, routed)          0.844     8.754    FILE_INPUT/rdy_array[10]_i_4_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.878 r  FILE_INPUT/cmd_read_no[6]_i_8/O
                         net (fo=33, routed)          0.680     9.558    FILE_INPUT/cmd_read_no_reg[6]_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     9.682 r  FILE_INPUT/alt_top[0]_i_11/O
                         net (fo=1, routed)           0.000     9.682    FILE_INPUT/alt_top[0]_i_11_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.139 r  FILE_INPUT/alt_top_reg[0]_i_9/CO[1]
                         net (fo=1, routed)           0.601    10.740    STR/command_array_reg[4][id][4][0]
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.329    11.069 r  STR/alt_top[0]_i_3/O
                         net (fo=3, routed)           0.591    11.660    FILE_INPUT/fail_reg_reg_1
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.784 f  FILE_INPUT/alt_stack[4][6]_i_6/O
                         net (fo=12, routed)          0.443    12.227    FILE_INPUT/alt_stack[4][6]_i_6_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    12.351 f  FILE_INPUT/alt_stack[1][6]_i_9/O
                         net (fo=14, routed)          0.534    12.885    FILE_INPUT/alt_stack[1][6]_i_9_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.009 r  FILE_INPUT/alt_stack[5][6]_i_4/O
                         net (fo=3, routed)           0.597    13.606    FILE_INPUT/alt_stack[5][6]_i_4_n_0
    SLICE_X26Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.730 r  FILE_INPUT/alt_stack[29][6]_i_2/O
                         net (fo=7, routed)           0.531    14.260    FILE_INPUT/alt_stack[29]_36
    SLICE_X26Y38         FDRE                                         r  FILE_INPUT/alt_stack_reg[29][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.499    14.694    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X26Y38         FDRE                                         r  FILE_INPUT/alt_stack_reg[29][2]/C
                         clock pessimism              0.372    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X26Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.826    FILE_INPUT/alt_stack_reg[29][2]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[29][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 2.296ns (25.112%)  route 6.847ns (74.888%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.665     5.117    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=93, routed)          1.357     6.993    FILE_INPUT/Q[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.117 r  FILE_INPUT/rdy_array[10]_i_17/O
                         net (fo=1, routed)           0.669     7.786    FILE_INPUT/rdy_array[10]_i_17_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.910 r  FILE_INPUT/rdy_array[10]_i_4/O
                         net (fo=16, routed)          0.844     8.754    FILE_INPUT/rdy_array[10]_i_4_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.878 r  FILE_INPUT/cmd_read_no[6]_i_8/O
                         net (fo=33, routed)          0.680     9.558    FILE_INPUT/cmd_read_no_reg[6]_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     9.682 r  FILE_INPUT/alt_top[0]_i_11/O
                         net (fo=1, routed)           0.000     9.682    FILE_INPUT/alt_top[0]_i_11_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.139 r  FILE_INPUT/alt_top_reg[0]_i_9/CO[1]
                         net (fo=1, routed)           0.601    10.740    STR/command_array_reg[4][id][4][0]
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.329    11.069 r  STR/alt_top[0]_i_3/O
                         net (fo=3, routed)           0.591    11.660    FILE_INPUT/fail_reg_reg_1
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.784 f  FILE_INPUT/alt_stack[4][6]_i_6/O
                         net (fo=12, routed)          0.443    12.227    FILE_INPUT/alt_stack[4][6]_i_6_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    12.351 f  FILE_INPUT/alt_stack[1][6]_i_9/O
                         net (fo=14, routed)          0.534    12.885    FILE_INPUT/alt_stack[1][6]_i_9_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.009 r  FILE_INPUT/alt_stack[5][6]_i_4/O
                         net (fo=3, routed)           0.597    13.606    FILE_INPUT/alt_stack[5][6]_i_4_n_0
    SLICE_X26Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.730 r  FILE_INPUT/alt_stack[29][6]_i_2/O
                         net (fo=7, routed)           0.531    14.260    FILE_INPUT/alt_stack[29]_36
    SLICE_X26Y38         FDRE                                         r  FILE_INPUT/alt_stack_reg[29][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.499    14.694    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X26Y38         FDRE                                         r  FILE_INPUT/alt_stack_reg[29][3]/C
                         clock pessimism              0.372    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X26Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.826    FILE_INPUT/alt_stack_reg[29][3]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 FILE_INPUT/cmd_read_no_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            FILE_INPUT/alt_stack_reg[29][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 2.296ns (25.112%)  route 6.847ns (74.888%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.860     3.351    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.452 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.665     5.117    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  FILE_INPUT/cmd_read_no_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.518     5.635 r  FILE_INPUT/cmd_read_no_reg[1]/Q
                         net (fo=93, routed)          1.357     6.993    FILE_INPUT/Q[0]
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.124     7.117 r  FILE_INPUT/rdy_array[10]_i_17/O
                         net (fo=1, routed)           0.669     7.786    FILE_INPUT/rdy_array[10]_i_17_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.910 r  FILE_INPUT/rdy_array[10]_i_4/O
                         net (fo=16, routed)          0.844     8.754    FILE_INPUT/rdy_array[10]_i_4_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I3_O)        0.124     8.878 r  FILE_INPUT/cmd_read_no[6]_i_8/O
                         net (fo=33, routed)          0.680     9.558    FILE_INPUT/cmd_read_no_reg[6]_0
    SLICE_X37Y35         LUT3 (Prop_lut3_I2_O)        0.124     9.682 r  FILE_INPUT/alt_top[0]_i_11/O
                         net (fo=1, routed)           0.000     9.682    FILE_INPUT/alt_top[0]_i_11_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    10.139 r  FILE_INPUT/alt_top_reg[0]_i_9/CO[1]
                         net (fo=1, routed)           0.601    10.740    STR/command_array_reg[4][id][4][0]
    SLICE_X33Y39         LUT3 (Prop_lut3_I1_O)        0.329    11.069 r  STR/alt_top[0]_i_3/O
                         net (fo=3, routed)           0.591    11.660    FILE_INPUT/fail_reg_reg_1
    SLICE_X29Y39         LUT4 (Prop_lut4_I3_O)        0.124    11.784 f  FILE_INPUT/alt_stack[4][6]_i_6/O
                         net (fo=12, routed)          0.443    12.227    FILE_INPUT/alt_stack[4][6]_i_6_n_0
    SLICE_X29Y40         LUT2 (Prop_lut2_I1_O)        0.124    12.351 f  FILE_INPUT/alt_stack[1][6]_i_9/O
                         net (fo=14, routed)          0.534    12.885    FILE_INPUT/alt_stack[1][6]_i_9_n_0
    SLICE_X26Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.009 r  FILE_INPUT/alt_stack[5][6]_i_4/O
                         net (fo=3, routed)           0.597    13.606    FILE_INPUT/alt_stack[5][6]_i_4_n_0
    SLICE_X26Y38         LUT4 (Prop_lut4_I0_O)        0.124    13.730 r  FILE_INPUT/alt_stack[29][6]_i_2/O
                         net (fo=7, routed)           0.531    14.260    FILE_INPUT/alt_stack[29]_36
    SLICE_X26Y38         FDRE                                         r  FILE_INPUT/alt_stack_reg[29][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.104    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.195 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        1.499    14.694    FILE_INPUT/CLK_IBUF_BUFG
    SLICE_X26Y38         FDRE                                         r  FILE_INPUT/alt_stack_reg[29][5]/C
                         clock pessimism              0.372    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X26Y38         FDRE (Setup_fdre_C_CE)      -0.205    14.826    FILE_INPUT/alt_stack_reg[29][5]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -14.260    
  -------------------------------------------------------------------
                         slack                                  0.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[89][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[89][6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.592     1.435    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y43         FDSE                                         r  TEXT_INPUT/str_reg[89][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDSE (Prop_fdse_C_Q)         0.141     1.576 r  TEXT_INPUT/str_reg[89][6]/Q
                         net (fo=2, routed)           0.056     1.632    TEXT_INPUT/str_reg[89]_89[6]
    SLICE_X37Y43         FDSE                                         r  TEXT_INPUT/str_reg[89][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.861     1.939    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y43         FDSE                                         r  TEXT_INPUT/str_reg[89][6]/C
                         clock pessimism             -0.504     1.435    
    SLICE_X37Y43         FDSE (Hold_fdse_C_D)         0.072     1.507    TEXT_INPUT/str_reg[89][6]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[92][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[92][3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.591     1.434    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X39Y40         FDSE                                         r  TEXT_INPUT/str_reg[92][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDSE (Prop_fdse_C_Q)         0.141     1.575 r  TEXT_INPUT/str_reg[92][3]/Q
                         net (fo=2, routed)           0.056     1.631    TEXT_INPUT/str_reg[92]_92[3]
    SLICE_X39Y40         FDSE                                         r  TEXT_INPUT/str_reg[92][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.860     1.938    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X39Y40         FDSE                                         r  TEXT_INPUT/str_reg[92][3]/C
                         clock pessimism             -0.504     1.434    
    SLICE_X39Y40         FDSE (Hold_fdse_C_D)         0.072     1.506    TEXT_INPUT/str_reg[92][3]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[64][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[64][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.592     1.435    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X39Y43         FDSE                                         r  TEXT_INPUT/str_reg[64][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDSE (Prop_fdse_C_Q)         0.141     1.576 r  TEXT_INPUT/str_reg[64][1]/Q
                         net (fo=2, routed)           0.056     1.632    TEXT_INPUT/str_reg[64]_64[1]
    SLICE_X39Y43         FDSE                                         r  TEXT_INPUT/str_reg[64][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.861     1.939    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X39Y43         FDSE                                         r  TEXT_INPUT/str_reg[64][1]/C
                         clock pessimism             -0.504     1.435    
    SLICE_X39Y43         FDSE (Hold_fdse_C_D)         0.070     1.505    TEXT_INPUT/str_reg[64][1]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[70][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[70][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.593     1.436    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X41Y41         FDSE                                         r  TEXT_INPUT/str_reg[70][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y41         FDSE (Prop_fdse_C_Q)         0.141     1.577 r  TEXT_INPUT/str_reg[70][4]/Q
                         net (fo=2, routed)           0.056     1.633    TEXT_INPUT/str_reg[70]_70[4]
    SLICE_X41Y41         FDSE                                         r  TEXT_INPUT/str_reg[70][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.862     1.940    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X41Y41         FDSE                                         r  TEXT_INPUT/str_reg[70][4]/C
                         clock pessimism             -0.504     1.436    
    SLICE_X41Y41         FDSE (Hold_fdse_C_D)         0.070     1.506    TEXT_INPUT/str_reg[70][4]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[83][6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[83][6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.592     1.435    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y44         FDSE                                         r  TEXT_INPUT/str_reg[83][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDSE (Prop_fdse_C_Q)         0.141     1.576 r  TEXT_INPUT/str_reg[83][6]/Q
                         net (fo=2, routed)           0.056     1.632    TEXT_INPUT/str_reg[83]_83[6]
    SLICE_X37Y44         FDSE                                         r  TEXT_INPUT/str_reg[83][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.861     1.939    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y44         FDSE                                         r  TEXT_INPUT/str_reg[83][6]/C
                         clock pessimism             -0.504     1.435    
    SLICE_X37Y44         FDSE (Hold_fdse_C_D)         0.070     1.505    TEXT_INPUT/str_reg[83][6]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[18][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[18][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.591     1.434    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y42         FDSE                                         r  TEXT_INPUT/str_reg[18][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDSE (Prop_fdse_C_Q)         0.141     1.575 r  TEXT_INPUT/str_reg[18][4]/Q
                         net (fo=2, routed)           0.056     1.631    TEXT_INPUT/str_reg[18]_18[4]
    SLICE_X37Y42         FDSE                                         r  TEXT_INPUT/str_reg[18][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.860     1.938    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X37Y42         FDSE                                         r  TEXT_INPUT/str_reg[18][4]/C
                         clock pessimism             -0.504     1.434    
    SLICE_X37Y42         FDSE (Hold_fdse_C_D)         0.070     1.504    TEXT_INPUT/str_reg[18][4]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[22][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[22][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.591     1.434    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X39Y42         FDSE                                         r  TEXT_INPUT/str_reg[22][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDSE (Prop_fdse_C_Q)         0.141     1.575 r  TEXT_INPUT/str_reg[22][4]/Q
                         net (fo=2, routed)           0.056     1.631    TEXT_INPUT/str_reg[22]_22[4]
    SLICE_X39Y42         FDSE                                         r  TEXT_INPUT/str_reg[22][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.860     1.938    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X39Y42         FDSE                                         r  TEXT_INPUT/str_reg[22][4]/C
                         clock pessimism             -0.504     1.434    
    SLICE_X39Y42         FDSE (Hold_fdse_C_D)         0.070     1.504    TEXT_INPUT/str_reg[22][4]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[75][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[75][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.591     1.434    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X39Y41         FDSE                                         r  TEXT_INPUT/str_reg[75][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y41         FDSE (Prop_fdse_C_Q)         0.141     1.575 r  TEXT_INPUT/str_reg[75][4]/Q
                         net (fo=2, routed)           0.056     1.631    TEXT_INPUT/str_reg[75]_75[4]
    SLICE_X39Y41         FDSE                                         r  TEXT_INPUT/str_reg[75][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.860     1.938    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X39Y41         FDSE                                         r  TEXT_INPUT/str_reg[75][4]/C
                         clock pessimism             -0.504     1.434    
    SLICE_X39Y41         FDSE (Hold_fdse_C_D)         0.070     1.504    TEXT_INPUT/str_reg[75][4]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[86][4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[86][4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.594     1.437    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X41Y43         FDSE                                         r  TEXT_INPUT/str_reg[86][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDSE (Prop_fdse_C_Q)         0.141     1.578 r  TEXT_INPUT/str_reg[86][4]/Q
                         net (fo=2, routed)           0.056     1.634    TEXT_INPUT/str_reg[86]_86[4]
    SLICE_X41Y43         FDSE                                         r  TEXT_INPUT/str_reg[86][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.863     1.941    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X41Y43         FDSE                                         r  TEXT_INPUT/str_reg[86][4]/C
                         clock pessimism             -0.504     1.437    
    SLICE_X41Y43         FDSE (Hold_fdse_C_D)         0.070     1.507    TEXT_INPUT/str_reg[86][4]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 TEXT_INPUT/str_reg[95][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            TEXT_INPUT/str_reg[95][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.817    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.843 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.591     1.434    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X39Y42         FDSE                                         r  TEXT_INPUT/str_reg[95][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDSE (Prop_fdse_C_Q)         0.141     1.575 r  TEXT_INPUT/str_reg[95][1]/Q
                         net (fo=2, routed)           0.056     1.631    TEXT_INPUT/str_reg[95]_95[1]
    SLICE_X39Y42         FDSE                                         r  TEXT_INPUT/str_reg[95][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.602     1.049    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.078 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1316, routed)        0.860     1.938    TEXT_INPUT/CLK_IBUF_BUFG
    SLICE_X39Y42         FDSE                                         r  TEXT_INPUT/str_reg[95][1]/C
                         clock pessimism             -0.504     1.434    
    SLICE_X39Y42         FDSE (Hold_fdse_C_D)         0.070     1.504    TEXT_INPUT/str_reg[95][1]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 1.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y37    BYTE/fail_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y37    BYTE/match_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X22Y37    FILE_INPUT/alt_stack_reg[24][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X23Y38    FILE_INPUT/alt_stack_reg[24][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X23Y38    FILE_INPUT/alt_stack_reg[24][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X23Y38    FILE_INPUT/alt_stack_reg[24][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X22Y37    FILE_INPUT/alt_stack_reg[24][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X23Y38    FILE_INPUT/alt_stack_reg[24][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X23Y38    FILE_INPUT/alt_stack_reg[24][6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X32Y40    count_start_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X32Y40    count_start_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X32Y41    count_start_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X32Y41    count_start_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X32Y41    count_start_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X32Y41    count_start_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X32Y42    count_start_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X32Y42    count_start_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X32Y42    count_start_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X32Y42    count_start_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X33Y37    BYTE/fail_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X33Y37    BYTE/match_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X22Y37    FILE_INPUT/alt_stack_reg[24][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X23Y38    FILE_INPUT/alt_stack_reg[24][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X23Y38    FILE_INPUT/alt_stack_reg[24][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X23Y38    FILE_INPUT/alt_stack_reg[24][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X22Y37    FILE_INPUT/alt_stack_reg[24][4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X23Y38    FILE_INPUT/alt_stack_reg[24][5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X23Y38    FILE_INPUT/alt_stack_reg[24][6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1.000       0.500      SLICE_X24Y37    FILE_INPUT/alt_stack_reg[25][5]/C



