Analysis & Elaboration report for PIPELINE_DP_AU
Tue Dec 03 09:37:35 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: DATAPATH_PL_AU_PL:inst|REGISTER16BIT:inst|BUSMUX:inst1
  5. Parameter Settings for User Entity Instance: DATAPATH_PL_AU_PL:inst|ABSMINMAX_PL:inst1|BUSMUX:inst5
  6. Parameter Settings for User Entity Instance: DATAPATH_PL_AU_PL:inst|ABSMINMAX_PL:inst1|BUSMUX:inst4
  7. Parameter Settings for User Entity Instance: DATAPATH_PL_AU_PL:inst|REGISTER16BIT:inst2|BUSMUX:inst1
  8. Parameter Settings for User Entity Instance: DATAPATH_PL_AU_PL:inst|REGISTER16BIT:inst14|BUSMUX:inst1
  9. Parameter Settings for User Entity Instance: DATAPATH_PL_AU_PL:inst|REGISTER16BIT:inst15|BUSMUX:inst1
 10. Parameter Settings for User Entity Instance: DATAPATH_PL_AU_PL:inst|ADDSUBMAX_PL:inst19|BUSMUX:inst6
 11. Parameter Settings for User Entity Instance: DATAPATH_PL_AU_PL:inst|ADDSUBMAX_PL:inst19|BUSMUX:inst4
 12. Parameter Settings for User Entity Instance: DATAPATH_PL_AU_PL:inst|REGISTER16BIT:inst13|BUSMUX:inst1
 13. Analysis & Elaboration Settings
 14. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                       ;
+------------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Tue Dec 03 09:37:35 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; PIPELINE_DP_AU                                  ;
; Top-level Entity Name              ; PIPELINE_DP_AU                                  ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH_PL_AU_PL:inst|REGISTER16BIT:inst|BUSMUX:inst1 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                    ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH_PL_AU_PL:inst|ABSMINMAX_PL:inst1|BUSMUX:inst5 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                    ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH_PL_AU_PL:inst|ABSMINMAX_PL:inst1|BUSMUX:inst4 ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                    ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH_PL_AU_PL:inst|REGISTER16BIT:inst2|BUSMUX:inst1 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH_PL_AU_PL:inst|REGISTER16BIT:inst14|BUSMUX:inst1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                      ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH_PL_AU_PL:inst|REGISTER16BIT:inst15|BUSMUX:inst1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                      ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH_PL_AU_PL:inst|ADDSUBMAX_PL:inst19|BUSMUX:inst6 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH_PL_AU_PL:inst|ADDSUBMAX_PL:inst19|BUSMUX:inst4 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                     ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DATAPATH_PL_AU_PL:inst|REGISTER16BIT:inst13|BUSMUX:inst1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Untyped                                                                      ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; PIPELINE_DP_AU     ; PIPELINE_DP_AU     ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Dec 03 09:37:33 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PIPELINE_DP_AU -c PIPELINE_DP_AU --analysis_and_elaboration
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file absminmax.bdf
    Info (12023): Found entity 1: ABSMINMAX
Info (12021): Found 1 design units, including 1 entities, in source file add_v1.bdf
    Info (12023): Found entity 1: ADD_V1
Info (12021): Found 1 design units, including 1 entities, in source file fa1bit.bdf
    Info (12023): Found entity 1: FA1BIT
Info (12021): Found 1 design units, including 1 entities, in source file absminmax_pl.bdf
    Info (12023): Found entity 1: ABSMINMAX_PL
Info (12021): Found 1 design units, including 1 entities, in source file addsubmax_pl.bdf
    Info (12023): Found entity 1: ADDSUBMAX_PL
Info (12021): Found 1 design units, including 1 entities, in source file register16bit.bdf
    Info (12023): Found entity 1: REGISTER16BIT
Info (12021): Found 1 design units, including 1 entities, in source file shifter1.bdf
    Info (12023): Found entity 1: SHIFTER1
Info (12021): Found 1 design units, including 1 entities, in source file shifter1v1.bdf
    Info (12023): Found entity 1: SHIFTER1V1
Info (12021): Found 1 design units, including 1 entities, in source file shifter3.bdf
    Info (12023): Found entity 1: SHIFTER3
Info (12021): Found 1 design units, including 1 entities, in source file shifter3v1.bdf
    Info (12023): Found entity 1: SHIFTER3V1
Info (12021): Found 1 design units, including 1 entities, in source file datapath_pl_au_pl.bdf
    Info (12023): Found entity 1: DATAPATH_PL_AU_PL
Info (12021): Found 1 design units, including 1 entities, in source file next_stage.bdf
    Info (12023): Found entity 1: NEXT_STAGE
Info (12021): Found 1 design units, including 1 entities, in source file controller.bdf
    Info (12023): Found entity 1: CONTROLLER
Info (12021): Found 1 design units, including 1 entities, in source file encoder.bdf
    Info (12023): Found entity 1: ENCODER
Info (12021): Found 1 design units, including 1 entities, in source file pipeline_dp_au.bdf
    Info (12023): Found entity 1: PIPELINE_DP_AU
Info (12021): Found 1 design units, including 1 entities, in source file test.bdf
    Info (12023): Found entity 1: TEST
Info (12127): Elaborating entity "PIPELINE_DP_AU" for the top level hierarchy
Info (12128): Elaborating entity "DATAPATH_PL_AU_PL" for hierarchy "DATAPATH_PL_AU_PL:inst"
Info (12128): Elaborating entity "REGISTER16BIT" for hierarchy "DATAPATH_PL_AU_PL:inst|REGISTER16BIT:inst"
Info (12128): Elaborating entity "BUSMUX" for hierarchy "DATAPATH_PL_AU_PL:inst|REGISTER16BIT:inst|BUSMUX:inst1"
Info (12130): Elaborated megafunction instantiation "DATAPATH_PL_AU_PL:inst|REGISTER16BIT:inst|BUSMUX:inst1"
Info (12133): Instantiated megafunction "DATAPATH_PL_AU_PL:inst|REGISTER16BIT:inst|BUSMUX:inst1" with the following parameter:
    Info (12134): Parameter "WIDTH" = "16"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "DATAPATH_PL_AU_PL:inst|REGISTER16BIT:inst|BUSMUX:inst1|lpm_mux:$00000"
Info (12131): Elaborated megafunction instantiation "DATAPATH_PL_AU_PL:inst|REGISTER16BIT:inst|BUSMUX:inst1|lpm_mux:$00000", which is child of megafunction instantiation "DATAPATH_PL_AU_PL:inst|REGISTER16BIT:inst|BUSMUX:inst1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_boc.tdf
    Info (12023): Found entity 1: mux_boc
Info (12128): Elaborating entity "mux_boc" for hierarchy "DATAPATH_PL_AU_PL:inst|REGISTER16BIT:inst|BUSMUX:inst1|lpm_mux:$00000|mux_boc:auto_generated"
Info (12128): Elaborating entity "ABSMINMAX_PL" for hierarchy "DATAPATH_PL_AU_PL:inst|ABSMINMAX_PL:inst1"
Info (12128): Elaborating entity "ADD_V1" for hierarchy "DATAPATH_PL_AU_PL:inst|ABSMINMAX_PL:inst1|ADD_V1:in1st"
Info (12128): Elaborating entity "FA1BIT" for hierarchy "DATAPATH_PL_AU_PL:inst|ABSMINMAX_PL:inst1|ADD_V1:in1st|FA1BIT:inst30"
Info (12128): Elaborating entity "SHIFTER1V1" for hierarchy "DATAPATH_PL_AU_PL:inst|SHIFTER1V1:inst8"
Info (12128): Elaborating entity "SHIFTER1" for hierarchy "DATAPATH_PL_AU_PL:inst|SHIFTER1V1:inst8|SHIFTER1:inst"
Info (12128): Elaborating entity "ADDSUBMAX_PL" for hierarchy "DATAPATH_PL_AU_PL:inst|ADDSUBMAX_PL:inst19"
Info (12128): Elaborating entity "SHIFTER3V1" for hierarchy "DATAPATH_PL_AU_PL:inst|SHIFTER3V1:inst7"
Info (12128): Elaborating entity "SHIFTER3" for hierarchy "DATAPATH_PL_AU_PL:inst|SHIFTER3V1:inst7|SHIFTER3:inst"
Info (12128): Elaborating entity "CONTROLLER" for hierarchy "CONTROLLER:inst1"
Info (12128): Elaborating entity "ENCODER" for hierarchy "CONTROLLER:inst1|ENCODER:inst3"
Info (12128): Elaborating entity "NEXT_STAGE" for hierarchy "CONTROLLER:inst1|NEXT_STAGE:inst"
Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4582 megabytes
    Info: Processing ended: Tue Dec 03 09:37:35 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


