Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: FCNN_top_unit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FCNN_top_unit.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FCNN_top_unit"
Output Format                      : NGC
Target Device                      : xc7z020-3-clg484

---- Source Options
Top Module Name                    : FCNN_top_unit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/utils_pkg.vhd" into library work
Parsing package <utils_pkg>.
Parsing package body <utils_pkg>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/RegWLoad.vhd" into library work
Parsing entity <RegWEn>.
Parsing architecture <Behavioral> of entity <regwen>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/ShiftReg.vhd" into library work
Parsing entity <ShiftReg_0>.
Parsing architecture <Behavioral> of entity <shiftreg_0>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd" into library work
Parsing entity <generic_LUT_unit>.
Parsing architecture <Behavioral> of entity <generic_lut_unit>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Counter_I_0.vhd" into library work
Parsing entity <Counter_Clean>.
Parsing architecture <Behavioral> of entity <counter_clean>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Counter.vhd" into library work
Parsing entity <Counter>.
Parsing architecture <Behavioral> of entity <counter>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Arg_el.vhd" into library work
Parsing entity <Arg_el>.
Parsing architecture <Behavioral> of entity <arg_el>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Acc.vhd" into library work
Parsing entity <Acc>.
Parsing architecture <Behavioral> of entity <acc>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L3.vhd" into library work
Parsing entity <SubNeurone_l3>.
Parsing architecture <Behavioral> of entity <subneurone_l3>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L2.vhd" into library work
Parsing entity <SubNeurone_l2>.
Parsing architecture <Behavioral> of entity <subneurone_l2>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L1.vhd" into library work
Parsing entity <SubNeurone_l1>.
Parsing architecture <Behavioral> of entity <subneurone_l1>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_W_3.vhd" into library work
Parsing entity <Ram_W_3>.
Parsing architecture <Behavioral> of entity <ram_w_3>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_W_2.vhd" into library work
Parsing entity <Ram_W_2>.
Parsing architecture <Behavioral> of entity <ram_w_2>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_W_1.vhd" into library work
Parsing entity <Ram_W_1>.
Parsing architecture <Behavioral> of entity <ram_w_1>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_b_3.vhd" into library work
Parsing entity <Ram_b_3>.
Parsing architecture <Behavioral> of entity <ram_b_3>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_b_2.vhd" into library work
Parsing entity <Ram_b_2>.
Parsing architecture <Behavioral> of entity <ram_b_2>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_b_1.vhd" into library work
Parsing entity <Ram_b_1>.
Parsing architecture <Behavioral> of entity <ram_b_1>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/NeuronCombinator.vhd" into library work
Parsing entity <NeuronCombinator>.
Parsing architecture <Behavioral> of entity <neuroncombinator>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/FSM.vhd" into library work
Parsing entity <FSM>.
Parsing architecture <Behavioral> of entity <fsm>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/DualPort_RAM.vhd" into library work
Parsing entity <DualPort_RAM>.
Parsing architecture <rtl> of entity <dualport_ram>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/CreateWord.vhd" into library work
Parsing entity <CreateWord>.
Parsing architecture <Behavioral> of entity <createword>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Counter_L3.vhd" into library work
Parsing entity <Counter_L3>.
Parsing architecture <Behavioral> of entity <counter_l3>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Counter_L2.vhd" into library work
Parsing entity <Counter_L2>.
Parsing architecture <Behavioral> of entity <counter_l2>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Counter_L1.vhd" into library work
Parsing entity <Counter_L1>.
Parsing architecture <Behavioral> of entity <counter_l1>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Argmax.vhd" into library work
Parsing entity <Argmax>.
Parsing architecture <Behavioral> of entity <argmax>.
Parsing VHDL file "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/FCNN_top_unit.vhd" into library work
Parsing entity <FCNN_top_unit>.
Parsing architecture <Behavioral> of entity <fcnn_top_unit>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <FCNN_top_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <FSM> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/FSM.vhd" Line 328. Case statement is complete. others clause is never selected

Elaborating entity <CreateWord> (architecture <Behavioral>) from library <work>.

Elaborating entity <Counter> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Counter_Clean> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ShiftReg_0> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <RegWEn> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/ShiftReg.vhd" Line 62: reg_o should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/ShiftReg.vhd" Line 69: reg_o should be on the sensitivity list of the process

Elaborating entity <RegWEn> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Ram_W_1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_W_1.vhd" Line 63: o_l_1 should be on the sensitivity list of the process

Elaborating entity <Ram_b_1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Counter_L1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Counter_Clean> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <SubNeurone_l1> (architecture <Behavioral>) from library <work>.

Elaborating entity <RegWEn> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <RegWEn> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <RegWEn> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <RegWEn> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Acc> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L1.vhd" Line 182: mult_d_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L1.vhd" Line 190: add_1_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L1.vhd" Line 198: add_2_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L1.vhd" Line 206: add_3_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L1.vhd" Line 207: add_3_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L1.vhd" Line 213: add_4_r should be on the sensitivity list of the process

Elaborating entity <NeuronCombinator> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DualPort_RAM> (architecture <rtl>) with generics from library <work>.

Elaborating entity <Counter_L2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Counter_Clean> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Counter_Clean> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <SubNeurone_l2> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L2.vhd" Line 179: mult_d_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L2.vhd" Line 187: add_1_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L2.vhd" Line 194: add_2_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L2.vhd" Line 195: add_2_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L2.vhd" Line 196: add_2_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L2.vhd" Line 202: add_3_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L2.vhd" Line 203: add_3_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L2.vhd" Line 209: add_4_r should be on the sensitivity list of the process

Elaborating entity <Ram_W_2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_W_2.vhd" Line 63: o_l_1 should be on the sensitivity list of the process

Elaborating entity <Ram_b_2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <NeuronCombinator> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Counter_L3> (architecture <Behavioral>) from library <work>.

Elaborating entity <Counter_Clean> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <SubNeurone_l3> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L3.vhd" Line 174: mult_d_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L3.vhd" Line 182: add_1_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L3.vhd" Line 189: add_2_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L3.vhd" Line 190: add_2_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L3.vhd" Line 191: add_2_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L3.vhd" Line 197: add_3_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L3.vhd" Line 198: add_3_r should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L3.vhd" Line 203: add_4_r should be on the sensitivity list of the process

Elaborating entity <Ram_W_3> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_W_3.vhd" Line 63: o_l_1 should be on the sensitivity list of the process

Elaborating entity <Ram_b_3> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <generic_LUT_unit> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <Argmax> (architecture <Behavioral>) from library <work>.

Elaborating entity <Arg_el> (architecture <Behavioral>) from library <work>.

Elaborating entity <RegWEn> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Arg_el.vhd" Line 69: i_i1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Arg_el.vhd" Line 72: i_i2 should be on the sensitivity list of the process

Elaborating entity <NeuronCombinator> (architecture <Behavioral>) with generics from library <work>.
WARNING:Xst:2972 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L1.vhd" line 114. All outputs of instance <A2[6].reg_a2> of block <RegWEn> are unconnected in block <SubNeurone_l1>. Underlying logic will be removed.
WARNING:Xst:2972 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/FCNN_top_unit.vhd" line 479. All outputs of instance <Ram_B_1_1> of block <Ram_b_1> are unconnected in block <FCNN_top_unit>. Underlying logic will be removed.
WARNING:Xst:2972 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/FCNN_top_unit.vhd" line 586. All outputs of instance <Ram_B_2_1> of block <Ram_b_2> are unconnected in block <FCNN_top_unit>. Underlying logic will be removed.
WARNING:Xst:2972 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/FCNN_top_unit.vhd" line 642. All outputs of instance <Ram_b_3_1> of block <Ram_b_3> are unconnected in block <FCNN_top_unit>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FCNN_top_unit>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/FCNN_top_unit.vhd".
        G_NBITS_PIXEL = 8
        G_NUMBER_PIXELS = 784
        G_NUMBER_CLASSES = 10
        G_NBITS_WEIGHTS = 8
        G_LUT_FOLDER = "../LUT_files"
INFO:Xst:3210 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/FCNN_top_unit.vhd" line 479: Output port <data_r> of the instance <Ram_B_1_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/FCNN_top_unit.vhd" line 586: Output port <data_r> of the instance <Ram_B_2_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/FCNN_top_unit.vhd" line 642: Output port <data_r> of the instance <Ram_b_3> is unconnected or connected to loadless signal.
    Found 11-bit adder for signal <O_W_N_1[10]_GND_8_o_add_13_OUT> created at line 703.
    Found 5-bit adder for signal <O_W_1[4]_GND_8_o_add_17_OUT> created at line 716.
    Found 6-bit adder for signal <O_W_N_2[5]_GND_8_o_add_21_OUT> created at line 730.
    Found 4-bit adder for signal <O_N_3[3]_GND_8_o_add_25_OUT> created at line 743.
    Found 11-bit comparator greater for signal <O_W_N_1[10]_PWR_8_o_LessThan_13_o> created at line 701
    Found 5-bit comparator greater for signal <O_W_1[4]_PWR_8_o_LessThan_17_o> created at line 714
    Found 6-bit comparator greater for signal <O_W_N_2[5]_PWR_8_o_LessThan_21_o> created at line 728
    Found 4-bit comparator greater for signal <O_N_3[3]_PWR_8_o_LessThan_25_o> created at line 741
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <FCNN_top_unit> synthesized.

Synthesizing Unit <FSM>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/FSM.vhd".
    Found 4-bit register for signal <SR_Present>.
    Found finite state machine <FSM_0> for signal <SR_Present>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 20                                             |
    | Inputs             | 9                                              |
    | Outputs            | 8                                              |
    | Clock              | i_clk (rising_edge)                            |
    | Reset              | i_rst (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | st_reset                                       |
    | Power Up State     | st_reset                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <FSM> synthesized.

Synthesizing Unit <CreateWord>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/CreateWord.vhd".
WARNING:Xst:647 - Input <I_en_C_P> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <CreateWord> synthesized.

Synthesizing Unit <Counter>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Counter.vhd".
        val_max = 28
        nb_bits = 5
    Found 5-bit register for signal <temp_value>.
    Found 5-bit adder for signal <temp_value[4]_GND_11_o_add_1_OUT> created at line 1241.
    Found 5-bit comparator lessequal for signal <n0001> created at line 33
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Counter> synthesized.

Synthesizing Unit <Counter_Clean_1>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Counter_I_0.vhd".
        val_max = 28
        nb_bits = 5
    Found 5-bit register for signal <temp_value>.
    Found 5-bit adder for signal <temp_value[4]_GND_12_o_add_1_OUT> created at line 1241.
    Found 5-bit comparator lessequal for signal <n0001> created at line 37
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Counter_Clean_1> synthesized.

Synthesizing Unit <ShiftReg_0>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/ShiftReg.vhd".
        nb_reg = 28
        size_w = 8
    Summary:
	no macro.
Unit <ShiftReg_0> synthesized.

Synthesizing Unit <RegWEn_1>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/RegWLoad.vhd".
        size = 8
    Found 8-bit register for signal <O_value>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <RegWEn_1> synthesized.

Synthesizing Unit <RegWEn_2>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/RegWLoad.vhd".
        size = 1
    Found 1-bit register for signal <O_value>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <RegWEn_2> synthesized.

Synthesizing Unit <Ram_W_1>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_W_1.vhd".
        size_w = 140
        addr_size = 11
WARNING:Xst:647 - Input <I_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Ram_W_1> synthesized.

Synthesizing Unit <generic_LUT_unit_1>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_0.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_1', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_1> synthesized.

Synthesizing Unit <generic_LUT_unit_2>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_1.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_2', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_2> synthesized.

Synthesizing Unit <generic_LUT_unit_3>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_2.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_3', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_3> synthesized.

Synthesizing Unit <generic_LUT_unit_4>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_3.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_4', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_4> synthesized.

Synthesizing Unit <generic_LUT_unit_5>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_4.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_5', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_5> synthesized.

Synthesizing Unit <generic_LUT_unit_6>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_5.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_6', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_6> synthesized.

Synthesizing Unit <generic_LUT_unit_7>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_6.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_7', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_7> synthesized.

Synthesizing Unit <generic_LUT_unit_8>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_7.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_8', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_8> synthesized.

Synthesizing Unit <generic_LUT_unit_9>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_8.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_9', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_9> synthesized.

Synthesizing Unit <generic_LUT_unit_10>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_9.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_10', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_10> synthesized.

Synthesizing Unit <generic_LUT_unit_11>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_10.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_11', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_11> synthesized.

Synthesizing Unit <generic_LUT_unit_12>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_11.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_12', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_12> synthesized.

Synthesizing Unit <generic_LUT_unit_13>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_12.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_13', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_13> synthesized.

Synthesizing Unit <generic_LUT_unit_14>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_13.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_14', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_14> synthesized.

Synthesizing Unit <generic_LUT_unit_15>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_14.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_15', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_15> synthesized.

Synthesizing Unit <generic_LUT_unit_16>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_15.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_16', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_16> synthesized.

Synthesizing Unit <generic_LUT_unit_17>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_16.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_17', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_17> synthesized.

Synthesizing Unit <generic_LUT_unit_18>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_17.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_18', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_18> synthesized.

Synthesizing Unit <generic_LUT_unit_19>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_18.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_19', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_19> synthesized.

Synthesizing Unit <generic_LUT_unit_20>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_19.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_20', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_20> synthesized.

Synthesizing Unit <generic_LUT_unit_21>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_20.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_21', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_21> synthesized.

Synthesizing Unit <generic_LUT_unit_22>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_21.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_22', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_22> synthesized.

Synthesizing Unit <generic_LUT_unit_23>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_22.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_23', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_23> synthesized.

Synthesizing Unit <generic_LUT_unit_24>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_23.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_24', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_24> synthesized.

Synthesizing Unit <generic_LUT_unit_25>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_24.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_25', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_25> synthesized.

Synthesizing Unit <generic_LUT_unit_26>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_25.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_26', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_26> synthesized.

Synthesizing Unit <generic_LUT_unit_27>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_26.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_27', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_27> synthesized.

Synthesizing Unit <generic_LUT_unit_28>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_27.lut"
        G_DEPTH_LUT = 1120
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_28', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 1120x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_28> synthesized.

Synthesizing Unit <generic_LUT_unit_29>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l1_bias.lut"
        G_DEPTH_LUT = 40
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_29', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 40x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 1-bit register for signal <R_LUT_cpx<4>>.
    Found 1-bit register for signal <R_LUT_cpx<3>>.
    Found 1-bit register for signal <R_LUT_cpx<2>>.
    Found 1-bit register for signal <R_LUT_cpx<1>>.
    Found 1-bit register for signal <R_LUT_cpx<0>>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_29> synthesized.

Synthesizing Unit <Counter_L1>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Counter_L1.vhd".
        N_size = 6
        W_size = 5
    Found 11-bit adder for signal <O_W_N> created at line 75.
    Found 6x5-bit multiplier for signal <n0018> created at line 75.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <Counter_L1> synthesized.

Synthesizing Unit <Counter_Clean_2>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Counter_I_0.vhd".
        val_max = 39
        nb_bits = 6
    Found 6-bit register for signal <temp_value>.
    Found 6-bit adder for signal <temp_value[5]_GND_48_o_add_1_OUT> created at line 1241.
    Found 6-bit comparator lessequal for signal <n0001> created at line 37
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Counter_Clean_2> synthesized.

Synthesizing Unit <SubNeurone_l1>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L1.vhd".
INFO:Xst:3210 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L1.vhd" line 114: Output port <O_value> of the instance <A2[6].reg_a2> is unconnected or connected to loadless signal.
    Found 15-bit adder for signal <add_1<0>> created at line 182.
    Found 15-bit adder for signal <add_1<1>> created at line 182.
    Found 15-bit adder for signal <add_1<2>> created at line 182.
    Found 15-bit adder for signal <add_1<3>> created at line 182.
    Found 15-bit adder for signal <add_1<4>> created at line 182.
    Found 15-bit adder for signal <add_1<5>> created at line 182.
    Found 15-bit adder for signal <add_1<6>> created at line 182.
    Found 15-bit adder for signal <add_1<7>> created at line 182.
    Found 15-bit adder for signal <add_1<8>> created at line 182.
    Found 15-bit adder for signal <add_1<9>> created at line 182.
    Found 15-bit adder for signal <add_1<10>> created at line 182.
    Found 15-bit adder for signal <add_1<11>> created at line 182.
    Found 15-bit adder for signal <add_1<12>> created at line 182.
    Found 15-bit adder for signal <add_1<13>> created at line 182.
    Found 16-bit adder for signal <add_2<0>> created at line 190.
    Found 16-bit adder for signal <add_2<1>> created at line 190.
    Found 16-bit adder for signal <add_2<2>> created at line 190.
    Found 16-bit adder for signal <add_2<3>> created at line 190.
    Found 16-bit adder for signal <add_2<4>> created at line 190.
    Found 16-bit adder for signal <add_2<5>> created at line 190.
    Found 16-bit adder for signal <add_2<6>> created at line 190.
    Found 17-bit adder for signal <add_3<0>> created at line 198.
    Found 17-bit adder for signal <add_3<1>> created at line 198.
    Found 17-bit adder for signal <add_3<2>> created at line 198.
    Found 17-bit adder for signal <add_4<0>> created at line 206.
    Found 17-bit adder for signal <add_4<1>> created at line 207.
    Found 17-bit adder for signal <add_5> created at line 213.
    Found 9x5-bit multiplier for signal <mult_d<0>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<1>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<2>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<3>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<4>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<5>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<6>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<7>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<8>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<9>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<10>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<11>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<12>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<13>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<14>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<15>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<16>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<17>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<18>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<19>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<20>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<21>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<22>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<23>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<24>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<25>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<26>> created at line 174.
    Found 9x5-bit multiplier for signal <mult_d<27>> created at line 174.
    Found 17-bit comparator lessequal for signal <n0059> created at line 234
    Summary:
	inferred  28 Multiplier(s).
	inferred  27 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <SubNeurone_l1> synthesized.

Synthesizing Unit <RegWEn_3>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/RegWLoad.vhd".
        size = 17
    Found 17-bit register for signal <O_value>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <RegWEn_3> synthesized.

Synthesizing Unit <RegWEn_4>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/RegWLoad.vhd".
        size = 16
    Found 16-bit register for signal <O_value>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <RegWEn_4> synthesized.

Synthesizing Unit <RegWEn_5>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/RegWLoad.vhd".
        size = 15
    Found 15-bit register for signal <O_value>.
    Summary:
	inferred  15 D-type flip-flop(s).
Unit <RegWEn_5> synthesized.

Synthesizing Unit <RegWEn_6>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/RegWLoad.vhd".
        size = 14
    Found 14-bit register for signal <O_value>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <RegWEn_6> synthesized.

Synthesizing Unit <Acc>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Acc.vhd".
        size = 17
    Found 17-bit register for signal <tmp_value>.
    Found 17-bit adder for signal <tmp_value[16]_I_d[16]_add_0_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Acc> synthesized.

Synthesizing Unit <NeuronCombinator_1>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/NeuronCombinator.vhd".
        nb_neurons = 40
        size_w = 8
        is_not_divided = 0
    Found 320-bit register for signal <SR_reg>.
    Found 160-bit register for signal <O_data>.
    Summary:
	inferred 480 D-type flip-flop(s).
Unit <NeuronCombinator_1> synthesized.

Synthesizing Unit <DualPort_RAM>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/DualPort_RAM.vhd".
        G_DEPTH = 28
        G_WordLength = 224
        G_STYLE = "distributed"
    Set property "ram_style = distributed" for signal <mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 28x224-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 224-bit register for signal <O_dataRead>.
    Summary:
	inferred   1 RAM(s).
	inferred 224 D-type flip-flop(s).
Unit <DualPort_RAM> synthesized.

Synthesizing Unit <Counter_L2>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Counter_L2.vhd".
        N_size = 5
        W_size = 2
    Found 6-bit adder for signal <O_W_N> created at line 77.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <Counter_L2> synthesized.

Synthesizing Unit <Counter_Clean_3>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Counter_I_0.vhd".
        val_max = 19
        nb_bits = 5
    Found 5-bit register for signal <temp_value>.
    Found 5-bit adder for signal <temp_value[4]_GND_65_o_add_1_OUT> created at line 1241.
    Found 5-bit comparator lessequal for signal <n0001> created at line 37
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Counter_Clean_3> synthesized.

Synthesizing Unit <Counter_Clean_4>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Counter_I_0.vhd".
        val_max = 2
        nb_bits = 2
    Found 2-bit register for signal <temp_value>.
    Found 2-bit adder for signal <temp_value[1]_GND_66_o_add_1_OUT> created at line 1241.
    Found 2-bit comparator lessequal for signal <n0001> created at line 37
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Counter_Clean_4> synthesized.

Synthesizing Unit <SubNeurone_l2>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L2.vhd".
    Found 15-bit adder for signal <add_1<0>> created at line 179.
    Found 15-bit adder for signal <add_1<1>> created at line 179.
    Found 15-bit adder for signal <add_1<2>> created at line 179.
    Found 15-bit adder for signal <add_1<3>> created at line 179.
    Found 15-bit adder for signal <add_1<4>> created at line 179.
    Found 15-bit adder for signal <add_1<5>> created at line 179.
    Found 15-bit adder for signal <add_1<6>> created at line 179.
    Found 15-bit adder for signal <add_1<7>> created at line 179.
    Found 15-bit adder for signal <add_1<8>> created at line 179.
    Found 15-bit adder for signal <add_1<9>> created at line 179.
    Found 16-bit adder for signal <add_2<0>> created at line 187.
    Found 16-bit adder for signal <add_2<1>> created at line 187.
    Found 16-bit adder for signal <add_2<2>> created at line 187.
    Found 16-bit adder for signal <add_2<3>> created at line 187.
    Found 16-bit adder for signal <add_2<4>> created at line 187.
    Found 17-bit adder for signal <add_3<0>> created at line 194.
    Found 17-bit adder for signal <add_3<1>> created at line 195.
    Found 17-bit adder for signal <add_4<0>> created at line 202.
    Found 17-bit adder for signal <add_5> created at line 209.
    Found 9x5-bit multiplier for signal <mult<0>> created at line 171.
    Found 9x5-bit multiplier for signal <mult<1>> created at line 171.
    Found 9x5-bit multiplier for signal <mult<2>> created at line 171.
    Found 9x5-bit multiplier for signal <mult<3>> created at line 171.
    Found 9x5-bit multiplier for signal <mult<4>> created at line 171.
    Found 9x5-bit multiplier for signal <mult<5>> created at line 171.
    Found 9x5-bit multiplier for signal <mult<6>> created at line 171.
    Found 9x5-bit multiplier for signal <mult<7>> created at line 171.
    Found 9x5-bit multiplier for signal <mult<8>> created at line 171.
    Found 9x5-bit multiplier for signal <mult<9>> created at line 171.
    Found 9x5-bit multiplier for signal <mult<10>> created at line 171.
    Found 9x5-bit multiplier for signal <mult<11>> created at line 171.
    Found 9x5-bit multiplier for signal <mult<12>> created at line 171.
    Found 9x5-bit multiplier for signal <mult<13>> created at line 171.
    Found 9x5-bit multiplier for signal <mult<14>> created at line 171.
    Found 9x5-bit multiplier for signal <mult<15>> created at line 171.
    Found 9x5-bit multiplier for signal <mult<16>> created at line 171.
    Found 9x5-bit multiplier for signal <mult<17>> created at line 171.
    Found 9x5-bit multiplier for signal <mult<18>> created at line 171.
    Found 9x5-bit multiplier for signal <mult<19>> created at line 171.
    Found 17-bit comparator lessequal for signal <n0046> created at line 240
    Summary:
	inferred  20 Multiplier(s).
	inferred  19 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <SubNeurone_l2> synthesized.

Synthesizing Unit <Ram_W_2>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_W_2.vhd".
        size_w = 100
        addr_size = 6
WARNING:Xst:647 - Input <I_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Ram_W_2> synthesized.

Synthesizing Unit <generic_LUT_unit_30>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l2_0.lut"
        G_DEPTH_LUT = 40
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_30', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 40x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_30> synthesized.

Synthesizing Unit <generic_LUT_unit_31>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l2_1.lut"
        G_DEPTH_LUT = 40
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_31', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 40x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_31> synthesized.

Synthesizing Unit <generic_LUT_unit_32>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l2_2.lut"
        G_DEPTH_LUT = 40
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_32', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 40x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_32> synthesized.

Synthesizing Unit <generic_LUT_unit_33>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l2_3.lut"
        G_DEPTH_LUT = 40
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_33', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 40x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_33> synthesized.

Synthesizing Unit <generic_LUT_unit_34>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l2_4.lut"
        G_DEPTH_LUT = 40
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_34', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 40x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_34> synthesized.

Synthesizing Unit <generic_LUT_unit_35>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l2_5.lut"
        G_DEPTH_LUT = 40
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_35', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 40x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_35> synthesized.

Synthesizing Unit <generic_LUT_unit_36>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l2_6.lut"
        G_DEPTH_LUT = 40
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_36', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 40x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_36> synthesized.

Synthesizing Unit <generic_LUT_unit_37>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l2_7.lut"
        G_DEPTH_LUT = 40
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_37', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 40x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_37> synthesized.

Synthesizing Unit <generic_LUT_unit_38>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l2_8.lut"
        G_DEPTH_LUT = 40
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_38', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 40x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_38> synthesized.

Synthesizing Unit <generic_LUT_unit_39>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l2_9.lut"
        G_DEPTH_LUT = 40
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_39', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 40x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_39> synthesized.

Synthesizing Unit <generic_LUT_unit_40>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l2_10.lut"
        G_DEPTH_LUT = 40
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_40', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 40x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_40> synthesized.

Synthesizing Unit <generic_LUT_unit_41>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l2_11.lut"
        G_DEPTH_LUT = 40
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_41', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 40x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_41> synthesized.

Synthesizing Unit <generic_LUT_unit_42>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l2_12.lut"
        G_DEPTH_LUT = 40
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_42', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 40x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_42> synthesized.

Synthesizing Unit <generic_LUT_unit_43>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l2_13.lut"
        G_DEPTH_LUT = 40
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_43', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 40x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_43> synthesized.

Synthesizing Unit <generic_LUT_unit_44>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l2_14.lut"
        G_DEPTH_LUT = 40
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_44', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 40x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_44> synthesized.

Synthesizing Unit <generic_LUT_unit_45>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l2_15.lut"
        G_DEPTH_LUT = 40
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_45', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 40x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_45> synthesized.

Synthesizing Unit <generic_LUT_unit_46>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l2_16.lut"
        G_DEPTH_LUT = 40
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_46', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 40x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_46> synthesized.

Synthesizing Unit <generic_LUT_unit_47>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l2_17.lut"
        G_DEPTH_LUT = 40
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_47', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 40x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_47> synthesized.

Synthesizing Unit <generic_LUT_unit_48>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l2_18.lut"
        G_DEPTH_LUT = 40
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_48', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 40x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_48> synthesized.

Synthesizing Unit <generic_LUT_unit_49>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l2_19.lut"
        G_DEPTH_LUT = 40
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_49', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 40x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_49> synthesized.

Synthesizing Unit <generic_LUT_unit_50>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l2_bias.lut"
        G_DEPTH_LUT = 20
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_50', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 20x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 1-bit register for signal <R_LUT_cpx<4>>.
    Found 1-bit register for signal <R_LUT_cpx<3>>.
    Found 1-bit register for signal <R_LUT_cpx<2>>.
    Found 1-bit register for signal <R_LUT_cpx<1>>.
    Found 1-bit register for signal <R_LUT_cpx<0>>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_50> synthesized.

Synthesizing Unit <NeuronCombinator_2>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/NeuronCombinator.vhd".
        nb_neurons = 20
        size_w = 8
        is_not_divided = 1
WARNING:Xst:647 - Input <I_ouputswitch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 160-bit register for signal <SR_reg>.
    Found 160-bit register for signal <O_data>.
    Summary:
	inferred 320 D-type flip-flop(s).
Unit <NeuronCombinator_2> synthesized.

Synthesizing Unit <Counter_L3>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Counter_L3.vhd".
    Summary:
	no macro.
Unit <Counter_L3> synthesized.

Synthesizing Unit <Counter_Clean_5>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Counter_I_0.vhd".
        val_max = 12
        nb_bits = 4
    Found 4-bit register for signal <temp_value>.
    Found 4-bit adder for signal <temp_value[3]_GND_99_o_add_1_OUT> created at line 1241.
    Found 4-bit comparator lessequal for signal <n0001> created at line 37
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Counter_Clean_5> synthesized.

Synthesizing Unit <SubNeurone_l3>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/SubNeurone_L3.vhd".
    Found 15-bit adder for signal <add_1<0>> created at line 174.
    Found 15-bit adder for signal <add_1<1>> created at line 174.
    Found 15-bit adder for signal <add_1<2>> created at line 174.
    Found 15-bit adder for signal <add_1<3>> created at line 174.
    Found 15-bit adder for signal <add_1<4>> created at line 174.
    Found 15-bit adder for signal <add_1<5>> created at line 174.
    Found 15-bit adder for signal <add_1<6>> created at line 174.
    Found 15-bit adder for signal <add_1<7>> created at line 174.
    Found 15-bit adder for signal <add_1<8>> created at line 174.
    Found 15-bit adder for signal <add_1<9>> created at line 174.
    Found 16-bit adder for signal <add_2<0>> created at line 182.
    Found 16-bit adder for signal <add_2<1>> created at line 182.
    Found 16-bit adder for signal <add_2<2>> created at line 182.
    Found 16-bit adder for signal <add_2<3>> created at line 182.
    Found 16-bit adder for signal <add_2<4>> created at line 182.
    Found 17-bit adder for signal <add_3<0>> created at line 189.
    Found 17-bit adder for signal <add_3<1>> created at line 190.
    Found 17-bit adder for signal <add_4<0>> created at line 197.
    Found 17-bit adder for signal <add_5> created at line 203.
    Found 9x5-bit multiplier for signal <mult<0>> created at line 166.
    Found 9x5-bit multiplier for signal <mult<1>> created at line 166.
    Found 9x5-bit multiplier for signal <mult<2>> created at line 166.
    Found 9x5-bit multiplier for signal <mult<3>> created at line 166.
    Found 9x5-bit multiplier for signal <mult<4>> created at line 166.
    Found 9x5-bit multiplier for signal <mult<5>> created at line 166.
    Found 9x5-bit multiplier for signal <mult<6>> created at line 166.
    Found 9x5-bit multiplier for signal <mult<7>> created at line 166.
    Found 9x5-bit multiplier for signal <mult<8>> created at line 166.
    Found 9x5-bit multiplier for signal <mult<9>> created at line 166.
    Found 9x5-bit multiplier for signal <mult<10>> created at line 166.
    Found 9x5-bit multiplier for signal <mult<11>> created at line 166.
    Found 9x5-bit multiplier for signal <mult<12>> created at line 166.
    Found 9x5-bit multiplier for signal <mult<13>> created at line 166.
    Found 9x5-bit multiplier for signal <mult<14>> created at line 166.
    Found 9x5-bit multiplier for signal <mult<15>> created at line 166.
    Found 9x5-bit multiplier for signal <mult<16>> created at line 166.
    Found 9x5-bit multiplier for signal <mult<17>> created at line 166.
    Found 9x5-bit multiplier for signal <mult<18>> created at line 166.
    Found 9x5-bit multiplier for signal <mult<19>> created at line 166.
    Summary:
	inferred  20 Multiplier(s).
	inferred  19 Adder/Subtractor(s).
Unit <SubNeurone_l3> synthesized.

Synthesizing Unit <Ram_W_3>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Ram_W_3.vhd".
        size_w = 100
        addr_size = 4
WARNING:Xst:647 - Input <I_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <Ram_W_3> synthesized.

Synthesizing Unit <generic_LUT_unit_51>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l3_0.lut"
        G_DEPTH_LUT = 10
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_51', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 10x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_51> synthesized.

Synthesizing Unit <generic_LUT_unit_52>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l3_1.lut"
        G_DEPTH_LUT = 10
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_52', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 10x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_52> synthesized.

Synthesizing Unit <generic_LUT_unit_53>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l3_2.lut"
        G_DEPTH_LUT = 10
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_53', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 10x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_53> synthesized.

Synthesizing Unit <generic_LUT_unit_54>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l3_3.lut"
        G_DEPTH_LUT = 10
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_54', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 10x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_54> synthesized.

Synthesizing Unit <generic_LUT_unit_55>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l3_4.lut"
        G_DEPTH_LUT = 10
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_55', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 10x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_55> synthesized.

Synthesizing Unit <generic_LUT_unit_56>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l3_5.lut"
        G_DEPTH_LUT = 10
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_56', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 10x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_56> synthesized.

Synthesizing Unit <generic_LUT_unit_57>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l3_6.lut"
        G_DEPTH_LUT = 10
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_57', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 10x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_57> synthesized.

Synthesizing Unit <generic_LUT_unit_58>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l3_7.lut"
        G_DEPTH_LUT = 10
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_58', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 10x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_58> synthesized.

Synthesizing Unit <generic_LUT_unit_59>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l3_8.lut"
        G_DEPTH_LUT = 10
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_59', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 10x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_59> synthesized.

Synthesizing Unit <generic_LUT_unit_60>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l3_9.lut"
        G_DEPTH_LUT = 10
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_60', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 10x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_60> synthesized.

Synthesizing Unit <generic_LUT_unit_61>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l3_10.lut"
        G_DEPTH_LUT = 10
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_61', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 10x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_61> synthesized.

Synthesizing Unit <generic_LUT_unit_62>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l3_11.lut"
        G_DEPTH_LUT = 10
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_62', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 10x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_62> synthesized.

Synthesizing Unit <generic_LUT_unit_63>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l3_12.lut"
        G_DEPTH_LUT = 10
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_63', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 10x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_63> synthesized.

Synthesizing Unit <generic_LUT_unit_64>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l3_13.lut"
        G_DEPTH_LUT = 10
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_64', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 10x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_64> synthesized.

Synthesizing Unit <generic_LUT_unit_65>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l3_14.lut"
        G_DEPTH_LUT = 10
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_65', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 10x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_65> synthesized.

Synthesizing Unit <generic_LUT_unit_66>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l3_15.lut"
        G_DEPTH_LUT = 10
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_66', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 10x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_66> synthesized.

Synthesizing Unit <generic_LUT_unit_67>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l3_16.lut"
        G_DEPTH_LUT = 10
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_67', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 10x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_67> synthesized.

Synthesizing Unit <generic_LUT_unit_68>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l3_17.lut"
        G_DEPTH_LUT = 10
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_68', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 10x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_68> synthesized.

Synthesizing Unit <generic_LUT_unit_69>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l3_18.lut"
        G_DEPTH_LUT = 10
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_69', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 10x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_69> synthesized.

Synthesizing Unit <generic_LUT_unit_70>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l3_19.lut"
        G_DEPTH_LUT = 10
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_70', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 10x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 5-bit register for signal <R_LUT_cpx>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_70> synthesized.

Synthesizing Unit <generic_LUT_unit_71>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/generic_LUT_unit.vhd".
        G_FILEPATH = "../PythonCode/weights/models/40_20_10_quant-97.23.torch/l3_bias.lut"
        G_DEPTH_LUT = 10
        G_NBIT_LUT = 5
        G_STYLE = "distributed"
        G_PIPELINE_REG = false
    Set property "rom_style = distributed" for signal <C_LUT_SAMPLES>.
WARNING:Xst:2999 - Signal 'C_LUT_SAMPLES', unconnected in block 'generic_LUT_unit_71', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <C_LUT_SAMPLES>, simulation mismatch.
    Found 10x5-bit single-port Read Only RAM <Mram_C_LUT_SAMPLES> for signal <C_LUT_SAMPLES>.
    Found 1-bit register for signal <R_LUT_cpx<4>>.
    Found 1-bit register for signal <R_LUT_cpx<3>>.
    Found 1-bit register for signal <R_LUT_cpx<2>>.
    Found 1-bit register for signal <R_LUT_cpx<1>>.
    Found 1-bit register for signal <R_LUT_cpx<0>>.
    Summary:
	inferred   1 RAM(s).
	inferred   5 D-type flip-flop(s).
Unit <generic_LUT_unit_71> synthesized.

Synthesizing Unit <Argmax>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Argmax.vhd".
INFO:Xst:3210 - "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Argmax.vhd" line 200: Output port <O_P> of the instance <Arg_el_4_1> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Argmax> synthesized.

Synthesizing Unit <Arg_el>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/Arg_el.vhd".
    Found 1-bit register for signal <O_done>.
    Found 8-bit comparator greater for signal <I_P1[7]_I_P2[7]_LessThan_1_o> created at line 67
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Arg_el> synthesized.

Synthesizing Unit <RegWEn_7>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/RegWLoad.vhd".
        size = 4
    Found 4-bit register for signal <O_value>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <RegWEn_7> synthesized.

Synthesizing Unit <NeuronCombinator_3>.
    Related source file is "/mnt/network/campus/Filiere1/UV404/MNIST-FPGA/VHDL/NeuronCombinator.vhd".
        nb_neurons = 10
        size_w = 8
        is_not_divided = 1
WARNING:Xst:647 - Input <I_ouputswitch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 80-bit register for signal <SR_reg>.
    Found 80-bit register for signal <O_data>.
    Summary:
	inferred 160 D-type flip-flop(s).
Unit <NeuronCombinator_3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 69
 10x5-bit single-port Read Only RAM                    : 20
 1120x5-bit single-port Read Only RAM                  : 28
 28x224-bit dual-port RAM                              : 1
 40x5-bit single-port Read Only RAM                    : 20
# Multipliers                                          : 69
 6x5-bit multiplier                                    : 1
 9x5-bit multiplier                                    : 68
# Adders/Subtractors                                   : 81
 11-bit adder                                          : 2
 15-bit adder                                          : 34
 16-bit adder                                          : 17
 17-bit adder                                          : 17
 2-bit adder                                           : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 5
 6-bit adder                                           : 3
# Registers                                            : 275
 1-bit register                                        : 10
 14-bit register                                       : 68
 15-bit register                                       : 34
 16-bit register                                       : 16
 160-bit register                                      : 3
 17-bit register                                       : 19
 2-bit register                                        : 1
 224-bit register                                      : 1
 320-bit register                                      : 1
 4-bit register                                        : 10
 5-bit register                                        : 72
 6-bit register                                        : 1
 8-bit register                                        : 37
 80-bit register                                       : 2
# Comparators                                          : 22
 11-bit comparator greater                             : 1
 17-bit comparator lessequal                           : 2
 2-bit comparator lessequal                            : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 4
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 9
# Multiplexers                                         : 50
 1-bit 2-to-1 multiplexer                              : 4
 11-bit 2-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 5
 2-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 13
 5-bit 2-to-1 multiplexer                              : 9
 6-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 11
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <Reg_P> is unconnected in block <Arg_el_4_1>.
   It will be removed from the design.

Synthesizing (advanced) Unit <Acc>.
The following registers are absorbed into accumulator <tmp_value>: 1 register on signal <tmp_value>.
Unit <Acc> synthesized (advanced).

Synthesizing (advanced) Unit <Counter>.
The following registers are absorbed into counter <temp_value>: 1 register on signal <temp_value>.
Unit <Counter> synthesized (advanced).

Synthesizing (advanced) Unit <DualPort_RAM>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_mem>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 28-word x 224-bit                   |          |
    |     clkA           | connected to signal <I_clk>         | rise     |
    |     weA            | connected to signal <I_write>       | high     |
    |     addrA          | connected to signal <I_addr_write>  |          |
    |     diA            | connected to signal <I_dataWrite>   |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 28-word x 224-bit                   |          |
    |     addrB          | connected to signal <I_addr_read>   |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DualPort_RAM> synthesized (advanced).

Synthesizing (advanced) Unit <FCNN_top_unit>.
	Multiplier <Counter_L1_1/Mmult_n0018> in block <FCNN_top_unit> and adder/subtractor <Counter_L1_1/Madd_O_W_N> in block <FCNN_top_unit> are combined into a MAC<Counter_L1_1/Maddsub_n0018>.
Unit <FCNN_top_unit> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_1>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_1> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_10>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_10> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_11>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_11> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_12>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_12> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_13>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_13> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_14>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_14> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_15>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_15> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_16>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_16> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_17>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_17> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_18>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_18> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_19>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_19> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_2>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_2> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_20>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_20> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_21>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_21> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_22>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_22> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_23>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_23> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_24>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_24> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_25>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_25> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_26>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_26> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_27>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_27> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_28>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_28> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_3>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_3> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_30>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_30> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_31>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_31> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_32>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_32> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_33>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_33> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_34>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_34> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_35>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_35> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_36>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_36> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_37>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_37> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_38>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_38> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_39>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_39> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_4>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_4> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_40>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_40> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_41>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_41> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_42>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_42> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_43>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_43> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_44>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_44> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_45>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_45> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_46>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_46> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_47>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_47> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_48>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_48> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_49>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 40-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_49> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_5>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_5> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_51>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_51> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_52>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_52> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_53>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_53> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_54>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_54> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_55>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_55> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_56>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_56> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_57>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_57> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_58>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_58> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_59>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_59> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_6>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_6> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_60>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_60> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_61>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_61> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_62>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_62> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_63>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_63> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_64>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_64> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_65>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_65> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_66>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_66> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_67>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_67> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_68>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_68> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_69>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_69> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_7>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_7> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_70>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_70> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_8>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_8> synthesized (advanced).

Synthesizing (advanced) Unit <generic_LUT_unit_9>.
INFO:Xst:3216 - HDL ADVISOR - LUT implementation is currently selected for the RAM <Mram_C_LUT_SAMPLES>. If you want the register to be removed and the RAM to be implemented as block RAM, please change the RAM implementation style accordingly.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1120-word x 5-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <I_sel_sample>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <generic_LUT_unit_9> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 69
 10x5-bit single-port distributed Read Only RAM        : 20
 1120x5-bit single-port distributed Read Only RAM      : 28
 28x224-bit dual-port distributed RAM                  : 1
 40x5-bit single-port distributed Read Only RAM        : 20
# MACs                                                 : 1
 6x5-to-11-bit MAC                                     : 1
# Multipliers                                          : 68
 9x5-bit multiplier                                    : 68
# Adders/Subtractors                                   : 76
 11-bit adder                                          : 1
 15-bit adder                                          : 34
 16-bit adder                                          : 17
 17-bit adder                                          : 14
 2-bit adder                                           : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 4
 6-bit adder                                           : 3
# Counters                                             : 1
 5-bit up counter                                      : 1
# Accumulators                                         : 3
 17-bit up loadable accumulator                        : 3
# Registers                                            : 3883
 Flip-Flops                                            : 3883
# Comparators                                          : 22
 11-bit comparator greater                             : 1
 17-bit comparator lessequal                           : 2
 2-bit comparator lessequal                            : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 4
 6-bit comparator greater                              : 1
 6-bit comparator lessequal                            : 1
 8-bit comparator greater                              : 9
# Multiplexers                                         : 43
 1-bit 2-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 2
 17-bit 2-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 13
 5-bit 2-to-1 multiplexer                              : 8
 6-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 11
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <A3[3].reg_a3/O_value_15> in Unit <SubNeurone_l1> is equivalent to the following FF/Latch, which will be removed : <A3[3].reg_a3/O_value_16> 
INFO:Xst:2261 - The FF/Latch <A3[2].reg_a3/O_value_15> in Unit <SubNeurone_l2> is equivalent to the following FF/Latch, which will be removed : <A3[2].reg_a3/O_value_16> 
INFO:Xst:2261 - The FF/Latch <A4[1].reg_a4/O_value_15> in Unit <SubNeurone_l2> is equivalent to the following FF/Latch, which will be removed : <A4[1].reg_a4/O_value_16> 
INFO:Xst:2261 - The FF/Latch <A3[2].reg_a3/O_value_15> in Unit <SubNeurone_l3> is equivalent to the following FF/Latch, which will be removed : <A3[2].reg_a3/O_value_16> 
INFO:Xst:2261 - The FF/Latch <A4[1].reg_a4/O_value_15> in Unit <SubNeurone_l3> is equivalent to the following FF/Latch, which will be removed : <A4[1].reg_a4/O_value_16> 
INFO:Xst:2261 - The FF/Latch <Arg_el_1_5/O_done> in Unit <Argmax> is equivalent to the following 4 FFs/Latches, which will be removed : <Arg_el_1_4/O_done> <Arg_el_1_3/O_done> <Arg_el_1_2/O_done> <Arg_el_1_1/O_done> 
WARNING:Xst:2973 - All outputs of instance <Arg_el_4_1/Reg_P> of block <RegWEn_1> are unconnected in block <Argmax>. Underlying logic will be removed.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Fsm_top/FSM_0> on signal <SR_Present[1:11]> with one-hot encoding.
----------------------------
 State       | Encoding
----------------------------
 st_reset    | 00000000001
 st_wait     | 00000000010
 st_load     | 00000000100
 st_writeram | 00000001000
 st_l1       | 00000010000
 st_temp_1   | 00000100000
 st_l2       | 00001000000
 st_temp_2   | 00010000000
 st_l3       | 00100000000
 st_class    | 01000000000
 st_out      | 10000000000
----------------------------
WARNING:Xst:2677 - Node <Acc_1/tmp_value_0> of sequential type is unconnected in block <SubNeurone_l3>.
WARNING:Xst:2677 - Node <Acc_1/tmp_value_1> of sequential type is unconnected in block <SubNeurone_l3>.
WARNING:Xst:2677 - Node <Acc_1/tmp_value_2> of sequential type is unconnected in block <SubNeurone_l3>.
WARNING:Xst:2677 - Node <Acc_1/tmp_value_3> of sequential type is unconnected in block <SubNeurone_l3>.
WARNING:Xst:2677 - Node <Acc_1/tmp_value_4> of sequential type is unconnected in block <SubNeurone_l3>.
WARNING:Xst:2677 - Node <Acc_1/tmp_value_5> of sequential type is unconnected in block <SubNeurone_l3>.
WARNING:Xst:2677 - Node <Acc_1/tmp_value_6> of sequential type is unconnected in block <SubNeurone_l3>.
WARNING:Xst:2677 - Node <Acc_1/tmp_value_14> of sequential type is unconnected in block <SubNeurone_l3>.
WARNING:Xst:2677 - Node <Acc_1/tmp_value_15> of sequential type is unconnected in block <SubNeurone_l3>.
WARNING:Xst:1710 - FF/Latch <Arg_el_1_1/Reg_I/O_value_3> (without init value) has a constant value of 0 in block <Argmax>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Arg_el_1_1/Reg_I/O_value_2> (without init value) has a constant value of 0 in block <Argmax>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Arg_el_1_1/Reg_I/O_value_1> (without init value) has a constant value of 0 in block <Argmax>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Arg_el_1_2/Reg_I/O_value_3> (without init value) has a constant value of 0 in block <Argmax>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Arg_el_1_2/Reg_I/O_value_2> (without init value) has a constant value of 0 in block <Argmax>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Arg_el_1_3/Reg_I/O_value_3> (without init value) has a constant value of 0 in block <Argmax>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Arg_el_1_3/Reg_I/O_value_1> (without init value) has a constant value of 0 in block <Argmax>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Arg_el_1_4/Reg_I/O_value_3> (without init value) has a constant value of 0 in block <Argmax>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Arg_el_1_5/Reg_I/O_value_2> (without init value) has a constant value of 0 in block <Argmax>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Arg_el_1_5/Reg_I/O_value_1> (without init value) has a constant value of 0 in block <Argmax>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Arg_el_2_1/Reg_I/O_value_3> (without init value) has a constant value of 0 in block <Argmax>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Arg_el_2_1/Reg_I/O_value_2> (without init value) has a constant value of 0 in block <Argmax>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Arg_el_2_2/Reg_I/O_value_3> (without init value) has a constant value of 0 in block <Argmax>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <L1[4].lut/R_LUT_cpx_4> in Unit <Ram_W_2> is equivalent to the following FF/Latch, which will be removed : <L1[4].lut/R_LUT_cpx_3> 
INFO:Xst:2261 - The FF/Latch <L1[12].lut/R_LUT_cpx_4> in Unit <Ram_W_2> is equivalent to the following FF/Latch, which will be removed : <L1[12].lut/R_LUT_cpx_3> 
INFO:Xst:2261 - The FF/Latch <L1[4].lut/R_LUT_cpx_4> in Unit <Ram_W_3> is equivalent to the following FF/Latch, which will be removed : <L1[4].lut/R_LUT_cpx_3> 
INFO:Xst:2261 - The FF/Latch <L1[8].lut/R_LUT_cpx_4> in Unit <Ram_W_3> is equivalent to the following FF/Latch, which will be removed : <L1[8].lut/R_LUT_cpx_3> 
INFO:Xst:2261 - The FF/Latch <L1[11].lut/R_LUT_cpx_4> in Unit <Ram_W_3> is equivalent to the following 2 FFs/Latches, which will be removed : <L1[11].lut/R_LUT_cpx_3> <L1[11].lut/R_LUT_cpx_2> 
INFO:Xst:2261 - The FF/Latch <L1[15].lut/R_LUT_cpx_2> in Unit <Ram_W_3> is equivalent to the following FF/Latch, which will be removed : <L1[17].lut/R_LUT_cpx_2> 
INFO:Xst:2261 - The FF/Latch <L1[1].lut/R_LUT_cpx_0> in Unit <Ram_W_3> is equivalent to the following FF/Latch, which will be removed : <L1[15].lut/R_LUT_cpx_3> 
INFO:Xst:2261 - The FF/Latch <L1[1].lut/R_LUT_cpx_4> in Unit <Ram_W_3> is equivalent to the following FF/Latch, which will be removed : <L1[1].lut/R_LUT_cpx_3> 
INFO:Xst:2261 - The FF/Latch <L1[7].lut/R_LUT_cpx_4> in Unit <Ram_W_3> is equivalent to the following 3 FFs/Latches, which will be removed : <L1[7].lut/R_LUT_cpx_3> <L1[7].lut/R_LUT_cpx_2> <L1[7].lut/R_LUT_cpx_1> 
INFO:Xst:2261 - The FF/Latch <L1[9].lut/R_LUT_cpx_0> in Unit <Ram_W_3> is equivalent to the following FF/Latch, which will be removed : <L1[14].lut/R_LUT_cpx_2> 
INFO:Xst:2261 - The FF/Latch <Arg_el_1_2/Reg_I/O_value_1> in Unit <Argmax> is equivalent to the following 4 FFs/Latches, which will be removed : <Arg_el_1_3/Reg_I/O_value_2> <Arg_el_1_4/Reg_I/O_value_2> <Arg_el_1_4/Reg_I/O_value_1> <Arg_el_1_5/Reg_I/O_value_3> 

Optimizing unit <ShiftReg_0> ...

Optimizing unit <DualPort_RAM> ...

Optimizing unit <FCNN_top_unit> ...

Optimizing unit <RegWEn_1> ...

Optimizing unit <Counter_Clean_1> ...

Optimizing unit <FSM> ...

Optimizing unit <Ram_W_1> ...

Optimizing unit <Counter_Clean_2> ...

Optimizing unit <SubNeurone_l1> ...

Optimizing unit <RegWEn_4> ...

Optimizing unit <RegWEn_5> ...

Optimizing unit <RegWEn_6> ...

Optimizing unit <NeuronCombinator_1> ...

Optimizing unit <Counter_Clean_3> ...

Optimizing unit <SubNeurone_l2> ...

Optimizing unit <Ram_W_2> ...

Optimizing unit <NeuronCombinator_2> ...

Optimizing unit <Counter_Clean_5> ...

Optimizing unit <SubNeurone_l3> ...

Optimizing unit <Ram_W_3> ...

Optimizing unit <Argmax> ...

Optimizing unit <NeuronCombinator_3> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FCNN_top_unit, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3023
 Flip-Flops                                            : 3023

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FCNN_top_unit.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6175
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 1042
#      LUT3                        : 42
#      LUT4                        : 133
#      LUT5                        : 196
#      LUT6                        : 2606
#      MUXCY                       : 987
#      MUXF7                       : 121
#      VCC                         : 1
#      XORCY                       : 1045
# FlipFlops/Latches                : 3023
#      FDC                         : 2053
#      FDCE                        : 889
#      FDE                         : 80
#      FDP                         : 1
# RAMS                             : 39
#      RAM32M                      : 37
#      RAM32X1D                    : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 10
#      OBUF                        : 7
# DSPs                             : 70
#      DSP48E1                     : 70

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3023  out of  106400     2%  
 Number of Slice LUTs:                 4172  out of  53200     7%  
    Number used as Logic:              4020  out of  53200     7%  
    Number used as Memory:              152  out of  17400     0%  
       Number used as RAM:              152

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5860
   Number with an unused Flip Flop:    2837  out of   5860    48%  
   Number with an unused LUT:          1688  out of   5860    28%  
   Number of fully used LUT-FF pairs:  1335  out of   5860    22%  
   Number of unique control sets:        17

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    200     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                     70  out of    220    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                     | Load  |
-----------------------------------+-------------------------------------------+-------+
I_clk                              | BUFGP                                     | 3130  |
N1                                 | NONE(Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1)| 1     |
-----------------------------------+-------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.439ns (Maximum Frequency: 134.418MHz)
   Minimum input arrival time before clock: 1.240ns
   Maximum output required time after clock: 0.521ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'I_clk'
  Clock period: 7.439ns (frequency: 134.418MHz)
  Total number of paths / destination ports: 57062742 / 6613
-------------------------------------------------------------------------
Delay:               7.439ns (Levels of Logic = 7)
  Source:            Counter_L1_1/Counter_40/temp_value_5 (FF)
  Destination:       SubNeurone_L1_1/Mmult_mult_d<3> (DSP)
  Source Clock:      I_clk rising
  Destination Clock: I_clk rising

  Data Path: Counter_L1_1/Counter_40/temp_value_5 to SubNeurone_L1_1/Mmult_mult_d<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.232   0.316  Counter_L1_1/Counter_40/temp_value_5 (Counter_L1_1/Counter_40/temp_value_5)
     DSP48E1:B5->PCOUT47    1   2.838   0.000  Counter_L1_1/Maddsub_n0018 (Counter_L1_1/Maddsub_n0018_PCOUT_to_Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1_PCIN_47)
     DSP48E1:PCIN47->P5    1   1.107   0.289  Madd_O_W_N_1[10]_GND_8_o_add_13_OUT1 (O_W_N_1[10]_GND_8_o_add_13_OUT<5>)
     LUT4:I3->O         1723   0.043   0.766  Mmux_I_read_W_l171 (I_read_W_l1<5>)
     LUT6:I0->O            2   0.043   0.461  Ram_W_1_1_L1[3].lut/Mram_C_LUT_SAMPLES281 (Ram_W_1_1_L1[3].lut/Mram_C_LUT_SAMPLES28)
     LUT6:I2->O            2   0.043   0.461  Ram_W_1_1_L1[3].lut/Mram_C_LUT_SAMPLES561_91 (Ram_W_1_1_L1[3].lut/Mram_C_LUT_SAMPLES561_91)
     LUT6:I2->O            1   0.043   0.000  Ram_W_1_1_L1[3].lut/_n0007<3>_inv1_F (Ram_W_1_1_N196)
     MUXF7:I0->O          22   0.169   0.374  Ram_W_1_1_L1[3].lut/_n0007<3>_inv1 (Ram_W_1_1/L1[3].lut/_n0007<3>)
     DSP48E1:A3                0.254          SubNeurone_L1_1/Mmult_mult_d<3>
    ----------------------------------------
    Total                      7.439ns (4.772ns logic, 2.667ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'I_clk'
  Total number of paths / destination ports: 3073 / 3073
-------------------------------------------------------------------------
Offset:              1.240ns (Levels of Logic = 2)
  Source:            I_aync_rst (PAD)
  Destination:       CreateWord_1/Reg_temp/O_value_0 (FF)
  Destination Clock: I_clk rising

  Data Path: I_aync_rst to CreateWord_1/Reg_temp/O_value_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           121   0.000   0.400  I_aync_rst_IBUF (I_aync_rst_IBUF)
     INV:I->O           2943   0.053   0.533  Counter_L2_1/Counter_2/I_rst_inv1_INV_0 (Argmax_1/Arg_el_1_1/I_rst_inv)
     FDCE:CLR                  0.255          Argmax_1/Arg_el_4_1/Reg_I/O_value_0
    ----------------------------------------
    Total                      1.240ns (0.308ns logic, 0.932ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'I_clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              0.521ns (Levels of Logic = 1)
  Source:            Fsm_top/SR_Present_FSM_FFd10 (FF)
  Destination:       O_requestPixel (PAD)
  Source Clock:      I_clk rising

  Data Path: Fsm_top/SR_Present_FSM_FFd10 to O_requestPixel
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.232   0.289  Fsm_top/SR_Present_FSM_FFd10 (Fsm_top/SR_Present_FSM_FFd10)
     OBUF:I->O                 0.000          O_requestPixel_OBUF (O_requestPixel)
    ----------------------------------------
    Total                      0.521ns (0.232ns logic, 0.289ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock I_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
I_clk          |    7.439|         |         |         |
N1             |    4.398|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 654.00 secs
Total CPU time to Xst completion: 644.55 secs
 
--> 


Total memory usage is 624024 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  206 (   0 filtered)
Number of infos    :   92 (   0 filtered)

