#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2028ca0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ff7320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1ffe8a0 .functor NOT 1, L_0x2054e30, C4<0>, C4<0>, C4<0>;
L_0x2054c10 .functor XOR 2, L_0x2054ab0, L_0x2054b70, C4<00>, C4<00>;
L_0x2054d20 .functor XOR 2, L_0x2054c10, L_0x2054c80, C4<00>, C4<00>;
v0x2051450_0 .net *"_ivl_10", 1 0, L_0x2054c80;  1 drivers
v0x2051550_0 .net *"_ivl_12", 1 0, L_0x2054d20;  1 drivers
v0x2051630_0 .net *"_ivl_2", 1 0, L_0x20549f0;  1 drivers
v0x20516f0_0 .net *"_ivl_4", 1 0, L_0x2054ab0;  1 drivers
v0x20517d0_0 .net *"_ivl_6", 1 0, L_0x2054b70;  1 drivers
v0x2051900_0 .net *"_ivl_8", 1 0, L_0x2054c10;  1 drivers
v0x20519e0_0 .net "a", 0 0, v0x204f290_0;  1 drivers
v0x2051a80_0 .net "b", 0 0, v0x204f330_0;  1 drivers
v0x2051b20_0 .net "c", 0 0, v0x204f3d0_0;  1 drivers
v0x2051bc0_0 .var "clk", 0 0;
v0x2051c60_0 .net "d", 0 0, v0x204f510_0;  1 drivers
v0x2051d00_0 .net "out_pos_dut", 0 0, L_0x2054860;  1 drivers
v0x2051da0_0 .net "out_pos_ref", 0 0, L_0x20533e0;  1 drivers
v0x2051e40_0 .net "out_sop_dut", 0 0, L_0x2053da0;  1 drivers
v0x2051ee0_0 .net "out_sop_ref", 0 0, L_0x202a1b0;  1 drivers
v0x2051f80_0 .var/2u "stats1", 223 0;
v0x2052020_0 .var/2u "strobe", 0 0;
v0x20521d0_0 .net "tb_match", 0 0, L_0x2054e30;  1 drivers
v0x20522a0_0 .net "tb_mismatch", 0 0, L_0x1ffe8a0;  1 drivers
v0x2052340_0 .net "wavedrom_enable", 0 0, v0x204f7e0_0;  1 drivers
v0x2052410_0 .net "wavedrom_title", 511 0, v0x204f880_0;  1 drivers
L_0x20549f0 .concat [ 1 1 0 0], L_0x20533e0, L_0x202a1b0;
L_0x2054ab0 .concat [ 1 1 0 0], L_0x20533e0, L_0x202a1b0;
L_0x2054b70 .concat [ 1 1 0 0], L_0x2054860, L_0x2053da0;
L_0x2054c80 .concat [ 1 1 0 0], L_0x20533e0, L_0x202a1b0;
L_0x2054e30 .cmp/eeq 2, L_0x20549f0, L_0x2054d20;
S_0x1ffb5d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1ff7320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ffec80 .functor AND 1, v0x204f3d0_0, v0x204f510_0, C4<1>, C4<1>;
L_0x1fff060 .functor NOT 1, v0x204f290_0, C4<0>, C4<0>, C4<0>;
L_0x1fff440 .functor NOT 1, v0x204f330_0, C4<0>, C4<0>, C4<0>;
L_0x1fff6c0 .functor AND 1, L_0x1fff060, L_0x1fff440, C4<1>, C4<1>;
L_0x2016670 .functor AND 1, L_0x1fff6c0, v0x204f3d0_0, C4<1>, C4<1>;
L_0x202a1b0 .functor OR 1, L_0x1ffec80, L_0x2016670, C4<0>, C4<0>;
L_0x2052860 .functor NOT 1, v0x204f330_0, C4<0>, C4<0>, C4<0>;
L_0x20528d0 .functor OR 1, L_0x2052860, v0x204f510_0, C4<0>, C4<0>;
L_0x20529e0 .functor AND 1, v0x204f3d0_0, L_0x20528d0, C4<1>, C4<1>;
L_0x2052aa0 .functor NOT 1, v0x204f290_0, C4<0>, C4<0>, C4<0>;
L_0x2052b70 .functor OR 1, L_0x2052aa0, v0x204f330_0, C4<0>, C4<0>;
L_0x2052be0 .functor AND 1, L_0x20529e0, L_0x2052b70, C4<1>, C4<1>;
L_0x2052d60 .functor NOT 1, v0x204f330_0, C4<0>, C4<0>, C4<0>;
L_0x2052dd0 .functor OR 1, L_0x2052d60, v0x204f510_0, C4<0>, C4<0>;
L_0x2052cf0 .functor AND 1, v0x204f3d0_0, L_0x2052dd0, C4<1>, C4<1>;
L_0x2052f60 .functor NOT 1, v0x204f290_0, C4<0>, C4<0>, C4<0>;
L_0x2053060 .functor OR 1, L_0x2052f60, v0x204f510_0, C4<0>, C4<0>;
L_0x2053120 .functor AND 1, L_0x2052cf0, L_0x2053060, C4<1>, C4<1>;
L_0x20532d0 .functor XNOR 1, L_0x2052be0, L_0x2053120, C4<0>, C4<0>;
v0x1ffe1d0_0 .net *"_ivl_0", 0 0, L_0x1ffec80;  1 drivers
v0x1ffe5d0_0 .net *"_ivl_12", 0 0, L_0x2052860;  1 drivers
v0x1ffe9b0_0 .net *"_ivl_14", 0 0, L_0x20528d0;  1 drivers
v0x1ffed90_0 .net *"_ivl_16", 0 0, L_0x20529e0;  1 drivers
v0x1fff170_0 .net *"_ivl_18", 0 0, L_0x2052aa0;  1 drivers
v0x1fff550_0 .net *"_ivl_2", 0 0, L_0x1fff060;  1 drivers
v0x1fff7d0_0 .net *"_ivl_20", 0 0, L_0x2052b70;  1 drivers
v0x204d800_0 .net *"_ivl_24", 0 0, L_0x2052d60;  1 drivers
v0x204d8e0_0 .net *"_ivl_26", 0 0, L_0x2052dd0;  1 drivers
v0x204d9c0_0 .net *"_ivl_28", 0 0, L_0x2052cf0;  1 drivers
v0x204daa0_0 .net *"_ivl_30", 0 0, L_0x2052f60;  1 drivers
v0x204db80_0 .net *"_ivl_32", 0 0, L_0x2053060;  1 drivers
v0x204dc60_0 .net *"_ivl_36", 0 0, L_0x20532d0;  1 drivers
L_0x7f3121765018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x204dd20_0 .net *"_ivl_38", 0 0, L_0x7f3121765018;  1 drivers
v0x204de00_0 .net *"_ivl_4", 0 0, L_0x1fff440;  1 drivers
v0x204dee0_0 .net *"_ivl_6", 0 0, L_0x1fff6c0;  1 drivers
v0x204dfc0_0 .net *"_ivl_8", 0 0, L_0x2016670;  1 drivers
v0x204e0a0_0 .net "a", 0 0, v0x204f290_0;  alias, 1 drivers
v0x204e160_0 .net "b", 0 0, v0x204f330_0;  alias, 1 drivers
v0x204e220_0 .net "c", 0 0, v0x204f3d0_0;  alias, 1 drivers
v0x204e2e0_0 .net "d", 0 0, v0x204f510_0;  alias, 1 drivers
v0x204e3a0_0 .net "out_pos", 0 0, L_0x20533e0;  alias, 1 drivers
v0x204e460_0 .net "out_sop", 0 0, L_0x202a1b0;  alias, 1 drivers
v0x204e520_0 .net "pos0", 0 0, L_0x2052be0;  1 drivers
v0x204e5e0_0 .net "pos1", 0 0, L_0x2053120;  1 drivers
L_0x20533e0 .functor MUXZ 1, L_0x7f3121765018, L_0x2052be0, L_0x20532d0, C4<>;
S_0x204e760 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1ff7320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x204f290_0 .var "a", 0 0;
v0x204f330_0 .var "b", 0 0;
v0x204f3d0_0 .var "c", 0 0;
v0x204f470_0 .net "clk", 0 0, v0x2051bc0_0;  1 drivers
v0x204f510_0 .var "d", 0 0;
v0x204f600_0 .var/2u "fail", 0 0;
v0x204f6a0_0 .var/2u "fail1", 0 0;
v0x204f740_0 .net "tb_match", 0 0, L_0x2054e30;  alias, 1 drivers
v0x204f7e0_0 .var "wavedrom_enable", 0 0;
v0x204f880_0 .var "wavedrom_title", 511 0;
E_0x200a0d0/0 .event negedge, v0x204f470_0;
E_0x200a0d0/1 .event posedge, v0x204f470_0;
E_0x200a0d0 .event/or E_0x200a0d0/0, E_0x200a0d0/1;
S_0x204ea90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x204e760;
 .timescale -12 -12;
v0x204ecd0_0 .var/2s "i", 31 0;
E_0x2009f70 .event posedge, v0x204f470_0;
S_0x204edd0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x204e760;
 .timescale -12 -12;
v0x204efd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x204f0b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x204e760;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x204fa60 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1ff7320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2053590 .functor AND 1, v0x204f3d0_0, v0x204f510_0, C4<1>, C4<1>;
L_0x2053840 .functor NOT 1, v0x204f290_0, C4<0>, C4<0>, C4<0>;
L_0x20538d0 .functor NOT 1, v0x204f330_0, C4<0>, C4<0>, C4<0>;
L_0x2053a50 .functor AND 1, L_0x2053840, L_0x20538d0, C4<1>, C4<1>;
L_0x2053b90 .functor AND 1, L_0x2053a50, v0x204f3d0_0, C4<1>, C4<1>;
L_0x2053c50 .functor OR 1, L_0x2053590, L_0x2053b90, C4<0>, C4<0>;
L_0x2053da0 .functor BUFZ 1, L_0x2053c50, C4<0>, C4<0>, C4<0>;
L_0x2053eb0 .functor NOT 1, v0x204f330_0, C4<0>, C4<0>, C4<0>;
L_0x2053f70 .functor OR 1, L_0x2053eb0, v0x204f510_0, C4<0>, C4<0>;
L_0x2054030 .functor AND 1, v0x204f3d0_0, L_0x2053f70, C4<1>, C4<1>;
L_0x2054150 .functor NOT 1, v0x204f290_0, C4<0>, C4<0>, C4<0>;
L_0x20542d0 .functor OR 1, L_0x2054150, v0x204f330_0, C4<0>, C4<0>;
L_0x20543b0 .functor AND 1, L_0x2054030, L_0x20542d0, C4<1>, C4<1>;
L_0x20544c0 .functor NOT 1, v0x204f290_0, C4<0>, C4<0>, C4<0>;
L_0x2054340 .functor OR 1, L_0x20544c0, v0x204f510_0, C4<0>, C4<0>;
L_0x2054600 .functor AND 1, v0x204f3d0_0, L_0x2054340, C4<1>, C4<1>;
L_0x2054750 .functor XNOR 1, L_0x20543b0, L_0x2054600, C4<0>, C4<0>;
v0x204fc20_0 .net *"_ivl_0", 0 0, L_0x2053590;  1 drivers
v0x204fd00_0 .net *"_ivl_14", 0 0, L_0x2053eb0;  1 drivers
v0x204fde0_0 .net *"_ivl_16", 0 0, L_0x2053f70;  1 drivers
v0x204fed0_0 .net *"_ivl_18", 0 0, L_0x2054030;  1 drivers
v0x204ffb0_0 .net *"_ivl_2", 0 0, L_0x2053840;  1 drivers
v0x20500e0_0 .net *"_ivl_20", 0 0, L_0x2054150;  1 drivers
v0x20501c0_0 .net *"_ivl_22", 0 0, L_0x20542d0;  1 drivers
v0x20502a0_0 .net *"_ivl_26", 0 0, L_0x20544c0;  1 drivers
v0x2050380_0 .net *"_ivl_28", 0 0, L_0x2054340;  1 drivers
v0x20504f0_0 .net *"_ivl_32", 0 0, L_0x2054750;  1 drivers
L_0x7f3121765060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20505b0_0 .net *"_ivl_34", 0 0, L_0x7f3121765060;  1 drivers
v0x2050690_0 .net *"_ivl_4", 0 0, L_0x20538d0;  1 drivers
v0x2050770_0 .net *"_ivl_6", 0 0, L_0x2053a50;  1 drivers
v0x2050850_0 .net *"_ivl_8", 0 0, L_0x2053b90;  1 drivers
v0x2050930_0 .net "a", 0 0, v0x204f290_0;  alias, 1 drivers
v0x20509d0_0 .net "b", 0 0, v0x204f330_0;  alias, 1 drivers
v0x2050ac0_0 .net "c", 0 0, v0x204f3d0_0;  alias, 1 drivers
v0x2050cc0_0 .net "d", 0 0, v0x204f510_0;  alias, 1 drivers
v0x2050db0_0 .net "out_pos", 0 0, L_0x2054860;  alias, 1 drivers
v0x2050e70_0 .net "out_sop", 0 0, L_0x2053da0;  alias, 1 drivers
v0x2050f30_0 .net "pos0", 0 0, L_0x20543b0;  1 drivers
v0x2050ff0_0 .net "pos1", 0 0, L_0x2054600;  1 drivers
v0x20510b0_0 .net "sop", 0 0, L_0x2053c50;  1 drivers
L_0x2054860 .functor MUXZ 1, L_0x7f3121765060, L_0x20543b0, L_0x2054750, C4<>;
S_0x2051230 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1ff7320;
 .timescale -12 -12;
E_0x1ff39f0 .event anyedge, v0x2052020_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2052020_0;
    %nor/r;
    %assign/vec4 v0x2052020_0, 0;
    %wait E_0x1ff39f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x204e760;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x204f600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x204f6a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x204e760;
T_4 ;
    %wait E_0x200a0d0;
    %load/vec4 v0x204f740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x204f600_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x204e760;
T_5 ;
    %wait E_0x2009f70;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204f510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f330_0, 0;
    %assign/vec4 v0x204f290_0, 0;
    %wait E_0x2009f70;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204f510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f330_0, 0;
    %assign/vec4 v0x204f290_0, 0;
    %wait E_0x2009f70;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204f510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f330_0, 0;
    %assign/vec4 v0x204f290_0, 0;
    %wait E_0x2009f70;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204f510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f330_0, 0;
    %assign/vec4 v0x204f290_0, 0;
    %wait E_0x2009f70;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204f510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f330_0, 0;
    %assign/vec4 v0x204f290_0, 0;
    %wait E_0x2009f70;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204f510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f330_0, 0;
    %assign/vec4 v0x204f290_0, 0;
    %wait E_0x2009f70;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204f510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f330_0, 0;
    %assign/vec4 v0x204f290_0, 0;
    %wait E_0x2009f70;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204f510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f330_0, 0;
    %assign/vec4 v0x204f290_0, 0;
    %wait E_0x2009f70;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204f510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f330_0, 0;
    %assign/vec4 v0x204f290_0, 0;
    %wait E_0x2009f70;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204f510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f330_0, 0;
    %assign/vec4 v0x204f290_0, 0;
    %wait E_0x2009f70;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204f510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f330_0, 0;
    %assign/vec4 v0x204f290_0, 0;
    %wait E_0x2009f70;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x204f510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f330_0, 0;
    %assign/vec4 v0x204f290_0, 0;
    %wait E_0x2009f70;
    %load/vec4 v0x204f600_0;
    %store/vec4 v0x204f6a0_0, 0, 1;
    %fork t_1, S_0x204ea90;
    %jmp t_0;
    .scope S_0x204ea90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x204ecd0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x204ecd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2009f70;
    %load/vec4 v0x204ecd0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x204f510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f330_0, 0;
    %assign/vec4 v0x204f290_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x204ecd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x204ecd0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x204e760;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x200a0d0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x204f510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f3d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x204f330_0, 0;
    %assign/vec4 v0x204f290_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x204f600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x204f6a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1ff7320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2051bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2052020_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1ff7320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2051bc0_0;
    %inv;
    %store/vec4 v0x2051bc0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1ff7320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x204f470_0, v0x20522a0_0, v0x20519e0_0, v0x2051a80_0, v0x2051b20_0, v0x2051c60_0, v0x2051ee0_0, v0x2051e40_0, v0x2051da0_0, v0x2051d00_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1ff7320;
T_9 ;
    %load/vec4 v0x2051f80_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2051f80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2051f80_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2051f80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2051f80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2051f80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2051f80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2051f80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2051f80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2051f80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1ff7320;
T_10 ;
    %wait E_0x200a0d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2051f80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2051f80_0, 4, 32;
    %load/vec4 v0x20521d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2051f80_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2051f80_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2051f80_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2051f80_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2051ee0_0;
    %load/vec4 v0x2051ee0_0;
    %load/vec4 v0x2051e40_0;
    %xor;
    %load/vec4 v0x2051ee0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2051f80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2051f80_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2051f80_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2051f80_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2051da0_0;
    %load/vec4 v0x2051da0_0;
    %load/vec4 v0x2051d00_0;
    %xor;
    %load/vec4 v0x2051da0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2051f80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2051f80_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2051f80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2051f80_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/machine/ece241_2013_q2/iter0/response3/top_module.sv";
