Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: State_Machine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "State_Machine.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "State_Machine"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : State_Machine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/sd/raphael_beatriz/Xor_Port.vhd" into library work
Parsing entity <Xor_Port>.
Parsing architecture <Behavioral> of entity <xor_port>.
Parsing VHDL file "/home/sd/raphael_beatriz/Or_Port_3.vhd" into library work
Parsing entity <Or_Port_3>.
Parsing architecture <Behavioral> of entity <or_port_3>.
Parsing VHDL file "/home/sd/Portas_Gabriel_Joao/And_Port.vhd" into library work
Parsing entity <And_Port>.
Parsing architecture <Behavioral> of entity <and_port>.
Parsing VHDL file "/home/sd/ULA_Gabriel_Joao/Somador_Completo_1_bit.vhd" into library work
Parsing entity <Somador_Completo_1_bit>.
Parsing architecture <Structural> of entity <somador_completo_1_bit>.
Parsing VHDL file "/home/sd/raphael_beatriz/Or_Port_4.vhd" into library work
Parsing entity <Or_Port_4>.
Parsing architecture <Behavioral> of entity <or_port_4>.
Parsing VHDL file "/home/sd/raphael_beatriz/Decodificador.vhd" into library work
Parsing entity <Decodificador>.
Parsing architecture <Behavioral> of entity <decodificador>.
Parsing VHDL file "/home/sd/Portas_Gabriel_Joao/Or_Port.vhd" into library work
Parsing entity <Or_Port>.
Parsing architecture <Behavioral> of entity <or_port>.
Parsing VHDL file "/home/sd/Portas_Gabriel_Joao/Not_Port.vhd" into library work
Parsing entity <Not_Port>.
Parsing architecture <Behavioral> of entity <not_port>.
Parsing VHDL file "/home/sd/ULA_Gabriel_Joao/ULA_1_bit.vhd" into library work
Parsing entity <ULA_1_bit>.
Parsing architecture <Structural> of entity <ula_1_bit>.
Parsing VHDL file "/home/sd/ULA_Gabriel_Joao/ULA_4_bits.vhd" into library work
Parsing entity <ULA_4_bits>.
Parsing architecture <Structural> of entity <ula_4_bits>.
Parsing VHDL file "/home/sd/Debounce/Debounce.vhd" into library work
Parsing entity <Debounce>.
Parsing architecture <Behavioral> of entity <debounce>.
Parsing VHDL file "/home/sd/Debounce/State_Machine.vhd" into library work
Parsing entity <State_Machine>.
Parsing architecture <Behavioral> of entity <state_machine>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <State_Machine> (architecture <Behavioral>) from library <work>.

Elaborating entity <Debounce> (architecture <Behavioral>) from library <work>.

Elaborating entity <ULA_4_bits> (architecture <Structural>) from library <work>.

Elaborating entity <ULA_1_bit> (architecture <Structural>) from library <work>.

Elaborating entity <And_Port> (architecture <Behavioral>) from library <work>.

Elaborating entity <Or_Port> (architecture <Behavioral>) from library <work>.

Elaborating entity <Not_Port> (architecture <Behavioral>) from library <work>.

Elaborating entity <Somador_Completo_1_bit> (architecture <Structural>) from library <work>.

Elaborating entity <Xor_Port> (architecture <Behavioral>) from library <work>.

Elaborating entity <Or_Port_3> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decodificador> (architecture <Behavioral>) from library <work>.

Elaborating entity <Or_Port_4> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <State_Machine>.
    Related source file is "/home/sd/Debounce/State_Machine.vhd".
    Found 8-bit register for signal <leds_out>.
    Found 2-bit register for signal <num_op>.
    Found 3-bit register for signal <current_state>.
    Found 4-bit register for signal <num_1>.
    Found 4-bit register for signal <num_2>.
    Found 1-bit register for signal <deb_prev>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 15                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (falling_edge)                             |
    | Power Up State     | s0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <State_Machine> synthesized.

Synthesizing Unit <Debounce>.
    Related source file is "/home/sd/Debounce/Debounce.vhd".
    Found 1-bit register for signal <btn_prev>.
    Found 26-bit register for signal <count>.
    Found 1-bit register for signal <db>.
    Found 26-bit adder for signal <count[25]_GND_4_o_add_3_OUT> created at line 55.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Debounce> synthesized.

Synthesizing Unit <ULA_4_bits>.
    Related source file is "/home/sd/ULA_Gabriel_Joao/ULA_4_bits.vhd".
    Found 1-bit register for signal <Cout>.
    Found 4-bit register for signal <S>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <ULA_4_bits> synthesized.

Synthesizing Unit <ULA_1_bit>.
    Related source file is "/home/sd/ULA_Gabriel_Joao/ULA_1_bit.vhd".
    Summary:
	no macro.
Unit <ULA_1_bit> synthesized.

Synthesizing Unit <And_Port>.
    Related source file is "/home/sd/Portas_Gabriel_Joao/And_Port.vhd".
    Summary:
	no macro.
Unit <And_Port> synthesized.

Synthesizing Unit <Or_Port>.
    Related source file is "/home/sd/Portas_Gabriel_Joao/Or_Port.vhd".
    Summary:
	no macro.
Unit <Or_Port> synthesized.

Synthesizing Unit <Not_Port>.
    Related source file is "/home/sd/Portas_Gabriel_Joao/Not_Port.vhd".
    Summary:
	no macro.
Unit <Not_Port> synthesized.

Synthesizing Unit <Somador_Completo_1_bit>.
    Related source file is "/home/sd/ULA_Gabriel_Joao/Somador_Completo_1_bit.vhd".
    Summary:
	no macro.
Unit <Somador_Completo_1_bit> synthesized.

Synthesizing Unit <Xor_Port>.
    Related source file is "/home/sd/raphael_beatriz/Xor_Port.vhd".
    Summary:
Unit <Xor_Port> synthesized.

Synthesizing Unit <Or_Port_3>.
    Related source file is "/home/sd/raphael_beatriz/Or_Port_3.vhd".
    Summary:
	no macro.
Unit <Or_Port_3> synthesized.

Synthesizing Unit <Decodificador>.
    Related source file is "/home/sd/raphael_beatriz/Decodificador.vhd".
    Summary:
	no macro.
Unit <Decodificador> synthesized.

Synthesizing Unit <Or_Port_4>.
    Related source file is "/home/sd/raphael_beatriz/Or_Port_4.vhd".
    Summary:
	no macro.
Unit <Or_Port_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 26-bit adder                                          : 1
# Registers                                            : 10
 1-bit register                                        : 4
 2-bit register                                        : 1
 26-bit register                                       : 1
 4-bit register                                        : 3
 8-bit register                                        : 1
# Multiplexers                                         : 2
 26-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 1
# Xors                                                 : 9
 1-bit xor2                                            : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <U4> is unconnected in block <SUM1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <U5> is unconnected in block <SUM1>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <btn_prev> in Unit <debounce_btn> is equivalent to the following FF/Latch, which will be removed : <db> 
WARNING:Xst:1293 - FF/Latch <leds_out_0> has a constant value of 0 in block <State_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <leds_out_1> has a constant value of 0 in block <State_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <leds_out_2> has a constant value of 0 in block <State_Machine>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 26-bit adder                                          : 1
# Registers                                            : 52
 Flip-Flops                                            : 52
# Multiplexers                                         : 2
 26-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 1
# Xors                                                 : 9
 1-bit xor2                                            : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <leds_out_0> has a constant value of 0 in block <State_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <leds_out_1> has a constant value of 0 in block <State_Machine>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <leds_out_2> has a constant value of 0 in block <State_Machine>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <btn_prev> in Unit <Debounce> is equivalent to the following FF/Latch, which will be removed : <db> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 s0    | 000
 s1    | 001
 s2    | 010
 s3    | 011
 s4    | 100
-------------------

Optimizing unit <State_Machine> ...

Optimizing unit <Debounce> ...

Optimizing unit <ULA_4_bits> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block State_Machine, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 51
 Flip-Flops                                            : 51

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : State_Machine.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 131
#      GND                         : 1
#      LUT1                        : 25
#      LUT2                        : 1
#      LUT3                        : 2
#      LUT4                        : 8
#      LUT5                        : 10
#      LUT6                        : 32
#      MUXCY                       : 25
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 51
#      FD_1                        : 36
#      FDE_1                       : 15
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 5
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              51  out of  126800     0%  
 Number of Slice LUTs:                   78  out of  63400     0%  
    Number used as Logic:                78  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     87
   Number with an unused Flip Flop:      36  out of     87    41%  
   Number with an unused LUT:             9  out of     87    10%  
   Number of fully used LUT-FF pairs:    42  out of     87    48%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    210     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 51    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.497ns (Maximum Frequency: 285.968MHz)
   Minimum input arrival time before clock: 3.171ns
   Maximum output required time after clock: 0.643ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.497ns (frequency: 285.968MHz)
  Total number of paths / destination ports: 1920 / 56
-------------------------------------------------------------------------
Delay:               3.497ns (Levels of Logic = 29)
  Source:            debounce_btn/count_20 (FF)
  Destination:       debounce_btn/count_25 (FF)
  Source Clock:      clk falling
  Destination Clock: clk falling

  Data Path: debounce_btn/count_20 to debounce_btn/count_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             3   0.364   0.703  debounce_btn/count_20 (debounce_btn/count_20)
     LUT6:I0->O            2   0.097   0.561  debounce_btn/Mmux_n00171104 (debounce_btn/Mmux_n00171104)
     LUT6:I2->O            1   0.097   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_lut<0> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<0> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<1> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<2> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<3> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<4> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<5> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<6> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<7> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<8> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<9> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<10> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<11> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<12> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<13> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<14> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<15> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<16> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<17> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<18> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<19> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<20> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<21> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<22> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<23> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<23>)
     MUXCY:CI->O           0   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<24> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<24>)
     XORCY:CI->O           1   0.370   0.295  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_xor<25> (debounce_btn/count[25]_GND_4_o_add_3_OUT<25>)
     LUT6:I5->O            1   0.097   0.000  debounce_btn/Mmux_count[25]_count[25]_mux_4_OUT181 (debounce_btn/count[25]_count[25]_mux_4_OUT<25>)
     FD_1:D                    0.008          debounce_btn/count_25
    ----------------------------------------
    Total                      3.497ns (1.938ns logic, 1.559ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 63 / 37
-------------------------------------------------------------------------
Offset:              3.171ns (Levels of Logic = 30)
  Source:            set_btn (PAD)
  Destination:       debounce_btn/count_25 (FF)
  Destination Clock: clk falling

  Data Path: set_btn to debounce_btn/count_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   0.001   0.617  set_btn_IBUF (set_btn_IBUF)
     LUT3:I0->O            1   0.097   0.683  debounce_btn/Mmux_n00171105_SW0 (N01)
     LUT6:I1->O            1   0.097   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_lut<0> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<0> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<1> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<2> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<3> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<4> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<5> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<6> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<7> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<8> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<9> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<10> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<11> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<12> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<13> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<14> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<15> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<16> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<17> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<18> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<19> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<20> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<21> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<22> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<23> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<23>)
     MUXCY:CI->O           0   0.023   0.000  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<24> (debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_cy<24>)
     XORCY:CI->O           1   0.370   0.295  debounce_btn/Madd_count[25]_GND_4_o_add_3_OUT_xor<25> (debounce_btn/count[25]_GND_4_o_add_3_OUT<25>)
     LUT6:I5->O            1   0.097   0.000  debounce_btn/Mmux_count[25]_count[25]_mux_4_OUT181 (debounce_btn/count[25]_count[25]_mux_4_OUT<25>)
     FD_1:D                    0.008          debounce_btn/count_25
    ----------------------------------------
    Total                      3.171ns (1.575ns logic, 1.596ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.643ns (Levels of Logic = 1)
  Source:            leds_out_7 (FF)
  Destination:       leds_out<7> (PAD)
  Source Clock:      clk falling

  Data Path: leds_out_7 to leds_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.364   0.279  leds_out_7 (leds_out_7)
     OBUF:I->O                 0.000          leds_out_7_OBUF (leds_out<7>)
    ----------------------------------------
    Total                      0.643ns (0.364ns logic, 0.279ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.497|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.42 secs
 
--> 


Total memory usage is 601152 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    2 (   0 filtered)

