$date
	Sun Jan 18 07:32:08 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_riscv_soc_top $end
$var wire 1 ! debug_stall $end
$var wire 32 " debug_pc [31:0] $end
$var wire 32 # debug_mem_data [31:0] $end
$var wire 32 $ debug_instr [31:0] $end
$var wire 2 % debug_forward_b [1:0] $end
$var wire 2 & debug_forward_a [1:0] $end
$var wire 32 ' debug_branch_target [31:0] $end
$var wire 1 ( debug_branch_taken $end
$var wire 32 ) debug_alu_result [31:0] $end
$var reg 1 * clk $end
$var reg 1 + rst_n $end
$var reg 1 , write_in_progress $end
$var integer 32 - instr_count [31:0] $end
$scope module dut $end
$var wire 1 * clk $end
$var wire 3 . m_axi_arprot [2:0] $end
$var wire 3 / m_axi_awprot [2:0] $end
$var wire 1 + rst_n $end
$var wire 1 0 s1_axi_wvalid $end
$var wire 4 1 s1_axi_wstrb [3:0] $end
$var wire 1 2 s1_axi_wready $end
$var wire 32 3 s1_axi_wdata [31:0] $end
$var wire 1 4 s1_axi_rvalid $end
$var wire 2 5 s1_axi_rresp [1:0] $end
$var wire 1 6 s1_axi_rready $end
$var wire 32 7 s1_axi_rdata [31:0] $end
$var wire 1 8 s1_axi_bvalid $end
$var wire 2 9 s1_axi_bresp [1:0] $end
$var wire 1 : s1_axi_bready $end
$var wire 1 ; s1_axi_awvalid $end
$var wire 1 < s1_axi_awready $end
$var wire 3 = s1_axi_awprot [2:0] $end
$var wire 32 > s1_axi_awaddr [31:0] $end
$var wire 1 ? s1_axi_arvalid $end
$var wire 1 @ s1_axi_arready $end
$var wire 3 A s1_axi_arprot [2:0] $end
$var wire 32 B s1_axi_araddr [31:0] $end
$var wire 1 C s0_axi_wvalid $end
$var wire 4 D s0_axi_wstrb [3:0] $end
$var wire 1 E s0_axi_wready $end
$var wire 32 F s0_axi_wdata [31:0] $end
$var wire 1 G s0_axi_rvalid $end
$var wire 2 H s0_axi_rresp [1:0] $end
$var wire 1 I s0_axi_rready $end
$var wire 32 J s0_axi_rdata [31:0] $end
$var wire 1 K s0_axi_bvalid $end
$var wire 2 L s0_axi_bresp [1:0] $end
$var wire 1 M s0_axi_bready $end
$var wire 1 N s0_axi_awvalid $end
$var wire 1 O s0_axi_awready $end
$var wire 3 P s0_axi_awprot [2:0] $end
$var wire 32 Q s0_axi_awaddr [31:0] $end
$var wire 1 R s0_axi_arvalid $end
$var wire 1 S s0_axi_arready $end
$var wire 3 T s0_axi_arprot [2:0] $end
$var wire 32 U s0_axi_araddr [31:0] $end
$var wire 1 V m_axi_wvalid $end
$var wire 4 W m_axi_wstrb [3:0] $end
$var wire 1 X m_axi_wready $end
$var wire 32 Y m_axi_wdata [31:0] $end
$var wire 1 Z m_axi_rvalid $end
$var wire 2 [ m_axi_rresp [1:0] $end
$var wire 1 \ m_axi_rready $end
$var wire 32 ] m_axi_rdata [31:0] $end
$var wire 1 ^ m_axi_bvalid $end
$var wire 2 _ m_axi_bresp [1:0] $end
$var wire 1 ` m_axi_bready $end
$var wire 1 a m_axi_awvalid $end
$var wire 1 b m_axi_awready $end
$var wire 32 c m_axi_awaddr [31:0] $end
$var wire 1 d m_axi_arvalid $end
$var wire 1 e m_axi_arready $end
$var wire 32 f m_axi_araddr [31:0] $end
$var wire 1 ! debug_stall $end
$var wire 32 g debug_pc [31:0] $end
$var wire 32 h debug_mem_data [31:0] $end
$var wire 32 i debug_instr [31:0] $end
$var wire 2 j debug_forward_b [1:0] $end
$var wire 2 k debug_forward_a [1:0] $end
$var wire 32 l debug_branch_target [31:0] $end
$var wire 1 ( debug_branch_taken $end
$var wire 32 m debug_alu_result [31:0] $end
$scope module cpu $end
$var wire 3 n M_AXI_ARPROT [2:0] $end
$var wire 3 o M_AXI_AWPROT [2:0] $end
$var wire 1 * clk $end
$var wire 1 p if_req $end
$var wire 1 q reset $end
$var wire 1 + rst_n $end
$var wire 4 r mem_wstrb [3:0] $end
$var wire 1 s mem_wr $end
$var wire 32 t mem_wdata [31:0] $end
$var wire 1 u mem_req $end
$var wire 1 v mem_ready $end
$var wire 32 w mem_rdata [31:0] $end
$var wire 1 x mem_error $end
$var wire 32 y mem_addr [31:0] $end
$var wire 1 z if_ready $end
$var wire 1 { if_error $end
$var wire 32 | if_data [31:0] $end
$var wire 32 } if_addr [31:0] $end
$var wire 1 ! debug_stall $end
$var wire 32 ~ debug_pc [31:0] $end
$var wire 32 !" debug_mem_data [31:0] $end
$var wire 32 "" debug_instr [31:0] $end
$var wire 2 #" debug_forward_b [1:0] $end
$var wire 2 $" debug_forward_a [1:0] $end
$var wire 32 %" debug_branch_target [31:0] $end
$var wire 1 ( debug_branch_taken $end
$var wire 32 &" debug_alu_result [31:0] $end
$var wire 1 V M_AXI_WVALID $end
$var wire 4 '" M_AXI_WSTRB [3:0] $end
$var wire 1 X M_AXI_WREADY $end
$var wire 32 (" M_AXI_WDATA [31:0] $end
$var wire 1 Z M_AXI_RVALID $end
$var wire 2 )" M_AXI_RRESP [1:0] $end
$var wire 1 \ M_AXI_RREADY $end
$var wire 32 *" M_AXI_RDATA [31:0] $end
$var wire 1 ^ M_AXI_BVALID $end
$var wire 2 +" M_AXI_BRESP [1:0] $end
$var wire 1 ` M_AXI_BREADY $end
$var wire 1 a M_AXI_AWVALID $end
$var wire 1 b M_AXI_AWREADY $end
$var wire 32 ," M_AXI_AWADDR [31:0] $end
$var wire 1 d M_AXI_ARVALID $end
$var wire 1 e M_AXI_ARREADY $end
$var wire 32 -" M_AXI_ARADDR [31:0] $end
$scope module cpu_core $end
$var wire 4 ." alu_control_ex [3:0] $end
$var wire 32 /" alu_result_debug [31:0] $end
$var wire 1 ( branch_taken_debug $end
$var wire 1 0" branch_taken_detected $end
$var wire 32 1" branch_target_debug [31:0] $end
$var wire 2 2" byte_size_ex [1:0] $end
$var wire 2 3" byte_size_wb [1:0] $end
$var wire 1 * clk $end
$var wire 32 4" dmem_addr [31:0] $end
$var wire 1 u dmem_req $end
$var wire 32 5" dmem_wdata [31:0] $end
$var wire 1 s dmem_wr $end
$var wire 4 6" dmem_wstrb [3:0] $end
$var wire 2 7" forward_a_debug [1:0] $end
$var wire 2 8" forward_b_debug [1:0] $end
$var wire 3 9" funct3_wb [2:0] $end
$var wire 32 :" imem_addr [31:0] $end
$var wire 1 p imem_req $end
$var wire 32 ;" instruction_current [31:0] $end
$var wire 32 <" instruction_if [31:0] $end
$var wire 32 =" mem_out_debug [31:0] $end
$var wire 32 >" pc_current [31:0] $end
$var wire 32 ?" pc_if [31:0] $end
$var wire 5 @" rd_mem [4:0] $end
$var wire 1 A" regwrite_mem $end
$var wire 1 q reset $end
$var wire 1 B" stall $end
$var wire 1 ! stall_debug $end
$var wire 1 C" zero_flag $end
$var wire 32 D" write_data_wb [31:0] $end
$var wire 32 E" wb_data_temp [31:0] $end
$var wire 5 F" rs2_id [4:0] $end
$var wire 5 G" rs2_ex [4:0] $end
$var wire 5 H" rs1_id [4:0] $end
$var wire 5 I" rs1_ex [4:0] $end
$var wire 1 J" regwrite_wb $end
$var wire 1 K" regwrite_id $end
$var wire 1 L" regwrite_ex $end
$var wire 32 M" read_data2_id [31:0] $end
$var wire 32 N" read_data2_ex [31:0] $end
$var wire 32 O" read_data1_id [31:0] $end
$var wire 32 P" read_data1_ex [31:0] $end
$var wire 5 Q" rd_wb [4:0] $end
$var wire 5 R" rd_id [4:0] $end
$var wire 5 S" rd_ex [4:0] $end
$var wire 32 T" pc_plus_4_wb [31:0] $end
$var wire 32 U" pc_plus_4_ex [31:0] $end
$var wire 32 V" pc_id [31:0] $end
$var wire 32 W" pc_ex [31:0] $end
$var wire 7 X" opcode_id [6:0] $end
$var wire 7 Y" opcode_ex [6:0] $end
$var wire 1 Z" memwrite_id $end
$var wire 1 [" memwrite_ex $end
$var wire 1 \" memtoreg_wb $end
$var wire 1 ]" memtoreg_id $end
$var wire 1 ^" memtoreg_ex $end
$var wire 1 _" memread_id $end
$var wire 1 `" memread_ex $end
$var wire 1 a" mem_stall $end
$var wire 32 b" mem_data_wb [31:0] $end
$var wire 1 c" less_than_u $end
$var wire 1 d" less_than $end
$var wire 1 e" jump_wb $end
$var wire 1 f" jump_id $end
$var wire 1 g" jump_ex $end
$var wire 32 h" jalr_target [31:0] $end
$var wire 1 i" is_lui $end
$var wire 1 j" is_jalr $end
$var wire 1 k" is_jal $end
$var wire 1 l" is_branch $end
$var wire 1 m" is_auipc $end
$var wire 32 n" instruction_id [31:0] $end
$var wire 32 o" imm_id [31:0] $end
$var wire 32 p" imm_ex [31:0] $end
$var wire 1 z imem_ready $end
$var wire 32 q" imem_data [31:0] $end
$var wire 1 r" hazard_stall $end
$var wire 7 s" funct7_id [6:0] $end
$var wire 7 t" funct7_ex [6:0] $end
$var wire 3 u" funct3_id [2:0] $end
$var wire 3 v" funct3_ex [2:0] $end
$var wire 2 w" forward_b [1:0] $end
$var wire 2 x" forward_a [1:0] $end
$var wire 1 y" flush_if_id $end
$var wire 1 z" flush_id_ex $end
$var wire 1 v dmem_ready $end
$var wire 32 {" dmem_rdata [31:0] $end
$var wire 2 |" byte_size_id [1:0] $end
$var wire 32 }" branch_target_reg [31:0] $end
$var wire 32 ~" branch_target_pc_based [31:0] $end
$var wire 32 !# branch_target_calc [31:0] $end
$var wire 1 "# branch_taken_reg $end
$var wire 1 ## branch_id $end
$var wire 1 $# branch_ex $end
$var wire 1 %# branch_decision $end
$var wire 1 &# alusrc_id $end
$var wire 1 '# alusrc_ex $end
$var wire 2 (# aluop_id [1:0] $end
$var wire 32 )# alu_result_wb [31:0] $end
$var wire 32 *# alu_result_mem [31:0] $end
$var wire 32 +# alu_result_ex [31:0] $end
$var wire 32 ,# alu_in2 [31:0] $end
$var wire 32 -# alu_in1 [31:0] $end
$var wire 4 .# alu_control_id [3:0] $end
$var reg 32 /# aligned_write_data [31:0] $end
$var reg 4 0# alu_control_ex_reg [3:0] $end
$var reg 32 1# alu_in1_forwarded [31:0] $end
$var reg 32 2# alu_result_mem_reg [31:0] $end
$var reg 32 3# alu_result_wb_reg [31:0] $end
$var reg 1 "# branch_taken_reg_reg $end
$var reg 32 4# branch_target_reg_reg [31:0] $end
$var reg 2 5# byte_size_ex_reg [1:0] $end
$var reg 2 6# byte_size_mem [1:0] $end
$var reg 2 7# byte_size_wb_reg [1:0] $end
$var reg 4 8# byte_strobe [3:0] $end
$var reg 32 9# extended_mem_data [31:0] $end
$var reg 32 :# forwarded_data2 [31:0] $end
$var reg 3 ;# funct3_mem [2:0] $end
$var reg 3 <# funct3_wb_reg [2:0] $end
$var reg 1 =# jump_mem $end
$var reg 1 e" jump_wb_reg $end
$var reg 32 ># mem_data_wb_reg [31:0] $end
$var reg 1 ?# memread_mem $end
$var reg 1 @# memtoreg_mem $end
$var reg 1 \" memtoreg_wb_reg $end
$var reg 1 A# memwrite_mem $end
$var reg 7 B# opcode_ex_reg [6:0] $end
$var reg 32 C# pc_plus_4_mem [31:0] $end
$var reg 32 D# pc_plus_4_wb_reg [31:0] $end
$var reg 32 E# pc_reg [31:0] $end
$var reg 5 F# rd_mem_reg [4:0] $end
$var reg 5 G# rd_wb_reg [4:0] $end
$var reg 1 H# regwrite_mem_reg $end
$var reg 1 J" regwrite_wb_reg $end
$var reg 32 I# write_data_mem [31:0] $end
$scope module alu_unit $end
$var wire 4 J# alu_control [3:0] $end
$var wire 32 K# in1 [31:0] $end
$var wire 32 L# in1_signed [31:0] $end
$var wire 32 M# in2 [31:0] $end
$var wire 32 N# in2_signed [31:0] $end
$var wire 1 C" zero_flag $end
$var wire 64 O# mul_result_unsigned [63:0] $end
$var wire 64 P# mul_result_signed [63:0] $end
$var wire 1 c" less_than_u $end
$var wire 1 d" less_than $end
$var parameter 4 Q# ALU_ADD $end
$var parameter 4 R# ALU_AND $end
$var parameter 4 S# ALU_DIV $end
$var parameter 4 T# ALU_DIVU $end
$var parameter 4 U# ALU_MUL $end
$var parameter 4 V# ALU_MULH $end
$var parameter 4 W# ALU_OR $end
$var parameter 4 X# ALU_REM $end
$var parameter 4 Y# ALU_REMU $end
$var parameter 4 Z# ALU_SLL $end
$var parameter 4 [# ALU_SLT $end
$var parameter 4 \# ALU_SLTU $end
$var parameter 4 ]# ALU_SRA $end
$var parameter 4 ^# ALU_SRL $end
$var parameter 4 _# ALU_SUB $end
$var parameter 4 `# ALU_XOR $end
$var reg 32 a# alu_result [31:0] $end
$upscope $end
$scope module branch_unit $end
$var wire 1 d" less_than $end
$var wire 1 c" less_than_u $end
$var wire 1 C" zero_flag $end
$var wire 3 b# funct3 [2:0] $end
$var wire 1 $# branch $end
$var parameter 3 c# BEQ $end
$var parameter 3 d# BGE $end
$var parameter 3 e# BGEU $end
$var parameter 3 f# BLT $end
$var parameter 3 g# BLTU $end
$var parameter 3 h# BNE $end
$var reg 1 %# taken $end
$upscope $end
$scope module control_unit $end
$var wire 3 i# funct3 [2:0] $end
$var wire 7 j# funct7 [6:0] $end
$var wire 7 k# opcode [6:0] $end
$var parameter 4 l# ALU_ADD $end
$var parameter 4 m# ALU_AND $end
$var parameter 4 n# ALU_DIV $end
$var parameter 4 o# ALU_DIVU $end
$var parameter 4 p# ALU_MUL $end
$var parameter 4 q# ALU_MULH $end
$var parameter 4 r# ALU_OR $end
$var parameter 4 s# ALU_REM $end
$var parameter 4 t# ALU_REMU $end
$var parameter 4 u# ALU_SLL $end
$var parameter 4 v# ALU_SLT $end
$var parameter 4 w# ALU_SLTU $end
$var parameter 4 x# ALU_SRA $end
$var parameter 4 y# ALU_SRL $end
$var parameter 4 z# ALU_SUB $end
$var parameter 4 {# ALU_XOR $end
$var parameter 3 |# F3_ADD_SUB $end
$var parameter 3 }# F3_AND $end
$var parameter 3 ~# F3_BEQ $end
$var parameter 3 !$ F3_BGE $end
$var parameter 3 "$ F3_BGEU $end
$var parameter 3 #$ F3_BLT $end
$var parameter 3 $$ F3_BLTU $end
$var parameter 3 %$ F3_BNE $end
$var parameter 3 &$ F3_BYTE $end
$var parameter 3 '$ F3_BYTE_U $end
$var parameter 3 ($ F3_DIV $end
$var parameter 3 )$ F3_DIVU $end
$var parameter 3 *$ F3_HALF $end
$var parameter 3 +$ F3_HALF_U $end
$var parameter 3 ,$ F3_MUL $end
$var parameter 3 -$ F3_MULH $end
$var parameter 3 .$ F3_OR $end
$var parameter 3 /$ F3_REM $end
$var parameter 3 0$ F3_REMU $end
$var parameter 3 1$ F3_SLL $end
$var parameter 3 2$ F3_SLT $end
$var parameter 3 3$ F3_SLTU $end
$var parameter 3 4$ F3_SRL_SRA $end
$var parameter 3 5$ F3_WORD $end
$var parameter 3 6$ F3_XOR $end
$var parameter 7 7$ F7_DEFAULT $end
$var parameter 7 8$ F7_MULDIV $end
$var parameter 7 9$ F7_SUB_SRA $end
$var parameter 7 :$ OP_AUIPC $end
$var parameter 7 ;$ OP_BRANCH $end
$var parameter 7 <$ OP_I_TYPE $end
$var parameter 7 =$ OP_JAL $end
$var parameter 7 >$ OP_JALR $end
$var parameter 7 ?$ OP_LOAD $end
$var parameter 7 @$ OP_LUI $end
$var parameter 7 A$ OP_R_TYPE $end
$var parameter 7 B$ OP_STORE $end
$var reg 4 C$ alu_control [3:0] $end
$var reg 2 D$ aluop [1:0] $end
$var reg 1 &# alusrc $end
$var reg 1 ## branch $end
$var reg 2 E$ byte_size [1:0] $end
$var reg 1 f" jump $end
$var reg 1 _" memread $end
$var reg 1 ]" memtoreg $end
$var reg 1 Z" memwrite $end
$var reg 1 K" regwrite $end
$upscope $end
$scope module forward_unit $end
$var wire 5 F$ rd_mem [4:0] $end
$var wire 5 G$ rd_wb [4:0] $end
$var wire 1 A" regwrite_mem $end
$var wire 1 J" regwrite_wb $end
$var wire 5 H$ rs2_ex [4:0] $end
$var wire 5 I$ rs1_ex [4:0] $end
$var reg 2 J$ forward_a [1:0] $end
$var reg 2 K$ forward_b [1:0] $end
$upscope $end
$scope module hazard_unit $end
$var wire 1 "# branch_taken $end
$var wire 5 L$ rs1_id [4:0] $end
$var wire 5 M$ rs2_id [4:0] $end
$var wire 5 N$ rd_id_ex [4:0] $end
$var wire 1 `" memread_id_ex $end
$var reg 1 z" flush_id_ex $end
$var reg 1 y" flush_if_id $end
$var reg 1 r" stall $end
$upscope $end
$scope module id_ex_reg $end
$var wire 1 &# alusrc_in $end
$var wire 1 ## branch_in $end
$var wire 1 * clock $end
$var wire 1 z" flush $end
$var wire 3 O$ funct3_in [2:0] $end
$var wire 7 P$ funct7_in [6:0] $end
$var wire 1 f" jump_in $end
$var wire 1 _" memread_in $end
$var wire 1 ]" memtoreg_in $end
$var wire 1 Z" memwrite_in $end
$var wire 5 Q$ rd_in [4:0] $end
$var wire 1 K" regwrite_in $end
$var wire 1 q reset $end
$var wire 5 R$ rs1_in [4:0] $end
$var wire 5 S$ rs2_in [4:0] $end
$var wire 1 T$ stall $end
$var wire 32 U$ read_data2_in [31:0] $end
$var wire 32 V$ read_data1_in [31:0] $end
$var wire 32 W$ pc_in [31:0] $end
$var wire 32 X$ imm_in [31:0] $end
$var reg 1 '# alusrc_out $end
$var reg 1 $# branch_out $end
$var reg 3 Y$ funct3_out [2:0] $end
$var reg 7 Z$ funct7_out [6:0] $end
$var reg 32 [$ imm_out [31:0] $end
$var reg 1 g" jump_out $end
$var reg 1 `" memread_out $end
$var reg 1 ^" memtoreg_out $end
$var reg 1 [" memwrite_out $end
$var reg 32 \$ pc_out [31:0] $end
$var reg 5 ]$ rd_out [4:0] $end
$var reg 32 ^$ read_data1_out [31:0] $end
$var reg 32 _$ read_data2_out [31:0] $end
$var reg 1 L" regwrite_out $end
$var reg 5 `$ rs1_out [4:0] $end
$var reg 5 a$ rs2_out [4:0] $end
$upscope $end
$scope module if_id_reg $end
$var wire 1 * clock $end
$var wire 1 y" flush $end
$var wire 32 b$ instr_in [31:0] $end
$var wire 32 c$ pc_in [31:0] $end
$var wire 1 q reset $end
$var wire 1 B" stall $end
$var parameter 32 d$ NOP $end
$var reg 32 e$ instr_out [31:0] $end
$var reg 32 f$ pc_out [31:0] $end
$upscope $end
$scope module immediate_gen $end
$var wire 32 g$ instr [31:0] $end
$var wire 7 h$ opcode [6:0] $end
$var parameter 7 i$ OP_AUIPC $end
$var parameter 7 j$ OP_BRANCH $end
$var parameter 7 k$ OP_I_TYPE $end
$var parameter 7 l$ OP_JAL $end
$var parameter 7 m$ OP_JALR $end
$var parameter 7 n$ OP_LOAD $end
$var parameter 7 o$ OP_LUI $end
$var parameter 7 p$ OP_R_TYPE $end
$var parameter 7 q$ OP_STORE $end
$var reg 32 r$ imm [31:0] $end
$upscope $end
$scope module register_file $end
$var wire 1 * clock $end
$var wire 5 s$ read_reg_num1 [4:0] $end
$var wire 5 t$ read_reg_num2 [4:0] $end
$var wire 1 J" regwrite $end
$var wire 1 q reset $end
$var wire 32 u$ write_data [31:0] $end
$var wire 5 v$ write_reg [4:0] $end
$var wire 32 w$ read_data2 [31:0] $end
$var wire 32 x$ read_data1 [31:0] $end
$var integer 32 y$ i [31:0] $end
$upscope $end
$upscope $end
$scope module mau $end
$var wire 3 z$ M_AXI_ARPROT [2:0] $end
$var wire 3 {$ M_AXI_AWPROT [2:0] $end
$var wire 32 |$ axi_cpu_addr [31:0] $end
$var wire 1 }$ axi_cpu_req $end
$var wire 32 ~$ axi_cpu_wdata [31:0] $end
$var wire 1 !% axi_cpu_wr $end
$var wire 4 "% axi_cpu_wstrb [3:0] $end
$var wire 1 * clk $end
$var wire 32 #% if_addr [31:0] $end
$var wire 1 p if_req $end
$var wire 32 $% mem_addr [31:0] $end
$var wire 1 u mem_req $end
$var wire 32 %% mem_wdata [31:0] $end
$var wire 1 s mem_wr $end
$var wire 4 &% mem_wstrb [3:0] $end
$var wire 1 + rst_n $end
$var wire 1 '% axi_cpu_ready $end
$var wire 32 (% axi_cpu_rdata [31:0] $end
$var wire 1 )% axi_cpu_error $end
$var wire 1 V M_AXI_WVALID $end
$var wire 4 *% M_AXI_WSTRB [3:0] $end
$var wire 1 X M_AXI_WREADY $end
$var wire 32 +% M_AXI_WDATA [31:0] $end
$var wire 1 Z M_AXI_RVALID $end
$var wire 2 ,% M_AXI_RRESP [1:0] $end
$var wire 1 \ M_AXI_RREADY $end
$var wire 32 -% M_AXI_RDATA [31:0] $end
$var wire 1 ^ M_AXI_BVALID $end
$var wire 2 .% M_AXI_BRESP [1:0] $end
$var wire 1 ` M_AXI_BREADY $end
$var wire 1 a M_AXI_AWVALID $end
$var wire 1 b M_AXI_AWREADY $end
$var wire 32 /% M_AXI_AWADDR [31:0] $end
$var wire 1 d M_AXI_ARVALID $end
$var wire 1 e M_AXI_ARREADY $end
$var wire 32 0% M_AXI_ARADDR [31:0] $end
$var parameter 2 1% ARB_IDLE $end
$var parameter 2 2% ARB_IF $end
$var parameter 2 3% ARB_MEM $end
$var reg 2 4% arb_next [1:0] $end
$var reg 2 5% arb_state [1:0] $end
$var reg 32 6% if_data [31:0] $end
$var reg 1 { if_error $end
$var reg 1 z if_ready $end
$var reg 1 x mem_error $end
$var reg 32 7% mem_rdata [31:0] $end
$var reg 1 v mem_ready $end
$var reg 32 8% mux_addr [31:0] $end
$var reg 1 9% mux_req $end
$var reg 32 :% mux_wdata [31:0] $end
$var reg 1 ;% mux_wr $end
$var reg 4 <% mux_wstrb [3:0] $end
$scope module axi_master $end
$var wire 3 =% M_AXI_ARPROT [2:0] $end
$var wire 3 >% M_AXI_AWPROT [2:0] $end
$var wire 1 * clk $end
$var wire 32 ?% cpu_addr [31:0] $end
$var wire 1 }$ cpu_req $end
$var wire 32 @% cpu_wdata [31:0] $end
$var wire 1 !% cpu_wr $end
$var wire 4 A% cpu_wstrb [3:0] $end
$var wire 1 + rst_n $end
$var wire 1 X M_AXI_WREADY $end
$var wire 1 Z M_AXI_RVALID $end
$var wire 2 B% M_AXI_RRESP [1:0] $end
$var wire 32 C% M_AXI_RDATA [31:0] $end
$var wire 1 ^ M_AXI_BVALID $end
$var wire 2 D% M_AXI_BRESP [1:0] $end
$var wire 1 b M_AXI_AWREADY $end
$var wire 1 e M_AXI_ARREADY $end
$var parameter 3 E% IDLE $end
$var parameter 3 F% PROT_DEFAULT $end
$var parameter 3 G% READ_ADDR $end
$var parameter 3 H% READ_DATA $end
$var parameter 2 I% RESP_DECERR $end
$var parameter 2 J% RESP_EXOKAY $end
$var parameter 2 K% RESP_OKAY $end
$var parameter 2 L% RESP_SLVERR $end
$var parameter 3 M% WRITE_ADDR $end
$var parameter 3 N% WRITE_DATA $end
$var parameter 3 O% WRITE_RESP $end
$var reg 32 P% M_AXI_ARADDR [31:0] $end
$var reg 1 d M_AXI_ARVALID $end
$var reg 32 Q% M_AXI_AWADDR [31:0] $end
$var reg 1 a M_AXI_AWVALID $end
$var reg 1 ` M_AXI_BREADY $end
$var reg 1 \ M_AXI_RREADY $end
$var reg 32 R% M_AXI_WDATA [31:0] $end
$var reg 4 S% M_AXI_WSTRB [3:0] $end
$var reg 1 V M_AXI_WVALID $end
$var reg 32 T% addr_reg [31:0] $end
$var reg 1 )% cpu_error $end
$var reg 32 U% cpu_rdata [31:0] $end
$var reg 1 '% cpu_ready $end
$var reg 3 V% next_state [2:0] $end
$var reg 1 W% req_pending $end
$var reg 3 X% state [2:0] $end
$var reg 32 Y% wdata_reg [31:0] $end
$var reg 1 Z% wr_reg $end
$var reg 4 [% wstrb_reg [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module dmem_slave $end
$var wire 1 * clk $end
$var wire 1 + rst_n $end
$var wire 32 \% mem_read_data [31:0] $end
$var wire 1 0 S_AXI_WVALID $end
$var wire 4 ]% S_AXI_WSTRB [3:0] $end
$var wire 32 ^% S_AXI_WDATA [31:0] $end
$var wire 1 6 S_AXI_RREADY $end
$var wire 1 : S_AXI_BREADY $end
$var wire 1 ; S_AXI_AWVALID $end
$var wire 3 _% S_AXI_AWPROT [2:0] $end
$var wire 32 `% S_AXI_AWADDR [31:0] $end
$var wire 1 ? S_AXI_ARVALID $end
$var wire 3 a% S_AXI_ARPROT [2:0] $end
$var wire 32 b% S_AXI_ARADDR [31:0] $end
$var parameter 2 c% RD_IDLE $end
$var parameter 2 d% RD_RESP $end
$var parameter 2 e% RD_WAIT $end
$var parameter 2 f% RESP_OKAY $end
$var parameter 2 g% WR_ADDR $end
$var parameter 2 h% WR_DATA $end
$var parameter 2 i% WR_IDLE $end
$var parameter 2 j% WR_RESP $end
$var reg 1 @ S_AXI_ARREADY $end
$var reg 1 < S_AXI_AWREADY $end
$var reg 2 k% S_AXI_BRESP [1:0] $end
$var reg 1 8 S_AXI_BVALID $end
$var reg 32 l% S_AXI_RDATA [31:0] $end
$var reg 2 m% S_AXI_RRESP [1:0] $end
$var reg 1 4 S_AXI_RVALID $end
$var reg 1 2 S_AXI_WREADY $end
$var reg 2 n% byte_size [1:0] $end
$var reg 1 o% mem_write_enable $end
$var reg 32 p% rd_addr_latched [31:0] $end
$var reg 2 q% rd_next [1:0] $end
$var reg 2 r% rd_state [1:0] $end
$var reg 1 s% sign_ext $end
$var reg 32 t% wr_addr_latched [31:0] $end
$var reg 32 u% wr_data_latched [31:0] $end
$var reg 2 v% wr_next [1:0] $end
$var reg 2 w% wr_state [1:0] $end
$var reg 4 x% wr_strb_latched [3:0] $end
$scope module dmem $end
$var wire 32 y% address [31:0] $end
$var wire 2 z% byte_size [1:0] $end
$var wire 1 * clock $end
$var wire 1 {% memread $end
$var wire 1 o% memwrite $end
$var wire 1 s% sign_ext $end
$var wire 32 |% write_data [31:0] $end
$var wire 10 }% byte_addr [9:0] $end
$var reg 32 ~% read_data [31:0] $end
$var integer 32 !& i [31:0] $end
$upscope $end
$upscope $end
$scope module imem_slave $end
$var wire 1 * clk $end
$var wire 1 + rst_n $end
$var wire 32 "& mem_read_data [31:0] $end
$var wire 1 C S_AXI_WVALID $end
$var wire 4 #& S_AXI_WSTRB [3:0] $end
$var wire 32 $& S_AXI_WDATA [31:0] $end
$var wire 1 I S_AXI_RREADY $end
$var wire 1 M S_AXI_BREADY $end
$var wire 1 N S_AXI_AWVALID $end
$var wire 3 %& S_AXI_AWPROT [2:0] $end
$var wire 32 && S_AXI_AWADDR [31:0] $end
$var wire 1 R S_AXI_ARVALID $end
$var wire 3 '& S_AXI_ARPROT [2:0] $end
$var wire 32 (& S_AXI_ARADDR [31:0] $end
$var parameter 2 )& RD_IDLE $end
$var parameter 2 *& RD_RESP $end
$var parameter 2 +& RD_WAIT $end
$var parameter 2 ,& RESP_OKAY $end
$var parameter 2 -& RESP_SLVERR $end
$var parameter 2 .& WR_ADDR $end
$var parameter 2 /& WR_DATA $end
$var parameter 2 0& WR_IDLE $end
$var parameter 2 1& WR_RESP $end
$var reg 1 S S_AXI_ARREADY $end
$var reg 1 O S_AXI_AWREADY $end
$var reg 2 2& S_AXI_BRESP [1:0] $end
$var reg 1 K S_AXI_BVALID $end
$var reg 32 3& S_AXI_RDATA [31:0] $end
$var reg 2 4& S_AXI_RRESP [1:0] $end
$var reg 1 G S_AXI_RVALID $end
$var reg 1 E S_AXI_WREADY $end
$var reg 32 5& mem_addr_latched [31:0] $end
$var reg 2 6& rd_next [1:0] $end
$var reg 2 7& rd_state [1:0] $end
$var reg 2 8& wr_next [1:0] $end
$var reg 2 9& wr_state [1:0] $end
$scope module imem $end
$var wire 32 :& Instruction_Code [31:0] $end
$var wire 32 ;& PC [31:0] $end
$var wire 1 <& reset $end
$var wire 10 =& word_addr [9:0] $end
$upscope $end
$upscope $end
$scope module interconnect $end
$var wire 32 >& M_AXI_ARADDR [31:0] $end
$var wire 3 ?& M_AXI_ARPROT [2:0] $end
$var wire 1 d M_AXI_ARVALID $end
$var wire 32 @& M_AXI_AWADDR [31:0] $end
$var wire 3 A& M_AXI_AWPROT [2:0] $end
$var wire 1 a M_AXI_AWVALID $end
$var wire 1 ` M_AXI_BREADY $end
$var wire 1 \ M_AXI_RREADY $end
$var wire 32 B& M_AXI_WDATA [31:0] $end
$var wire 4 C& M_AXI_WSTRB [3:0] $end
$var wire 1 V M_AXI_WVALID $end
$var wire 32 D& S0_AXI_ARADDR [31:0] $end
$var wire 3 E& S0_AXI_ARPROT [2:0] $end
$var wire 1 S S0_AXI_ARREADY $end
$var wire 1 R S0_AXI_ARVALID $end
$var wire 32 F& S0_AXI_AWADDR [31:0] $end
$var wire 3 G& S0_AXI_AWPROT [2:0] $end
$var wire 1 O S0_AXI_AWREADY $end
$var wire 1 N S0_AXI_AWVALID $end
$var wire 1 M S0_AXI_BREADY $end
$var wire 2 H& S0_AXI_BRESP [1:0] $end
$var wire 1 K S0_AXI_BVALID $end
$var wire 32 I& S0_AXI_RDATA [31:0] $end
$var wire 1 I S0_AXI_RREADY $end
$var wire 2 J& S0_AXI_RRESP [1:0] $end
$var wire 1 G S0_AXI_RVALID $end
$var wire 32 K& S0_AXI_WDATA [31:0] $end
$var wire 1 E S0_AXI_WREADY $end
$var wire 4 L& S0_AXI_WSTRB [3:0] $end
$var wire 1 C S0_AXI_WVALID $end
$var wire 32 M& S1_AXI_ARADDR [31:0] $end
$var wire 3 N& S1_AXI_ARPROT [2:0] $end
$var wire 1 @ S1_AXI_ARREADY $end
$var wire 1 ? S1_AXI_ARVALID $end
$var wire 32 O& S1_AXI_AWADDR [31:0] $end
$var wire 3 P& S1_AXI_AWPROT [2:0] $end
$var wire 1 < S1_AXI_AWREADY $end
$var wire 1 ; S1_AXI_AWVALID $end
$var wire 1 : S1_AXI_BREADY $end
$var wire 2 Q& S1_AXI_BRESP [1:0] $end
$var wire 1 8 S1_AXI_BVALID $end
$var wire 32 R& S1_AXI_RDATA [31:0] $end
$var wire 1 6 S1_AXI_RREADY $end
$var wire 2 S& S1_AXI_RRESP [1:0] $end
$var wire 1 4 S1_AXI_RVALID $end
$var wire 32 T& S1_AXI_WDATA [31:0] $end
$var wire 1 2 S1_AXI_WREADY $end
$var wire 4 U& S1_AXI_WSTRB [3:0] $end
$var wire 1 0 S1_AXI_WVALID $end
$var wire 1 * clk $end
$var wire 1 + rst_n $end
$var wire 1 X M_AXI_WREADY $end
$var wire 1 Z M_AXI_RVALID $end
$var wire 2 V& M_AXI_RRESP [1:0] $end
$var wire 32 W& M_AXI_RDATA [31:0] $end
$var wire 1 ^ M_AXI_BVALID $end
$var wire 2 X& M_AXI_BRESP [1:0] $end
$var wire 1 b M_AXI_AWREADY $end
$var wire 1 e M_AXI_ARREADY $end
$var parameter 32 Y& DMEM_BASE $end
$var parameter 32 Z& DMEM_MASK $end
$var parameter 32 [& IMEM_BASE $end
$var parameter 32 \& IMEM_MASK $end
$var reg 1 ]& rd_slave_sel $end
$var reg 1 ^& wr_slave_sel $end
$scope function addr_decode_rd $end
$var reg 32 _& addr [31:0] $end
$upscope $end
$scope function addr_decode_wr $end
$var reg 32 `& addr [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11110000000000000000000000000000 \&
b0 [&
b11110000000000000000000000000000 Z&
b10000000000000000000000000000 Y&
b11 1&
b0 0&
b10 /&
b1 .&
b10 -&
b0 ,&
b1 +&
b10 *&
b0 )&
b11 j%
b0 i%
b10 h%
b1 g%
b0 f%
b1 e%
b10 d%
b0 c%
b11 O%
b10 N%
b1 M%
b10 L%
b0 K%
b1 J%
b11 I%
b101 H%
b100 G%
b0 F%
b0 E%
b1 3%
b10 2%
b0 1%
b100011 q$
b110011 p$
b110111 o$
b11 n$
b1100111 m$
b1101111 l$
b10011 k$
b1100011 j$
b10111 i$
b10011 d$
b100011 B$
b110011 A$
b110111 @$
b11 ?$
b1100111 >$
b1101111 =$
b10011 <$
b1100011 ;$
b10111 :$
b100000 9$
b1 8$
b0 7$
b100 6$
b10 5$
b101 4$
b11 3$
b10 2$
b1 1$
b111 0$
b110 /$
b110 .$
b1 -$
b0 ,$
b101 +$
b1 *$
b101 )$
b100 ($
b100 '$
b0 &$
b1 %$
b110 $$
b100 #$
b111 "$
b101 !$
b0 ~#
b111 }#
b0 |#
b100 {#
b1 z#
b110 y#
b111 x#
b1001 w#
b1000 v#
b101 u#
b1111 t#
b1110 s#
b11 r#
b1011 q#
b1010 p#
b1101 o#
b1100 n#
b10 m#
b0 l#
b1 h#
b110 g#
b100 f#
b111 e#
b101 d#
b0 c#
b100 `#
b1 _#
b110 ^#
b111 ]#
b1001 \#
b1000 [#
b101 Z#
b1111 Y#
b1110 X#
b11 W#
b1011 V#
b1010 U#
b1101 T#
b1100 S#
b10 R#
b0 Q#
$end
#0
$dumpvars
b0 `&
b0 _&
0^&
0]&
b10 X&
b0 W&
b0 V&
b0 U&
b0 T&
b0 S&
b0 R&
b0 Q&
b0 P&
b0 O&
b0 N&
b0 M&
b0 L&
b0 K&
b0 J&
b0 I&
b10 H&
b0 G&
b0 F&
b0 E&
b0 D&
b0 C&
b0 B&
b0 A&
b0 @&
b0 ?&
b0 >&
b0 =&
1<&
b0 ;&
b1000100010111 :&
b0 9&
b0 8&
b0 7&
b0 6&
b0 5&
b0 4&
b0 3&
b10 2&
b0 (&
b0 '&
b0 &&
b0 %&
b0 $&
b0 #&
b1000100010111 "&
b10000000000 !&
b0 ~%
b0 }%
b0 |%
1{%
b10 z%
b0 y%
b0 x%
b0 w%
b0 v%
b0 u%
b0 t%
0s%
b0 r%
b0 q%
b0 p%
0o%
b10 n%
b0 m%
b0 l%
b0 k%
b0 b%
b0 a%
b0 `%
b0 _%
b0 ^%
b0 ]%
b0 \%
b0 [%
0Z%
b0 Y%
b0 X%
0W%
b0 V%
b0 U%
b0 T%
b0 S%
b0 R%
b0 Q%
b0 P%
b10 D%
b0 C%
b0 B%
b1111 A%
b0 @%
b0 ?%
b0 >%
b0 =%
b1111 <%
0;%
b0 :%
19%
b0 8%
b0 7%
b0 6%
b0 5%
b10 4%
b0 0%
b0 /%
b10 .%
b0 -%
b0 ,%
b0 +%
b0 *%
0)%
b0 (%
0'%
b1111 &%
b0 %%
b0 $%
b0 #%
b1111 "%
0!%
b0 ~$
1}$
b0 |$
b0 {$
b0 z$
b100000 y$
b0 x$
b0 w$
b0 v$
b0 u$
b0 t$
b0 s$
b0 r$
b10011 h$
b10011 g$
b0 f$
b10011 e$
b0 c$
b0 b$
b0 a$
b0 `$
b0 _$
b0 ^$
b0 ]$
b0 \$
b0 [$
b0 Z$
b0 Y$
b0 X$
b0 W$
b0 V$
b0 U$
0T$
b0 S$
b0 R$
b0 Q$
b0 P$
b0 O$
b0 N$
b0 M$
b0 L$
b0 K$
b0 J$
b0 I$
b0 H$
b0 G$
b0 F$
b10 E$
b10 D$
b0 C$
b10011 k#
b0 j#
b0 i#
b0 b#
b0 a#
b0 P#
b0 O#
b0 N#
b0 M#
b0 L#
b0 K#
b0 J#
b0 I#
0H#
b0 G#
b0 F#
b0 E#
b0 D#
b0 C#
b0 B#
0A#
0@#
0?#
b0 >#
0=#
b10 <#
b0 ;#
b0 :#
b0 9#
b1111 8#
b10 7#
b10 6#
b10 5#
b0 4#
b0 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b10 (#
0'#
1&#
0%#
0$#
0##
0"#
b0 !#
b0 ~"
b0 }"
b10 |"
b0 {"
0z"
0y"
b0 x"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
0r"
b0 q"
b0 p"
b0 o"
b10011 n"
0m"
0l"
0k"
0j"
0i"
b0 h"
0g"
0f"
0e"
0d"
0c"
b0 b"
1a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
b0 Y"
b10011 X"
b0 W"
b0 V"
b100 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
0L"
1K"
0J"
b0 I"
b0 H"
b0 G"
b0 F"
b0 E"
b0 D"
1C"
1B"
0A"
b0 @"
b0 ?"
b0 >"
b0 ="
b0 <"
b0 ;"
b0 :"
b10 9"
b0 8"
b0 7"
b1111 6"
b0 5"
b0 4"
b10 3"
b10 2"
b0 1"
00"
b0 /"
b0 ."
b0 -"
b0 ,"
b10 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
0{
0z
b0 y
0x
b0 w
0v
0u
b0 t
0s
b1111 r
1q
1p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
0e
0d
b0 c
0b
0a
0`
b10 _
0^
b0 ]
0\
b0 [
0Z
b0 Y
0X
b0 W
0V
b0 U
b0 T
0S
0R
b0 Q
b0 P
0O
0N
0M
b10 L
0K
b0 J
0I
b0 H
0G
b0 F
0E
b0 D
0C
b0 B
b0 A
0@
0?
b0 >
b0 =
0<
0;
0:
b0 9
08
b0 7
06
b0 5
04
b0 3
02
b0 1
00
b0 /
b0 .
b0 -
0,
0+
0*
b0 )
0(
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
1!
$end
#10000
b100000 y$
1*
#20000
0*
#30000
b100000 y$
1*
#40000
0*
#50000
b100000 y$
1*
#60000
0*
#70000
b100000 y$
1*
#80000
0*
#90000
b100000 y$
1*
#100000
0q
0<&
0*
1+
#110000
b100 V%
0}$
09%
b1111 "%
b1111 A%
b1111 <%
1'#
1L"
1W%
b1111 [%
b10 5%
1*
#120000
0*
#130000
b1 6&
1R
1d
b100 X%
1*
#140000
0*
#150000
b101 V%
b10 6&
1e
b1 7&
1S
1*
#160000
0*
#170000
b0 V%
1Z
b1000100010111 ]
b1000100010111 *"
b1000100010111 -%
b1000100010111 C%
b1000100010111 W&
0e
0R
1G
b1000100010111 J
b1000100010111 3&
b1000100010111 I&
0S
b10 7&
0d
b101 X%
1*
#180000
0*
#190000
b0 6&
1I
b0 4%
b0 X%
0W%
1\
1'%
b1000100010111 (%
b1000100010111 U%
1*
#200000
0*
#210000
0Z
0!
0B"
1}$
19%
b1111 "%
b1111 A%
b1111 <%
b10 4%
0I
0G
b0 7&
b1000100010111 $
b1000100010111 i
b1000100010111 ""
b1000100010111 ;"
b1000100010111 <"
b1000100010111 b$
b1000100010111 |
b1000100010111 q"
b1000100010111 6%
0a"
1z
b0 5%
0'%
0\
1*
#220000
0*
#230000
b0 (#
b0 D$
1&#
1K"
b1000000000000 o"
b1000000000000 X$
b1000000000000 r$
b10111 h$
b1 u"
b1 i#
b1 O$
b10 R"
b10 Q$
b10111 X"
b10111 k#
b100 V%
b100 |$
b100 ?%
b100 8%
0}$
09%
b1111 "%
b1111 A%
b1111 <%
1!
1B"
b1000100010111 n"
b1000100010111 e$
b1000100010111 g$
b100 }
b100 :"
b100 #%
b100 "
b100 g
b100 ~
b100 >"
b100 ?"
b100 c$
b100 E#
b10011 Y"
b10011 B#
b100 C#
1A"
1H#
b0 9"
b0 <#
1W%
b10 5%
1a"
0z
b1 -
1*
#240000
0*
#250000
0C"
b1000000000000 +#
b1000000000000 a#
b1 6&
b1000000000000 !#
1d"
b1000000000000 N#
1c"
b1000000000000 ,#
b1000000000000 M#
1R
b1 v"
b1 b#
b1 Y$
b10 S"
b10 N$
b10 ]$
b1000000000000 ~"
b1000000000000 h"
b1000000000000 p"
b1000000000000 [$
1d
b100 X%
1*
#260000
0*
#270000
b101 V%
b10 6&
1e
b1000000000000 '
b1000000000000 l
b1000000000000 %"
b1000000000000 1"
b1000000000000 }"
b1000000000000 4#
b1 7&
1S
1*
#280000
0*
#290000
b0 V%
1Z
0e
0R
1G
0S
b10 7&
0d
b101 X%
1*
#300000
0*
#310000
b0 6&
1I
b0 4%
b0 X%
0W%
1\
1'%
1*
#320000
0*
#330000
0Z
0!
0B"
1}$
19%
b1111 "%
b1111 A%
b1111 <%
b100 |$
b100 ?%
b100 8%
b10 4%
0I
0G
b0 7&
0a"
1z
b0 5%
0'%
0\
1*
#340000
0*
#350000
b100 V%
0}$
09%
b1111 "%
b1111 A%
b1111 <%
b1000 |$
b1000 ?%
b1000 8%
1!
1B"
b100 V"
b100 W$
b100 f$
b1000 }
b1000 :"
b1000 #%
b1000 "
b1000 g
b1000 ~
b1000 >"
b1000 ?"
b1000 c$
b1000 E#
1m"
b10111 Y"
b10111 B#
b1 ;#
b10 @"
b10 F$
b10 F#
b1000000000000 )
b1000000000000 m
b1000000000000 &"
b1000000000000 /"
b1000000000000 y
b1000000000000 4"
b1000000000000 $%
b1000000000000 *#
b1000000000000 2#
b100 T"
b100 D#
1J"
1W%
b100 T%
b10 5%
1a"
0z
b10 -
1*
#360000
0*
#370000
b1000000000100 +#
b1000000000100 a#
b1 6&
b1000000000100 !#
b100000000000000 P#
b100 L#
b100000000000000 O#
b100 -#
b100 K#
1R
b100 _&
b1000 U"
b1000000000100 ~"
b100 W"
b100 \$
1d
b100 U
b100 (&
b100 D&
b100 B
b100 b%
b100 M&
b100 f
b100 -"
b100 0%
b100 P%
b100 >&
b100 X%
1*
#380000
0*
#390000
b101 V%
b10 6&
b10000000100010011 "&
b10000000100010011 :&
b1 =&
1e
b1000000000100 '
b1000000000100 l
b1000000000100 %"
b1000000000100 1"
b1000000000100 }"
b1000000000100 4#
b1 7&
b100 5&
b100 ;&
1S
1*
#400000
0*
#410000
b0 V%
1Z
b10000000100010011 ]
b10000000100010011 *"
b10000000100010011 -%
b10000000100010011 C%
b10000000100010011 W&
0e
0R
1G
b10000000100010011 J
b10000000100010011 3&
b10000000100010011 I&
0S
b10 7&
0d
b101 X%
1*
#420000
0*
#430000
b0 6&
1I
b0 4%
b0 X%
0W%
1\
1'%
b10000000100010011 (%
b10000000100010011 U%
1*
#440000
0*
#450000
0Z
0!
0B"
1}$
19%
b1111 "%
b1111 A%
b1111 <%
b1000 |$
b1000 ?%
b1000 8%
b10 4%
0I
0G
b0 7&
b10000000100010011 $
b10000000100010011 i
b10000000100010011 ""
b10000000100010011 ;"
b10000000100010011 <"
b10000000100010011 b$
b10000000100010011 |
b10000000100010011 q"
b10000000100010011 6%
0a"
1z
b0 5%
0'%
0\
1*
#460000
0*
#470000
b1000000000000 O"
b1000000000000 V$
b1000000000000 x$
b10 (#
b10 D$
1&#
1K"
b1000000000000 D"
b1000000000000 u$
b0 o"
b0 X$
b0 r$
b10011 h$
b10 H"
b10 L$
b10 R$
b10 s$
b0 u"
b0 i#
b0 O$
b10011 X"
b10011 k#
b1000000000000 E"
b100 V%
0}$
09%
b1111 "%
b1111 A%
b1111 <%
b1100 |$
b1100 ?%
b1100 8%
1!
1B"
b1000 V"
b1000 W$
b1000 f$
b10000000100010011 n"
b10000000100010011 e$
b10000000100010011 g$
b1100 }
b1100 :"
b1100 #%
b1100 "
b1100 g
b1100 ~
b1100 >"
b1100 ?"
b1100 c$
b1100 E#
b1000 C#
b1000000000100 )
b1000000000100 m
b1000000000100 &"
b1000000000100 /"
b1000000000100 y
b1000000000100 4"
b1000000000100 $%
b1000000000100 *#
b1000000000100 2#
b1 9"
b1 <#
b10 Q"
b10 G#
b10 G$
b10 v$
b1000000000000 )#
b1000000000000 3#
1W%
b1000 T%
b10 5%
1a"
0z
b11 -
1*
#480000
0*
#490000
b1000 +#
b1000 a#
b1 6&
b10 &
b10 k
b10 $"
b10 7"
b10 x"
b10 J$
b1000 L#
b1000 -#
b1000 K#
b1000 !#
b0 P#
0d"
b0 N#
b0 O#
0c"
b0 ,#
b0 M#
b1000000000100 1#
1R
b1000 _&
b0 v"
b0 b#
b0 Y$
b10 I"
b10 I$
b10 `$
b1100 U"
b1000 W"
b1000 \$
b1000 ~"
b1000000000100 h"
b0 p"
b0 [$
b1000000000000 P"
b1000000000000 ^$
1d
b1000 U
b1000 (&
b1000 D&
b1000 B
b1000 b%
b1000 M&
b1000 f
b1000 -"
b1000 0%
b1000 P%
b1000 >&
b100 X%
1*
#500000
0*
#510000
b101 V%
b10 6&
b1001010010111 "&
b1001010010111 :&
b10 =&
1e
b1000 '
b1000 l
b1000 %"
b1000 1"
b1000 }"
b1000 4#
b1 7&
b1000 5&
b1000 ;&
1S
1*
#520000
0*
#530000
b0 V%
1Z
b1001010010111 ]
b1001010010111 *"
b1001010010111 -%
b1001010010111 C%
b1001010010111 W&
0e
0R
1G
b1001010010111 J
b1001010010111 3&
b1001010010111 I&
0S
b10 7&
0d
b101 X%
1*
#540000
0*
#550000
b0 6&
1I
b0 4%
b0 X%
0W%
1\
1'%
b1001010010111 (%
b1001010010111 U%
1*
#560000
0*
#570000
0Z
0!
0B"
1}$
19%
b1111 "%
b1111 A%
b1111 <%
b1100 |$
b1100 ?%
b1100 8%
b10 4%
0I
0G
b0 7&
b1001010010111 $
b1001010010111 i
b1001010010111 ""
b1001010010111 ;"
b1001010010111 <"
b1001010010111 b$
b1001010010111 |
b1001010010111 q"
b1001010010111 6%
0a"
1z
b0 5%
0'%
0\
1*
#580000
0*
#590000
b0 O"
b0 V$
b0 x$
b0 (#
b0 D$
1&#
1K"
b1000 +#
b1000 a#
b1000000000100 D"
b1000000000100 u$
b1000000000000 o"
b1000000000000 X$
b1000000000000 r$
b10111 h$
b0 H"
b0 L$
b0 R$
b0 s$
b1 u"
b1 i#
b1 O$
b101 R"
b101 Q$
b10111 X"
b10111 k#
b1000 L#
b1000 -#
b1000 K#
b1000 h"
b1000 1#
b1000000000100 E"
b100 V%
0}$
09%
b1111 "%
b1111 A%
b1111 <%
b10000 |$
b10000 ?%
b10000 8%
1!
1B"
b1100 V"
b1100 W$
b1100 f$
b1001010010111 n"
b1001010010111 e$
b1001010010111 g$
b10000 }
b10000 :"
b10000 #%
b10000 "
b10000 g
b10000 ~
b10000 >"
b10000 ?"
b10000 c$
b10000 E#
0m"
b10011 Y"
b10011 B#
b1100 C#
b0 ;#
b1000 )
b1000 m
b1000 &"
b1000 /"
b1000 y
b1000 4"
b1000 $%
b1000 *#
b1000 2#
b1000 T"
b1000 D#
b1000000000100 )#
b1000000000100 3#
1W%
b1100 T%
b10 5%
1a"
0z
b100 -
1*
#600000
0*
#610000
b0 L#
b0 -#
b0 K#
b0 1#
b1000000000000 +#
b1000000000000 a#
b1 6&
b0 &
b0 k
b0 $"
b0 7"
b0 x"
b0 J$
b1000000001100 !#
b0 P#
1d"
b1000000000000 N#
b0 O#
1c"
b1000000000000 ,#
b1000000000000 M#
1R
b1100 _&
b1 v"
b1 b#
b1 Y$
b101 S"
b101 N$
b101 ]$
b0 I"
b0 I$
b0 `$
b10000 U"
b1100 W"
b1100 \$
b1000000001100 ~"
b1000000000000 h"
b1000000000000 p"
b1000000000000 [$
b0 P"
b0 ^$
1d
b1100 U
b1100 (&
b1100 D&
b1100 B
b1100 b%
b1100 M&
b1100 f
b1100 -"
b1100 0%
b1100 P%
b1100 >&
b100 X%
1*
#620000
0*
#630000
b101 V%
b10 6&
b11111111110000101000001010010011 "&
b11111111110000101000001010010011 :&
b11 =&
1e
b1000000001100 '
b1000000001100 l
b1000000001100 %"
b1000000001100 1"
b1000000001100 }"
b1000000001100 4#
b1 7&
b1100 5&
b1100 ;&
1S
1*
#640000
0*
#650000
b0 V%
1Z
b11111111110000101000001010010011 ]
b11111111110000101000001010010011 *"
b11111111110000101000001010010011 -%
b11111111110000101000001010010011 C%
b11111111110000101000001010010011 W&
0e
0R
1G
b11111111110000101000001010010011 J
b11111111110000101000001010010011 3&
b11111111110000101000001010010011 I&
0S
b10 7&
0d
b101 X%
1*
#660000
0*
#670000
b0 6&
1I
b0 4%
b0 X%
0W%
1\
1'%
b11111111110000101000001010010011 (%
b11111111110000101000001010010011 U%
1*
#680000
0*
#690000
0Z
0!
0B"
1}$
19%
b1111 "%
b1111 A%
b1111 <%
b10000 |$
b10000 ?%
b10000 8%
b10 4%
0I
0G
b0 7&
b11111111110000101000001010010011 $
b11111111110000101000001010010011 i
b11111111110000101000001010010011 ""
b11111111110000101000001010010011 ;"
b11111111110000101000001010010011 <"
b11111111110000101000001010010011 b$
b11111111110000101000001010010011 |
b11111111110000101000001010010011 q"
b11111111110000101000001010010011 6%
0a"
1z
b0 5%
0'%
0\
1*
#700000
0*
#710000
b10 (#
b10 D$
1&#
1K"
b1000000001100 +#
b1000000001100 a#
b1000 D"
b1000 u$
b11111111111111111111111111111100 o"
b11111111111111111111111111111100 X$
b11111111111111111111111111111100 r$
b10011 h$
b1111111 s"
b1111111 j#
b1111111 P$
b11100 F"
b11100 M$
b11100 S$
b11100 t$
b101 H"
b101 L$
b101 R$
b101 s$
b0 u"
b0 i#
b0 O$
b10011 X"
b10011 k#
b1100000000000000 P#
b1100 L#
b1100000000000000 O#
b1100 -#
b1100 K#
b1000 E"
b100 V%
0}$
09%
b1111 "%
b1111 A%
b1111 <%
b10100 |$
b10100 ?%
b10100 8%
1!
1B"
b10000 V"
b10000 W$
b10000 f$
b11111111110000101000001010010011 n"
b11111111110000101000001010010011 e$
b11111111110000101000001010010011 g$
b10100 }
b10100 :"
b10100 #%
b10100 "
b10100 g
b10100 ~
b10100 >"
b10100 ?"
b10100 c$
b10100 E#
1m"
b10111 Y"
b10111 B#
b10000 C#
b1 ;#
b101 @"
b101 F$
b101 F#
b1000000000000 )
b1000000000000 m
b1000000000000 &"
b1000000000000 /"
b1000000000000 y
b1000000000000 4"
b1000000000000 $%
b1000000000000 *#
b1000000000000 2#
b0 9"
b0 <#
b1100 T"
b1100 D#
b1000 )#
b1000 3#
1W%
b10000 T%
b10 5%
1a"
0z
b101 -
1*
#720000
0*
#730000
b1000000000000 1#
b1100 +#
b1100 a#
b1 6&
b10 &
b10 k
b10 $"
b10 7"
b10 x"
b10 J$
b10000 L#
b10000 -#
b10000 K#
b1100 !#
b1111111111111111111111111111111111111111111111111111111111000000 P#
0d"
b11111111111111111111111111111100 N#
b111111111111111111111111111111000000 O#
b11111111111111111111111111111100 ,#
b11111111111111111111111111111100 M#
1R
b10000 _&
b1111111 t"
b1111111 Z$
b0 v"
b0 b#
b0 Y$
b11100 G"
b11100 H$
b11100 a$
b101 I"
b101 I$
b101 `$
b10100 U"
b10000 W"
b10000 \$
b1100 ~"
b111111111100 h"
b11111111111111111111111111111100 p"
b11111111111111111111111111111100 [$
1d
b10000 U
b10000 (&
b10000 D&
b10000 B
b10000 b%
b10000 M&
b10000 f
b10000 -"
b10000 0%
b10000 P%
b10000 >&
b100 X%
1*
#740000
0*
#750000
b101 V%
b10 6&
b1001100010111 "&
b1001100010111 :&
b100 =&
1e
b1100 '
b1100 l
b1100 %"
b1100 1"
b1100 }"
b1100 4#
b1 7&
b10000 5&
b10000 ;&
1S
1*
#760000
0*
#770000
b0 V%
1Z
b1001100010111 ]
b1001100010111 *"
b1001100010111 -%
b1001100010111 C%
b1001100010111 W&
0e
0R
1G
b1001100010111 J
b1001100010111 3&
b1001100010111 I&
0S
b10 7&
0d
b101 X%
1*
#780000
0*
#790000
b0 6&
1I
b0 4%
b0 X%
0W%
1\
1'%
b1001100010111 (%
b1001100010111 U%
1*
#800000
0*
#810000
0Z
0!
0B"
1}$
19%
b1111 "%
b1111 A%
b1111 <%
b10100 |$
b10100 ?%
b10100 8%
b10 4%
0I
0G
b0 7&
b1001100010111 $
b1001100010111 i
b1001100010111 ""
b1001100010111 ;"
b1001100010111 <"
b1001100010111 b$
b1001100010111 |
b1001100010111 q"
b1001100010111 6%
0a"
1z
b0 5%
0'%
0\
1*
#820000
0*
#830000
b0 (#
b0 D$
1&#
1K"
b1000 +#
b1000 a#
b1000000000000 D"
b1000000000000 u$
b1000000000000 o"
b1000000000000 X$
b1000000000000 r$
b10111 h$
b0 s"
b0 j#
b0 P$
b0 F"
b0 M$
b0 S$
b0 t$
b0 H"
b0 L$
b0 R$
b0 s$
b1 u"
b1 i#
b1 O$
b110 R"
b110 Q$
b10111 X"
b10111 k#
b1111111111111111111111111111111111111111111111111111111111010000 P#
b1100 L#
b101111111111111111111111111111010000 O#
b1100 -#
b1100 K#
b1000 h"
b1100 1#
b10 &
b10 k
b10 $"
b10 7"
b10 x"
b10 J$
b1000000000000 E"
b100 V%
0}$
09%
b1111 "%
b1111 A%
b1111 <%
b11000 |$
b11000 ?%
b11000 8%
1!
1B"
b10100 V"
b10100 W$
b10100 f$
b1001100010111 n"
b1001100010111 e$
b1001100010111 g$
b11000 }
b11000 :"
b11000 #%
b11000 "
b11000 g
b11000 ~
b11000 >"
b11000 ?"
b11000 c$
b11000 E#
0m"
b10011 Y"
b10011 B#
b10100 C#
b0 ;#
b1100 )
b1100 m
b1100 &"
b1100 /"
b1100 y
b1100 4"
b1100 $%
b1100 *#
b1100 2#
b1 9"
b1 <#
b101 Q"
b101 G#
b101 G$
b101 v$
b10000 T"
b10000 D#
b1000000000000 )#
b1000000000000 3#
1W%
b10100 T%
b10 5%
1a"
0z
b110 -
1*
#840000
0*
#850000
b0 L#
b0 -#
b0 K#
b0 1#
b1000000000000 +#
b1000000000000 a#
b1 6&
b0 &
b0 k
b0 $"
b0 7"
b0 x"
b0 J$
b1000000010100 !#
b0 P#
1d"
b1000000000000 N#
b0 O#
b1000000000000 ,#
b1000000000000 M#
1R
b10100 _&
b0 t"
b0 Z$
b1 v"
b1 b#
b1 Y$
b110 S"
b110 N$
b110 ]$
b0 G"
b0 H$
b0 a$
b0 I"
b0 I$
b0 `$
b11000 U"
b10100 W"
b10100 \$
b1000000010100 ~"
b1000000000000 h"
b1000000000000 p"
b1000000000000 [$
1d
b10100 U
b10100 (&
b10100 D&
b10100 B
b10100 b%
b10100 M&
b10100 f
b10100 -"
b10100 0%
b10100 P%
b10100 >&
b100 X%
1*
#860000
0*
#870000
b101 V%
b10 6&
b11010000110000001100010011 "&
b11010000110000001100010011 :&
b101 =&
1e
b1000000010100 '
b1000000010100 l
b1000000010100 %"
b1000000010100 1"
b1000000010100 }"
b1000000010100 4#
b1 7&
b10100 5&
b10100 ;&
1S
1*
#880000
0*
#890000
b0 V%
1Z
b11010000110000001100010011 ]
b11010000110000001100010011 *"
b11010000110000001100010011 -%
b11010000110000001100010011 C%
b11010000110000001100010011 W&
0e
0R
1G
b11010000110000001100010011 J
b11010000110000001100010011 3&
b11010000110000001100010011 I&
0S
b10 7&
0d
b101 X%
1*
#900000
0*
#910000
b0 6&
1I
b0 4%
b0 X%
0W%
1\
1'%
b11010000110000001100010011 (%
b11010000110000001100010011 U%
1*
#920000
0*
#930000
0Z
0!
0B"
1}$
19%
b1111 "%
b1111 A%
b1111 <%
b11000 |$
b11000 ?%
b11000 8%
b10 4%
0I
0G
b0 7&
b11010000110000001100010011 $
b11010000110000001100010011 i
b11010000110000001100010011 ""
b11010000110000001100010011 ;"
b11010000110000001100010011 <"
b11010000110000001100010011 b$
b11010000110000001100010011 |
b11010000110000001100010011 q"
b11010000110000001100010011 6%
0a"
1z
b0 5%
0'%
0\
1*
#940000
0*
#950000
b10 (#
b10 D$
1&#
1K"
b1000000010100 +#
b1000000010100 a#
b1100 D"
b1100 u$
b110100 o"
b110100 X$
b110100 r$
b10011 h$
b1 s"
b1 j#
b1 P$
b10100 F"
b10100 M$
b10100 S$
b10100 t$
b110 H"
b110 L$
b110 R$
b110 s$
b0 u"
b0 i#
b0 O$
b10011 X"
b10011 k#
b10100000000000000 P#
b10100 L#
b10100000000000000 O#
b10100 -#
b10100 K#
b1100 E"
b100 V%
0}$
09%
b1111 "%
b1111 A%
b1111 <%
b11100 |$
b11100 ?%
b11100 8%
1!
1B"
b11000 V"
b11000 W$
b11000 f$
b11010000110000001100010011 n"
b11010000110000001100010011 e$
b11010000110000001100010011 g$
b11100 }
b11100 :"
b11100 #%
b11100 "
b11100 g
b11100 ~
b11100 >"
b11100 ?"
b11100 c$
b11100 E#
1m"
b10111 Y"
b10111 B#
b11000 C#
b1 ;#
b110 @"
b110 F$
b110 F#
b1000000000000 )
b1000000000000 m
b1000000000000 &"
b1000000000000 /"
b1000000000000 y
b1000000000000 4"
b1000000000000 $%
b1000000000000 *#
b1000000000000 2#
b0 9"
b0 <#
b10100 T"
b10100 D#
b1100 )#
b1100 3#
1W%
b11000 T%
b10 5%
1a"
0z
b111 -
1*
#960000
0*
#970000
b1000000000000 1#
b1001100 +#
b1001100 a#
b1 6&
b10 &
b10 k
b10 $"
b10 7"
b10 x"
b10 J$
b11000 L#
b11000 -#
b11000 K#
b1001100 !#
b10011100000 P#
b110100 N#
b10011100000 O#
b110100 ,#
b110100 M#
1R
b11000 _&
b1 t"
b1 Z$
b0 v"
b0 b#
b0 Y$
b10100 G"
b10100 H$
b10100 a$
b110 I"
b110 I$
b110 `$
b11100 U"
b11000 W"
b11000 \$
b1001100 ~"
b1000000110100 h"
b110100 p"
b110100 [$
1d
b11000 U
b11000 (&
b11000 D&
b11000 B
b11000 b%
b11000 M&
b11000 f
b11000 -"
b11000 0%
b11000 P%
b11000 >&
b100 X%
1*
#980000
0*
#990000
b101 V%
b10 6&
b11000101101100001100011 "&
b11000101101100001100011 :&
b110 =&
1e
b1001100 '
b1001100 l
b1001100 %"
b1001100 1"
b1001100 }"
b1001100 4#
b1 7&
b11000 5&
b11000 ;&
1S
1*
#1000000
0*
#1010000
b0 V%
1Z
b11000101101100001100011 ]
b11000101101100001100011 *"
b11000101101100001100011 -%
b11000101101100001100011 C%
b11000101101100001100011 W&
0e
0R
1G
b11000101101100001100011 J
b11000101101100001100011 3&
b11000101101100001100011 I&
0S
b10 7&
0d
b101 X%
1*
#1020000
0*
#1030000
b0 6&
1I
b0 4%
b0 X%
0W%
1\
1'%
b11000101101100001100011 (%
b11000101101100001100011 U%
1*
#1040000
0*
#1050000
0Z
0!
0B"
1}$
19%
b1111 "%
b1111 A%
b1111 <%
b11100 |$
b11100 ?%
b11100 8%
b10 4%
0I
0G
b0 7&
b11000101101100001100011 $
b11000101101100001100011 i
b11000101101100001100011 ""
b11000101101100001100011 ;"
b11000101101100001100011 <"
b11000101101100001100011 b$
b11000101101100001100011 |
b11000101101100001100011 q"
b11000101101100001100011 6%
0a"
1z
b0 5%
0'%
0\
1*
#1060000
0*
#1070000
b1000000000000 M"
b1000000000000 U$
b1000000000000 w$
b1100 O"
b1100 V$
b1100 x$
b1 .#
b1 C$
1##
b0 (#
b0 D$
0&#
0K"
b10000000 +#
b10000000 a#
b1000000000000 D"
b1000000000000 u$
b10000 o"
b10000 X$
b10000 r$
b1100011 h$
b0 s"
b0 j#
b0 P$
b110 F"
b110 M$
b110 S$
b110 t$
b101 H"
b101 L$
b101 R$
b101 s$
b101 u"
b101 i#
b101 O$
b10000 R"
b10000 Q$
b1100011 X"
b1100011 k#
b111101110000 P#
0d"
b1001100 L#
b111101110000 O#
0c"
b1001100 -#
b1001100 K#
b10000000 h"
b1001100 1#
b10 &
b10 k
b10 $"
b10 7"
b10 x"
b10 J$
b1000000000000 E"
b100 V%
0}$
09%
b1111 "%
b1111 A%
b1111 <%
b100000 |$
b100000 ?%
b100000 8%
1!
1B"
b11100 V"
b11100 W$
b11100 f$
b11000101101100001100011 n"
b11000101101100001100011 e$
b11000101101100001100011 g$
b100000 }
b100000 :"
b100000 #%
b100000 "
b100000 g
b100000 ~
b100000 >"
b100000 ?"
b100000 c$
b100000 E#
0m"
b10011 Y"
b10011 B#
b11100 C#
b0 ;#
b1001100 )
b1001100 m
b1001100 &"
b1001100 /"
b1001100 y
b1001100 4"
b1001100 $%
b1001100 *#
b1001100 2#
b1 9"
b1 <#
b110 Q"
b110 G#
b110 G$
b110 v$
b11000 T"
b11000 D#
b1000000000000 )#
b1000000000000 3#
1W%
b11100 T%
b10 5%
1a"
0z
b1000 -
1*
#1080000
0*
#1090000
b1100 L#
b1100 -#
b1100 K#
b1100 1#
1d"
1c"
00"
b1011000 +#
b1011000 a#
b1 6&
b10 %
b10 j
b10 #"
b10 8"
b10 w"
b10 K$
b0 &
b0 k
b0 $"
b0 7"
b0 x"
b0 J$
b101100 !#
b1001100 :#
0%#
b1110010000 P#
b1001100 N#
b1110010000 O#
b1001100 ,#
b1001100 M#
1R
b11100 _&
b0 t"
b0 Z$
b101 v"
b101 b#
b101 Y$
b10000 S"
b10000 N$
b10000 ]$
b110 G"
b110 H$
b110 a$
b101 I"
b101 I$
b101 `$
b100000 U"
b11100 W"
b11100 \$
b101100 ~"
b11100 h"
b10000 p"
b10000 [$
b1000000000000 N"
b1000000000000 _$
b1100 P"
b1100 ^$
1$#
0'#
0L"
1d
b11100 U
b11100 (&
b11100 D&
b11100 B
b11100 b%
b11100 M&
b11100 f
b11100 -"
b11100 0%
b11100 P%
b11100 >&
b100 X%
1*
#1100000
0*
#1110000
b101 V%
b10 6&
b101010000000100011 "&
b101010000000100011 :&
b111 =&
1e
b101100 '
b101100 l
b101100 %"
b101100 1"
b101100 }"
b101100 4#
b1 7&
b11100 5&
b11100 ;&
1S
1*
#1120000
0*
#1130000
b0 V%
1Z
b101010000000100011 ]
b101010000000100011 *"
b101010000000100011 -%
b101010000000100011 C%
b101010000000100011 W&
0e
0R
1G
b101010000000100011 J
b101010000000100011 3&
b101010000000100011 I&
0S
b10 7&
0d
b101 X%
1*
#1140000
0*
#1150000
b0 6&
1I
b0 4%
b0 X%
0W%
1\
1'%
b101010000000100011 (%
b101010000000100011 U%
1*
#1160000
0*
#1170000
0Z
0!
0B"
1}$
19%
b1111 "%
b1111 A%
b1111 <%
b100000 |$
b100000 ?%
b100000 8%
b10 4%
0I
0G
b0 7&
b101010000000100011 $
b101010000000100011 i
b101010000000100011 ""
b101010000000100011 ;"
b101010000000100011 <"
b101010000000100011 b$
b101010000000100011 |
b101010000000100011 q"
b101010000000100011 6%
0a"
1z
b0 5%
0'%
0\
1*
#1180000
0*
#1190000
b0 M"
b0 U$
b0 w$
1Z"
1&#
b0 .#
b0 C$
0##
b1110010000 P#
b1001100 N#
b1110010000 O#
b1001100 ,#
b1001100 M#
b1001100 D"
b1001100 u$
b0 o"
b0 X$
b0 r$
b100011 h$
b0 F"
b0 M$
b0 S$
b0 t$
b10 u"
b10 i#
b10 O$
b0 R"
b0 Q$
b100011 X"
b100011 k#
b11111111111111111111111111000000 +#
b11111111111111111111111111000000 a#
b1001100 t
b1001100 5"
b1001100 %%
b1001100 /#
b1001100 :#
b1 %
b1 j
b1 #"
b1 8"
b1 w"
b1 K$
b1001100 E"
b100 V%
0}$
09%
b1111 "%
b1111 A%
b1111 <%
b100100 |$
b100100 ?%
b100100 8%
1!
1B"
b100000 V"
b100000 W$
b100000 f$
b101010000000100011 n"
b101010000000100011 e$
b101010000000100011 g$
b100100 }
b100100 :"
b100100 #%
b100100 "
b100100 g
b100100 ~
b100100 >"
b100100 ?"
b100100 c$
b100100 E#
1l"
b1100011 Y"
b1100011 B#
b1 ."
b1 J#
b1 0#
b100000 C#
b101 ;#
b10000 @"
b10000 F$
b10000 F#
b1001100 I#
b1011000 )
b1011000 m
b1011000 &"
b1011000 /"
b1011000 y
b1011000 4"
b1011000 $%
b1011000 *#
b1011000 2#
0A"
0H#
b0 9"
b0 <#
b11100 T"
b11100 D#
b1001100 )#
b1001100 3#
1W%
b100000 T%
b10 5%
1a"
0z
b1001 -
1*
#1200000
0*
#1210000
b0 :#
b1100 +#
b1100 a#
b1 6&
b0 %
b0 j
b0 #"
b0 8"
b0 w"
b0 K$
b100000 !#
b0 P#
0d"
b0 N#
b0 O#
0c"
b0 ,#
b0 M#
1R
b100000 _&
b10 v"
b10 b#
b10 Y$
b0 S"
b0 N$
b0 ]$
b0 G"
b0 H$
b0 a$
b100100 U"
b100000 W"
b100000 \$
b100000 ~"
b1100 h"
b0 p"
b0 [$
b0 N"
b0 _$
0$#
1["
1'#
1d
b100000 U
b100000 (&
b100000 D&
b100000 B
b100000 b%
b100000 M&
b100000 f
b100000 -"
b100000 0%
b100000 P%
b100000 >&
b100 X%
1*
#1220000
0*
#1230000
b101 V%
b10 6&
b10000101000001010010011 "&
b10000101000001010010011 :&
b1000 =&
1e
b100000 '
b100000 l
b100000 %"
b100000 1"
b100000 }"
b100000 4#
b1 7&
b100000 5&
b100000 ;&
1S
1*
#1240000
0*
#1250000
b0 V%
1Z
b10000101000001010010011 ]
b10000101000001010010011 *"
b10000101000001010010011 -%
b10000101000001010010011 C%
b10000101000001010010011 W&
0e
0R
1G
b10000101000001010010011 J
b10000101000001010010011 3&
b10000101000001010010011 I&
0S
b10 7&
0d
b101 X%
1*
#1260000
0*
#1270000
b0 6&
1I
b0 4%
b0 X%
0W%
1\
1'%
b10000101000001010010011 (%
b10000101000001010010011 U%
1*
#1280000
0*
#1290000
0Z
0!
0B"
1}$
19%
b1111 "%
b1111 A%
b1111 <%
b100100 |$
b100100 ?%
b100100 8%
b10 4%
0I
0G
b0 7&
b10000101000001010010011 $
b10000101000001010010011 i
b10000101000001010010011 ""
b10000101000001010010011 ;"
b10000101000001010010011 <"
b10000101000001010010011 b$
b10000101000001010010011 |
b10000101000001010010011 q"
b10000101000001010010011 6%
0a"
1z
b0 5%
0'%
0\
1*
#1300000
0*
#1310000
b10 (#
b10 D$
1K"
0Z"
1&#
b1011000 D"
b1011000 u$
b100 o"
b100 X$
b100 r$
b10011 h$
b100 F"
b100 M$
b100 S$
b100 t$
b0 u"
b0 i#
b0 O$
b101 R"
b101 Q$
b10011 X"
b10011 k#
b0 t
b0 5"
b0 %%
b0 /#
1u
b1011000 E"
b100 V%
0}$
09%
b1111 "%
b1111 A%
b1111 <%
b101000 |$
b101000 ?%
b101000 8%
1!
1B"
b100100 V"
b100100 W$
b100100 f$
b10000101000001010010011 n"
b10000101000001010010011 e$
b10000101000001010010011 g$
b101000 }
b101000 :"
b101000 #%
b101000 "
b101000 g
b101000 ~
b101000 >"
b101000 ?"
b101000 c$
b101000 E#
0l"
b100011 Y"
b100011 B#
b0 ."
b0 J#
b0 0#
b100100 C#
b10 ;#
b0 @"
b0 F$
b0 F#
b0 I#
b1100 )
b1100 m
b1100 &"
b1100 /"
b1100 y
b1100 4"
b1100 $%
b1100 *#
b1100 2#
1s
1A#
b101 9"
b101 <#
b10000 Q"
b10000 G#
b10000 G$
b10000 v$
b100000 T"
b100000 D#
b1011000 )#
b1011000 3#
0J"
1W%
b100100 T%
b10 5%
1a"
0z
b1010 -
1*
#1320000
0*
#1330000
b10000 +#
b10000 a#
b1 6&
b101000 !#
b110000 P#
b100 N#
b110000 O#
b100 ,#
b100 M#
1R
b100100 _&
b0 v"
b0 b#
b0 Y$
b101 S"
b101 N$
b101 ]$
b100 G"
b100 H$
b100 a$
b101000 U"
b100100 W"
b100100 \$
b101000 ~"
b10000 h"
b100 p"
b100 [$
0["
1L"
1d
b100100 U
b100100 (&
b100100 D&
b100100 B
b100100 b%
b100100 M&
b100100 f
b100100 -"
b100100 0%
b100100 P%
b100100 >&
b100 X%
1*
#1340000
0*
#1350000
b101 V%
b10 6&
b11111111010111111111000001101111 "&
b11111111010111111111000001101111 :&
b1001 =&
1e
b101000 '
b101000 l
b101000 %"
b101000 1"
b101000 }"
b101000 4#
b1 7&
b100100 5&
b100100 ;&
1S
1*
#1360000
0*
#1370000
b0 V%
1Z
b11111111010111111111000001101111 ]
b11111111010111111111000001101111 *"
b11111111010111111111000001101111 -%
b11111111010111111111000001101111 C%
b11111111010111111111000001101111 W&
0e
0R
1G
b11111111010111111111000001101111 J
b11111111010111111111000001101111 3&
b11111111010111111111000001101111 I&
0S
b10 7&
0d
b101 X%
1*
#1380000
0*
#1390000
b0 6&
1I
b0 4%
b0 X%
0W%
1\
1'%
b11111111010111111111000001101111 (%
b11111111010111111111000001101111 U%
1*
#1400000
0*
#1410000
0Z
0!
0B"
1!%
1;%
1}$
19%
b1111 "%
b1111 A%
b1111 <%
b1100 |$
b1100 ?%
b1100 8%
b1 4%
0I
0G
b0 7&
b11111111010111111111000001101111 $
b11111111010111111111000001101111 i
b11111111010111111111000001101111 ""
b11111111010111111111000001101111 ;"
b11111111010111111111000001101111 <"
b11111111010111111111000001101111 b$
b11111111010111111111000001101111 |
b11111111010111111111000001101111 q"
b11111111010111111111000001101111 6%
0a"
1z
b0 5%
0'%
0\
1*
#1420000
0*
#1430000
b10100 +#
b10100 a#
b0 O"
b0 V$
b0 x$
b1000000 P#
b10000 L#
b1000000 O#
b10000 -#
b10000 K#
1f"
b0 (#
b0 D$
0&#
1K"
b1100 D"
b1100 u$
b11111111111111111111111111110100 o"
b11111111111111111111111111110100 X$
b11111111111111111111111111110100 r$
b1101111 h$
b1111111 s"
b1111111 j#
b1111111 P$
b10101 F"
b10101 M$
b10101 S$
b10101 t$
b11111 H"
b11111 L$
b11111 R$
b11111 s$
b111 u"
b111 i#
b111 O$
b0 R"
b0 Q$
b1101111 X"
b1101111 k#
b10100 h"
b10000 1#
0u
b10 &
b10 k
b10 $"
b10 7"
b10 x"
b10 J$
b1100 E"
b1 V%
0!%
0;%
0}$
09%
b1111 "%
b1111 A%
b1111 <%
b10000 |$
b10000 ?%
b10000 8%
1!
1B"
b101000 V"
b101000 W$
b101000 f$
b11111111010111111111000001101111 n"
b11111111010111111111000001101111 e$
b11111111010111111111000001101111 g$
b101100 }
b101100 :"
b101100 #%
b101100 "
b101100 g
b101100 ~
b101100 >"
b101100 ?"
b101100 c$
b101100 E#
b10011 Y"
b10011 B#
b101000 C#
b0 ;#
b101 @"
b101 F$
b101 F#
b10000 )
b10000 m
b10000 &"
b10000 /"
b10000 y
b10000 4"
b10000 $%
b10000 *#
b10000 2#
0s
0A#
1A"
1H#
b10 9"
b10 <#
b0 Q"
b0 G#
b0 G$
b0 v$
b100100 T"
b100100 D#
b1100 )#
b1100 3#
1W%
1Z%
b1100 T%
b1 5%
1a"
0z
b1011 -
1*
#1440000
0*
#1450000
1C"
b0 L#
b0 -#
b0 K#
b0 1#
b0 +#
b0 a#
b1 8&
b0 &
b0 k
b0 $"
b0 7"
b0 x"
b0 J$
b11100 !#
10"
b0 P#
b0 N#
b0 O#
b0 ,#
b0 M#
1C
1N
b1100 `&
b1111111 t"
b1111111 Z$
b111 v"
b111 b#
b111 Y$
b0 S"
b0 N$
b0 ]$
b10101 G"
b10101 H$
b10101 a$
b11111 I"
b11111 I$
b11111 `$
b101100 U"
b101000 W"
b101000 \$
b11100 ~"
b11111111111111111111111111110100 h"
b11111111111111111111111111110100 p"
b11111111111111111111111111110100 [$
b0 P"
b0 ^$
1g"
0'#
1V
b1111 D
b1111 #&
b1111 L&
b1111 1
b1111 ]%
b1111 U&
b1111 W
b1111 '"
b1111 *%
b1111 S%
b1111 C&
1a
b1100 Q
b1100 &&
b1100 F&
b1100 >
b1100 `%
b1100 O&
b1100 c
b1100 ,"
b1100 /%
b1100 Q%
b1100 @&
b1 X%
1*
#1460000
0*
#1470000
b10 V%
1z"
1y"
b10 8&
1b
b11100 '
b11100 l
b11100 %"
b11100 1"
b11100 }"
b11100 4#
1(
1"#
b1 9&
1O
1*
#1480000
0*
#1490000
1z"
1y"
b10 (#
b10 D$
1&#
0f"
1K"
b0 !#
00"
b0 o"
b0 X$
b0 r$
b10011 h$
b0 s"
b0 j#
b0 P$
b0 F"
b0 M$
b0 S$
b0 t$
b0 H"
b0 L$
b0 R$
b0 s$
b0 u"
b0 i#
b0 O$
b10011 X"
b10011 k#
0b
b11 8&
0N
b0 t"
b0 Z$
b0 v"
b0 b#
b0 Y$
b0 G"
b0 H$
b0 a$
b0 I"
b0 I$
b0 `$
b100 U"
b0 W"
b0 \$
b0 ~"
b0 h"
b0 p"
b0 [$
0g"
0L"
b0 V"
b0 W$
b0 f$
b10011 n"
b10011 e$
b10011 g$
0O
b10 9&
0a
b10 X%
1,
1*
#1500000
0*
#1510000
b11 V%
0z"
0y"
1X
1^
b0 '
b0 l
b0 %"
b0 1"
b0 }"
b0 4#
0(
0"#
b11 9&
1E
1K
1*
#1520000
0*
#1530000
0X
0C
b0 V%
1'#
1L"
0E
0V
b11 X%
1*
#1540000
0*
#1550000
b0 8&
1M
b0 4%
b0 X%
0W%
1`
1'%
1)%
1*
#1560000
0*
#1570000
0^
1}$
19%
b1111 "%
b1111 A%
b1111 <%
b101100 |$
b101100 ?%
b101100 8%
b10 4%
0M
0K
b0 9&
b11111111010111111111000001101111 w
b11111111010111111111000001101111 {"
b11111111010111111111000001101111 7%
1x
1v
b0 5%
0)%
0'%
0`
0,
1*
#1580000
0*
#1590000
b100 V%
0}$
09%
b1111 "%
b1111 A%
b1111 <%
b101100 |$
b101100 ?%
b101100 8%
1W%
0Z%
b101100 T%
b10 5%
0x
0v
1*
#1600000
0*
#1610000
b1 6&
1R
b101100 _&
1d
b101100 U
b101100 (&
b101100 D&
b101100 B
b101100 b%
b101100 M&
b101100 f
b101100 -"
b101100 0%
b101100 P%
b101100 >&
b100 X%
1*
#1620000
0*
#1630000
b101 V%
b10 6&
b1101111 "&
b1101111 :&
b1011 =&
1e
b1 7&
b101100 5&
b101100 ;&
1S
1*
#1640000
0*
#1650000
b0 V%
1Z
b1101111 ]
b1101111 *"
b1101111 -%
b1101111 C%
b1101111 W&
0e
0R
1G
b1101111 J
b1101111 3&
b1101111 I&
0S
b10 7&
0d
b101 X%
1*
#1660000
0*
#1670000
b0 6&
1I
b0 4%
b0 X%
0W%
1\
1'%
b1101111 (%
b1101111 U%
1*
#1680000
0*
#1690000
0Z
0!
0B"
1}$
19%
b1111 "%
b1111 A%
b1111 <%
b101100 |$
b101100 ?%
b101100 8%
b10 4%
0I
0G
b0 7&
b1101111 $
b1101111 i
b1101111 ""
b1101111 ;"
b1101111 <"
b1101111 b$
b1101111 |
b1101111 q"
b1101111 6%
0a"
1z
b0 5%
0'%
0\
1*
#1700000
0*
#1710000
1f"
b0 (#
b0 D$
0&#
1K"
b10000 D"
b10000 u$
b1101111 h$
b1101111 X"
b1101111 k#
b10000 E"
b11111111010111111111000001101111 9#
b100 V%
0}$
09%
b1111 "%
b1111 A%
b1111 <%
b110000 |$
b110000 ?%
b110000 8%
1!
1B"
b101100 V"
b101100 W$
b101100 f$
b1101111 n"
b1101111 e$
b1101111 g$
b110000 }
b110000 :"
b110000 #%
b110000 "
b110000 g
b110000 ~
b110000 >"
b110000 ?"
b110000 c$
b110000 E#
b100 C#
b0 @"
b0 F$
b0 F#
b0 )
b0 m
b0 &"
b0 /"
b0 y
b0 4"
b0 $%
b0 *#
b0 2#
b0 9"
b0 <#
b101 Q"
b101 G#
b101 G$
b101 v$
b101000 T"
b101000 D#
b11111111010111111111000001101111 #
b11111111010111111111000001101111 h
b11111111010111111111000001101111 !"
b11111111010111111111000001101111 ="
b11111111010111111111000001101111 b"
b11111111010111111111000001101111 >#
b10000 )#
b10000 3#
1J"
1W%
b10 5%
1a"
0z
b1100 -
1*
#1720000
0*
#1730000
b1 6&
b101100 !#
10"
1R
b110000 U"
b101100 ~"
b101100 W"
b101100 \$
1g"
0'#
1d
b100 X%
1*
#1740000
0*
#1750000
b101 V%
1z"
1y"
b10 6&
1e
b101100 '
b101100 l
b101100 %"
b101100 1"
b101100 }"
b101100 4#
1(
1"#
b1 7&
1S
1*
#1760000
0*
#1770000
b10 (#
b10 D$
1&#
0f"
1K"
b0 V%
b0 !#
00"
b10011 h$
b10011 X"
b10011 k#
1Z
0e
0R
b100 U"
b0 ~"
b0 W"
b0 \$
0g"
0L"
b0 V"
b0 W$
b0 f$
b10011 n"
b10011 e$
b10011 g$
1G
0S
b10 7&
0d
b101 X%
1*
#1780000
0*
#1790000
b0 6&
0z"
0y"
1I
b0 4%
b0 '
b0 l
b0 %"
b0 1"
b0 }"
b0 4#
0(
0"#
b0 X%
0W%
1\
1'%
1*
#1800000
0*
#1810000
0Z
0!
0B"
1}$
19%
b1111 "%
b1111 A%
b1111 <%
b110000 |$
b110000 ?%
b110000 8%
b10 4%
0I
1'#
1L"
0G
b0 7&
0a"
1z
b0 5%
0'%
0\
1*
#1820000
0*
#1830000
1f"
b0 (#
b0 D$
0&#
1K"
b0 D"
b0 u$
b1101111 h$
b1101111 X"
b1101111 k#
b0 E"
b100 V%
0}$
09%
b1111 "%
b1111 A%
b1111 <%
b110100 |$
b110100 ?%
b110100 8%
1!
1B"
b110000 V"
b110000 W$
b110000 f$
b1101111 n"
b1101111 e$
b1101111 g$
b110100 }
b110100 :"
b110100 #%
b110100 "
b110100 g
b110100 ~
b110100 >"
b110100 ?"
b110100 c$
b110100 E#
b0 Q"
b0 G#
b0 G$
b0 v$
b100 T"
b100 D#
b0 )#
b0 3#
1W%
b110000 T%
b10 5%
1a"
0z
b1101 -
1*
#1840000
0*
#1850000
b1 6&
b110000 !#
10"
1R
b110000 _&
b110100 U"
b110000 ~"
b110000 W"
b110000 \$
1g"
0'#
1d
b110000 U
b110000 (&
b110000 D&
b110000 B
b110000 b%
b110000 M&
b110000 f
b110000 -"
b110000 0%
b110000 P%
b110000 >&
b100 X%
1*
#1860000
0*
#1870000
b101 V%
1z"
1y"
b10 6&
b11111110000000010000000100010011 "&
b11111110000000010000000100010011 :&
b1100 =&
1e
b110000 '
b110000 l
b110000 %"
b110000 1"
b110000 }"
b110000 4#
1(
1"#
b1 7&
b110000 5&
b110000 ;&
1S
1*
#1880000
0*
#1890000
b10 (#
b10 D$
1&#
0f"
1K"
b0 V%
b0 !#
00"
b10011 h$
b10011 X"
b10011 k#
1Z
b11111110000000010000000100010011 ]
b11111110000000010000000100010011 *"
b11111110000000010000000100010011 -%
b11111110000000010000000100010011 C%
b11111110000000010000000100010011 W&
0e
0R
b100 U"
b0 ~"
b0 W"
b0 \$
0g"
0L"
b0 V"
b0 W$
b0 f$
b10011 n"
b10011 e$
b10011 g$
1G
b11111110000000010000000100010011 J
b11111110000000010000000100010011 3&
b11111110000000010000000100010011 I&
0S
b10 7&
0d
b101 X%
1*
#1900000
0*
#1910000
b0 6&
0z"
0y"
1I
b0 4%
b0 '
b0 l
b0 %"
b0 1"
b0 }"
b0 4#
0(
0"#
b0 X%
0W%
1\
1'%
b11111110000000010000000100010011 (%
b11111110000000010000000100010011 U%
1*
#1920000
0*
#1930000
0Z
0!
0B"
1}$
19%
b1111 "%
b1111 A%
b1111 <%
b110100 |$
b110100 ?%
b110100 8%
b10 4%
0I
1'#
1L"
0G
b0 7&
b11111110000000010000000100010011 $
b11111110000000010000000100010011 i
b11111110000000010000000100010011 ""
b11111110000000010000000100010011 ;"
b11111110000000010000000100010011 <"
b11111110000000010000000100010011 b$
b11111110000000010000000100010011 |
b11111110000000010000000100010011 q"
b11111110000000010000000100010011 6%
0a"
1z
b0 5%
0'%
0\
1*
#1940000
0*
#1950000
b10 (#
b10 D$
1&#
1K"
b1000 O"
b1000 V$
b1000 x$
b11111111111111111111111111100000 o"
b11111111111111111111111111100000 X$
b11111111111111111111111111100000 r$
b1111111 s"
b1111111 j#
b1111111 P$
b10 H"
b10 L$
b10 R$
b10 s$
b10 R"
b10 Q$
b100 V%
0}$
09%
b1111 "%
b1111 A%
b1111 <%
b111000 |$
b111000 ?%
b111000 8%
1!
1B"
b110100 V"
b110100 W$
b110100 f$
b11111110000000010000000100010011 n"
b11111110000000010000000100010011 e$
b11111110000000010000000100010011 g$
b111000 }
b111000 :"
b111000 #%
b111000 "
b111000 g
b111000 ~
b111000 >"
b111000 ?"
b111000 c$
b111000 E#
1W%
b110100 T%
b10 5%
1a"
0z
b1110 -
1*
#1960000
0*
#1970000
b1111111111111111111111111111111111111111111111111111111100000000 P#
b1000 L#
b11111111111111111111111111100000000 O#
b1000 -#
b1000 K#
0C"
b11111111111111111111111111101000 +#
b11111111111111111111111111101000 a#
b1 6&
b10100 !#
b11111111111111111111111111100000 N#
1c"
b11111111111111111111111111100000 ,#
b11111111111111111111111111100000 M#
b1000 1#
1R
b110100 _&
b1111111 t"
b1111111 Z$
b10 S"
b10 N$
b10 ]$
b10 I"
b10 I$
b10 `$
b111000 U"
b110100 W"
b110100 \$
b10100 ~"
b11111111111111111111111111101000 h"
b11111111111111111111111111100000 p"
b11111111111111111111111111100000 [$
b1000 P"
b1000 ^$
1d
b110100 U
b110100 (&
b110100 D&
b110100 B
b110100 b%
b110100 M&
b110100 f
b110100 -"
b110100 0%
b110100 P%
b110100 >&
b100 X%
1*
#1980000
0*
#1990000
b101 V%
b10 6&
b100000010010111000100011 "&
b100000010010111000100011 :&
b1101 =&
1e
b10100 '
b10100 l
b10100 %"
b10100 1"
b10100 }"
b10100 4#
b1 7&
b110100 5&
b110100 ;&
1S
1*
#2000000
0*
#2010000
b0 V%
1Z
b100000010010111000100011 ]
b100000010010111000100011 *"
b100000010010111000100011 -%
b100000010010111000100011 C%
b100000010010111000100011 W&
0e
0R
1G
b100000010010111000100011 J
b100000010010111000100011 3&
b100000010010111000100011 I&
0S
b10 7&
0d
b101 X%
1*
#2020000
0*
#2030000
b0 6&
1I
b0 4%
b0 X%
0W%
1\
1'%
b100000010010111000100011 (%
b100000010010111000100011 U%
1*
#2040000
0*
#2050000
0Z
0!
0B"
1}$
19%
b1111 "%
b1111 A%
b1111 <%
b111000 |$
b111000 ?%
b111000 8%
b10 4%
0I
0G
b0 7&
b100000010010111000100011 $
b100000010010111000100011 i
b100000010010111000100011 ""
b100000010010111000100011 ;"
b100000010010111000100011 <"
b100000010010111000100011 b$
b100000010010111000100011 |
b100000010010111000100011 q"
b100000010010111000100011 6%
0a"
1z
b0 5%
0'%
0\
1*
#2060000
0*
#2070000
b11111111111111111111111111001000 +#
b11111111111111111111111111001000 a#
b1100000000 P#
b11111111111111111111111111101000 L#
b1111111111111111111111111100100000000000000000000000001100000000 O#
0c"
b11111111111111111111111111101000 -#
b11111111111111111111111111101000 K#
1Z"
b0 (#
b0 D$
1&#
0K"
b11111111111111111111111111001000 h"
b11111111111111111111111111101000 1#
b11100 o"
b11100 X$
b11100 r$
b100011 h$
b0 s"
b0 j#
b0 P$
b1000 F"
b1000 M$
b1000 S$
b1000 t$
b10 u"
b10 i#
b10 O$
b11100 R"
b11100 Q$
b100011 X"
b100011 k#
b10 &
b10 k
b10 $"
b10 7"
b10 x"
b10 J$
b100 V%
0}$
09%
b1111 "%
b1111 A%
b1111 <%
b111100 |$
b111100 ?%
b111100 8%
1!
1B"
b111000 V"
b111000 W$
b111000 f$
b100000010010111000100011 n"
b100000010010111000100011 e$
b100000010010111000100011 g$
b111100 }
b111100 :"
b111100 #%
b111100 "
b111100 g
b111100 ~
b111100 >"
b111100 ?"
b111100 c$
b111100 E#
b111000 C#
b10 @"
b10 F$
b10 F#
b11111111111111111111111111101000 )
b11111111111111111111111111101000 m
b11111111111111111111111111101000 &"
b11111111111111111111111111101000 /"
b11111111111111111111111111101000 y
b11111111111111111111111111101000 4"
b11111111111111111111111111101000 $%
b11111111111111111111111111101000 *#
b11111111111111111111111111101000 2#
1W%
b111000 T%
b10 5%
1a"
0z
b1111 -
1*
#2080000
0*
#2090000
b100 +#
b100 a#
b1 6&
b10 &
b10 k
b10 $"
b10 7"
b10 x"
b10 J$
b1010100 !#
b1111111111111111111111111111111111111111111111111111110101100000 P#
1d"
b11100 N#
b1101111111111111111111111110101100000 O#
b11100 ,#
b11100 M#
1R
b111000 _&
b0 t"
b0 Z$
b10 v"
b10 b#
b10 Y$
b11100 S"
b11100 N$
b11100 ]$
b1000 G"
b1000 H$
b1000 a$
b111100 U"
b111000 W"
b111000 \$
b1010100 ~"
b100 h"
b11100 p"
b11100 [$
1["
0L"
1d
b111000 U
b111000 (&
b111000 D&
b111000 B
b111000 b%
b111000 M&
b111000 f
b111000 -"
b111000 0%
b111000 P%
b111000 >&
b100 X%
1*
