[INF:CM0023] Creating log file ../../build/tests/BitPartSelect/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<212> s<211> l<1>
n<> u<1> t<Module_keyword> p<5> s<2> l<1>
n<top> u<2> t<StringConst> p<5> s<4> l<1>
n<> u<3> t<Port> p<4> l<1>
n<> u<4> t<List_of_ports> p<5> c<3> l<1>
n<> u<5> t<Module_nonansi_header> p<209> c<1> s<25> l<1>
n<> u<6> t<IntegerAtomType_Int> p<8> s<7> l<2>
n<> u<7> t<Signing_Unsigned> p<8> l<2>
n<> u<8> t<Data_type> p<9> c<6> l<2>
n<> u<9> t<Data_type_or_implicit> p<19> c<8> s<18> l<2>
n<Width> u<10> t<StringConst> p<17> s<16> l<2>
n<16> u<11> t<IntConst> p<12> l<2>
n<> u<12> t<Primary_literal> p<13> c<11> l<2>
n<> u<13> t<Constant_primary> p<14> c<12> l<2>
n<> u<14> t<Constant_expression> p<15> c<13> l<2>
n<> u<15> t<Constant_mintypmax_expression> p<16> c<14> l<2>
n<> u<16> t<Constant_param_expression> p<17> c<15> l<2>
n<> u<17> t<Param_assignment> p<18> c<10> l<2>
n<> u<18> t<List_of_param_assignments> p<19> c<17> l<2>
n<> u<19> t<Parameter_declaration> p<20> c<9> l<2>
n<> u<20> t<Package_or_generate_item_declaration> p<21> c<19> l<2>
n<> u<21> t<Module_or_generate_item_declaration> p<22> c<20> l<2>
n<> u<22> t<Module_common_item> p<23> c<21> l<2>
n<> u<23> t<Module_or_generate_item> p<24> c<22> l<2>
n<> u<24> t<Non_port_module_item> p<25> c<23> l<2>
n<> u<25> t<Module_item> p<209> c<24> s<45> l<2>
n<> u<26> t<IntegerAtomType_Int> p<28> s<27> l<3>
n<> u<27> t<Signing_Unsigned> p<28> l<3>
n<> u<28> t<Data_type> p<29> c<26> l<3>
n<> u<29> t<Data_type_or_implicit> p<39> c<28> s<38> l<3>
n<Depth> u<30> t<StringConst> p<37> s<36> l<3>
n<4> u<31> t<IntConst> p<32> l<3>
n<> u<32> t<Primary_literal> p<33> c<31> l<3>
n<> u<33> t<Constant_primary> p<34> c<32> l<3>
n<> u<34> t<Constant_expression> p<35> c<33> l<3>
n<> u<35> t<Constant_mintypmax_expression> p<36> c<34> l<3>
n<> u<36> t<Constant_param_expression> p<37> c<35> l<3>
n<> u<37> t<Param_assignment> p<38> c<30> l<3>
n<> u<38> t<List_of_param_assignments> p<39> c<37> l<3>
n<> u<39> t<Parameter_declaration> p<40> c<29> l<3>
n<> u<40> t<Package_or_generate_item_declaration> p<41> c<39> l<3>
n<> u<41> t<Module_or_generate_item_declaration> p<42> c<40> l<3>
n<> u<42> t<Module_common_item> p<43> c<41> l<3>
n<> u<43> t<Module_or_generate_item> p<44> c<42> l<3>
n<> u<44> t<Non_port_module_item> p<45> c<43> l<3>
n<> u<45> t<Module_item> p<209> c<44> s<65> l<3>
n<> u<46> t<IntegerAtomType_Int> p<48> s<47> l<4>
n<> u<47> t<Signing_Unsigned> p<48> l<4>
n<> u<48> t<Data_type> p<49> c<46> l<4>
n<> u<49> t<Data_type_or_implicit> p<59> c<48> s<58> l<4>
n<PTR_WIDTH> u<50> t<StringConst> p<57> s<56> l<4>
n<2> u<51> t<IntConst> p<52> l<4>
n<> u<52> t<Primary_literal> p<53> c<51> l<4>
n<> u<53> t<Constant_primary> p<54> c<52> l<4>
n<> u<54> t<Constant_expression> p<55> c<53> l<4>
n<> u<55> t<Constant_mintypmax_expression> p<56> c<54> l<4>
n<> u<56> t<Constant_param_expression> p<57> c<55> l<4>
n<> u<57> t<Param_assignment> p<58> c<50> l<4>
n<> u<58> t<List_of_param_assignments> p<59> c<57> l<4>
n<> u<59> t<Local_parameter_declaration> p<60> c<49> l<4>
n<> u<60> t<Package_or_generate_item_declaration> p<61> c<59> l<4>
n<> u<61> t<Module_or_generate_item_declaration> p<62> c<60> l<4>
n<> u<62> t<Module_common_item> p<63> c<61> l<4>
n<> u<63> t<Module_or_generate_item> p<64> c<62> l<4>
n<> u<64> t<Non_port_module_item> p<65> c<63> l<4>
n<> u<65> t<Module_item> p<209> c<64> s<110> l<4>
n<> u<66> t<IntVec_TypeLogic> p<99> s<82> l<5>
n<Depth> u<67> t<StringConst> p<68> l<5>
n<> u<68> t<Primary_literal> p<69> c<67> l<5>
n<> u<69> t<Constant_primary> p<70> c<68> l<5>
n<> u<70> t<Constant_expression> p<76> c<69> s<75> l<5>
n<1> u<71> t<IntConst> p<72> l<5>
n<> u<72> t<Primary_literal> p<73> c<71> l<5>
n<> u<73> t<Constant_primary> p<74> c<72> l<5>
n<> u<74> t<Constant_expression> p<76> c<73> l<5>
n<> u<75> t<BinOp_Minus> p<76> s<74> l<5>
n<> u<76> t<Constant_expression> p<81> c<70> s<80> l<5>
n<0> u<77> t<IntConst> p<78> l<5>
n<> u<78> t<Primary_literal> p<79> c<77> l<5>
n<> u<79> t<Constant_primary> p<80> c<78> l<5>
n<> u<80> t<Constant_expression> p<81> c<79> l<5>
n<> u<81> t<Constant_range> p<82> c<76> l<5>
n<> u<82> t<Packed_dimension> p<99> c<81> s<98> l<5>
n<Width> u<83> t<StringConst> p<84> l<5>
n<> u<84> t<Primary_literal> p<85> c<83> l<5>
n<> u<85> t<Constant_primary> p<86> c<84> l<5>
n<> u<86> t<Constant_expression> p<92> c<85> s<91> l<5>
n<1> u<87> t<IntConst> p<88> l<5>
n<> u<88> t<Primary_literal> p<89> c<87> l<5>
n<> u<89> t<Constant_primary> p<90> c<88> l<5>
n<> u<90> t<Constant_expression> p<92> c<89> l<5>
n<> u<91> t<BinOp_Minus> p<92> s<90> l<5>
n<> u<92> t<Constant_expression> p<97> c<86> s<96> l<5>
n<0> u<93> t<IntConst> p<94> l<5>
n<> u<94> t<Primary_literal> p<95> c<93> l<5>
n<> u<95> t<Constant_primary> p<96> c<94> l<5>
n<> u<96> t<Constant_expression> p<97> c<95> l<5>
n<> u<97> t<Constant_range> p<98> c<92> l<5>
n<> u<98> t<Packed_dimension> p<99> c<97> l<5>
n<> u<99> t<Data_type> p<103> c<66> s<102> l<5>
n<storage> u<100> t<StringConst> p<101> l<5>
n<> u<101> t<Variable_decl_assignment> p<102> c<100> l<5>
n<> u<102> t<List_of_variable_decl_assignments> p<103> c<101> l<5>
n<> u<103> t<Variable_declaration> p<104> c<99> l<5>
n<> u<104> t<Data_declaration> p<105> c<103> l<5>
n<> u<105> t<Package_or_generate_item_declaration> p<106> c<104> l<5>
n<> u<106> t<Module_or_generate_item_declaration> p<107> c<105> l<5>
n<> u<107> t<Module_common_item> p<108> c<106> l<5>
n<> u<108> t<Module_or_generate_item> p<109> c<107> l<5>
n<> u<109> t<Non_port_module_item> p<110> c<108> l<5>
n<> u<110> t<Module_item> p<209> c<109> s<139> l<5>
n<> u<111> t<IntVec_TypeLogic> p<128> s<127> l<6>
n<Width> u<112> t<StringConst> p<113> l<6>
n<> u<113> t<Primary_literal> p<114> c<112> l<6>
n<> u<114> t<Constant_primary> p<115> c<113> l<6>
n<> u<115> t<Constant_expression> p<121> c<114> s<120> l<6>
n<1> u<116> t<IntConst> p<117> l<6>
n<> u<117> t<Primary_literal> p<118> c<116> l<6>
n<> u<118> t<Constant_primary> p<119> c<117> l<6>
n<> u<119> t<Constant_expression> p<121> c<118> l<6>
n<> u<120> t<BinOp_Minus> p<121> s<119> l<6>
n<> u<121> t<Constant_expression> p<126> c<115> s<125> l<6>
n<0> u<122> t<IntConst> p<123> l<6>
n<> u<123> t<Primary_literal> p<124> c<122> l<6>
n<> u<124> t<Constant_primary> p<125> c<123> l<6>
n<> u<125> t<Constant_expression> p<126> c<124> l<6>
n<> u<126> t<Constant_range> p<127> c<121> l<6>
n<> u<127> t<Packed_dimension> p<128> c<126> l<6>
n<> u<128> t<Data_type> p<132> c<111> s<131> l<6>
n<storage_rdata> u<129> t<StringConst> p<130> l<6>
n<> u<130> t<Variable_decl_assignment> p<131> c<129> l<6>
n<> u<131> t<List_of_variable_decl_assignments> p<132> c<130> l<6>
n<> u<132> t<Variable_declaration> p<133> c<128> l<6>
n<> u<133> t<Data_declaration> p<134> c<132> l<6>
n<> u<134> t<Package_or_generate_item_declaration> p<135> c<133> l<6>
n<> u<135> t<Module_or_generate_item_declaration> p<136> c<134> l<6>
n<> u<136> t<Module_common_item> p<137> c<135> l<6>
n<> u<137> t<Module_or_generate_item> p<138> c<136> l<6>
n<> u<138> t<Non_port_module_item> p<139> c<137> l<6>
n<> u<139> t<Module_item> p<209> c<138> s<168> l<6>
n<> u<140> t<IntVec_TypeLogic> p<157> s<156> l<7>
n<PTR_WIDTH> u<141> t<StringConst> p<142> l<7>
n<> u<142> t<Primary_literal> p<143> c<141> l<7>
n<> u<143> t<Constant_primary> p<144> c<142> l<7>
n<> u<144> t<Constant_expression> p<150> c<143> s<149> l<7>
n<1> u<145> t<IntConst> p<146> l<7>
n<> u<146> t<Primary_literal> p<147> c<145> l<7>
n<> u<147> t<Constant_primary> p<148> c<146> l<7>
n<> u<148> t<Constant_expression> p<150> c<147> l<7>
n<> u<149> t<BinOp_Minus> p<150> s<148> l<7>
n<> u<150> t<Constant_expression> p<155> c<144> s<154> l<7>
n<0> u<151> t<IntConst> p<152> l<7>
n<> u<152> t<Primary_literal> p<153> c<151> l<7>
n<> u<153> t<Constant_primary> p<154> c<152> l<7>
n<> u<154> t<Constant_expression> p<155> c<153> l<7>
n<> u<155> t<Constant_range> p<156> c<150> l<7>
n<> u<156> t<Packed_dimension> p<157> c<155> l<7>
n<> u<157> t<Data_type> p<161> c<140> s<160> l<7>
n<fifo_rptr> u<158> t<StringConst> p<159> l<7>
n<> u<159> t<Variable_decl_assignment> p<160> c<158> l<7>
n<> u<160> t<List_of_variable_decl_assignments> p<161> c<159> l<7>
n<> u<161> t<Variable_declaration> p<162> c<157> l<7>
n<> u<162> t<Data_declaration> p<163> c<161> l<7>
n<> u<163> t<Package_or_generate_item_declaration> p<164> c<162> l<7>
n<> u<164> t<Module_or_generate_item_declaration> p<165> c<163> l<7>
n<> u<165> t<Module_common_item> p<166> c<164> l<7>
n<> u<166> t<Module_or_generate_item> p<167> c<165> l<7>
n<> u<167> t<Non_port_module_item> p<168> c<166> l<7>
n<> u<168> t<Module_item> p<209> c<167> s<208> l<7>
n<storage_rdata> u<169> t<StringConst> p<170> l<9>
n<> u<170> t<Ps_or_hierarchical_identifier> p<173> c<169> s<172> l<9>
n<> u<171> t<Constant_bit_select> p<172> l<9>
n<> u<172> t<Constant_select> p<173> c<171> l<9>
n<> u<173> t<Net_lvalue> p<202> c<170> s<201> l<9>
n<storage> u<174> t<StringConst> p<199> s<198> l<9>
n<fifo_rptr> u<175> t<StringConst> p<194> s<193> l<9>
n<> u<176> t<Bit_select> p<193> s<192> l<9>
n<PTR_WIDTH> u<177> t<StringConst> p<178> l<9>
n<> u<178> t<Primary_literal> p<179> c<177> l<9>
n<> u<179> t<Constant_primary> p<180> c<178> l<9>
n<> u<180> t<Constant_expression> p<186> c<179> s<185> l<9>
n<2> u<181> t<IntConst> p<182> l<9>
n<> u<182> t<Primary_literal> p<183> c<181> l<9>
n<> u<183> t<Constant_primary> p<184> c<182> l<9>
n<> u<184> t<Constant_expression> p<186> c<183> l<9>
n<> u<185> t<BinOp_Minus> p<186> s<184> l<9>
n<> u<186> t<Constant_expression> p<191> c<180> s<190> l<9>
n<0> u<187> t<IntConst> p<188> l<9>
n<> u<188> t<Primary_literal> p<189> c<187> l<9>
n<> u<189> t<Constant_primary> p<190> c<188> l<9>
n<> u<190> t<Constant_expression> p<191> c<189> l<9>
n<> u<191> t<Constant_range> p<192> c<186> l<9>
n<> u<192> t<Part_select_range> p<193> c<191> l<9>
n<> u<193> t<Select> p<194> c<176> l<9>
n<> u<194> t<Complex_func_call> p<195> c<175> l<9>
n<> u<195> t<Primary> p<196> c<194> l<9>
n<> u<196> t<Expression> p<197> c<195> l<9>
n<> u<197> t<Bit_select> p<198> c<196> l<9>
n<> u<198> t<Select> p<199> c<197> l<9>
n<> u<199> t<Complex_func_call> p<200> c<174> l<9>
n<> u<200> t<Primary> p<201> c<199> l<9>
n<> u<201> t<Expression> p<202> c<200> l<9>
n<> u<202> t<Net_assignment> p<203> c<173> l<9>
n<> u<203> t<List_of_net_assignments> p<204> c<202> l<9>
n<> u<204> t<Continuous_assign> p<205> c<203> l<9>
n<> u<205> t<Module_common_item> p<206> c<204> l<9>
n<> u<206> t<Module_or_generate_item> p<207> c<205> l<9>
n<> u<207> t<Non_port_module_item> p<208> c<206> l<9>
n<> u<208> t<Module_item> p<209> c<207> l<9>
n<> u<209> t<Module_declaration> p<210> c<5> l<1>
n<> u<210> t<Description> p<211> c<209> l<1>
n<> u<211> t<Source_text> p<212> c<210> l<1>
n<> u<212> t<Top_level_rule> l<1>
[WRN:PA0205] dut.sv:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

UHDM HTML COVERAGE REPORT: ../../build/tests/BitPartSelect/slpp_all//surelog.uhdm.chk.html
====== UHDM =======
design: (work@top)
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1: , parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiContAssign:
  \_cont_assign: , line:9, parent:work@top
    |vpiRhs:
    \_bit_select: (work@top.storage), line:9
      |vpiName:storage
      |vpiFullName:work@top.storage
      |vpiIndex:
      \_part_select: , line:9, parent:fifo_rptr
        |vpiConstantSelect:1
        |vpiParent:
        \_ref_obj: fifo_rptr (fifo_rptr)
        |vpiLeftRange:
        \_operation: , line:9
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (PTR_WIDTH), line:9
            |vpiName:PTR_WIDTH
          |vpiOperand:
          \_constant: , line:9
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
        |vpiRightRange:
        \_constant: , line:9
          |vpiConstType:9
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
    |vpiLhs:
    \_ref_obj: (work@top.storage_rdata), line:9
      |vpiName:storage_rdata
      |vpiFullName:work@top.storage_rdata
  |vpiNet:
  \_logic_net: (work@top.storage), line:5, parent:work@top
    |vpiName:storage
    |vpiFullName:work@top.storage
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.storage_rdata), line:6, parent:work@top
    |vpiName:storage_rdata
    |vpiFullName:work@top.storage_rdata
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.fifo_rptr), line:7, parent:work@top
    |vpiName:fifo_rptr
    |vpiFullName:work@top.fifo_rptr
    |vpiNetType:36
  |vpiParamAssign:
  \_param_assign: , line:2, parent:work@top
    |vpiRhs:
    \_constant: , line:2
      |vpiConstType:9
      |vpiDecompile:16
      |vpiSize:64
      |UINT:16
    |vpiLhs:
    \_parameter: (work@top.Width), line:2, parent:work@top
      |vpiName:Width
      |vpiFullName:work@top.Width
      |vpiTypespec:
      \_int_typespec: (Width), line:2, parent:work@top.Width
        |vpiName:Width
  |vpiParamAssign:
  \_param_assign: , line:3, parent:work@top
    |vpiRhs:
    \_constant: , line:3
      |vpiConstType:9
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
    |vpiLhs:
    \_parameter: (work@top.Depth), line:3, parent:work@top
      |vpiName:Depth
      |vpiFullName:work@top.Depth
      |vpiTypespec:
      \_int_typespec: (Depth), line:3, parent:work@top.Depth
        |vpiName:Depth
  |vpiParamAssign:
  \_param_assign: , line:4, parent:work@top
    |vpiRhs:
    \_constant: , line:4
      |vpiConstType:9
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
    |vpiLhs:
    \_parameter: (work@top.PTR_WIDTH), line:4, parent:work@top
      |vpiName:PTR_WIDTH
      |vpiFullName:work@top.PTR_WIDTH
      |vpiLocalParam:1
      |vpiTypespec:
      \_int_typespec: (PTR_WIDTH), line:4, parent:work@top.PTR_WIDTH
        |vpiName:PTR_WIDTH
  |vpiParameter:
  \_parameter: (work@top.Width), line:2, parent:work@top
  |vpiParameter:
  \_parameter: (work@top.Depth), line:3, parent:work@top
  |vpiParameter:
  \_parameter: (work@top.PTR_WIDTH), line:4, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1: 
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiContAssign:
  \_cont_assign: , line:9, parent:work@top
    |vpiRhs:
    \_bit_select: (work@top.storage), line:9
      |vpiName:storage
      |vpiFullName:work@top.storage
      |vpiIndex:
      \_part_select: , line:9, parent:work@top.storage.fifo_rptr
        |vpiConstantSelect:1
        |vpiParent:
        \_ref_obj: (work@top.storage.fifo_rptr), parent:work@top.storage
        |vpiLeftRange:
        \_operation: , line:9
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@top.storage.fifo_rptr.PTR_WIDTH), line:9
            |vpiName:PTR_WIDTH
            |vpiFullName:work@top.storage.fifo_rptr.PTR_WIDTH
            |vpiActual:
            \_parameter: (work@top.PTR_WIDTH), line:4, parent:work@top
              |vpiName:PTR_WIDTH
              |vpiFullName:work@top.PTR_WIDTH
              |vpiLocalParam:1
              |UINT:2
              |vpiTypespec:
              \_int_typespec: (PTR_WIDTH), line:4, parent:work@top.PTR_WIDTH
                |vpiName:PTR_WIDTH
          |vpiOperand:
          \_constant: , line:9
            |vpiConstType:9
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
        |vpiRightRange:
        \_constant: , line:9
          |vpiConstType:9
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
    |vpiLhs:
    \_ref_obj: (work@top.storage_rdata), line:9
      |vpiName:storage_rdata
      |vpiFullName:work@top.storage_rdata
      |vpiActual:
      \_logic_net: (work@top.storage_rdata), line:6, parent:work@top
        |vpiName:storage_rdata
        |vpiFullName:work@top.storage_rdata
        |vpiNetType:36
        |vpiRange:
        \_range: , line:6
          |vpiLeftRange:
          \_constant: , line:6
            |vpiConstType:7
            |vpiDecompile:15
            |vpiSize:64
            |INT:15
          |vpiRightRange:
          \_constant: , line:6
            |vpiConstType:9
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
  |vpiNet:
  \_logic_net: (work@top.storage), line:5, parent:work@top
    |vpiName:storage
    |vpiFullName:work@top.storage
    |vpiNetType:36
    |vpiRange:
    \_range: , line:5
      |vpiLeftRange:
      \_constant: , line:5
        |vpiConstType:7
        |vpiDecompile:3
        |vpiSize:64
        |INT:3
      |vpiRightRange:
      \_constant: , line:5
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
    |vpiRange:
    \_range: , line:5
      |vpiLeftRange:
      \_constant: , line:5
        |vpiConstType:7
        |vpiDecompile:15
        |vpiSize:64
        |INT:15
      |vpiRightRange:
      \_constant: , line:5
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiNet:
  \_logic_net: (work@top.storage_rdata), line:6, parent:work@top
  |vpiNet:
  \_logic_net: (work@top.fifo_rptr), line:7, parent:work@top
    |vpiName:fifo_rptr
    |vpiFullName:work@top.fifo_rptr
    |vpiNetType:36
    |vpiRange:
    \_range: , line:7
      |vpiLeftRange:
      \_constant: , line:7
        |vpiConstType:7
        |vpiDecompile:1
        |vpiSize:64
        |INT:1
      |vpiRightRange:
      \_constant: , line:7
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiParamAssign:
  \_param_assign: , line:2, parent:work@top
    |vpiRhs:
    \_constant: , line:2
      |vpiConstType:9
      |vpiDecompile:16
      |vpiSize:64
      |UINT:16
    |vpiLhs:
    \_parameter: (work@top.Width), line:2, parent:work@top
      |vpiName:Width
      |vpiFullName:work@top.Width
      |UINT:16
      |vpiTypespec:
      \_int_typespec: (Width), line:2, parent:work@top.Width
        |vpiName:Width
  |vpiParamAssign:
  \_param_assign: , line:3, parent:work@top
    |vpiRhs:
    \_constant: , line:3
      |vpiConstType:9
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
    |vpiLhs:
    \_parameter: (work@top.Depth), line:3, parent:work@top
      |vpiName:Depth
      |vpiFullName:work@top.Depth
      |UINT:4
      |vpiTypespec:
      \_int_typespec: (Depth), line:3, parent:work@top.Depth
        |vpiName:Depth
  |vpiParamAssign:
  \_param_assign: , line:4, parent:work@top
    |vpiRhs:
    \_constant: , line:4
      |vpiConstType:9
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
    |vpiLhs:
    \_parameter: (work@top.PTR_WIDTH), line:4, parent:work@top
  |vpiParameter:
  \_parameter: (work@top.Width), line:2, parent:work@top
  |vpiParameter:
  \_parameter: (work@top.Depth), line:3, parent:work@top
  |vpiParameter:
  \_parameter: (work@top.PTR_WIDTH), line:4, parent:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

