#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Sep 23 09:42:08 2022
# Process ID: 3808
# Current directory: E:/ZYNQ_7z020/axi_gpio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23772 E:\ZYNQ_7z020\axi_gpio\axi_gpio.xpr
# Log file: E:/ZYNQ_7z020/axi_gpio/vivado.log
# Journal file: E:/ZYNQ_7z020/axi_gpio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/ZYNQ_7z020/axi_gpio/axi_gpio.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1109.738 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/bd_axi_gpio.bd}
Reading block design file <E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/bd_axi_gpio.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Successfully read diagram <bd_axi_gpio> from block design file <E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/bd_axi_gpio.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1109.738 ; gain = 0.000
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
set_property -dict [list CONFIG.C_INTERRUPT_PRESENT {0}] [get_bd_cells axi_gpio_0]
WARNING: [BD 41-1684] Pin /axi_gpio_0/ip2intc_irpt is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets axi_gpio_0_ip2intc_irpt]
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {0}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : <E:\ZYNQ_7z020\axi_gpio\axi_gpio.srcs\sources_1\bd\bd_axi_gpio\bd_axi_gpio.bd> 
Wrote  : <E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/ui/bd_ef1dd739.ui> 
validate_bd_design
regenerate_bd_layout
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {0} CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
save_bd_design
Wrote  : <E:\ZYNQ_7z020\axi_gpio\axi_gpio.srcs\sources_1\bd\bd_axi_gpio\bd_axi_gpio.bd> 
Wrote  : <E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/ui/bd_ef1dd739.ui> 
generate_target all [get_files  E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/bd_axi_gpio.bd]
Wrote  : <E:\ZYNQ_7z020\axi_gpio\axi_gpio.srcs\sources_1\bd\bd_axi_gpio\bd_axi_gpio.bd> 
VHDL Output written to : e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/synth/bd_axi_gpio.v
VHDL Output written to : e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/sim/bd_axi_gpio.v
VHDL Output written to : e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/hdl/bd_axi_gpio_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/ip/bd_axi_gpio_auto_pc_0/bd_axi_gpio_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/hw_handoff/bd_axi_gpio.hwh
Generated Block Design Tcl file e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/hw_handoff/bd_axi_gpio_bd.tcl
Generated Hardware Definition File e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/synth/bd_axi_gpio.hwdef
generate_target: Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 1522.293 ; gain = 243.211
catch { config_ip_cache -export [get_ips -all bd_axi_gpio_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all bd_axi_gpio_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all bd_axi_gpio_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all bd_axi_gpio_auto_pc_0] }
export_ip_user_files -of_objects [get_files E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/bd_axi_gpio.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/bd_axi_gpio.bd]
launch_runs bd_axi_gpio_processing_system7_0_0_synth_1 bd_axi_gpio_rst_ps7_0_50M_0_synth_1 bd_axi_gpio_axi_gpio_0_0_synth_1 bd_axi_gpio_auto_pc_0_synth_1 -jobs 8
[Fri Sep 23 09:57:57 2022] Launched bd_axi_gpio_processing_system7_0_0_synth_1, bd_axi_gpio_rst_ps7_0_50M_0_synth_1, bd_axi_gpio_axi_gpio_0_0_synth_1, bd_axi_gpio_auto_pc_0_synth_1...
Run output will be captured here:
bd_axi_gpio_processing_system7_0_0_synth_1: E:/ZYNQ_7z020/axi_gpio/axi_gpio.runs/bd_axi_gpio_processing_system7_0_0_synth_1/runme.log
bd_axi_gpio_rst_ps7_0_50M_0_synth_1: E:/ZYNQ_7z020/axi_gpio/axi_gpio.runs/bd_axi_gpio_rst_ps7_0_50M_0_synth_1/runme.log
bd_axi_gpio_axi_gpio_0_0_synth_1: E:/ZYNQ_7z020/axi_gpio/axi_gpio.runs/bd_axi_gpio_axi_gpio_0_0_synth_1/runme.log
bd_axi_gpio_auto_pc_0_synth_1: E:/ZYNQ_7z020/axi_gpio/axi_gpio.runs/bd_axi_gpio_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/bd_axi_gpio.bd] -directory E:/ZYNQ_7z020/axi_gpio/axi_gpio.ip_user_files/sim_scripts -ip_user_files_dir E:/ZYNQ_7z020/axi_gpio/axi_gpio.ip_user_files -ipstatic_source_dir E:/ZYNQ_7z020/axi_gpio/axi_gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/ZYNQ_7z020/axi_gpio/axi_gpio.cache/compile_simlib/modelsim} {questa=E:/ZYNQ_7z020/axi_gpio/axi_gpio.cache/compile_simlib/questa} {riviera=E:/ZYNQ_7z020/axi_gpio/axi_gpio.cache/compile_simlib/riviera} {activehdl=E:/ZYNQ_7z020/axi_gpio/axi_gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/bd_axi_gpio.bd] -top
add_files -norecurse e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/hdl/bd_axi_gpio_wrapper.v
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Sep 23 10:03:01 2022] Launched synth_1...
Run output will be captured here: E:/ZYNQ_7z020/axi_gpio/axi_gpio.runs/synth_1/runme.log
[Fri Sep 23 10:03:01 2022] Launched impl_1...
Run output will be captured here: E:/ZYNQ_7z020/axi_gpio/axi_gpio.runs/impl_1/runme.log
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/sources_1/bd/bd_axi_gpio/bd_axi_gpio.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: bd_axi_gpio_wrapper
INFO: [Device 21-403] Loading part xc7z020clg400-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1974.074 ; gain = 297.742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_axi_gpio_wrapper' [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/hdl/bd_axi_gpio_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_axi_gpio' [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/synth/bd_axi_gpio.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_axi_gpio_axi_gpio_0_0' [E:/ZYNQ_7z020/axi_gpio/.Xil/Vivado-3808-DESKTOP-RHE0843/realtime/bd_axi_gpio_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_axi_gpio_axi_gpio_0_0' (1#1) [E:/ZYNQ_7z020/axi_gpio/.Xil/Vivado-3808-DESKTOP-RHE0843/realtime/bd_axi_gpio_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_axi_gpio_processing_system7_0_0' [E:/ZYNQ_7z020/axi_gpio/.Xil/Vivado-3808-DESKTOP-RHE0843/realtime/bd_axi_gpio_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_axi_gpio_processing_system7_0_0' (2#1) [E:/ZYNQ_7z020/axi_gpio/.Xil/Vivado-3808-DESKTOP-RHE0843/realtime/bd_axi_gpio_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_axi_gpio_ps7_0_axi_periph_0' [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/synth/bd_axi_gpio.v:296]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_80XB4K' [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/synth/bd_axi_gpio.v:601]
INFO: [Synth 8-6157] synthesizing module 'bd_axi_gpio_auto_pc_0' [E:/ZYNQ_7z020/axi_gpio/.Xil/Vivado-3808-DESKTOP-RHE0843/realtime/bd_axi_gpio_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_axi_gpio_auto_pc_0' (3#1) [E:/ZYNQ_7z020/axi_gpio/.Xil/Vivado-3808-DESKTOP-RHE0843/realtime/bd_axi_gpio_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'bd_axi_gpio_auto_pc_0' is unconnected for instance 'auto_pc' [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/synth/bd_axi_gpio.v:836]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'bd_axi_gpio_auto_pc_0' is unconnected for instance 'auto_pc' [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/synth/bd_axi_gpio.v:836]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'bd_axi_gpio_auto_pc_0' has 59 connections declared, but only 57 given [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/synth/bd_axi_gpio.v:836]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_80XB4K' (4#1) [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/synth/bd_axi_gpio.v:601]
INFO: [Synth 8-6155] done synthesizing module 'bd_axi_gpio_ps7_0_axi_periph_0' (5#1) [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/synth/bd_axi_gpio.v:296]
INFO: [Synth 8-6157] synthesizing module 'bd_axi_gpio_rst_ps7_0_50M_0' [E:/ZYNQ_7z020/axi_gpio/.Xil/Vivado-3808-DESKTOP-RHE0843/realtime/bd_axi_gpio_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_axi_gpio_rst_ps7_0_50M_0' (6#1) [E:/ZYNQ_7z020/axi_gpio/.Xil/Vivado-3808-DESKTOP-RHE0843/realtime/bd_axi_gpio_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_axi_gpio_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/synth/bd_axi_gpio.v:287]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_axi_gpio_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/synth/bd_axi_gpio.v:287]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_axi_gpio_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/synth/bd_axi_gpio.v:287]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'bd_axi_gpio_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/synth/bd_axi_gpio.v:287]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'bd_axi_gpio_rst_ps7_0_50M_0' has 10 connections declared, but only 6 given [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/synth/bd_axi_gpio.v:287]
INFO: [Synth 8-6155] done synthesizing module 'bd_axi_gpio' (7#1) [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/synth/bd_axi_gpio.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_axi_gpio_wrapper' (8#1) [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/hdl/bd_axi_gpio_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2026.574 ; gain = 350.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2044.500 ; gain = 368.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2044.500 ; gain = 368.168
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/ip/bd_axi_gpio_axi_gpio_0_0/bd_axi_gpio_axi_gpio_0_0.dcp' for cell 'bd_axi_gpio_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/ip/bd_axi_gpio_processing_system7_0_0/bd_axi_gpio_processing_system7_0_0.dcp' for cell 'bd_axi_gpio_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/ip/bd_axi_gpio_rst_ps7_0_50M_0/bd_axi_gpio_rst_ps7_0_50M_0.dcp' for cell 'bd_axi_gpio_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/ip/bd_axi_gpio_auto_pc_0/bd_axi_gpio_auto_pc_0.dcp' for cell 'bd_axi_gpio_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2066.113 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/ip/bd_axi_gpio_processing_system7_0_0/bd_axi_gpio_processing_system7_0_0.xdc] for cell 'bd_axi_gpio_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/ip/bd_axi_gpio_processing_system7_0_0/bd_axi_gpio_processing_system7_0_0.xdc] for cell 'bd_axi_gpio_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/ip/bd_axi_gpio_processing_system7_0_0/bd_axi_gpio_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_axi_gpio_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_axi_gpio_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/ip/bd_axi_gpio_rst_ps7_0_50M_0/bd_axi_gpio_rst_ps7_0_50M_0_board.xdc] for cell 'bd_axi_gpio_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/ip/bd_axi_gpio_rst_ps7_0_50M_0/bd_axi_gpio_rst_ps7_0_50M_0_board.xdc] for cell 'bd_axi_gpio_i/rst_ps7_0_50M/U0'
Parsing XDC File [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/ip/bd_axi_gpio_rst_ps7_0_50M_0/bd_axi_gpio_rst_ps7_0_50M_0.xdc] for cell 'bd_axi_gpio_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/ip/bd_axi_gpio_rst_ps7_0_50M_0/bd_axi_gpio_rst_ps7_0_50M_0.xdc] for cell 'bd_axi_gpio_i/rst_ps7_0_50M/U0'
Parsing XDC File [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/ip/bd_axi_gpio_axi_gpio_0_0/bd_axi_gpio_axi_gpio_0_0_board.xdc] for cell 'bd_axi_gpio_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/ip/bd_axi_gpio_axi_gpio_0_0/bd_axi_gpio_axi_gpio_0_0_board.xdc] for cell 'bd_axi_gpio_i/axi_gpio_0/U0'
Parsing XDC File [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/ip/bd_axi_gpio_axi_gpio_0_0/bd_axi_gpio_axi_gpio_0_0.xdc] for cell 'bd_axi_gpio_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/ZYNQ_7z020/axi_gpio/axi_gpio.gen/sources_1/bd/bd_axi_gpio/ip/bd_axi_gpio_axi_gpio_0_0/bd_axi_gpio_axi_gpio_0_0.xdc] for cell 'bd_axi_gpio_i/axi_gpio_0/U0'
Parsing XDC File [E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/constrs_1/new/pin_axi_gpio.xdc]
Finished Parsing XDC File [E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/constrs_1/new/pin_axi_gpio.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2145.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2261.594 ; gain = 585.262
27 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2261.594 ; gain = 700.238
set_property IOSTANDARD LVCMOS25 [get_ports [list {gpio_rtl_0_tri_o[3]} {gpio_rtl_0_tri_o[2]} {gpio_rtl_0_tri_o[1]} {gpio_rtl_0_tri_o[0]}]]
set_property IOSTANDARD LVCMOS18 [get_ports [list {gpio_rtl_0_tri_o[3]} {gpio_rtl_0_tri_o[2]} {gpio_rtl_0_tri_o[1]} {gpio_rtl_0_tri_o[0]}]]
set_property package_pin "" [get_ports [list  {gpio_rtl_0_tri_o[3]}]]
place_ports {gpio_rtl_0_tri_o[3]} M14
place_ports {gpio_rtl_0_tri_o[2]} M15
place_ports {gpio_rtl_0_tri_o[1]} J16
place_ports {gpio_rtl_0_tri_o[0]} K16
startgroup
set_property package_pin "" [get_ports [list  {gpio_rtl_0_tri_o[0]}]]
place_ports {gpio_rtl_0_tri_o[1]} K16
endgroup
place_ports {gpio_rtl_0_tri_o[0]} J16
set_property target_constrs_file E:/ZYNQ_7z020/axi_gpio/axi_gpio.srcs/constrs_1/new/pin_axi_gpio.xdc [current_fileset -constrset]
save_constraints -force
close_design
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Sep 23 10:14:14 2022] Launched impl_1...
Run output will be captured here: E:/ZYNQ_7z020/axi_gpio/axi_gpio.runs/impl_1/runme.log
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
write_hw_platform -fixed -include_bit -force -file E:/ZYNQ_7z020/axi_gpio/bd_axi_gpio_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: E:/ZYNQ_7z020/axi_gpio/bd_axi_gpio_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 1 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: E:/ZYNQ_7z020/axi_gpio/bd_axi_gpio_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2344.828 ; gain = 0.000
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 23 13:09:01 2022...
