
CONTROL_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000162f0  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001540  08016590  08016590  00017590  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08017ad0  08017ad0  00018ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08017ad8  08017ad8  00018ad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08017adc  08017adc  00018adc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000208  24000000  08017ae0  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00001498  24000208  08017ce8  00019208  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240016a0  08017ce8  000196a0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00019208  2**0
                  CONTENTS, READONLY
 10 .debug_info   000259e5  00000000  00000000  00019236  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004fe2  00000000  00000000  0003ec1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001ae0  00000000  00000000  00043c00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000014ba  00000000  00000000  000456e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003ef8d  00000000  00000000  00046b9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0002a0f0  00000000  00000000  00085b27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00181897  00000000  00000000  000afc17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  002314ae  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008668  00000000  00000000  002314f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000063  00000000  00000000  00239b5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000208 	.word	0x24000208
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08016578 	.word	0x08016578

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400020c 	.word	0x2400020c
 80002dc:	08016578 	.word	0x08016578

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	@ 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b9c0 	b.w	8000aa0 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f83e 	bl	80007a8 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__aeabi_d2lz>:
 8000738:	b508      	push	{r3, lr}
 800073a:	4602      	mov	r2, r0
 800073c:	460b      	mov	r3, r1
 800073e:	ec43 2b17 	vmov	d7, r2, r3
 8000742:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800074a:	d403      	bmi.n	8000754 <__aeabi_d2lz+0x1c>
 800074c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000750:	f000 b80a 	b.w	8000768 <__aeabi_d2ulz>
 8000754:	eeb1 7b47 	vneg.f64	d7, d7
 8000758:	ec51 0b17 	vmov	r0, r1, d7
 800075c:	f000 f804 	bl	8000768 <__aeabi_d2ulz>
 8000760:	4240      	negs	r0, r0
 8000762:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000766:	bd08      	pop	{r3, pc}

08000768 <__aeabi_d2ulz>:
 8000768:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 8000798 <__aeabi_d2ulz+0x30>
 800076c:	ec41 0b17 	vmov	d7, r0, r1
 8000770:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007a0 <__aeabi_d2ulz+0x38>
 8000774:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000778:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800077c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000780:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000784:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000788:	ee16 1a10 	vmov	r1, s12
 800078c:	ee17 0a90 	vmov	r0, s15
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	f3af 8000 	nop.w
 8000798:	00000000 	.word	0x00000000
 800079c:	3df00000 	.word	0x3df00000
 80007a0:	00000000 	.word	0x00000000
 80007a4:	41f00000 	.word	0x41f00000

080007a8 <__udivmoddi4>:
 80007a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007ac:	9d08      	ldr	r5, [sp, #32]
 80007ae:	468e      	mov	lr, r1
 80007b0:	4604      	mov	r4, r0
 80007b2:	4688      	mov	r8, r1
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d14a      	bne.n	800084e <__udivmoddi4+0xa6>
 80007b8:	428a      	cmp	r2, r1
 80007ba:	4617      	mov	r7, r2
 80007bc:	d962      	bls.n	8000884 <__udivmoddi4+0xdc>
 80007be:	fab2 f682 	clz	r6, r2
 80007c2:	b14e      	cbz	r6, 80007d8 <__udivmoddi4+0x30>
 80007c4:	f1c6 0320 	rsb	r3, r6, #32
 80007c8:	fa01 f806 	lsl.w	r8, r1, r6
 80007cc:	fa20 f303 	lsr.w	r3, r0, r3
 80007d0:	40b7      	lsls	r7, r6
 80007d2:	ea43 0808 	orr.w	r8, r3, r8
 80007d6:	40b4      	lsls	r4, r6
 80007d8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007dc:	fa1f fc87 	uxth.w	ip, r7
 80007e0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007e4:	0c23      	lsrs	r3, r4, #16
 80007e6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007ee:	fb01 f20c 	mul.w	r2, r1, ip
 80007f2:	429a      	cmp	r2, r3
 80007f4:	d909      	bls.n	800080a <__udivmoddi4+0x62>
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007fc:	f080 80ea 	bcs.w	80009d4 <__udivmoddi4+0x22c>
 8000800:	429a      	cmp	r2, r3
 8000802:	f240 80e7 	bls.w	80009d4 <__udivmoddi4+0x22c>
 8000806:	3902      	subs	r1, #2
 8000808:	443b      	add	r3, r7
 800080a:	1a9a      	subs	r2, r3, r2
 800080c:	b2a3      	uxth	r3, r4
 800080e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000812:	fb0e 2210 	mls	r2, lr, r0, r2
 8000816:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800081a:	fb00 fc0c 	mul.w	ip, r0, ip
 800081e:	459c      	cmp	ip, r3
 8000820:	d909      	bls.n	8000836 <__udivmoddi4+0x8e>
 8000822:	18fb      	adds	r3, r7, r3
 8000824:	f100 32ff 	add.w	r2, r0, #4294967295
 8000828:	f080 80d6 	bcs.w	80009d8 <__udivmoddi4+0x230>
 800082c:	459c      	cmp	ip, r3
 800082e:	f240 80d3 	bls.w	80009d8 <__udivmoddi4+0x230>
 8000832:	443b      	add	r3, r7
 8000834:	3802      	subs	r0, #2
 8000836:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800083a:	eba3 030c 	sub.w	r3, r3, ip
 800083e:	2100      	movs	r1, #0
 8000840:	b11d      	cbz	r5, 800084a <__udivmoddi4+0xa2>
 8000842:	40f3      	lsrs	r3, r6
 8000844:	2200      	movs	r2, #0
 8000846:	e9c5 3200 	strd	r3, r2, [r5]
 800084a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800084e:	428b      	cmp	r3, r1
 8000850:	d905      	bls.n	800085e <__udivmoddi4+0xb6>
 8000852:	b10d      	cbz	r5, 8000858 <__udivmoddi4+0xb0>
 8000854:	e9c5 0100 	strd	r0, r1, [r5]
 8000858:	2100      	movs	r1, #0
 800085a:	4608      	mov	r0, r1
 800085c:	e7f5      	b.n	800084a <__udivmoddi4+0xa2>
 800085e:	fab3 f183 	clz	r1, r3
 8000862:	2900      	cmp	r1, #0
 8000864:	d146      	bne.n	80008f4 <__udivmoddi4+0x14c>
 8000866:	4573      	cmp	r3, lr
 8000868:	d302      	bcc.n	8000870 <__udivmoddi4+0xc8>
 800086a:	4282      	cmp	r2, r0
 800086c:	f200 8105 	bhi.w	8000a7a <__udivmoddi4+0x2d2>
 8000870:	1a84      	subs	r4, r0, r2
 8000872:	eb6e 0203 	sbc.w	r2, lr, r3
 8000876:	2001      	movs	r0, #1
 8000878:	4690      	mov	r8, r2
 800087a:	2d00      	cmp	r5, #0
 800087c:	d0e5      	beq.n	800084a <__udivmoddi4+0xa2>
 800087e:	e9c5 4800 	strd	r4, r8, [r5]
 8000882:	e7e2      	b.n	800084a <__udivmoddi4+0xa2>
 8000884:	2a00      	cmp	r2, #0
 8000886:	f000 8090 	beq.w	80009aa <__udivmoddi4+0x202>
 800088a:	fab2 f682 	clz	r6, r2
 800088e:	2e00      	cmp	r6, #0
 8000890:	f040 80a4 	bne.w	80009dc <__udivmoddi4+0x234>
 8000894:	1a8a      	subs	r2, r1, r2
 8000896:	0c03      	lsrs	r3, r0, #16
 8000898:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800089c:	b280      	uxth	r0, r0
 800089e:	b2bc      	uxth	r4, r7
 80008a0:	2101      	movs	r1, #1
 80008a2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008a6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ae:	fb04 f20c 	mul.w	r2, r4, ip
 80008b2:	429a      	cmp	r2, r3
 80008b4:	d907      	bls.n	80008c6 <__udivmoddi4+0x11e>
 80008b6:	18fb      	adds	r3, r7, r3
 80008b8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008bc:	d202      	bcs.n	80008c4 <__udivmoddi4+0x11c>
 80008be:	429a      	cmp	r2, r3
 80008c0:	f200 80e0 	bhi.w	8000a84 <__udivmoddi4+0x2dc>
 80008c4:	46c4      	mov	ip, r8
 80008c6:	1a9b      	subs	r3, r3, r2
 80008c8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008cc:	fb0e 3312 	mls	r3, lr, r2, r3
 80008d0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008d4:	fb02 f404 	mul.w	r4, r2, r4
 80008d8:	429c      	cmp	r4, r3
 80008da:	d907      	bls.n	80008ec <__udivmoddi4+0x144>
 80008dc:	18fb      	adds	r3, r7, r3
 80008de:	f102 30ff 	add.w	r0, r2, #4294967295
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x142>
 80008e4:	429c      	cmp	r4, r3
 80008e6:	f200 80ca 	bhi.w	8000a7e <__udivmoddi4+0x2d6>
 80008ea:	4602      	mov	r2, r0
 80008ec:	1b1b      	subs	r3, r3, r4
 80008ee:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008f2:	e7a5      	b.n	8000840 <__udivmoddi4+0x98>
 80008f4:	f1c1 0620 	rsb	r6, r1, #32
 80008f8:	408b      	lsls	r3, r1
 80008fa:	fa22 f706 	lsr.w	r7, r2, r6
 80008fe:	431f      	orrs	r7, r3
 8000900:	fa0e f401 	lsl.w	r4, lr, r1
 8000904:	fa20 f306 	lsr.w	r3, r0, r6
 8000908:	fa2e fe06 	lsr.w	lr, lr, r6
 800090c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000910:	4323      	orrs	r3, r4
 8000912:	fa00 f801 	lsl.w	r8, r0, r1
 8000916:	fa1f fc87 	uxth.w	ip, r7
 800091a:	fbbe f0f9 	udiv	r0, lr, r9
 800091e:	0c1c      	lsrs	r4, r3, #16
 8000920:	fb09 ee10 	mls	lr, r9, r0, lr
 8000924:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000928:	fb00 fe0c 	mul.w	lr, r0, ip
 800092c:	45a6      	cmp	lr, r4
 800092e:	fa02 f201 	lsl.w	r2, r2, r1
 8000932:	d909      	bls.n	8000948 <__udivmoddi4+0x1a0>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f100 3aff 	add.w	sl, r0, #4294967295
 800093a:	f080 809c 	bcs.w	8000a76 <__udivmoddi4+0x2ce>
 800093e:	45a6      	cmp	lr, r4
 8000940:	f240 8099 	bls.w	8000a76 <__udivmoddi4+0x2ce>
 8000944:	3802      	subs	r0, #2
 8000946:	443c      	add	r4, r7
 8000948:	eba4 040e 	sub.w	r4, r4, lr
 800094c:	fa1f fe83 	uxth.w	lr, r3
 8000950:	fbb4 f3f9 	udiv	r3, r4, r9
 8000954:	fb09 4413 	mls	r4, r9, r3, r4
 8000958:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800095c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000960:	45a4      	cmp	ip, r4
 8000962:	d908      	bls.n	8000976 <__udivmoddi4+0x1ce>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f103 3eff 	add.w	lr, r3, #4294967295
 800096a:	f080 8082 	bcs.w	8000a72 <__udivmoddi4+0x2ca>
 800096e:	45a4      	cmp	ip, r4
 8000970:	d97f      	bls.n	8000a72 <__udivmoddi4+0x2ca>
 8000972:	3b02      	subs	r3, #2
 8000974:	443c      	add	r4, r7
 8000976:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800097a:	eba4 040c 	sub.w	r4, r4, ip
 800097e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000982:	4564      	cmp	r4, ip
 8000984:	4673      	mov	r3, lr
 8000986:	46e1      	mov	r9, ip
 8000988:	d362      	bcc.n	8000a50 <__udivmoddi4+0x2a8>
 800098a:	d05f      	beq.n	8000a4c <__udivmoddi4+0x2a4>
 800098c:	b15d      	cbz	r5, 80009a6 <__udivmoddi4+0x1fe>
 800098e:	ebb8 0203 	subs.w	r2, r8, r3
 8000992:	eb64 0409 	sbc.w	r4, r4, r9
 8000996:	fa04 f606 	lsl.w	r6, r4, r6
 800099a:	fa22 f301 	lsr.w	r3, r2, r1
 800099e:	431e      	orrs	r6, r3
 80009a0:	40cc      	lsrs	r4, r1
 80009a2:	e9c5 6400 	strd	r6, r4, [r5]
 80009a6:	2100      	movs	r1, #0
 80009a8:	e74f      	b.n	800084a <__udivmoddi4+0xa2>
 80009aa:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ae:	0c01      	lsrs	r1, r0, #16
 80009b0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009b4:	b280      	uxth	r0, r0
 80009b6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ba:	463b      	mov	r3, r7
 80009bc:	4638      	mov	r0, r7
 80009be:	463c      	mov	r4, r7
 80009c0:	46b8      	mov	r8, r7
 80009c2:	46be      	mov	lr, r7
 80009c4:	2620      	movs	r6, #32
 80009c6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ca:	eba2 0208 	sub.w	r2, r2, r8
 80009ce:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009d2:	e766      	b.n	80008a2 <__udivmoddi4+0xfa>
 80009d4:	4601      	mov	r1, r0
 80009d6:	e718      	b.n	800080a <__udivmoddi4+0x62>
 80009d8:	4610      	mov	r0, r2
 80009da:	e72c      	b.n	8000836 <__udivmoddi4+0x8e>
 80009dc:	f1c6 0220 	rsb	r2, r6, #32
 80009e0:	fa2e f302 	lsr.w	r3, lr, r2
 80009e4:	40b7      	lsls	r7, r6
 80009e6:	40b1      	lsls	r1, r6
 80009e8:	fa20 f202 	lsr.w	r2, r0, r2
 80009ec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009f0:	430a      	orrs	r2, r1
 80009f2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009f6:	b2bc      	uxth	r4, r7
 80009f8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a02:	fb08 f904 	mul.w	r9, r8, r4
 8000a06:	40b0      	lsls	r0, r6
 8000a08:	4589      	cmp	r9, r1
 8000a0a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a0e:	b280      	uxth	r0, r0
 8000a10:	d93e      	bls.n	8000a90 <__udivmoddi4+0x2e8>
 8000a12:	1879      	adds	r1, r7, r1
 8000a14:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a18:	d201      	bcs.n	8000a1e <__udivmoddi4+0x276>
 8000a1a:	4589      	cmp	r9, r1
 8000a1c:	d81f      	bhi.n	8000a5e <__udivmoddi4+0x2b6>
 8000a1e:	eba1 0109 	sub.w	r1, r1, r9
 8000a22:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a26:	fb09 f804 	mul.w	r8, r9, r4
 8000a2a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a2e:	b292      	uxth	r2, r2
 8000a30:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a34:	4542      	cmp	r2, r8
 8000a36:	d229      	bcs.n	8000a8c <__udivmoddi4+0x2e4>
 8000a38:	18ba      	adds	r2, r7, r2
 8000a3a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a3e:	d2c4      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a40:	4542      	cmp	r2, r8
 8000a42:	d2c2      	bcs.n	80009ca <__udivmoddi4+0x222>
 8000a44:	f1a9 0102 	sub.w	r1, r9, #2
 8000a48:	443a      	add	r2, r7
 8000a4a:	e7be      	b.n	80009ca <__udivmoddi4+0x222>
 8000a4c:	45f0      	cmp	r8, lr
 8000a4e:	d29d      	bcs.n	800098c <__udivmoddi4+0x1e4>
 8000a50:	ebbe 0302 	subs.w	r3, lr, r2
 8000a54:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a58:	3801      	subs	r0, #1
 8000a5a:	46e1      	mov	r9, ip
 8000a5c:	e796      	b.n	800098c <__udivmoddi4+0x1e4>
 8000a5e:	eba7 0909 	sub.w	r9, r7, r9
 8000a62:	4449      	add	r1, r9
 8000a64:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a68:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6c:	fb09 f804 	mul.w	r8, r9, r4
 8000a70:	e7db      	b.n	8000a2a <__udivmoddi4+0x282>
 8000a72:	4673      	mov	r3, lr
 8000a74:	e77f      	b.n	8000976 <__udivmoddi4+0x1ce>
 8000a76:	4650      	mov	r0, sl
 8000a78:	e766      	b.n	8000948 <__udivmoddi4+0x1a0>
 8000a7a:	4608      	mov	r0, r1
 8000a7c:	e6fd      	b.n	800087a <__udivmoddi4+0xd2>
 8000a7e:	443b      	add	r3, r7
 8000a80:	3a02      	subs	r2, #2
 8000a82:	e733      	b.n	80008ec <__udivmoddi4+0x144>
 8000a84:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a88:	443b      	add	r3, r7
 8000a8a:	e71c      	b.n	80008c6 <__udivmoddi4+0x11e>
 8000a8c:	4649      	mov	r1, r9
 8000a8e:	e79c      	b.n	80009ca <__udivmoddi4+0x222>
 8000a90:	eba1 0109 	sub.w	r1, r1, r9
 8000a94:	46c4      	mov	ip, r8
 8000a96:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9a:	fb09 f804 	mul.w	r8, r9, r4
 8000a9e:	e7c4      	b.n	8000a2a <__udivmoddi4+0x282>

08000aa0 <__aeabi_idiv0>:
 8000aa0:	4770      	bx	lr
 8000aa2:	bf00      	nop

08000aa4 <KalmanFilter>:
//=====¿ª¹Ø=====//
int8_t switch_state= 0;

// ---------- 内部函数 ----------
static float KalmanFilter(float measurement)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	ed87 0a01 	vstr	s0, [r7, #4]
    P = P + Q;
 8000aae:	4b24      	ldr	r3, [pc, #144]	@ (8000b40 <KalmanFilter+0x9c>)
 8000ab0:	ed93 7a00 	vldr	s14, [r3]
 8000ab4:	4b23      	ldr	r3, [pc, #140]	@ (8000b44 <KalmanFilter+0xa0>)
 8000ab6:	edd3 7a00 	vldr	s15, [r3]
 8000aba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000abe:	4b20      	ldr	r3, [pc, #128]	@ (8000b40 <KalmanFilter+0x9c>)
 8000ac0:	edc3 7a00 	vstr	s15, [r3]
    K = P / (P + R);
 8000ac4:	4b1e      	ldr	r3, [pc, #120]	@ (8000b40 <KalmanFilter+0x9c>)
 8000ac6:	edd3 6a00 	vldr	s13, [r3]
 8000aca:	4b1d      	ldr	r3, [pc, #116]	@ (8000b40 <KalmanFilter+0x9c>)
 8000acc:	ed93 7a00 	vldr	s14, [r3]
 8000ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8000b48 <KalmanFilter+0xa4>)
 8000ad2:	edd3 7a00 	vldr	s15, [r3]
 8000ad6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ada:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ade:	4b1b      	ldr	r3, [pc, #108]	@ (8000b4c <KalmanFilter+0xa8>)
 8000ae0:	edc3 7a00 	vstr	s15, [r3]
    x = x + K * (measurement - x);
 8000ae4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b50 <KalmanFilter+0xac>)
 8000ae6:	edd3 7a00 	vldr	s15, [r3]
 8000aea:	ed97 7a01 	vldr	s14, [r7, #4]
 8000aee:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000af2:	4b16      	ldr	r3, [pc, #88]	@ (8000b4c <KalmanFilter+0xa8>)
 8000af4:	edd3 7a00 	vldr	s15, [r3]
 8000af8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000afc:	4b14      	ldr	r3, [pc, #80]	@ (8000b50 <KalmanFilter+0xac>)
 8000afe:	edd3 7a00 	vldr	s15, [r3]
 8000b02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b06:	4b12      	ldr	r3, [pc, #72]	@ (8000b50 <KalmanFilter+0xac>)
 8000b08:	edc3 7a00 	vstr	s15, [r3]
    P = (1 - K) * P;
 8000b0c:	4b0f      	ldr	r3, [pc, #60]	@ (8000b4c <KalmanFilter+0xa8>)
 8000b0e:	edd3 7a00 	vldr	s15, [r3]
 8000b12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000b16:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000b1a:	4b09      	ldr	r3, [pc, #36]	@ (8000b40 <KalmanFilter+0x9c>)
 8000b1c:	edd3 7a00 	vldr	s15, [r3]
 8000b20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b24:	4b06      	ldr	r3, [pc, #24]	@ (8000b40 <KalmanFilter+0x9c>)
 8000b26:	edc3 7a00 	vstr	s15, [r3]
    return x;
 8000b2a:	4b09      	ldr	r3, [pc, #36]	@ (8000b50 <KalmanFilter+0xac>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	ee07 3a90 	vmov	s15, r3
}
 8000b32:	eeb0 0a67 	vmov.f32	s0, s15
 8000b36:	370c      	adds	r7, #12
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3e:	4770      	bx	lr
 8000b40:	2400000c 	.word	0x2400000c
 8000b44:	24000004 	.word	0x24000004
 8000b48:	24000008 	.word	0x24000008
 8000b4c:	24000244 	.word	0x24000244
 8000b50:	24000240 	.word	0x24000240

08000b54 <OD_Init>:

// ---------- 初始化 ----------
void OD_Init(void)
{
 8000b54:	b480      	push	{r7}
 8000b56:	af00      	add	r7, sp, #0
    interation_count = 0;
 8000b58:	4b10      	ldr	r3, [pc, #64]	@ (8000b9c <OD_Init+0x48>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	801a      	strh	r2, [r3, #0]
    total_value = 0;
 8000b5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ba0 <OD_Init+0x4c>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	601a      	str	r2, [r3, #0]
    baseline_value = 0;
 8000b64:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba4 <OD_Init+0x50>)
 8000b66:	f04f 0200 	mov.w	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
    min_log_value = 0;
 8000b6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ba8 <OD_Init+0x54>)
 8000b6e:	f04f 0200 	mov.w	r2, #0
 8000b72:	601a      	str	r2, [r3, #0]
    od_result = 0;
 8000b74:	4b0d      	ldr	r3, [pc, #52]	@ (8000bac <OD_Init+0x58>)
 8000b76:	f04f 0200 	mov.w	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
    x = 0;
 8000b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb0 <OD_Init+0x5c>)
 8000b7e:	f04f 0200 	mov.w	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]
    P = 1.0f;
 8000b84:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb4 <OD_Init+0x60>)
 8000b86:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8000b8a:	601a      	str	r2, [r3, #0]
    switch_state = 1;
 8000b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8000bb8 <OD_Init+0x64>)
 8000b8e:	2201      	movs	r2, #1
 8000b90:	701a      	strb	r2, [r3, #0]
}
 8000b92:	bf00      	nop
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr
 8000b9c:	24000000 	.word	0x24000000
 8000ba0:	2400022c 	.word	0x2400022c
 8000ba4:	24000230 	.word	0x24000230
 8000ba8:	24000238 	.word	0x24000238
 8000bac:	24000234 	.word	0x24000234
 8000bb0:	24000240 	.word	0x24000240
 8000bb4:	2400000c 	.word	0x2400000c
 8000bb8:	24000248 	.word	0x24000248

08000bbc <Get_Data>:

int32_t Get_Data()
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b086      	sub	sp, #24
 8000bc0:	af00      	add	r7, sp, #0
    int32_t results1 = 0;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	617b      	str	r3, [r7, #20]
    int32_t results2 = 0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	613b      	str	r3, [r7, #16]
    int32_t results = 0;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	607b      	str	r3, [r7, #4]
    // ¿ªLED
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000bce:	2201      	movs	r2, #1
 8000bd0:	2140      	movs	r1, #64	@ 0x40
 8000bd2:	4834      	ldr	r0, [pc, #208]	@ (8000ca4 <Get_Data+0xe8>)
 8000bd4:	f009 fcec 	bl	800a5b0 <HAL_GPIO_WritePin>
    HAL_Delay(1500);
 8000bd8:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000bdc:	f004 fe96 	bl	800590c <HAL_Delay>

    for (int i = 0; i < 40; i++)
 8000be0:	2300      	movs	r3, #0
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	e01e      	b.n	8000c24 <Get_Data+0x68>
    {   uint16_t adc_data = 0;
 8000be6:	2300      	movs	r3, #0
 8000be8:	807b      	strh	r3, [r7, #2]
    	Get_MAN_CH_Data(MAN_CH_2, &adc_data);  // CH2 ±39.0625mV
 8000bea:	1cbb      	adds	r3, r7, #2
 8000bec:	4619      	mov	r1, r3
 8000bee:	f44f 4048 	mov.w	r0, #51200	@ 0xc800
 8000bf2:	f000 fbc5 	bl	8001380 <Get_MAN_CH_Data>

         data1 = adc_data;
 8000bf6:	887b      	ldrh	r3, [r7, #2]
 8000bf8:	461a      	mov	r2, r3
 8000bfa:	4b2b      	ldr	r3, [pc, #172]	@ (8000ca8 <Get_Data+0xec>)
 8000bfc:	601a      	str	r2, [r3, #0]
        if(data1 == INT32_MIN)
 8000bfe:	4b2a      	ldr	r3, [pc, #168]	@ (8000ca8 <Get_Data+0xec>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c06:	d101      	bne.n	8000c0c <Get_Data+0x50>
        {
            return 0;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	e047      	b.n	8000c9c <Get_Data+0xe0>
        }
        results1 = results1 + data1;
 8000c0c:	4b26      	ldr	r3, [pc, #152]	@ (8000ca8 <Get_Data+0xec>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	697a      	ldr	r2, [r7, #20]
 8000c12:	4413      	add	r3, r2
 8000c14:	617b      	str	r3, [r7, #20]
       printf("result1:%ld\n",results1);
 8000c16:	6979      	ldr	r1, [r7, #20]
 8000c18:	4824      	ldr	r0, [pc, #144]	@ (8000cac <Get_Data+0xf0>)
 8000c1a:	f011 fddf 	bl	80127dc <iprintf>
    for (int i = 0; i < 40; i++)
 8000c1e:	68fb      	ldr	r3, [r7, #12]
 8000c20:	3301      	adds	r3, #1
 8000c22:	60fb      	str	r3, [r7, #12]
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	2b27      	cmp	r3, #39	@ 0x27
 8000c28:	dddd      	ble.n	8000be6 <Get_Data+0x2a>
    }

    // ¹ØLED
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	2140      	movs	r1, #64	@ 0x40
 8000c2e:	481d      	ldr	r0, [pc, #116]	@ (8000ca4 <Get_Data+0xe8>)
 8000c30:	f009 fcbe 	bl	800a5b0 <HAL_GPIO_WritePin>
    HAL_Delay(1500);
 8000c34:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000c38:	f004 fe68 	bl	800590c <HAL_Delay>
    for (int i = 0; i < 40; i++)
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	60bb      	str	r3, [r7, #8]
 8000c40:	e01e      	b.n	8000c80 <Get_Data+0xc4>
    {
    	uint16_t adc_data = 0;
 8000c42:	2300      	movs	r3, #0
 8000c44:	803b      	strh	r3, [r7, #0]
    	Get_MAN_CH_Data(MAN_CH_2, &adc_data);  // CH2 ±39.0625mV
 8000c46:	463b      	mov	r3, r7
 8000c48:	4619      	mov	r1, r3
 8000c4a:	f44f 4048 	mov.w	r0, #51200	@ 0xc800
 8000c4e:	f000 fb97 	bl	8001380 <Get_MAN_CH_Data>
        data2 = adc_data ;
 8000c52:	883b      	ldrh	r3, [r7, #0]
 8000c54:	461a      	mov	r2, r3
 8000c56:	4b16      	ldr	r3, [pc, #88]	@ (8000cb0 <Get_Data+0xf4>)
 8000c58:	601a      	str	r2, [r3, #0]
        if(data2 == INT32_MIN)
 8000c5a:	4b15      	ldr	r3, [pc, #84]	@ (8000cb0 <Get_Data+0xf4>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c62:	d101      	bne.n	8000c68 <Get_Data+0xac>
        {
            return 0;
 8000c64:	2300      	movs	r3, #0
 8000c66:	e019      	b.n	8000c9c <Get_Data+0xe0>
        }
        results2 = results2 + data2;
 8000c68:	4b11      	ldr	r3, [pc, #68]	@ (8000cb0 <Get_Data+0xf4>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	693a      	ldr	r2, [r7, #16]
 8000c6e:	4413      	add	r3, r2
 8000c70:	613b      	str	r3, [r7, #16]
      printf("result2:%ld\n",results2);
 8000c72:	6939      	ldr	r1, [r7, #16]
 8000c74:	480f      	ldr	r0, [pc, #60]	@ (8000cb4 <Get_Data+0xf8>)
 8000c76:	f011 fdb1 	bl	80127dc <iprintf>
    for (int i = 0; i < 40; i++)
 8000c7a:	68bb      	ldr	r3, [r7, #8]
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	60bb      	str	r3, [r7, #8]
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	2b27      	cmp	r3, #39	@ 0x27
 8000c84:	dddd      	ble.n	8000c42 <Get_Data+0x86>
    }

    results = ((results1 - results2) / 40);
 8000c86:	697a      	ldr	r2, [r7, #20]
 8000c88:	693b      	ldr	r3, [r7, #16]
 8000c8a:	1ad3      	subs	r3, r2, r3
 8000c8c:	4a0a      	ldr	r2, [pc, #40]	@ (8000cb8 <Get_Data+0xfc>)
 8000c8e:	fb82 1203 	smull	r1, r2, r2, r3
 8000c92:	1112      	asrs	r2, r2, #4
 8000c94:	17db      	asrs	r3, r3, #31
 8000c96:	1ad3      	subs	r3, r2, r3
 8000c98:	607b      	str	r3, [r7, #4]
    return results;
 8000c9a:	687b      	ldr	r3, [r7, #4]
}
 8000c9c:	4618      	mov	r0, r3
 8000c9e:	3718      	adds	r7, #24
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	58020000 	.word	0x58020000
 8000ca8:	24000224 	.word	0x24000224
 8000cac:	08016590 	.word	0x08016590
 8000cb0:	24000228 	.word	0x24000228
 8000cb4:	080165a0 	.word	0x080165a0
 8000cb8:	66666667 	.word	0x66666667

08000cbc <OD_Task>:

void OD_Task(void){
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	ed2d 8b02 	vpush	{d8}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af02      	add	r7, sp, #8
	if(switch_state)
 8000cc6:	4b86      	ldr	r3, [pc, #536]	@ (8000ee0 <OD_Task+0x224>)
 8000cc8:	f993 3000 	ldrsb.w	r3, [r3]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	f000 8100 	beq.w	8000ed2 <OD_Task+0x216>
					{
		//printf("OD_Task executed, switch_state: %d\n", switch_state); // 新增调试打印
	        raw_result = Get_Data();
 8000cd2:	f7ff ff73 	bl	8000bbc <Get_Data>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	4a82      	ldr	r2, [pc, #520]	@ (8000ee4 <OD_Task+0x228>)
 8000cda:	6013      	str	r3, [r2, #0]

	        if (interation_count < Max_Interation - Min_Interation)
 8000cdc:	4b82      	ldr	r3, [pc, #520]	@ (8000ee8 <OD_Task+0x22c>)
 8000cde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ce2:	2b13      	cmp	r3, #19
 8000ce4:	dc09      	bgt.n	8000cfa <OD_Task+0x3e>
	        {
	            interation_count++;
 8000ce6:	4b80      	ldr	r3, [pc, #512]	@ (8000ee8 <OD_Task+0x22c>)
 8000ce8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cec:	b29b      	uxth	r3, r3
 8000cee:	3301      	adds	r3, #1
 8000cf0:	b29b      	uxth	r3, r3
 8000cf2:	b21a      	sxth	r2, r3
 8000cf4:	4b7c      	ldr	r3, [pc, #496]	@ (8000ee8 <OD_Task+0x22c>)
 8000cf6:	801a      	strh	r2, [r3, #0]
	            float filtered_value = KalmanFilter(od_result);
							if (filtered_value < 0) filtered_value = 0;
							printf("filtered_OD_value: %.6f ,baseline_value: %.6f \r\n",filtered_value, baseline_value);
	        }
				}
}
 8000cf8:	e0eb      	b.n	8000ed2 <OD_Task+0x216>
	        else if (interation_count >= Max_Interation - Min_Interation && interation_count < Max_Interation)
 8000cfa:	4b7b      	ldr	r3, [pc, #492]	@ (8000ee8 <OD_Task+0x22c>)
 8000cfc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d00:	2b13      	cmp	r3, #19
 8000d02:	dd32      	ble.n	8000d6a <OD_Task+0xae>
 8000d04:	4b78      	ldr	r3, [pc, #480]	@ (8000ee8 <OD_Task+0x22c>)
 8000d06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d0a:	2b27      	cmp	r3, #39	@ 0x27
 8000d0c:	dc2d      	bgt.n	8000d6a <OD_Task+0xae>
	            interation_count++;
 8000d0e:	4b76      	ldr	r3, [pc, #472]	@ (8000ee8 <OD_Task+0x22c>)
 8000d10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	3301      	adds	r3, #1
 8000d18:	b29b      	uxth	r3, r3
 8000d1a:	b21a      	sxth	r2, r3
 8000d1c:	4b72      	ldr	r3, [pc, #456]	@ (8000ee8 <OD_Task+0x22c>)
 8000d1e:	801a      	strh	r2, [r3, #0]
	            total_value += raw_result;
 8000d20:	4b72      	ldr	r3, [pc, #456]	@ (8000eec <OD_Task+0x230>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a6f      	ldr	r2, [pc, #444]	@ (8000ee4 <OD_Task+0x228>)
 8000d26:	6812      	ldr	r2, [r2, #0]
 8000d28:	4413      	add	r3, r2
 8000d2a:	4a70      	ldr	r2, [pc, #448]	@ (8000eec <OD_Task+0x230>)
 8000d2c:	6013      	str	r3, [r2, #0]
	            baseline_value = (float)total_value / (interation_count - Min_Interation);
 8000d2e:	4b6f      	ldr	r3, [pc, #444]	@ (8000eec <OD_Task+0x230>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	ee07 3a90 	vmov	s15, r3
 8000d36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000d3a:	4b6b      	ldr	r3, [pc, #428]	@ (8000ee8 <OD_Task+0x22c>)
 8000d3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d40:	3b14      	subs	r3, #20
 8000d42:	ee07 3a90 	vmov	s15, r3
 8000d46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d4a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d4e:	4b68      	ldr	r3, [pc, #416]	@ (8000ef0 <OD_Task+0x234>)
 8000d50:	edc3 7a00 	vstr	s15, [r3]
	            printf("OD Baseline Calculated,baseline_value: %.6f \r\n", baseline_value);
 8000d54:	4b66      	ldr	r3, [pc, #408]	@ (8000ef0 <OD_Task+0x234>)
 8000d56:	edd3 7a00 	vldr	s15, [r3]
 8000d5a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d5e:	ec53 2b17 	vmov	r2, r3, d7
 8000d62:	4864      	ldr	r0, [pc, #400]	@ (8000ef4 <OD_Task+0x238>)
 8000d64:	f011 fd3a 	bl	80127dc <iprintf>
}
 8000d68:	e0b3      	b.n	8000ed2 <OD_Task+0x216>
	            if (raw_result <= 0)
 8000d6a:	4b5e      	ldr	r3, [pc, #376]	@ (8000ee4 <OD_Task+0x228>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	dc15      	bgt.n	8000d9e <OD_Task+0xe2>
	                od_result = od_result;
 8000d72:	4b61      	ldr	r3, [pc, #388]	@ (8000ef8 <OD_Task+0x23c>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a60      	ldr	r2, [pc, #384]	@ (8000ef8 <OD_Task+0x23c>)
 8000d78:	6013      	str	r3, [r2, #0]
	                printf("OD_value: %.6f ,baseline_value: %.6f \r\n",od_result, baseline_value);
 8000d7a:	4b5f      	ldr	r3, [pc, #380]	@ (8000ef8 <OD_Task+0x23c>)
 8000d7c:	edd3 7a00 	vldr	s15, [r3]
 8000d80:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000d84:	4b5a      	ldr	r3, [pc, #360]	@ (8000ef0 <OD_Task+0x234>)
 8000d86:	edd3 7a00 	vldr	s15, [r3]
 8000d8a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000d8e:	ed8d 7b00 	vstr	d7, [sp]
 8000d92:	ec53 2b16 	vmov	r2, r3, d6
 8000d96:	4859      	ldr	r0, [pc, #356]	@ (8000efc <OD_Task+0x240>)
 8000d98:	f011 fd20 	bl	80127dc <iprintf>
 8000d9c:	e076      	b.n	8000e8c <OD_Task+0x1d0>
	            else if (raw_result < baseline_value)
 8000d9e:	4b51      	ldr	r3, [pc, #324]	@ (8000ee4 <OD_Task+0x228>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	ee07 3a90 	vmov	s15, r3
 8000da6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000daa:	4b51      	ldr	r3, [pc, #324]	@ (8000ef0 <OD_Task+0x234>)
 8000dac:	edd3 7a00 	vldr	s15, [r3]
 8000db0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000db8:	d538      	bpl.n	8000e2c <OD_Task+0x170>
									float log_value = log10( baseline_value/ raw_result);
 8000dba:	4b4d      	ldr	r3, [pc, #308]	@ (8000ef0 <OD_Task+0x234>)
 8000dbc:	edd3 6a00 	vldr	s13, [r3]
 8000dc0:	4b48      	ldr	r3, [pc, #288]	@ (8000ee4 <OD_Task+0x228>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	ee07 3a90 	vmov	s15, r3
 8000dc8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dcc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dd0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000dd4:	eeb0 0b47 	vmov.f64	d0, d7
 8000dd8:	f015 f966 	bl	80160a8 <log10>
 8000ddc:	eeb0 7b40 	vmov.f64	d7, d0
 8000de0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000de4:	edc7 7a00 	vstr	s15, [r7]
									if (log_value > min_log_value)
 8000de8:	4b45      	ldr	r3, [pc, #276]	@ (8000f00 <OD_Task+0x244>)
 8000dea:	edd3 7a00 	vldr	s15, [r3]
 8000dee:	ed97 7a00 	vldr	s14, [r7]
 8000df2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000df6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dfa:	dd02      	ble.n	8000e02 <OD_Task+0x146>
											min_log_value = log_value;
 8000dfc:	4a40      	ldr	r2, [pc, #256]	@ (8000f00 <OD_Task+0x244>)
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	6013      	str	r3, [r2, #0]
	                od_result = log_value;
 8000e02:	4a3d      	ldr	r2, [pc, #244]	@ (8000ef8 <OD_Task+0x23c>)
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	6013      	str	r3, [r2, #0]
	                printf("OD_value: %.6f ,baseline_value: %.6f \r\n",od_result, baseline_value);
 8000e08:	4b3b      	ldr	r3, [pc, #236]	@ (8000ef8 <OD_Task+0x23c>)
 8000e0a:	edd3 7a00 	vldr	s15, [r3]
 8000e0e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000e12:	4b37      	ldr	r3, [pc, #220]	@ (8000ef0 <OD_Task+0x234>)
 8000e14:	edd3 7a00 	vldr	s15, [r3]
 8000e18:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e1c:	ed8d 7b00 	vstr	d7, [sp]
 8000e20:	ec53 2b16 	vmov	r2, r3, d6
 8000e24:	4835      	ldr	r0, [pc, #212]	@ (8000efc <OD_Task+0x240>)
 8000e26:	f011 fcd9 	bl	80127dc <iprintf>
 8000e2a:	e02f      	b.n	8000e8c <OD_Task+0x1d0>
								od_result = min_log_value + log10(raw_result / baseline_value);
 8000e2c:	4b34      	ldr	r3, [pc, #208]	@ (8000f00 <OD_Task+0x244>)
 8000e2e:	edd3 7a00 	vldr	s15, [r3]
 8000e32:	eeb7 8ae7 	vcvt.f64.f32	d8, s15
 8000e36:	4b2b      	ldr	r3, [pc, #172]	@ (8000ee4 <OD_Task+0x228>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	ee07 3a90 	vmov	s15, r3
 8000e3e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000e42:	4b2b      	ldr	r3, [pc, #172]	@ (8000ef0 <OD_Task+0x234>)
 8000e44:	ed93 7a00 	vldr	s14, [r3]
 8000e48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e4c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e50:	eeb0 0b47 	vmov.f64	d0, d7
 8000e54:	f015 f928 	bl	80160a8 <log10>
 8000e58:	eeb0 7b40 	vmov.f64	d7, d0
 8000e5c:	ee38 7b07 	vadd.f64	d7, d8, d7
 8000e60:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e64:	4b24      	ldr	r3, [pc, #144]	@ (8000ef8 <OD_Task+0x23c>)
 8000e66:	edc3 7a00 	vstr	s15, [r3]
								printf("OD_value: %.6f ,baseline_value: %.6f \r\n",od_result, baseline_value);
 8000e6a:	4b23      	ldr	r3, [pc, #140]	@ (8000ef8 <OD_Task+0x23c>)
 8000e6c:	edd3 7a00 	vldr	s15, [r3]
 8000e70:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000e74:	4b1e      	ldr	r3, [pc, #120]	@ (8000ef0 <OD_Task+0x234>)
 8000e76:	edd3 7a00 	vldr	s15, [r3]
 8000e7a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e7e:	ed8d 7b00 	vstr	d7, [sp]
 8000e82:	ec53 2b16 	vmov	r2, r3, d6
 8000e86:	481d      	ldr	r0, [pc, #116]	@ (8000efc <OD_Task+0x240>)
 8000e88:	f011 fca8 	bl	80127dc <iprintf>
	            float filtered_value = KalmanFilter(od_result);
 8000e8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ef8 <OD_Task+0x23c>)
 8000e8e:	edd3 7a00 	vldr	s15, [r3]
 8000e92:	eeb0 0a67 	vmov.f32	s0, s15
 8000e96:	f7ff fe05 	bl	8000aa4 <KalmanFilter>
 8000e9a:	ed87 0a01 	vstr	s0, [r7, #4]
							if (filtered_value < 0) filtered_value = 0;
 8000e9e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000ea2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eaa:	d502      	bpl.n	8000eb2 <OD_Task+0x1f6>
 8000eac:	f04f 0300 	mov.w	r3, #0
 8000eb0:	607b      	str	r3, [r7, #4]
							printf("filtered_OD_value: %.6f ,baseline_value: %.6f \r\n",filtered_value, baseline_value);
 8000eb2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000eb6:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8000eba:	4b0d      	ldr	r3, [pc, #52]	@ (8000ef0 <OD_Task+0x234>)
 8000ebc:	edd3 7a00 	vldr	s15, [r3]
 8000ec0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000ec4:	ed8d 7b00 	vstr	d7, [sp]
 8000ec8:	ec53 2b16 	vmov	r2, r3, d6
 8000ecc:	480d      	ldr	r0, [pc, #52]	@ (8000f04 <OD_Task+0x248>)
 8000ece:	f011 fc85 	bl	80127dc <iprintf>
}
 8000ed2:	bf00      	nop
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	ecbd 8b02 	vpop	{d8}
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	24000248 	.word	0x24000248
 8000ee4:	2400023c 	.word	0x2400023c
 8000ee8:	24000000 	.word	0x24000000
 8000eec:	2400022c 	.word	0x2400022c
 8000ef0:	24000230 	.word	0x24000230
 8000ef4:	080165b0 	.word	0x080165b0
 8000ef8:	24000234 	.word	0x24000234
 8000efc:	080165e0 	.word	0x080165e0
 8000f00:	24000238 	.word	0x24000238
 8000f04:	08016608 	.word	0x08016608

08000f08 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b08a      	sub	sp, #40	@ 0x28
 8000f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f0e:	f107 031c 	add.w	r3, r7, #28
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	605a      	str	r2, [r3, #4]
 8000f18:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f1a:	463b      	mov	r3, r7
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]
 8000f28:	615a      	str	r2, [r3, #20]
 8000f2a:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f2c:	4b31      	ldr	r3, [pc, #196]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f2e:	4a32      	ldr	r2, [pc, #200]	@ (8000ff8 <MX_ADC1_Init+0xf0>)
 8000f30:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000f32:	4b30      	ldr	r3, [pc, #192]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f34:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000f38:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000f3a:	4b2e      	ldr	r3, [pc, #184]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f40:	4b2c      	ldr	r3, [pc, #176]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f46:	4b2b      	ldr	r3, [pc, #172]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f48:	2204      	movs	r2, #4
 8000f4a:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f4c:	4b29      	ldr	r3, [pc, #164]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f4e:	2200      	movs	r2, #0
 8000f50:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f52:	4b28      	ldr	r3, [pc, #160]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f54:	2200      	movs	r2, #0
 8000f56:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;
 8000f58:	4b26      	ldr	r3, [pc, #152]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f5e:	4b25      	ldr	r3, [pc, #148]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f64:	4b23      	ldr	r3, [pc, #140]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f6a:	4b22      	ldr	r3, [pc, #136]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000f70:	4b20      	ldr	r3, [pc, #128]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f76:	4b1f      	ldr	r3, [pc, #124]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000f7c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f82:	4b1c      	ldr	r3, [pc, #112]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 8000f8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f90:	4818      	ldr	r0, [pc, #96]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000f92:	f004 ff51 	bl	8005e38 <HAL_ADC_Init>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000f9c:	f001 f9a5 	bl	80022ea <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000fa4:	f107 031c 	add.w	r3, r7, #28
 8000fa8:	4619      	mov	r1, r3
 8000faa:	4812      	ldr	r0, [pc, #72]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000fac:	f006 f8ae 	bl	800710c <HAL_ADCEx_MultiModeConfigChannel>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000fb6:	f001 f998 	bl	80022ea <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000fba:	4b10      	ldr	r3, [pc, #64]	@ (8000ffc <MX_ADC1_Init+0xf4>)
 8000fbc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fbe:	2306      	movs	r3, #6
 8000fc0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fc6:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000fca:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fcc:	2304      	movs	r3, #4
 8000fce:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fd8:	463b      	mov	r3, r7
 8000fda:	4619      	mov	r1, r3
 8000fdc:	4805      	ldr	r0, [pc, #20]	@ (8000ff4 <MX_ADC1_Init+0xec>)
 8000fde:	f005 facd 	bl	800657c <HAL_ADC_ConfigChannel>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8000fe8:	f001 f97f 	bl	80022ea <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fec:	bf00      	nop
 8000fee:	3728      	adds	r7, #40	@ 0x28
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	2400024c 	.word	0x2400024c
 8000ff8:	40022000 	.word	0x40022000
 8000ffc:	10c00010 	.word	0x10c00010

08001000 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b088      	sub	sp, #32
 8001004:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001006:	1d3b      	adds	r3, r7, #4
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	605a      	str	r2, [r3, #4]
 800100e:	609a      	str	r2, [r3, #8]
 8001010:	60da      	str	r2, [r3, #12]
 8001012:	611a      	str	r2, [r3, #16]
 8001014:	615a      	str	r2, [r3, #20]
 8001016:	619a      	str	r2, [r3, #24]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001018:	4b2b      	ldr	r3, [pc, #172]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800101a:	4a2c      	ldr	r2, [pc, #176]	@ (80010cc <MX_ADC2_Init+0xcc>)
 800101c:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800101e:	4b2a      	ldr	r3, [pc, #168]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001020:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001024:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8001026:	4b28      	ldr	r3, [pc, #160]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001028:	2200      	movs	r2, #0
 800102a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800102c:	4b26      	ldr	r3, [pc, #152]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800102e:	2200      	movs	r2, #0
 8001030:	60da      	str	r2, [r3, #12]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001032:	4b25      	ldr	r3, [pc, #148]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001034:	2204      	movs	r2, #4
 8001036:	611a      	str	r2, [r3, #16]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001038:	4b23      	ldr	r3, [pc, #140]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800103a:	2200      	movs	r2, #0
 800103c:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800103e:	4b22      	ldr	r3, [pc, #136]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001040:	2200      	movs	r2, #0
 8001042:	755a      	strb	r2, [r3, #21]
  hadc2.Init.NbrOfConversion = 1;
 8001044:	4b20      	ldr	r3, [pc, #128]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001046:	2201      	movs	r2, #1
 8001048:	619a      	str	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800104a:	4b1f      	ldr	r3, [pc, #124]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800104c:	2200      	movs	r2, #0
 800104e:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001050:	4b1d      	ldr	r3, [pc, #116]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001052:	2200      	movs	r2, #0
 8001054:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001056:	4b1c      	ldr	r3, [pc, #112]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001058:	2200      	movs	r2, #0
 800105a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800105c:	4b1a      	ldr	r3, [pc, #104]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800105e:	2200      	movs	r2, #0
 8001060:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001062:	4b19      	ldr	r3, [pc, #100]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001064:	2200      	movs	r2, #0
 8001066:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001068:	4b17      	ldr	r3, [pc, #92]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800106a:	2200      	movs	r2, #0
 800106c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 800106e:	4b16      	ldr	r3, [pc, #88]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001070:	2200      	movs	r2, #0
 8001072:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Oversampling.Ratio = 1;
 8001076:	4b14      	ldr	r3, [pc, #80]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 8001078:	2201      	movs	r2, #1
 800107a:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800107c:	4812      	ldr	r0, [pc, #72]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 800107e:	f004 fedb 	bl	8005e38 <HAL_ADC_Init>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <MX_ADC2_Init+0x8c>
  {
    Error_Handler();
 8001088:	f001 f92f 	bl	80022ea <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800108c:	4b10      	ldr	r3, [pc, #64]	@ (80010d0 <MX_ADC2_Init+0xd0>)
 800108e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001090:	2306      	movs	r3, #6
 8001092:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001094:	2300      	movs	r3, #0
 8001096:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001098:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800109c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800109e:	2304      	movs	r3, #4
 80010a0:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80010a6:	2300      	movs	r3, #0
 80010a8:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80010aa:	1d3b      	adds	r3, r7, #4
 80010ac:	4619      	mov	r1, r3
 80010ae:	4806      	ldr	r0, [pc, #24]	@ (80010c8 <MX_ADC2_Init+0xc8>)
 80010b0:	f005 fa64 	bl	800657c <HAL_ADC_ConfigChannel>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_ADC2_Init+0xbe>
  {
    Error_Handler();
 80010ba:	f001 f916 	bl	80022ea <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80010be:	bf00      	nop
 80010c0:	3720      	adds	r7, #32
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	240002b0 	.word	0x240002b0
 80010cc:	40022100 	.word	0x40022100
 80010d0:	14f00020 	.word	0x14f00020

080010d4 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b08c      	sub	sp, #48	@ 0x30
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010dc:	f107 031c 	add.w	r3, r7, #28
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]
 80010ea:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a46      	ldr	r2, [pc, #280]	@ (800120c <HAL_ADC_MspInit+0x138>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d14e      	bne.n	8001194 <HAL_ADC_MspInit+0xc0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80010f6:	4b46      	ldr	r3, [pc, #280]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	3301      	adds	r3, #1
 80010fc:	4a44      	ldr	r2, [pc, #272]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80010fe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001100:	4b43      	ldr	r3, [pc, #268]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d10e      	bne.n	8001126 <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001108:	4b42      	ldr	r3, [pc, #264]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 800110a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800110e:	4a41      	ldr	r2, [pc, #260]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001110:	f043 0320 	orr.w	r3, r3, #32
 8001114:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001118:	4b3e      	ldr	r3, [pc, #248]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 800111a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800111e:	f003 0320 	and.w	r3, r3, #32
 8001122:	61bb      	str	r3, [r7, #24]
 8001124:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001126:	4b3b      	ldr	r3, [pc, #236]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001128:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800112c:	4a39      	ldr	r2, [pc, #228]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 800112e:	f043 0304 	orr.w	r3, r3, #4
 8001132:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001136:	4b37      	ldr	r3, [pc, #220]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001138:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800113c:	f003 0304 	and.w	r3, r3, #4
 8001140:	617b      	str	r3, [r7, #20]
 8001142:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001144:	4b33      	ldr	r3, [pc, #204]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001146:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800114a:	4a32      	ldr	r2, [pc, #200]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 800114c:	f043 0302 	orr.w	r3, r3, #2
 8001150:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001154:	4b2f      	ldr	r3, [pc, #188]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 8001156:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800115a:	f003 0302 	and.w	r3, r3, #2
 800115e:	613b      	str	r3, [r7, #16]
 8001160:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_INP4
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001162:	2310      	movs	r3, #16
 8001164:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001166:	2303      	movs	r3, #3
 8001168:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116a:	2300      	movs	r3, #0
 800116c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800116e:	f107 031c 	add.w	r3, r7, #28
 8001172:	4619      	mov	r1, r3
 8001174:	4828      	ldr	r0, [pc, #160]	@ (8001218 <HAL_ADC_MspInit+0x144>)
 8001176:	f009 f86b 	bl	800a250 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800117a:	2302      	movs	r3, #2
 800117c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800117e:	2303      	movs	r3, #3
 8001180:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001182:	2300      	movs	r3, #0
 8001184:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001186:	f107 031c 	add.w	r3, r7, #28
 800118a:	4619      	mov	r1, r3
 800118c:	4823      	ldr	r0, [pc, #140]	@ (800121c <HAL_ADC_MspInit+0x148>)
 800118e:	f009 f85f 	bl	800a250 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8001192:	e037      	b.n	8001204 <HAL_ADC_MspInit+0x130>
  else if(adcHandle->Instance==ADC2)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a21      	ldr	r2, [pc, #132]	@ (8001220 <HAL_ADC_MspInit+0x14c>)
 800119a:	4293      	cmp	r3, r2
 800119c:	d132      	bne.n	8001204 <HAL_ADC_MspInit+0x130>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800119e:	4b1c      	ldr	r3, [pc, #112]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	3301      	adds	r3, #1
 80011a4:	4a1a      	ldr	r2, [pc, #104]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80011a6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80011a8:	4b19      	ldr	r3, [pc, #100]	@ (8001210 <HAL_ADC_MspInit+0x13c>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b01      	cmp	r3, #1
 80011ae:	d10e      	bne.n	80011ce <HAL_ADC_MspInit+0xfa>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80011b0:	4b18      	ldr	r3, [pc, #96]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011b2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80011b6:	4a17      	ldr	r2, [pc, #92]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011b8:	f043 0320 	orr.w	r3, r3, #32
 80011bc:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80011c0:	4b14      	ldr	r3, [pc, #80]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011c2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80011c6:	f003 0320 	and.w	r3, r3, #32
 80011ca:	60fb      	str	r3, [r7, #12]
 80011cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ce:	4b11      	ldr	r3, [pc, #68]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011d0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011d4:	4a0f      	ldr	r2, [pc, #60]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011d6:	f043 0302 	orr.w	r3, r3, #2
 80011da:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011de:	4b0d      	ldr	r3, [pc, #52]	@ (8001214 <HAL_ADC_MspInit+0x140>)
 80011e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011e4:	f003 0302 	and.w	r3, r3, #2
 80011e8:	60bb      	str	r3, [r7, #8]
 80011ea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80011ec:	2302      	movs	r3, #2
 80011ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011f0:	2303      	movs	r3, #3
 80011f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011f8:	f107 031c 	add.w	r3, r7, #28
 80011fc:	4619      	mov	r1, r3
 80011fe:	4807      	ldr	r0, [pc, #28]	@ (800121c <HAL_ADC_MspInit+0x148>)
 8001200:	f009 f826 	bl	800a250 <HAL_GPIO_Init>
}
 8001204:	bf00      	nop
 8001206:	3730      	adds	r7, #48	@ 0x30
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40022000 	.word	0x40022000
 8001210:	24000314 	.word	0x24000314
 8001214:	58024400 	.word	0x58024400
 8001218:	58020800 	.word	0x58020800
 800121c:	58020400 	.word	0x58020400
 8001220:	40022100 	.word	0x40022100

08001224 <ADS8688_Write_Command>:

extern SPI_HandleTypeDef hspi4;

// 写命令函数
void ADS8688_Write_Command(uint16_t com)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	80fb      	strh	r3, [r7, #6]
    uint8_t wr_data[2];
    wr_data[0] = (uint8_t)(com >> 8);
 800122e:	88fb      	ldrh	r3, [r7, #6]
 8001230:	0a1b      	lsrs	r3, r3, #8
 8001232:	b29b      	uxth	r3, r3
 8001234:	b2db      	uxtb	r3, r3
 8001236:	733b      	strb	r3, [r7, #12]
    wr_data[1] = (uint8_t)(com & 0xFF);
 8001238:	88fb      	ldrh	r3, [r7, #6]
 800123a:	b2db      	uxtb	r3, r3
 800123c:	737b      	strb	r3, [r7, #13]

    ADS8688_CS_LOW();
 800123e:	2200      	movs	r2, #0
 8001240:	2110      	movs	r1, #16
 8001242:	480a      	ldr	r0, [pc, #40]	@ (800126c <ADS8688_Write_Command+0x48>)
 8001244:	f009 f9b4 	bl	800a5b0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi4, wr_data, 2, HAL_MAX_DELAY);
 8001248:	f107 010c 	add.w	r1, r7, #12
 800124c:	f04f 33ff 	mov.w	r3, #4294967295
 8001250:	2202      	movs	r2, #2
 8001252:	4807      	ldr	r0, [pc, #28]	@ (8001270 <ADS8688_Write_Command+0x4c>)
 8001254:	f00d f808 	bl	800e268 <HAL_SPI_Transmit>
    ADS8688_CS_HIGH();
 8001258:	2201      	movs	r2, #1
 800125a:	2110      	movs	r1, #16
 800125c:	4803      	ldr	r0, [pc, #12]	@ (800126c <ADS8688_Write_Command+0x48>)
 800125e:	f009 f9a7 	bl	800a5b0 <HAL_GPIO_WritePin>
}
 8001262:	bf00      	nop
 8001264:	3710      	adds	r7, #16
 8001266:	46bd      	mov	sp, r7
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	58021000 	.word	0x58021000
 8001270:	24000ae0 	.word	0x24000ae0

08001274 <ADS8688_Write_Program>:

// 写寄存器函数
void ADS8688_Write_Program(uint8_t addr, uint8_t data)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
 800127a:	4603      	mov	r3, r0
 800127c:	460a      	mov	r2, r1
 800127e:	71fb      	strb	r3, [r7, #7]
 8001280:	4613      	mov	r3, r2
 8001282:	71bb      	strb	r3, [r7, #6]
    uint8_t wr_data[2];
    wr_data[0] = (addr << 1) | 0x01;
 8001284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	b25b      	sxtb	r3, r3
 800128c:	f043 0301 	orr.w	r3, r3, #1
 8001290:	b25b      	sxtb	r3, r3
 8001292:	b2db      	uxtb	r3, r3
 8001294:	733b      	strb	r3, [r7, #12]
    wr_data[1] = data;
 8001296:	79bb      	ldrb	r3, [r7, #6]
 8001298:	737b      	strb	r3, [r7, #13]

    ADS8688_CS_LOW();
 800129a:	2200      	movs	r2, #0
 800129c:	2110      	movs	r1, #16
 800129e:	480a      	ldr	r0, [pc, #40]	@ (80012c8 <ADS8688_Write_Program+0x54>)
 80012a0:	f009 f986 	bl	800a5b0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi4, wr_data, 2, HAL_MAX_DELAY);
 80012a4:	f107 010c 	add.w	r1, r7, #12
 80012a8:	f04f 33ff 	mov.w	r3, #4294967295
 80012ac:	2202      	movs	r2, #2
 80012ae:	4807      	ldr	r0, [pc, #28]	@ (80012cc <ADS8688_Write_Program+0x58>)
 80012b0:	f00c ffda 	bl	800e268 <HAL_SPI_Transmit>
    ADS8688_CS_HIGH();
 80012b4:	2201      	movs	r2, #1
 80012b6:	2110      	movs	r1, #16
 80012b8:	4803      	ldr	r0, [pc, #12]	@ (80012c8 <ADS8688_Write_Program+0x54>)
 80012ba:	f009 f979 	bl	800a5b0 <HAL_GPIO_WritePin>
}
 80012be:	bf00      	nop
 80012c0:	3710      	adds	r7, #16
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
 80012c6:	bf00      	nop
 80012c8:	58021000 	.word	0x58021000
 80012cc:	24000ae0 	.word	0x24000ae0

080012d0 <ADS8688_Init>:

// 初始化函数（全部通道 0~10.24V）
void ADS8688_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
    ADS8688_DAISY_LOW();
 80012d4:	2200      	movs	r2, #0
 80012d6:	2108      	movs	r1, #8
 80012d8:	4826      	ldr	r0, [pc, #152]	@ (8001374 <ADS8688_Init+0xa4>)
 80012da:	f009 f969 	bl	800a5b0 <HAL_GPIO_WritePin>

    // 硬件复位
    ADS8688_RST_LOW();
 80012de:	2200      	movs	r2, #0
 80012e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012e4:	4824      	ldr	r0, [pc, #144]	@ (8001378 <ADS8688_Init+0xa8>)
 80012e6:	f009 f963 	bl	800a5b0 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 80012ea:	2002      	movs	r0, #2
 80012ec:	f004 fb0e 	bl	800590c <HAL_Delay>
    ADS8688_RST_HIGH();
 80012f0:	2201      	movs	r2, #1
 80012f2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012f6:	4820      	ldr	r0, [pc, #128]	@ (8001378 <ADS8688_Init+0xa8>)
 80012f8:	f009 f95a 	bl	800a5b0 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 80012fc:	2002      	movs	r0, #2
 80012fe:	f004 fb05 	bl	800590c <HAL_Delay>

    // 软件复位
    ADS8688_Write_Command(RST);
 8001302:	f44f 4005 	mov.w	r0, #34048	@ 0x8500
 8001306:	f7ff ff8d 	bl	8001224 <ADS8688_Write_Command>
    HAL_Delay(2);
 800130a:	2002      	movs	r0, #2
 800130c:	f004 fafe 	bl	800590c <HAL_Delay>

    // 所有通道：单极 0–10.24V
    ADS8688_Write_Program(CH0_INPUT_RANGE, VREF_U_25);
 8001310:	2105      	movs	r1, #5
 8001312:	2005      	movs	r0, #5
 8001314:	f7ff ffae 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH1_INPUT_RANGE, VREF_U_25);
 8001318:	2105      	movs	r1, #5
 800131a:	2006      	movs	r0, #6
 800131c:	f7ff ffaa 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH2_INPUT_RANGE, VREF_B_0625);
 8001320:	2102      	movs	r1, #2
 8001322:	2007      	movs	r0, #7
 8001324:	f7ff ffa6 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH3_INPUT_RANGE, VREF_U_25);
 8001328:	2105      	movs	r1, #5
 800132a:	2008      	movs	r0, #8
 800132c:	f7ff ffa2 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH4_INPUT_RANGE, VREF_U_25);
 8001330:	2105      	movs	r1, #5
 8001332:	2009      	movs	r0, #9
 8001334:	f7ff ff9e 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH5_INPUT_RANGE, VREF_U_25);
 8001338:	2105      	movs	r1, #5
 800133a:	200a      	movs	r0, #10
 800133c:	f7ff ff9a 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH6_INPUT_RANGE, VREF_U_25);
 8001340:	2105      	movs	r1, #5
 8001342:	200b      	movs	r0, #11
 8001344:	f7ff ff96 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(CH7_INPUT_RANGE, VREF_U_25);
 8001348:	2105      	movs	r1, #5
 800134a:	200c      	movs	r0, #12
 800134c:	f7ff ff92 	bl	8001274 <ADS8688_Write_Program>

    // 启用全部通道
    ADS8688_Write_Program(CH_PWR_DN, 0x00);
 8001350:	2100      	movs	r1, #0
 8001352:	2002      	movs	r0, #2
 8001354:	f7ff ff8e 	bl	8001274 <ADS8688_Write_Program>
    ADS8688_Write_Program(AUTO_SEQ_EN, 0xFF);
 8001358:	21ff      	movs	r1, #255	@ 0xff
 800135a:	2001      	movs	r0, #1
 800135c:	f7ff ff8a 	bl	8001274 <ADS8688_Write_Program>

    // 选择通道 0 开始
    ADS8688_Write_Command(MAN_CH_0);
 8001360:	f44f 4040 	mov.w	r0, #49152	@ 0xc000
 8001364:	f7ff ff5e 	bl	8001224 <ADS8688_Write_Command>

    printf("ADS8688 Initialized: CH2 ±39.0625mV, CH0/1/3~7 4–20mA\r\n");
 8001368:	4804      	ldr	r0, [pc, #16]	@ (800137c <ADS8688_Init+0xac>)
 800136a:	f011 faa7 	bl	80128bc <puts>
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	58021000 	.word	0x58021000
 8001378:	58020800 	.word	0x58020800
 800137c:	0801663c 	.word	0x0801663c

08001380 <Get_MAN_CH_Data>:

// 读取单通道原始值
void Get_MAN_CH_Data(uint16_t ch, uint16_t *data)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b088      	sub	sp, #32
 8001384:	af02      	add	r7, sp, #8
 8001386:	4603      	mov	r3, r0
 8001388:	6039      	str	r1, [r7, #0]
 800138a:	80fb      	strh	r3, [r7, #6]
    uint8_t Tx[4] = {0}, Rx[4] = {0};
 800138c:	2300      	movs	r3, #0
 800138e:	617b      	str	r3, [r7, #20]
 8001390:	2300      	movs	r3, #0
 8001392:	613b      	str	r3, [r7, #16]

    ADS8688_Write_Command(ch);
 8001394:	88fb      	ldrh	r3, [r7, #6]
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff ff44 	bl	8001224 <ADS8688_Write_Command>
    for (volatile int i = 0; i < 10; i++);  // 简单延时
 800139c:	2300      	movs	r3, #0
 800139e:	60fb      	str	r3, [r7, #12]
 80013a0:	e002      	b.n	80013a8 <Get_MAN_CH_Data+0x28>
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	3301      	adds	r3, #1
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	2b09      	cmp	r3, #9
 80013ac:	ddf9      	ble.n	80013a2 <Get_MAN_CH_Data+0x22>

    ADS8688_CS_LOW();
 80013ae:	2200      	movs	r2, #0
 80013b0:	2110      	movs	r1, #16
 80013b2:	4811      	ldr	r0, [pc, #68]	@ (80013f8 <Get_MAN_CH_Data+0x78>)
 80013b4:	f009 f8fc 	bl	800a5b0 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi4, Tx, Rx, 4, HAL_MAX_DELAY);
 80013b8:	f107 0210 	add.w	r2, r7, #16
 80013bc:	f107 0114 	add.w	r1, r7, #20
 80013c0:	f04f 33ff 	mov.w	r3, #4294967295
 80013c4:	9300      	str	r3, [sp, #0]
 80013c6:	2304      	movs	r3, #4
 80013c8:	480c      	ldr	r0, [pc, #48]	@ (80013fc <Get_MAN_CH_Data+0x7c>)
 80013ca:	f00d f93b 	bl	800e644 <HAL_SPI_TransmitReceive>
    ADS8688_CS_HIGH();
 80013ce:	2201      	movs	r2, #1
 80013d0:	2110      	movs	r1, #16
 80013d2:	4809      	ldr	r0, [pc, #36]	@ (80013f8 <Get_MAN_CH_Data+0x78>)
 80013d4:	f009 f8ec 	bl	800a5b0 <HAL_GPIO_WritePin>

    *data = ((uint16_t)Rx[2] << 8) | Rx[3];
 80013d8:	7cbb      	ldrb	r3, [r7, #18]
 80013da:	b21b      	sxth	r3, r3
 80013dc:	021b      	lsls	r3, r3, #8
 80013de:	b21a      	sxth	r2, r3
 80013e0:	7cfb      	ldrb	r3, [r7, #19]
 80013e2:	b21b      	sxth	r3, r3
 80013e4:	4313      	orrs	r3, r2
 80013e6:	b21b      	sxth	r3, r3
 80013e8:	b29a      	uxth	r2, r3
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	801a      	strh	r2, [r3, #0]
}
 80013ee:	bf00      	nop
 80013f0:	3718      	adds	r7, #24
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	58021000 	.word	0x58021000
 80013fc:	24000ae0 	.word	0x24000ae0

08001400 <ADS8688_ReadOxygen>:

// 读取指定通道并换算为 mA 与 DO(%)
void ADS8688_ReadOxygen(uint8_t ch)
{
 8001400:	b5b0      	push	{r4, r5, r7, lr}
 8001402:	b0a0      	sub	sp, #128	@ 0x80
 8001404:	af06      	add	r7, sp, #24
 8001406:	4603      	mov	r3, r0
 8001408:	71fb      	strb	r3, [r7, #7]
    if (ch > 7) return; // 防止越界
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	2b07      	cmp	r3, #7
 800140e:	f200 80a1 	bhi.w	8001554 <ADS8688_ReadOxygen+0x154>

    const uint16_t channels[8] = {
 8001412:	4b52      	ldr	r3, [pc, #328]	@ (800155c <ADS8688_ReadOxygen+0x15c>)
 8001414:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8001418:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800141a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        MAN_CH_0, MAN_CH_1, MAN_CH_2, MAN_CH_3,
        MAN_CH_4, MAN_CH_5, MAN_CH_6, MAN_CH_7
    };
    const char *names[8] = {
 800141e:	4b50      	ldr	r3, [pc, #320]	@ (8001560 <ADS8688_ReadOxygen+0x160>)
 8001420:	f107 0410 	add.w	r4, r7, #16
 8001424:	461d      	mov	r5, r3
 8001426:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001428:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800142a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800142e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        "CH0","CH1","CH2","CH3","CH4","CH5","CH6","CH7"
    };
    // ==== 校准参数 ====
    // 实测电压点：4 mA → 约 1.996 V，20 mA → 约 9.980 V
    const float V_ZERO = 1.996f;   // V @ 4 mA
 8001432:	4b4c      	ldr	r3, [pc, #304]	@ (8001564 <ADS8688_ReadOxygen+0x164>)
 8001434:	663b      	str	r3, [r7, #96]	@ 0x60
    const float V_FULL = 9.980f;   // V @ 20 mA
 8001436:	4b4c      	ldr	r3, [pc, #304]	@ (8001568 <ADS8688_ReadOxygen+0x168>)
 8001438:	65fb      	str	r3, [r7, #92]	@ 0x5c
    const float V_FS = 10.24f;     // ADS8688 满量程电压 (V)
 800143a:	4b4c      	ldr	r3, [pc, #304]	@ (800156c <ADS8688_ReadOxygen+0x16c>)
 800143c:	65bb      	str	r3, [r7, #88]	@ 0x58
    const float ADC_FULL = 65536.0f;
 800143e:	f04f 438f 	mov.w	r3, #1199570944	@ 0x47800000
 8001442:	657b      	str	r3, [r7, #84]	@ 0x54

    // 量程对应的溶氧上下限 (mg/L)
    const float DO_LRV = 0.0f;     // 4 mA 对应 0 mg/L
 8001444:	f04f 0300 	mov.w	r3, #0
 8001448:	653b      	str	r3, [r7, #80]	@ 0x50
    const float DO_URV = 20.0f;    // 20 mA 对应 20 mg/L
 800144a:	4b49      	ldr	r3, [pc, #292]	@ (8001570 <ADS8688_ReadOxygen+0x170>)
 800144c:	64fb      	str	r3, [r7, #76]	@ 0x4c

        uint16_t adc_data;
        Get_MAN_CH_Data(channels[ch], &adc_data);
 800144e:	79fb      	ldrb	r3, [r7, #7]
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	3368      	adds	r3, #104	@ 0x68
 8001454:	443b      	add	r3, r7
 8001456:	f833 3c38 	ldrh.w	r3, [r3, #-56]
 800145a:	f107 020e 	add.w	r2, r7, #14
 800145e:	4611      	mov	r1, r2
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff ff8d 	bl	8001380 <Get_MAN_CH_Data>

        // 1. ADC码 → 电压 (V)
        float voltage = (float)adc_data * V_FS / ADC_FULL;
 8001466:	89fb      	ldrh	r3, [r7, #14]
 8001468:	ee07 3a90 	vmov	s15, r3
 800146c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001470:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001474:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001478:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 800147c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001480:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48

        // 2. 电压 → 电流 (mA)，含两点校准补偿
        float current_mA = (voltage - V_ZERO) / (V_FULL - V_ZERO) * 16.0f + 4.0f;
 8001484:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8001488:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 800148c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001490:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8001494:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001498:	ee37 7a67 	vsub.f32	s14, s14, s15
 800149c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014a0:	eeb3 7a00 	vmov.f32	s14, #48	@ 0x41800000  16.0
 80014a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014a8:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80014ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014b0:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44

        // 4. 线性换算成溶氧 mg/L
        float ratio = (current_mA - 4.0f) / 16.0f;
 80014b4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80014b8:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80014bc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80014c0:	eef3 6a00 	vmov.f32	s13, #48	@ 0x41800000  16.0
 80014c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014c8:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
        if (ratio < 0.0f) ratio = 0.0f;
 80014cc:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80014d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d8:	d502      	bpl.n	80014e0 <ADS8688_ReadOxygen+0xe0>
 80014da:	f04f 0300 	mov.w	r3, #0
 80014de:	667b      	str	r3, [r7, #100]	@ 0x64
        if (ratio > 1.0f) ratio = 1.0f;
 80014e0:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 80014e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80014e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014f0:	dd02      	ble.n	80014f8 <ADS8688_ReadOxygen+0xf8>
 80014f2:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80014f6:	667b      	str	r3, [r7, #100]	@ 0x64
        float DO_mgL = ratio * (DO_URV - DO_LRV) + DO_LRV;
 80014f8:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80014fc:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001500:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001504:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 8001508:	ee67 7a27 	vmul.f32	s15, s14, s15
 800150c:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8001510:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001514:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

        // 5. 打印结果
        printf("%s: %7.3f V | %6.3f mA | DO=%6.2f mg/L | adc=0x%04X\r\n",
 8001518:	79fb      	ldrb	r3, [r7, #7]
 800151a:	009b      	lsls	r3, r3, #2
 800151c:	3368      	adds	r3, #104	@ 0x68
 800151e:	443b      	add	r3, r7
 8001520:	f853 1c58 	ldr.w	r1, [r3, #-88]
 8001524:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001528:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 800152c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001530:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001534:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8001538:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800153c:	89fb      	ldrh	r3, [r7, #14]
 800153e:	9304      	str	r3, [sp, #16]
 8001540:	ed8d 6b02 	vstr	d6, [sp, #8]
 8001544:	ed8d 7b00 	vstr	d7, [sp]
 8001548:	ec53 2b15 	vmov	r2, r3, d5
 800154c:	4809      	ldr	r0, [pc, #36]	@ (8001574 <ADS8688_ReadOxygen+0x174>)
 800154e:	f011 f945 	bl	80127dc <iprintf>
 8001552:	e000      	b.n	8001556 <ADS8688_ReadOxygen+0x156>
    if (ch > 7) return; // 防止越界
 8001554:	bf00      	nop
               names[ch], voltage, current_mA, DO_mgL, adc_data);

}
 8001556:	3768      	adds	r7, #104	@ 0x68
 8001558:	46bd      	mov	sp, r7
 800155a:	bdb0      	pop	{r4, r5, r7, pc}
 800155c:	080166b0 	.word	0x080166b0
 8001560:	080166e0 	.word	0x080166e0
 8001564:	3fff7cee 	.word	0x3fff7cee
 8001568:	411fae14 	.word	0x411fae14
 800156c:	4123d70a 	.word	0x4123d70a
 8001570:	41a00000 	.word	0x41a00000
 8001574:	08016678 	.word	0x08016678

08001578 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800157e:	4b39      	ldr	r3, [pc, #228]	@ (8001664 <MX_DMA_Init+0xec>)
 8001580:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001584:	4a37      	ldr	r2, [pc, #220]	@ (8001664 <MX_DMA_Init+0xec>)
 8001586:	f043 0301 	orr.w	r3, r3, #1
 800158a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800158e:	4b35      	ldr	r3, [pc, #212]	@ (8001664 <MX_DMA_Init+0xec>)
 8001590:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001594:	f003 0301 	and.w	r3, r3, #1
 8001598:	607b      	str	r3, [r7, #4]
 800159a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800159c:	4b31      	ldr	r3, [pc, #196]	@ (8001664 <MX_DMA_Init+0xec>)
 800159e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80015a2:	4a30      	ldr	r2, [pc, #192]	@ (8001664 <MX_DMA_Init+0xec>)
 80015a4:	f043 0302 	orr.w	r3, r3, #2
 80015a8:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80015ac:	4b2d      	ldr	r3, [pc, #180]	@ (8001664 <MX_DMA_Init+0xec>)
 80015ae:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80015b2:	f003 0302 	and.w	r3, r3, #2
 80015b6:	603b      	str	r3, [r7, #0]
 80015b8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 80015ba:	2200      	movs	r2, #0
 80015bc:	2100      	movs	r1, #0
 80015be:	200b      	movs	r0, #11
 80015c0:	f005 ff5d 	bl	800747e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80015c4:	200b      	movs	r0, #11
 80015c6:	f005 ff74 	bl	80074b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 80015ca:	2200      	movs	r2, #0
 80015cc:	2100      	movs	r1, #0
 80015ce:	200c      	movs	r0, #12
 80015d0:	f005 ff55 	bl	800747e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80015d4:	200c      	movs	r0, #12
 80015d6:	f005 ff6c 	bl	80074b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 80015da:	2200      	movs	r2, #0
 80015dc:	2100      	movs	r1, #0
 80015de:	200d      	movs	r0, #13
 80015e0:	f005 ff4d 	bl	800747e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 80015e4:	200d      	movs	r0, #13
 80015e6:	f005 ff64 	bl	80074b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80015ea:	2200      	movs	r2, #0
 80015ec:	2100      	movs	r1, #0
 80015ee:	200e      	movs	r0, #14
 80015f0:	f005 ff45 	bl	800747e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80015f4:	200e      	movs	r0, #14
 80015f6:	f005 ff5c 	bl	80074b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80015fa:	2200      	movs	r2, #0
 80015fc:	2100      	movs	r1, #0
 80015fe:	200f      	movs	r0, #15
 8001600:	f005 ff3d 	bl	800747e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001604:	200f      	movs	r0, #15
 8001606:	f005 ff54 	bl	80074b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800160a:	2200      	movs	r2, #0
 800160c:	2100      	movs	r1, #0
 800160e:	2010      	movs	r0, #16
 8001610:	f005 ff35 	bl	800747e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001614:	2010      	movs	r0, #16
 8001616:	f005 ff4c 	bl	80074b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800161a:	2200      	movs	r2, #0
 800161c:	2100      	movs	r1, #0
 800161e:	2011      	movs	r0, #17
 8001620:	f005 ff2d 	bl	800747e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001624:	2011      	movs	r0, #17
 8001626:	f005 ff44 	bl	80074b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 800162a:	2200      	movs	r2, #0
 800162c:	2100      	movs	r1, #0
 800162e:	202f      	movs	r0, #47	@ 0x2f
 8001630:	f005 ff25 	bl	800747e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001634:	202f      	movs	r0, #47	@ 0x2f
 8001636:	f005 ff3c 	bl	80074b2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800163a:	2200      	movs	r2, #0
 800163c:	2100      	movs	r1, #0
 800163e:	2038      	movs	r0, #56	@ 0x38
 8001640:	f005 ff1d 	bl	800747e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001644:	2038      	movs	r0, #56	@ 0x38
 8001646:	f005 ff34 	bl	80074b2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800164a:	2200      	movs	r2, #0
 800164c:	2100      	movs	r1, #0
 800164e:	2039      	movs	r0, #57	@ 0x39
 8001650:	f005 ff15 	bl	800747e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001654:	2039      	movs	r0, #57	@ 0x39
 8001656:	f005 ff2c 	bl	80074b2 <HAL_NVIC_EnableIRQ>

}
 800165a:	bf00      	nop
 800165c:	3708      	adds	r7, #8
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	58024400 	.word	0x58024400

08001668 <Get_Endgas>:
#include "endgas.h"

void Get_Endgas(void){
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
    static const uint8_t cmd_Endgas[8] = {0x06, 0x03, 0x00, 0x01, 0x00, 0x08, 0x14, 0x7B};
    memset(rx_data4, 0, sizeof(rx_data4));
 800166c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001670:	2100      	movs	r1, #0
 8001672:	480c      	ldr	r0, [pc, #48]	@ (80016a4 <Get_Endgas+0x3c>)
 8001674:	f011 fa5a 	bl	8012b2c <memset>

    tx_ox_flag = 0;
 8001678:	4b0b      	ldr	r3, [pc, #44]	@ (80016a8 <Get_Endgas+0x40>)
 800167a:	2200      	movs	r2, #0
 800167c:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart4, (uint8_t*)cmd_Endgas, sizeof(cmd_Endgas));
 800167e:	2208      	movs	r2, #8
 8001680:	490a      	ldr	r1, [pc, #40]	@ (80016ac <Get_Endgas+0x44>)
 8001682:	480b      	ldr	r0, [pc, #44]	@ (80016b0 <Get_Endgas+0x48>)
 8001684:	f00e f9c2 	bl	800fa0c <HAL_UART_Transmit_DMA>
    while (tx_ox_flag == 0);  // 等待发送完成再启动接收
 8001688:	bf00      	nop
 800168a:	4b07      	ldr	r3, [pc, #28]	@ (80016a8 <Get_Endgas+0x40>)
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d0fb      	beq.n	800168a <Get_Endgas+0x22>

    HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 8001692:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001696:	4903      	ldr	r1, [pc, #12]	@ (80016a4 <Get_Endgas+0x3c>)
 8001698:	4805      	ldr	r0, [pc, #20]	@ (80016b0 <Get_Endgas+0x48>)
 800169a:	f010 f901 	bl	80118a0 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
 80016a2:	bf00      	nop
 80016a4:	240004b4 	.word	0x240004b4
 80016a8:	240006b4 	.word	0x240006b4
 80016ac:	08016ca8 	.word	0x08016ca8
 80016b0:	24000dbc 	.word	0x24000dbc

080016b4 <Read_Endgas>:
 void Read_Endgas(void) {
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af00      	add	r7, sp, #0


     uint16_t len = RX_BUFFER_SIZE;
 80016ba:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016be:	81fb      	strh	r3, [r7, #14]
     uint8_t found = 0;
 80016c0:	2300      	movs	r3, #0
 80016c2:	75fb      	strb	r3, [r7, #23]
     // 调试打印：查看当前接收缓冲区的实际数据
         printf("endgas dump: ");
 80016c4:	4865      	ldr	r0, [pc, #404]	@ (800185c <Read_Endgas+0x1a8>)
 80016c6:	f011 f889 	bl	80127dc <iprintf>
         for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 80016ca:	2300      	movs	r3, #0
 80016cc:	82bb      	strh	r3, [r7, #20]
 80016ce:	e009      	b.n	80016e4 <Read_Endgas+0x30>
             printf("%02X ", rx_data4[k]);
 80016d0:	8abb      	ldrh	r3, [r7, #20]
 80016d2:	4a63      	ldr	r2, [pc, #396]	@ (8001860 <Read_Endgas+0x1ac>)
 80016d4:	5cd3      	ldrb	r3, [r2, r3]
 80016d6:	4619      	mov	r1, r3
 80016d8:	4862      	ldr	r0, [pc, #392]	@ (8001864 <Read_Endgas+0x1b0>)
 80016da:	f011 f87f 	bl	80127dc <iprintf>
         for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 80016de:	8abb      	ldrh	r3, [r7, #20]
 80016e0:	3301      	adds	r3, #1
 80016e2:	82bb      	strh	r3, [r7, #20]
 80016e4:	8abb      	ldrh	r3, [r7, #20]
 80016e6:	2b27      	cmp	r3, #39	@ 0x27
 80016e8:	d9f2      	bls.n	80016d0 <Read_Endgas+0x1c>
         }
         printf("\n");
 80016ea:	200a      	movs	r0, #10
 80016ec:	f011 f888 	bl	8012800 <putchar>
     // 遍历缓冲区查找报文头 06 03 10 00 06
     for (uint16_t i = 0; i < len - 12; i++) { // 后续至少要有12字节数据
 80016f0:	2300      	movs	r3, #0
 80016f2:	827b      	strh	r3, [r7, #18]
 80016f4:	e0a1      	b.n	800183a <Read_Endgas+0x186>
         if (rx_data4[i] == 0x06 &&
 80016f6:	8a7b      	ldrh	r3, [r7, #18]
 80016f8:	4a59      	ldr	r2, [pc, #356]	@ (8001860 <Read_Endgas+0x1ac>)
 80016fa:	5cd3      	ldrb	r3, [r2, r3]
 80016fc:	2b06      	cmp	r3, #6
 80016fe:	f040 8099 	bne.w	8001834 <Read_Endgas+0x180>
             rx_data4[i+1] == 0x03 &&
 8001702:	8a7b      	ldrh	r3, [r7, #18]
 8001704:	3301      	adds	r3, #1
 8001706:	4a56      	ldr	r2, [pc, #344]	@ (8001860 <Read_Endgas+0x1ac>)
 8001708:	5cd3      	ldrb	r3, [r2, r3]
         if (rx_data4[i] == 0x06 &&
 800170a:	2b03      	cmp	r3, #3
 800170c:	f040 8092 	bne.w	8001834 <Read_Endgas+0x180>
             rx_data4[i+2] == 0x10 &&
 8001710:	8a7b      	ldrh	r3, [r7, #18]
 8001712:	3302      	adds	r3, #2
 8001714:	4a52      	ldr	r2, [pc, #328]	@ (8001860 <Read_Endgas+0x1ac>)
 8001716:	5cd3      	ldrb	r3, [r2, r3]
             rx_data4[i+1] == 0x03 &&
 8001718:	2b10      	cmp	r3, #16
 800171a:	f040 808b 	bne.w	8001834 <Read_Endgas+0x180>
             rx_data4[i+3] == 0x00 &&
 800171e:	8a7b      	ldrh	r3, [r7, #18]
 8001720:	3303      	adds	r3, #3
 8001722:	4a4f      	ldr	r2, [pc, #316]	@ (8001860 <Read_Endgas+0x1ac>)
 8001724:	5cd3      	ldrb	r3, [r2, r3]
             rx_data4[i+2] == 0x10 &&
 8001726:	2b00      	cmp	r3, #0
 8001728:	f040 8084 	bne.w	8001834 <Read_Endgas+0x180>
             rx_data4[i+4] == 0x06)
 800172c:	8a7b      	ldrh	r3, [r7, #18]
 800172e:	3304      	adds	r3, #4
 8001730:	4a4b      	ldr	r2, [pc, #300]	@ (8001860 <Read_Endgas+0x1ac>)
 8001732:	5cd3      	ldrb	r3, [r2, r3]
             rx_data4[i+3] == 0x00 &&
 8001734:	2b06      	cmp	r3, #6
 8001736:	d17d      	bne.n	8001834 <Read_Endgas+0x180>
         {
             found = 1;
 8001738:	2301      	movs	r3, #1
 800173a:	75fb      	strb	r3, [r7, #23]
             printf("找到尾气报文头，位置: %d\n", i);
 800173c:	8a7b      	ldrh	r3, [r7, #18]
 800173e:	4619      	mov	r1, r3
 8001740:	4849      	ldr	r0, [pc, #292]	@ (8001868 <Read_Endgas+0x1b4>)
 8001742:	f011 f84b 	bl	80127dc <iprintf>

             // 打印报文头后的完整报文（12字节数据 + CRC）
             printf("尾气原始报文: ");
 8001746:	4849      	ldr	r0, [pc, #292]	@ (800186c <Read_Endgas+0x1b8>)
 8001748:	f011 f848 	bl	80127dc <iprintf>
             for (uint16_t j = i; j < i + 13; j++) {
 800174c:	8a7b      	ldrh	r3, [r7, #18]
 800174e:	823b      	strh	r3, [r7, #16]
 8001750:	e009      	b.n	8001766 <Read_Endgas+0xb2>
                 printf("%02X ", rx_data4[j]);
 8001752:	8a3b      	ldrh	r3, [r7, #16]
 8001754:	4a42      	ldr	r2, [pc, #264]	@ (8001860 <Read_Endgas+0x1ac>)
 8001756:	5cd3      	ldrb	r3, [r2, r3]
 8001758:	4619      	mov	r1, r3
 800175a:	4842      	ldr	r0, [pc, #264]	@ (8001864 <Read_Endgas+0x1b0>)
 800175c:	f011 f83e 	bl	80127dc <iprintf>
             for (uint16_t j = i; j < i + 13; j++) {
 8001760:	8a3b      	ldrh	r3, [r7, #16]
 8001762:	3301      	adds	r3, #1
 8001764:	823b      	strh	r3, [r7, #16]
 8001766:	8a7b      	ldrh	r3, [r7, #18]
 8001768:	f103 020c 	add.w	r2, r3, #12
 800176c:	8a3b      	ldrh	r3, [r7, #16]
 800176e:	429a      	cmp	r2, r3
 8001770:	daef      	bge.n	8001752 <Read_Endgas+0x9e>
             }
             printf("\n");
 8001772:	200a      	movs	r0, #10
 8001774:	f011 f844 	bl	8012800 <putchar>

             // 只解析原本的三个数据
             uint16_t temp_raw = ((uint16_t)rx_data4[i+5] << 8) | rx_data4[i+6];
 8001778:	8a7b      	ldrh	r3, [r7, #18]
 800177a:	3305      	adds	r3, #5
 800177c:	4a38      	ldr	r2, [pc, #224]	@ (8001860 <Read_Endgas+0x1ac>)
 800177e:	5cd3      	ldrb	r3, [r2, r3]
 8001780:	b21b      	sxth	r3, r3
 8001782:	021b      	lsls	r3, r3, #8
 8001784:	b21a      	sxth	r2, r3
 8001786:	8a7b      	ldrh	r3, [r7, #18]
 8001788:	3306      	adds	r3, #6
 800178a:	4935      	ldr	r1, [pc, #212]	@ (8001860 <Read_Endgas+0x1ac>)
 800178c:	5ccb      	ldrb	r3, [r1, r3]
 800178e:	b21b      	sxth	r3, r3
 8001790:	4313      	orrs	r3, r2
 8001792:	b21b      	sxth	r3, r3
 8001794:	81bb      	strh	r3, [r7, #12]
             uint16_t co2_raw  = ((uint16_t)rx_data4[i+9] << 8) | rx_data4[i+10];
 8001796:	8a7b      	ldrh	r3, [r7, #18]
 8001798:	3309      	adds	r3, #9
 800179a:	4a31      	ldr	r2, [pc, #196]	@ (8001860 <Read_Endgas+0x1ac>)
 800179c:	5cd3      	ldrb	r3, [r2, r3]
 800179e:	b21b      	sxth	r3, r3
 80017a0:	021b      	lsls	r3, r3, #8
 80017a2:	b21a      	sxth	r2, r3
 80017a4:	8a7b      	ldrh	r3, [r7, #18]
 80017a6:	330a      	adds	r3, #10
 80017a8:	492d      	ldr	r1, [pc, #180]	@ (8001860 <Read_Endgas+0x1ac>)
 80017aa:	5ccb      	ldrb	r3, [r1, r3]
 80017ac:	b21b      	sxth	r3, r3
 80017ae:	4313      	orrs	r3, r2
 80017b0:	b21b      	sxth	r3, r3
 80017b2:	817b      	strh	r3, [r7, #10]
             uint16_t o2_raw   = ((uint16_t)rx_data4[i+11] << 8) | rx_data4[i+12];
 80017b4:	8a7b      	ldrh	r3, [r7, #18]
 80017b6:	330b      	adds	r3, #11
 80017b8:	4a29      	ldr	r2, [pc, #164]	@ (8001860 <Read_Endgas+0x1ac>)
 80017ba:	5cd3      	ldrb	r3, [r2, r3]
 80017bc:	b21b      	sxth	r3, r3
 80017be:	021b      	lsls	r3, r3, #8
 80017c0:	b21a      	sxth	r2, r3
 80017c2:	8a7b      	ldrh	r3, [r7, #18]
 80017c4:	330c      	adds	r3, #12
 80017c6:	4926      	ldr	r1, [pc, #152]	@ (8001860 <Read_Endgas+0x1ac>)
 80017c8:	5ccb      	ldrb	r3, [r1, r3]
 80017ca:	b21b      	sxth	r3, r3
 80017cc:	4313      	orrs	r3, r2
 80017ce:	b21b      	sxth	r3, r3
 80017d0:	813b      	strh	r3, [r7, #8]

             float temp_celsius = (float)temp_raw / 10.0f;
 80017d2:	89bb      	ldrh	r3, [r7, #12]
 80017d4:	ee07 3a90 	vmov	s15, r3
 80017d8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017dc:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80017e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017e4:	edc7 7a01 	vstr	s15, [r7, #4]
             float o2_percent   = (float)o2_raw / 100.0f;
 80017e8:	893b      	ldrh	r3, [r7, #8]
 80017ea:	ee07 3a90 	vmov	s15, r3
 80017ee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017f2:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8001870 <Read_Endgas+0x1bc>
 80017f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017fa:	edc7 7a00 	vstr	s15, [r7]

             printf("解析后的尾气数据:\n");
 80017fe:	481d      	ldr	r0, [pc, #116]	@ (8001874 <Read_Endgas+0x1c0>)
 8001800:	f011 f85c 	bl	80128bc <puts>
             printf("gas_temp: %.1f °C\n", temp_celsius);
 8001804:	edd7 7a01 	vldr	s15, [r7, #4]
 8001808:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800180c:	ec53 2b17 	vmov	r2, r3, d7
 8001810:	4819      	ldr	r0, [pc, #100]	@ (8001878 <Read_Endgas+0x1c4>)
 8001812:	f010 ffe3 	bl	80127dc <iprintf>
             printf("gas_CO₂: %d ppm\n", co2_raw);
 8001816:	897b      	ldrh	r3, [r7, #10]
 8001818:	4619      	mov	r1, r3
 800181a:	4818      	ldr	r0, [pc, #96]	@ (800187c <Read_Endgas+0x1c8>)
 800181c:	f010 ffde 	bl	80127dc <iprintf>
             printf("gas_O₂ : %.2f %%\n", o2_percent);
 8001820:	edd7 7a00 	vldr	s15, [r7]
 8001824:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001828:	ec53 2b17 	vmov	r2, r3, d7
 800182c:	4814      	ldr	r0, [pc, #80]	@ (8001880 <Read_Endgas+0x1cc>)
 800182e:	f010 ffd5 	bl	80127dc <iprintf>

             break; // 找到第一个报文后退出
 8001832:	e008      	b.n	8001846 <Read_Endgas+0x192>
     for (uint16_t i = 0; i < len - 12; i++) { // 后续至少要有12字节数据
 8001834:	8a7b      	ldrh	r3, [r7, #18]
 8001836:	3301      	adds	r3, #1
 8001838:	827b      	strh	r3, [r7, #18]
 800183a:	8a7a      	ldrh	r2, [r7, #18]
 800183c:	89fb      	ldrh	r3, [r7, #14]
 800183e:	3b0c      	subs	r3, #12
 8001840:	429a      	cmp	r2, r3
 8001842:	f6ff af58 	blt.w	80016f6 <Read_Endgas+0x42>
         }
     }

     if (!found) {
 8001846:	7dfb      	ldrb	r3, [r7, #23]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d102      	bne.n	8001852 <Read_Endgas+0x19e>
         printf("未找到有效尾气报文头\n");
 800184c:	480d      	ldr	r0, [pc, #52]	@ (8001884 <Read_Endgas+0x1d0>)
 800184e:	f011 f835 	bl	80128bc <puts>
     }
 }
 8001852:	bf00      	nop
 8001854:	3718      	adds	r7, #24
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	0801671c 	.word	0x0801671c
 8001860:	240004b4 	.word	0x240004b4
 8001864:	0801672c 	.word	0x0801672c
 8001868:	08016734 	.word	0x08016734
 800186c:	08016758 	.word	0x08016758
 8001870:	42c80000 	.word	0x42c80000
 8001874:	08016770 	.word	0x08016770
 8001878:	0801678c 	.word	0x0801678c
 800187c:	080167a0 	.word	0x080167a0
 8001880:	080167b4 	.word	0x080167b4
 8001884:	080167c8 	.word	0x080167c8

08001888 <Endgas_Task>:

 void Endgas_Task(void){
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
     Get_Endgas();
 800188e:	f7ff feeb 	bl	8001668 <Get_Endgas>

     // 等待数据到达（最多200ms）
     uint32_t start = HAL_GetTick();
 8001892:	f004 f82f 	bl	80058f4 <HAL_GetTick>
 8001896:	6078      	str	r0, [r7, #4]
     while (!rx_ox_flag && (HAL_GetTick() - start < 200)) {}
 8001898:	bf00      	nop
 800189a:	4b0e      	ldr	r3, [pc, #56]	@ (80018d4 <Endgas_Task+0x4c>)
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d106      	bne.n	80018b0 <Endgas_Task+0x28>
 80018a2:	f004 f827 	bl	80058f4 <HAL_GetTick>
 80018a6:	4602      	mov	r2, r0
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	1ad3      	subs	r3, r2, r3
 80018ac:	2bc7      	cmp	r3, #199	@ 0xc7
 80018ae:	d9f4      	bls.n	800189a <Endgas_Task+0x12>

     if (rx_ox_flag) {
 80018b0:	4b08      	ldr	r3, [pc, #32]	@ (80018d4 <Endgas_Task+0x4c>)
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d005      	beq.n	80018c4 <Endgas_Task+0x3c>
         Read_Endgas();
 80018b8:	f7ff fefc 	bl	80016b4 <Read_Endgas>
         rx_ox_flag = 0;
 80018bc:	4b05      	ldr	r3, [pc, #20]	@ (80018d4 <Endgas_Task+0x4c>)
 80018be:	2200      	movs	r2, #0
 80018c0:	701a      	strb	r2, [r3, #0]
     } else {
         printf("尾气接收超时\n");
     }
 }
 80018c2:	e002      	b.n	80018ca <Endgas_Task+0x42>
         printf("尾气接收超时\n");
 80018c4:	4804      	ldr	r0, [pc, #16]	@ (80018d8 <Endgas_Task+0x50>)
 80018c6:	f010 fff9 	bl	80128bc <puts>
 }
 80018ca:	bf00      	nop
 80018cc:	3708      	adds	r7, #8
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bd80      	pop	{r7, pc}
 80018d2:	bf00      	nop
 80018d4:	240006b5 	.word	0x240006b5
 80018d8:	080167e8 	.word	0x080167e8

080018dc <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08c      	sub	sp, #48	@ 0x30
 80018e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e2:	f107 031c 	add.w	r3, r7, #28
 80018e6:	2200      	movs	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	605a      	str	r2, [r3, #4]
 80018ec:	609a      	str	r2, [r3, #8]
 80018ee:	60da      	str	r2, [r3, #12]
 80018f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80018f2:	4b56      	ldr	r3, [pc, #344]	@ (8001a4c <MX_GPIO_Init+0x170>)
 80018f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80018f8:	4a54      	ldr	r2, [pc, #336]	@ (8001a4c <MX_GPIO_Init+0x170>)
 80018fa:	f043 0310 	orr.w	r3, r3, #16
 80018fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001902:	4b52      	ldr	r3, [pc, #328]	@ (8001a4c <MX_GPIO_Init+0x170>)
 8001904:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001908:	f003 0310 	and.w	r3, r3, #16
 800190c:	61bb      	str	r3, [r7, #24]
 800190e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001910:	4b4e      	ldr	r3, [pc, #312]	@ (8001a4c <MX_GPIO_Init+0x170>)
 8001912:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001916:	4a4d      	ldr	r2, [pc, #308]	@ (8001a4c <MX_GPIO_Init+0x170>)
 8001918:	f043 0304 	orr.w	r3, r3, #4
 800191c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001920:	4b4a      	ldr	r3, [pc, #296]	@ (8001a4c <MX_GPIO_Init+0x170>)
 8001922:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001926:	f003 0304 	and.w	r3, r3, #4
 800192a:	617b      	str	r3, [r7, #20]
 800192c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800192e:	4b47      	ldr	r3, [pc, #284]	@ (8001a4c <MX_GPIO_Init+0x170>)
 8001930:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001934:	4a45      	ldr	r2, [pc, #276]	@ (8001a4c <MX_GPIO_Init+0x170>)
 8001936:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800193a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800193e:	4b43      	ldr	r3, [pc, #268]	@ (8001a4c <MX_GPIO_Init+0x170>)
 8001940:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001944:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001948:	613b      	str	r3, [r7, #16]
 800194a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800194c:	4b3f      	ldr	r3, [pc, #252]	@ (8001a4c <MX_GPIO_Init+0x170>)
 800194e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001952:	4a3e      	ldr	r2, [pc, #248]	@ (8001a4c <MX_GPIO_Init+0x170>)
 8001954:	f043 0301 	orr.w	r3, r3, #1
 8001958:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800195c:	4b3b      	ldr	r3, [pc, #236]	@ (8001a4c <MX_GPIO_Init+0x170>)
 800195e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001962:	f003 0301 	and.w	r3, r3, #1
 8001966:	60fb      	str	r3, [r7, #12]
 8001968:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800196a:	4b38      	ldr	r3, [pc, #224]	@ (8001a4c <MX_GPIO_Init+0x170>)
 800196c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001970:	4a36      	ldr	r2, [pc, #216]	@ (8001a4c <MX_GPIO_Init+0x170>)
 8001972:	f043 0302 	orr.w	r3, r3, #2
 8001976:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800197a:	4b34      	ldr	r3, [pc, #208]	@ (8001a4c <MX_GPIO_Init+0x170>)
 800197c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001980:	f003 0302 	and.w	r3, r3, #2
 8001984:	60bb      	str	r3, [r7, #8]
 8001986:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001988:	4b30      	ldr	r3, [pc, #192]	@ (8001a4c <MX_GPIO_Init+0x170>)
 800198a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800198e:	4a2f      	ldr	r2, [pc, #188]	@ (8001a4c <MX_GPIO_Init+0x170>)
 8001990:	f043 0308 	orr.w	r3, r3, #8
 8001994:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001998:	4b2c      	ldr	r3, [pc, #176]	@ (8001a4c <MX_GPIO_Init+0x170>)
 800199a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800199e:	f003 0308 	and.w	r3, r3, #8
 80019a2:	607b      	str	r3, [r7, #4]
 80019a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 80019a6:	2200      	movs	r2, #0
 80019a8:	2118      	movs	r1, #24
 80019aa:	4829      	ldr	r0, [pc, #164]	@ (8001a50 <MX_GPIO_Init+0x174>)
 80019ac:	f008 fe00 	bl	800a5b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80019b0:	2200      	movs	r2, #0
 80019b2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019b6:	4827      	ldr	r0, [pc, #156]	@ (8001a54 <MX_GPIO_Init+0x178>)
 80019b8:	f008 fdfa 	bl	800a5b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80019bc:	2200      	movs	r2, #0
 80019be:	2140      	movs	r1, #64	@ 0x40
 80019c0:	4825      	ldr	r0, [pc, #148]	@ (8001a58 <MX_GPIO_Init+0x17c>)
 80019c2:	f008 fdf5 	bl	800a5b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);
 80019c6:	2200      	movs	r2, #0
 80019c8:	2101      	movs	r1, #1
 80019ca:	4824      	ldr	r0, [pc, #144]	@ (8001a5c <MX_GPIO_Init+0x180>)
 80019cc:	f008 fdf0 	bl	800a5b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE3 PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80019d0:	2318      	movs	r3, #24
 80019d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019d4:	2301      	movs	r3, #1
 80019d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d8:	2300      	movs	r3, #0
 80019da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019dc:	2300      	movs	r3, #0
 80019de:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019e0:	f107 031c 	add.w	r3, r7, #28
 80019e4:	4619      	mov	r1, r3
 80019e6:	481a      	ldr	r0, [pc, #104]	@ (8001a50 <MX_GPIO_Init+0x174>)
 80019e8:	f008 fc32 	bl	800a250 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80019ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019f2:	2301      	movs	r3, #1
 80019f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f6:	2300      	movs	r3, #0
 80019f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019fa:	2300      	movs	r3, #0
 80019fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019fe:	f107 031c 	add.w	r3, r7, #28
 8001a02:	4619      	mov	r1, r3
 8001a04:	4813      	ldr	r0, [pc, #76]	@ (8001a54 <MX_GPIO_Init+0x178>)
 8001a06:	f008 fc23 	bl	800a250 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001a0a:	2340      	movs	r3, #64	@ 0x40
 8001a0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a12:	2300      	movs	r3, #0
 8001a14:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a16:	2300      	movs	r3, #0
 8001a18:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001a1a:	f107 031c 	add.w	r3, r7, #28
 8001a1e:	4619      	mov	r1, r3
 8001a20:	480d      	ldr	r0, [pc, #52]	@ (8001a58 <MX_GPIO_Init+0x17c>)
 8001a22:	f008 fc15 	bl	800a250 <HAL_GPIO_Init>

  /*Configure GPIO pin : RELAY_Pin */
  GPIO_InitStruct.Pin = RELAY_Pin;
 8001a26:	2301      	movs	r3, #1
 8001a28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a32:	2300      	movs	r3, #0
 8001a34:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RELAY_GPIO_Port, &GPIO_InitStruct);
 8001a36:	f107 031c 	add.w	r3, r7, #28
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	4807      	ldr	r0, [pc, #28]	@ (8001a5c <MX_GPIO_Init+0x180>)
 8001a3e:	f008 fc07 	bl	800a250 <HAL_GPIO_Init>

}
 8001a42:	bf00      	nop
 8001a44:	3730      	adds	r7, #48	@ 0x30
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	58024400 	.word	0x58024400
 8001a50:	58021000 	.word	0x58021000
 8001a54:	58020800 	.word	0x58020800
 8001a58:	58020000 	.word	0x58020000
 8001a5c:	58020400 	.word	0x58020400

08001a60 <_write>:
//_write 非阻塞 DMA 重定向
#define UART_TX_BUFFER_SIZE 256
uint8_t uart_tx_buffer[UART_TX_BUFFER_SIZE];
volatile uint8_t tx_busy = 0;

int _write(int file, char *ptr, int len) {
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	60f8      	str	r0, [r7, #12]
 8001a68:	60b9      	str	r1, [r7, #8]
 8001a6a:	607a      	str	r2, [r7, #4]
    if(len > UART_TX_BUFFER_SIZE) len = UART_TX_BUFFER_SIZE;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a72:	dd02      	ble.n	8001a7a <_write+0x1a>
 8001a74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a78:	607b      	str	r3, [r7, #4]

    // 等待前一次发送完成（带超时）
    uint32_t start = HAL_GetTick();
 8001a7a:	f003 ff3b 	bl	80058f4 <HAL_GetTick>
 8001a7e:	6178      	str	r0, [r7, #20]
    while(tx_busy && (HAL_GetTick() - start < 100)) {
 8001a80:	bf00      	nop
 8001a82:	4b14      	ldr	r3, [pc, #80]	@ (8001ad4 <_write+0x74>)
 8001a84:	781b      	ldrb	r3, [r3, #0]
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d006      	beq.n	8001a9a <_write+0x3a>
 8001a8c:	f003 ff32 	bl	80058f4 <HAL_GetTick>
 8001a90:	4602      	mov	r2, r0
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	2b63      	cmp	r3, #99	@ 0x63
 8001a98:	d9f3      	bls.n	8001a82 <_write+0x22>
        // 等待或执行其他任务
    }

    if(tx_busy) {
 8001a9a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ad4 <_write+0x74>)
 8001a9c:	781b      	ldrb	r3, [r3, #0]
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d001      	beq.n	8001aa8 <_write+0x48>
        return 0; // 超时仍未完成，放弃发送
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	e010      	b.n	8001aca <_write+0x6a>
    }

    memcpy(uart_tx_buffer, ptr, len);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	461a      	mov	r2, r3
 8001aac:	68b9      	ldr	r1, [r7, #8]
 8001aae:	480a      	ldr	r0, [pc, #40]	@ (8001ad8 <_write+0x78>)
 8001ab0:	f011 f8bb 	bl	8012c2a <memcpy>
    tx_busy = 1;
 8001ab4:	4b07      	ldr	r3, [pc, #28]	@ (8001ad4 <_write+0x74>)
 8001ab6:	2201      	movs	r2, #1
 8001ab8:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart1, uart_tx_buffer, len);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	b29b      	uxth	r3, r3
 8001abe:	461a      	mov	r2, r3
 8001ac0:	4905      	ldr	r1, [pc, #20]	@ (8001ad8 <_write+0x78>)
 8001ac2:	4806      	ldr	r0, [pc, #24]	@ (8001adc <_write+0x7c>)
 8001ac4:	f00d ffa2 	bl	800fa0c <HAL_UART_Transmit_DMA>

    return len;
 8001ac8:	687b      	ldr	r3, [r7, #4]
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3718      	adds	r7, #24
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	24000418 	.word	0x24000418
 8001ad8:	24000318 	.word	0x24000318
 8001adc:	24000ee4 	.word	0x24000ee4

08001ae0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8001ae4:	f000 fbd5 	bl	8002292 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ae8:	f003 fe7e 	bl	80057e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001aec:	f000 fb2e 	bl	800214c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001af0:	f000 fba0 	bl	8002234 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001af4:	f7ff fef2 	bl	80018dc <MX_GPIO_Init>
  MX_DMA_Init();
 8001af8:	f7ff fd3e 	bl	8001578 <MX_DMA_Init>
  MX_USART6_UART_Init();
 8001afc:	f003 f9b8 	bl	8004e70 <MX_USART6_UART_Init>
  MX_TIM4_Init();
 8001b00:	f002 ff86 	bl	8004a10 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001b04:	f003 f91c 	bl	8004d40 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001b08:	f003 f966 	bl	8004dd8 <MX_USART3_UART_Init>
  MX_UART4_Init();
 8001b0c:	f003 f880 	bl	8004c10 <MX_UART4_Init>
  MX_ADC2_Init();
 8001b10:	f7ff fa76 	bl	8001000 <MX_ADC2_Init>
  MX_UART7_Init();
 8001b14:	f003 f8c8 	bl	8004ca8 <MX_UART7_Init>
  MX_ADC1_Init();
 8001b18:	f7ff f9f6 	bl	8000f08 <MX_ADC1_Init>
  MX_SPI4_Init();
 8001b1c:	f002 f92e 	bl	8003d7c <MX_SPI4_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim4);
 8001b20:	4893      	ldr	r0, [pc, #588]	@ (8001d70 <main+0x290>)
 8001b22:	f00d fa09 	bl	800ef38 <HAL_TIM_Base_Start>
  OD_Init();
 8001b26:	f7ff f815 	bl	8000b54 <OD_Init>
  HAL_Delay(50);
 8001b2a:	2032      	movs	r0, #50	@ 0x32
 8001b2c:	f003 feee 	bl	800590c <HAL_Delay>
  ADS8688_Init();
 8001b30:	f7ff fbce 	bl	80012d0 <ADS8688_Init>
  printf("ADS8688 Initialized Successfully!\r\n");
 8001b34:	488f      	ldr	r0, [pc, #572]	@ (8001d74 <main+0x294>)
 8001b36:	f010 fec1 	bl	80128bc <puts>
  HAL_Delay(50);
 8001b3a:	2032      	movs	r0, #50	@ 0x32
 8001b3c:	f003 fee6 	bl	800590c <HAL_Delay>
  Relay_Init();
 8001b40:	f002 f8c6 	bl	8003cd0 <Relay_Init>
  HAL_Delay(50);
 8001b44:	2032      	movs	r0, #50	@ 0x32
 8001b46:	f003 fee1 	bl	800590c <HAL_Delay>
  static uint32_t last_OD_time = 0;//OD任务计时
  static uint32_t last_Endgas_time = 0;//尾气任务计时
  static uint32_t last_ph_time = 0;//ph任务计时
  static uint32_t last_temp_time = 0;  // 温控任务计时器
  static uint32_t last_ox_time = 0;// 溶氧任务计时器
  HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 8001b4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b4e:	498a      	ldr	r1, [pc, #552]	@ (8001d78 <main+0x298>)
 8001b50:	488a      	ldr	r0, [pc, #552]	@ (8001d7c <main+0x29c>)
 8001b52:	f00f fea5 	bl	80118a0 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 8001b56:	4b89      	ldr	r3, [pc, #548]	@ (8001d7c <main+0x29c>)
 8001b58:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	4a88      	ldr	r2, [pc, #544]	@ (8001d80 <main+0x2a0>)
 8001b60:	4293      	cmp	r3, r2
 8001b62:	d068      	beq.n	8001c36 <main+0x156>
 8001b64:	4b85      	ldr	r3, [pc, #532]	@ (8001d7c <main+0x29c>)
 8001b66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a85      	ldr	r2, [pc, #532]	@ (8001d84 <main+0x2a4>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d061      	beq.n	8001c36 <main+0x156>
 8001b72:	4b82      	ldr	r3, [pc, #520]	@ (8001d7c <main+0x29c>)
 8001b74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a83      	ldr	r2, [pc, #524]	@ (8001d88 <main+0x2a8>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d05a      	beq.n	8001c36 <main+0x156>
 8001b80:	4b7e      	ldr	r3, [pc, #504]	@ (8001d7c <main+0x29c>)
 8001b82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a80      	ldr	r2, [pc, #512]	@ (8001d8c <main+0x2ac>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d053      	beq.n	8001c36 <main+0x156>
 8001b8e:	4b7b      	ldr	r3, [pc, #492]	@ (8001d7c <main+0x29c>)
 8001b90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a7e      	ldr	r2, [pc, #504]	@ (8001d90 <main+0x2b0>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d04c      	beq.n	8001c36 <main+0x156>
 8001b9c:	4b77      	ldr	r3, [pc, #476]	@ (8001d7c <main+0x29c>)
 8001b9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a7b      	ldr	r2, [pc, #492]	@ (8001d94 <main+0x2b4>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d045      	beq.n	8001c36 <main+0x156>
 8001baa:	4b74      	ldr	r3, [pc, #464]	@ (8001d7c <main+0x29c>)
 8001bac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a79      	ldr	r2, [pc, #484]	@ (8001d98 <main+0x2b8>)
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d03e      	beq.n	8001c36 <main+0x156>
 8001bb8:	4b70      	ldr	r3, [pc, #448]	@ (8001d7c <main+0x29c>)
 8001bba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	4a76      	ldr	r2, [pc, #472]	@ (8001d9c <main+0x2bc>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d037      	beq.n	8001c36 <main+0x156>
 8001bc6:	4b6d      	ldr	r3, [pc, #436]	@ (8001d7c <main+0x29c>)
 8001bc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4a74      	ldr	r2, [pc, #464]	@ (8001da0 <main+0x2c0>)
 8001bd0:	4293      	cmp	r3, r2
 8001bd2:	d030      	beq.n	8001c36 <main+0x156>
 8001bd4:	4b69      	ldr	r3, [pc, #420]	@ (8001d7c <main+0x29c>)
 8001bd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a71      	ldr	r2, [pc, #452]	@ (8001da4 <main+0x2c4>)
 8001bde:	4293      	cmp	r3, r2
 8001be0:	d029      	beq.n	8001c36 <main+0x156>
 8001be2:	4b66      	ldr	r3, [pc, #408]	@ (8001d7c <main+0x29c>)
 8001be4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a6f      	ldr	r2, [pc, #444]	@ (8001da8 <main+0x2c8>)
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d022      	beq.n	8001c36 <main+0x156>
 8001bf0:	4b62      	ldr	r3, [pc, #392]	@ (8001d7c <main+0x29c>)
 8001bf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a6c      	ldr	r2, [pc, #432]	@ (8001dac <main+0x2cc>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d01b      	beq.n	8001c36 <main+0x156>
 8001bfe:	4b5f      	ldr	r3, [pc, #380]	@ (8001d7c <main+0x29c>)
 8001c00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a6a      	ldr	r2, [pc, #424]	@ (8001db0 <main+0x2d0>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d014      	beq.n	8001c36 <main+0x156>
 8001c0c:	4b5b      	ldr	r3, [pc, #364]	@ (8001d7c <main+0x29c>)
 8001c0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a67      	ldr	r2, [pc, #412]	@ (8001db4 <main+0x2d4>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d00d      	beq.n	8001c36 <main+0x156>
 8001c1a:	4b58      	ldr	r3, [pc, #352]	@ (8001d7c <main+0x29c>)
 8001c1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a65      	ldr	r2, [pc, #404]	@ (8001db8 <main+0x2d8>)
 8001c24:	4293      	cmp	r3, r2
 8001c26:	d006      	beq.n	8001c36 <main+0x156>
 8001c28:	4b54      	ldr	r3, [pc, #336]	@ (8001d7c <main+0x29c>)
 8001c2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a62      	ldr	r2, [pc, #392]	@ (8001dbc <main+0x2dc>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d10c      	bne.n	8001c50 <main+0x170>
 8001c36:	4b51      	ldr	r3, [pc, #324]	@ (8001d7c <main+0x29c>)
 8001c38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	4b4e      	ldr	r3, [pc, #312]	@ (8001d7c <main+0x29c>)
 8001c42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f022 0208 	bic.w	r2, r2, #8
 8001c4c:	601a      	str	r2, [r3, #0]
 8001c4e:	e00b      	b.n	8001c68 <main+0x188>
 8001c50:	4b4a      	ldr	r3, [pc, #296]	@ (8001d7c <main+0x29c>)
 8001c52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	4b48      	ldr	r3, [pc, #288]	@ (8001d7c <main+0x29c>)
 8001c5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f022 0204 	bic.w	r2, r2, #4
 8001c66:	601a      	str	r2, [r3, #0]
  HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rx_data3, sizeof(rx_data3));
 8001c68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c6c:	4954      	ldr	r1, [pc, #336]	@ (8001dc0 <main+0x2e0>)
 8001c6e:	4855      	ldr	r0, [pc, #340]	@ (8001dc4 <main+0x2e4>)
 8001c70:	f00f fe16 	bl	80118a0 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart3.hdmarx, DMA_IT_HT);
 8001c74:	4b53      	ldr	r3, [pc, #332]	@ (8001dc4 <main+0x2e4>)
 8001c76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a40      	ldr	r2, [pc, #256]	@ (8001d80 <main+0x2a0>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d068      	beq.n	8001d54 <main+0x274>
 8001c82:	4b50      	ldr	r3, [pc, #320]	@ (8001dc4 <main+0x2e4>)
 8001c84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a3e      	ldr	r2, [pc, #248]	@ (8001d84 <main+0x2a4>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d061      	beq.n	8001d54 <main+0x274>
 8001c90:	4b4c      	ldr	r3, [pc, #304]	@ (8001dc4 <main+0x2e4>)
 8001c92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4a3b      	ldr	r2, [pc, #236]	@ (8001d88 <main+0x2a8>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d05a      	beq.n	8001d54 <main+0x274>
 8001c9e:	4b49      	ldr	r3, [pc, #292]	@ (8001dc4 <main+0x2e4>)
 8001ca0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4a39      	ldr	r2, [pc, #228]	@ (8001d8c <main+0x2ac>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d053      	beq.n	8001d54 <main+0x274>
 8001cac:	4b45      	ldr	r3, [pc, #276]	@ (8001dc4 <main+0x2e4>)
 8001cae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a36      	ldr	r2, [pc, #216]	@ (8001d90 <main+0x2b0>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d04c      	beq.n	8001d54 <main+0x274>
 8001cba:	4b42      	ldr	r3, [pc, #264]	@ (8001dc4 <main+0x2e4>)
 8001cbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	4a34      	ldr	r2, [pc, #208]	@ (8001d94 <main+0x2b4>)
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d045      	beq.n	8001d54 <main+0x274>
 8001cc8:	4b3e      	ldr	r3, [pc, #248]	@ (8001dc4 <main+0x2e4>)
 8001cca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a31      	ldr	r2, [pc, #196]	@ (8001d98 <main+0x2b8>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d03e      	beq.n	8001d54 <main+0x274>
 8001cd6:	4b3b      	ldr	r3, [pc, #236]	@ (8001dc4 <main+0x2e4>)
 8001cd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a2f      	ldr	r2, [pc, #188]	@ (8001d9c <main+0x2bc>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d037      	beq.n	8001d54 <main+0x274>
 8001ce4:	4b37      	ldr	r3, [pc, #220]	@ (8001dc4 <main+0x2e4>)
 8001ce6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a2c      	ldr	r2, [pc, #176]	@ (8001da0 <main+0x2c0>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d030      	beq.n	8001d54 <main+0x274>
 8001cf2:	4b34      	ldr	r3, [pc, #208]	@ (8001dc4 <main+0x2e4>)
 8001cf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4a2a      	ldr	r2, [pc, #168]	@ (8001da4 <main+0x2c4>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d029      	beq.n	8001d54 <main+0x274>
 8001d00:	4b30      	ldr	r3, [pc, #192]	@ (8001dc4 <main+0x2e4>)
 8001d02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a27      	ldr	r2, [pc, #156]	@ (8001da8 <main+0x2c8>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d022      	beq.n	8001d54 <main+0x274>
 8001d0e:	4b2d      	ldr	r3, [pc, #180]	@ (8001dc4 <main+0x2e4>)
 8001d10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4a25      	ldr	r2, [pc, #148]	@ (8001dac <main+0x2cc>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d01b      	beq.n	8001d54 <main+0x274>
 8001d1c:	4b29      	ldr	r3, [pc, #164]	@ (8001dc4 <main+0x2e4>)
 8001d1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a22      	ldr	r2, [pc, #136]	@ (8001db0 <main+0x2d0>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d014      	beq.n	8001d54 <main+0x274>
 8001d2a:	4b26      	ldr	r3, [pc, #152]	@ (8001dc4 <main+0x2e4>)
 8001d2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a20      	ldr	r2, [pc, #128]	@ (8001db4 <main+0x2d4>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d00d      	beq.n	8001d54 <main+0x274>
 8001d38:	4b22      	ldr	r3, [pc, #136]	@ (8001dc4 <main+0x2e4>)
 8001d3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a1d      	ldr	r2, [pc, #116]	@ (8001db8 <main+0x2d8>)
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d006      	beq.n	8001d54 <main+0x274>
 8001d46:	4b1f      	ldr	r3, [pc, #124]	@ (8001dc4 <main+0x2e4>)
 8001d48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a1b      	ldr	r2, [pc, #108]	@ (8001dbc <main+0x2dc>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d139      	bne.n	8001dc8 <main+0x2e8>
 8001d54:	4b1b      	ldr	r3, [pc, #108]	@ (8001dc4 <main+0x2e4>)
 8001d56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	4b19      	ldr	r3, [pc, #100]	@ (8001dc4 <main+0x2e4>)
 8001d60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f022 0208 	bic.w	r2, r2, #8
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	e038      	b.n	8001de0 <main+0x300>
 8001d6e:	bf00      	nop
 8001d70:	24000d70 	.word	0x24000d70
 8001d74:	080167fc 	.word	0x080167fc
 8001d78:	24000b68 	.word	0x24000b68
 8001d7c:	24000e50 	.word	0x24000e50
 8001d80:	40020010 	.word	0x40020010
 8001d84:	40020028 	.word	0x40020028
 8001d88:	40020040 	.word	0x40020040
 8001d8c:	40020058 	.word	0x40020058
 8001d90:	40020070 	.word	0x40020070
 8001d94:	40020088 	.word	0x40020088
 8001d98:	400200a0 	.word	0x400200a0
 8001d9c:	400200b8 	.word	0x400200b8
 8001da0:	40020410 	.word	0x40020410
 8001da4:	40020428 	.word	0x40020428
 8001da8:	40020440 	.word	0x40020440
 8001dac:	40020458 	.word	0x40020458
 8001db0:	40020470 	.word	0x40020470
 8001db4:	40020488 	.word	0x40020488
 8001db8:	400204a0 	.word	0x400204a0
 8001dbc:	400204b8 	.word	0x400204b8
 8001dc0:	240006c8 	.word	0x240006c8
 8001dc4:	24000f78 	.word	0x24000f78
 8001dc8:	4b8e      	ldr	r3, [pc, #568]	@ (8002004 <main+0x524>)
 8001dca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	4b8c      	ldr	r3, [pc, #560]	@ (8002004 <main+0x524>)
 8001dd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f022 0204 	bic.w	r2, r2, #4
 8001dde:	601a      	str	r2, [r3, #0]
  HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8001de0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001de4:	4988      	ldr	r1, [pc, #544]	@ (8002008 <main+0x528>)
 8001de6:	4889      	ldr	r0, [pc, #548]	@ (800200c <main+0x52c>)
 8001de8:	f00f fd5a 	bl	80118a0 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8001dec:	4b87      	ldr	r3, [pc, #540]	@ (800200c <main+0x52c>)
 8001dee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a86      	ldr	r2, [pc, #536]	@ (8002010 <main+0x530>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d068      	beq.n	8001ecc <main+0x3ec>
 8001dfa:	4b84      	ldr	r3, [pc, #528]	@ (800200c <main+0x52c>)
 8001dfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	4a84      	ldr	r2, [pc, #528]	@ (8002014 <main+0x534>)
 8001e04:	4293      	cmp	r3, r2
 8001e06:	d061      	beq.n	8001ecc <main+0x3ec>
 8001e08:	4b80      	ldr	r3, [pc, #512]	@ (800200c <main+0x52c>)
 8001e0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	4a81      	ldr	r2, [pc, #516]	@ (8002018 <main+0x538>)
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d05a      	beq.n	8001ecc <main+0x3ec>
 8001e16:	4b7d      	ldr	r3, [pc, #500]	@ (800200c <main+0x52c>)
 8001e18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a7f      	ldr	r2, [pc, #508]	@ (800201c <main+0x53c>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d053      	beq.n	8001ecc <main+0x3ec>
 8001e24:	4b79      	ldr	r3, [pc, #484]	@ (800200c <main+0x52c>)
 8001e26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a7c      	ldr	r2, [pc, #496]	@ (8002020 <main+0x540>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d04c      	beq.n	8001ecc <main+0x3ec>
 8001e32:	4b76      	ldr	r3, [pc, #472]	@ (800200c <main+0x52c>)
 8001e34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a7a      	ldr	r2, [pc, #488]	@ (8002024 <main+0x544>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d045      	beq.n	8001ecc <main+0x3ec>
 8001e40:	4b72      	ldr	r3, [pc, #456]	@ (800200c <main+0x52c>)
 8001e42:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a77      	ldr	r2, [pc, #476]	@ (8002028 <main+0x548>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d03e      	beq.n	8001ecc <main+0x3ec>
 8001e4e:	4b6f      	ldr	r3, [pc, #444]	@ (800200c <main+0x52c>)
 8001e50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	4a75      	ldr	r2, [pc, #468]	@ (800202c <main+0x54c>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d037      	beq.n	8001ecc <main+0x3ec>
 8001e5c:	4b6b      	ldr	r3, [pc, #428]	@ (800200c <main+0x52c>)
 8001e5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	4a72      	ldr	r2, [pc, #456]	@ (8002030 <main+0x550>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d030      	beq.n	8001ecc <main+0x3ec>
 8001e6a:	4b68      	ldr	r3, [pc, #416]	@ (800200c <main+0x52c>)
 8001e6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4a70      	ldr	r2, [pc, #448]	@ (8002034 <main+0x554>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d029      	beq.n	8001ecc <main+0x3ec>
 8001e78:	4b64      	ldr	r3, [pc, #400]	@ (800200c <main+0x52c>)
 8001e7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4a6d      	ldr	r2, [pc, #436]	@ (8002038 <main+0x558>)
 8001e82:	4293      	cmp	r3, r2
 8001e84:	d022      	beq.n	8001ecc <main+0x3ec>
 8001e86:	4b61      	ldr	r3, [pc, #388]	@ (800200c <main+0x52c>)
 8001e88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4a6b      	ldr	r2, [pc, #428]	@ (800203c <main+0x55c>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d01b      	beq.n	8001ecc <main+0x3ec>
 8001e94:	4b5d      	ldr	r3, [pc, #372]	@ (800200c <main+0x52c>)
 8001e96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a68      	ldr	r2, [pc, #416]	@ (8002040 <main+0x560>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d014      	beq.n	8001ecc <main+0x3ec>
 8001ea2:	4b5a      	ldr	r3, [pc, #360]	@ (800200c <main+0x52c>)
 8001ea4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4a66      	ldr	r2, [pc, #408]	@ (8002044 <main+0x564>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d00d      	beq.n	8001ecc <main+0x3ec>
 8001eb0:	4b56      	ldr	r3, [pc, #344]	@ (800200c <main+0x52c>)
 8001eb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a63      	ldr	r2, [pc, #396]	@ (8002048 <main+0x568>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d006      	beq.n	8001ecc <main+0x3ec>
 8001ebe:	4b53      	ldr	r3, [pc, #332]	@ (800200c <main+0x52c>)
 8001ec0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a61      	ldr	r2, [pc, #388]	@ (800204c <main+0x56c>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d10c      	bne.n	8001ee6 <main+0x406>
 8001ecc:	4b4f      	ldr	r3, [pc, #316]	@ (800200c <main+0x52c>)
 8001ece:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	681a      	ldr	r2, [r3, #0]
 8001ed6:	4b4d      	ldr	r3, [pc, #308]	@ (800200c <main+0x52c>)
 8001ed8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f022 0208 	bic.w	r2, r2, #8
 8001ee2:	601a      	str	r2, [r3, #0]
 8001ee4:	e00b      	b.n	8001efe <main+0x41e>
 8001ee6:	4b49      	ldr	r3, [pc, #292]	@ (800200c <main+0x52c>)
 8001ee8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	4b46      	ldr	r3, [pc, #280]	@ (800200c <main+0x52c>)
 8001ef2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f022 0204 	bic.w	r2, r2, #4
 8001efc:	601a      	str	r2, [r3, #0]
  HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 8001efe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f02:	4953      	ldr	r1, [pc, #332]	@ (8002050 <main+0x570>)
 8001f04:	4853      	ldr	r0, [pc, #332]	@ (8002054 <main+0x574>)
 8001f06:	f00f fccb 	bl	80118a0 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart4.hdmarx, DMA_IT_HT);
 8001f0a:	4b52      	ldr	r3, [pc, #328]	@ (8002054 <main+0x574>)
 8001f0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a3f      	ldr	r2, [pc, #252]	@ (8002010 <main+0x530>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d068      	beq.n	8001fea <main+0x50a>
 8001f18:	4b4e      	ldr	r3, [pc, #312]	@ (8002054 <main+0x574>)
 8001f1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a3c      	ldr	r2, [pc, #240]	@ (8002014 <main+0x534>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d061      	beq.n	8001fea <main+0x50a>
 8001f26:	4b4b      	ldr	r3, [pc, #300]	@ (8002054 <main+0x574>)
 8001f28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4a3a      	ldr	r2, [pc, #232]	@ (8002018 <main+0x538>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d05a      	beq.n	8001fea <main+0x50a>
 8001f34:	4b47      	ldr	r3, [pc, #284]	@ (8002054 <main+0x574>)
 8001f36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a37      	ldr	r2, [pc, #220]	@ (800201c <main+0x53c>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d053      	beq.n	8001fea <main+0x50a>
 8001f42:	4b44      	ldr	r3, [pc, #272]	@ (8002054 <main+0x574>)
 8001f44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	4a35      	ldr	r2, [pc, #212]	@ (8002020 <main+0x540>)
 8001f4c:	4293      	cmp	r3, r2
 8001f4e:	d04c      	beq.n	8001fea <main+0x50a>
 8001f50:	4b40      	ldr	r3, [pc, #256]	@ (8002054 <main+0x574>)
 8001f52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a32      	ldr	r2, [pc, #200]	@ (8002024 <main+0x544>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d045      	beq.n	8001fea <main+0x50a>
 8001f5e:	4b3d      	ldr	r3, [pc, #244]	@ (8002054 <main+0x574>)
 8001f60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a30      	ldr	r2, [pc, #192]	@ (8002028 <main+0x548>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d03e      	beq.n	8001fea <main+0x50a>
 8001f6c:	4b39      	ldr	r3, [pc, #228]	@ (8002054 <main+0x574>)
 8001f6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a2d      	ldr	r2, [pc, #180]	@ (800202c <main+0x54c>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	d037      	beq.n	8001fea <main+0x50a>
 8001f7a:	4b36      	ldr	r3, [pc, #216]	@ (8002054 <main+0x574>)
 8001f7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a2b      	ldr	r2, [pc, #172]	@ (8002030 <main+0x550>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d030      	beq.n	8001fea <main+0x50a>
 8001f88:	4b32      	ldr	r3, [pc, #200]	@ (8002054 <main+0x574>)
 8001f8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a28      	ldr	r2, [pc, #160]	@ (8002034 <main+0x554>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d029      	beq.n	8001fea <main+0x50a>
 8001f96:	4b2f      	ldr	r3, [pc, #188]	@ (8002054 <main+0x574>)
 8001f98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a26      	ldr	r2, [pc, #152]	@ (8002038 <main+0x558>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d022      	beq.n	8001fea <main+0x50a>
 8001fa4:	4b2b      	ldr	r3, [pc, #172]	@ (8002054 <main+0x574>)
 8001fa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4a23      	ldr	r2, [pc, #140]	@ (800203c <main+0x55c>)
 8001fae:	4293      	cmp	r3, r2
 8001fb0:	d01b      	beq.n	8001fea <main+0x50a>
 8001fb2:	4b28      	ldr	r3, [pc, #160]	@ (8002054 <main+0x574>)
 8001fb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a21      	ldr	r2, [pc, #132]	@ (8002040 <main+0x560>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d014      	beq.n	8001fea <main+0x50a>
 8001fc0:	4b24      	ldr	r3, [pc, #144]	@ (8002054 <main+0x574>)
 8001fc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a1e      	ldr	r2, [pc, #120]	@ (8002044 <main+0x564>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d00d      	beq.n	8001fea <main+0x50a>
 8001fce:	4b21      	ldr	r3, [pc, #132]	@ (8002054 <main+0x574>)
 8001fd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a1c      	ldr	r2, [pc, #112]	@ (8002048 <main+0x568>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d006      	beq.n	8001fea <main+0x50a>
 8001fdc:	4b1d      	ldr	r3, [pc, #116]	@ (8002054 <main+0x574>)
 8001fde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a19      	ldr	r2, [pc, #100]	@ (800204c <main+0x56c>)
 8001fe6:	4293      	cmp	r3, r2
 8001fe8:	d136      	bne.n	8002058 <main+0x578>
 8001fea:	4b1a      	ldr	r3, [pc, #104]	@ (8002054 <main+0x574>)
 8001fec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	4b17      	ldr	r3, [pc, #92]	@ (8002054 <main+0x574>)
 8001ff6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f022 0208 	bic.w	r2, r2, #8
 8002000:	601a      	str	r2, [r3, #0]
 8002002:	e035      	b.n	8002070 <main+0x590>
 8002004:	24000f78 	.word	0x24000f78
 8002008:	240008dc 	.word	0x240008dc
 800200c:	2400100c 	.word	0x2400100c
 8002010:	40020010 	.word	0x40020010
 8002014:	40020028 	.word	0x40020028
 8002018:	40020040 	.word	0x40020040
 800201c:	40020058 	.word	0x40020058
 8002020:	40020070 	.word	0x40020070
 8002024:	40020088 	.word	0x40020088
 8002028:	400200a0 	.word	0x400200a0
 800202c:	400200b8 	.word	0x400200b8
 8002030:	40020410 	.word	0x40020410
 8002034:	40020428 	.word	0x40020428
 8002038:	40020440 	.word	0x40020440
 800203c:	40020458 	.word	0x40020458
 8002040:	40020470 	.word	0x40020470
 8002044:	40020488 	.word	0x40020488
 8002048:	400204a0 	.word	0x400204a0
 800204c:	400204b8 	.word	0x400204b8
 8002050:	240004b4 	.word	0x240004b4
 8002054:	24000dbc 	.word	0x24000dbc
 8002058:	4b36      	ldr	r3, [pc, #216]	@ (8002134 <main+0x654>)
 800205a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	4b34      	ldr	r3, [pc, #208]	@ (8002134 <main+0x654>)
 8002064:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f022 0204 	bic.w	r2, r2, #4
 800206e:	601a      	str	r2, [r3, #0]
  Get_Sign();
 8002070:	f001 ff44 	bl	8003efc <Get_Sign>
  HAL_Delay(50);
 8002074:	2032      	movs	r0, #50	@ 0x32
 8002076:	f003 fc49 	bl	800590c <HAL_Delay>
  SpeedMode();
 800207a:	f002 f813 	bl	80040a4 <SpeedMode>
  HAL_Delay(50);
 800207e:	2032      	movs	r0, #50	@ 0x32
 8002080:	f003 fc44 	bl	800590c <HAL_Delay>
  Start_Stir();
 8002084:	f002 f8e2 	bl	800424c <Start_Stir>
  NTC_Control_Init();  // 初始化温控（执行自整定）
 8002088:	f000 f9b4 	bl	80023f4 <NTC_Control_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	    // 每 1000ms 执行一次 pH 任务
	      if (HAL_GetTick() - last_ph_time >= 3000) {
 800208c:	f003 fc32 	bl	80058f4 <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	4b29      	ldr	r3, [pc, #164]	@ (8002138 <main+0x658>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	1ad3      	subs	r3, r2, r3
 8002098:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 800209c:	4293      	cmp	r3, r2
 800209e:	d906      	bls.n	80020ae <main+0x5ce>
	          Task_PH();
 80020a0:	f000 feae 	bl	8002e00 <Task_PH>
	          last_ph_time = HAL_GetTick();
 80020a4:	f003 fc26 	bl	80058f4 <HAL_GetTick>
 80020a8:	4603      	mov	r3, r0
 80020aa:	4a23      	ldr	r2, [pc, #140]	@ (8002138 <main+0x658>)
 80020ac:	6013      	str	r3, [r2, #0]
	      }
	      // 每 1000ms 执行一次 尾气 任务
	      	      if (HAL_GetTick() - last_Endgas_time >= 1000) {
 80020ae:	f003 fc21 	bl	80058f4 <HAL_GetTick>
 80020b2:	4602      	mov	r2, r0
 80020b4:	4b21      	ldr	r3, [pc, #132]	@ (800213c <main+0x65c>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80020be:	d306      	bcc.n	80020ce <main+0x5ee>
	      	    	Send_Task();
 80020c0:	f000 fd52 	bl	8002b68 <Send_Task>
	      	    	last_Endgas_time = HAL_GetTick();
 80020c4:	f003 fc16 	bl	80058f4 <HAL_GetTick>
 80020c8:	4603      	mov	r3, r0
 80020ca:	4a1c      	ldr	r2, [pc, #112]	@ (800213c <main+0x65c>)
 80020cc:	6013      	str	r3, [r2, #0]
	      	      }

	      // 每1000ms执行一次温控任务
	      if (HAL_GetTick() - last_temp_time >= 1000) {
 80020ce:	f003 fc11 	bl	80058f4 <HAL_GetTick>
 80020d2:	4602      	mov	r2, r0
 80020d4:	4b1a      	ldr	r3, [pc, #104]	@ (8002140 <main+0x660>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	1ad3      	subs	r3, r2, r3
 80020da:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80020de:	d306      	bcc.n	80020ee <main+0x60e>
	        NTC_Control_Update();  // 更新温度控制
 80020e0:	f000 fa04 	bl	80024ec <NTC_Control_Update>
	        last_temp_time = HAL_GetTick();
 80020e4:	f003 fc06 	bl	80058f4 <HAL_GetTick>
 80020e8:	4603      	mov	r3, r0
 80020ea:	4a15      	ldr	r2, [pc, #84]	@ (8002140 <main+0x660>)
 80020ec:	6013      	str	r3, [r2, #0]
	      }

	      if (HAL_GetTick() - last_ox_time >= 2000) {
 80020ee:	f003 fc01 	bl	80058f4 <HAL_GetTick>
 80020f2:	4602      	mov	r2, r0
 80020f4:	4b13      	ldr	r3, [pc, #76]	@ (8002144 <main+0x664>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80020fe:	d307      	bcc.n	8002110 <main+0x630>
	    	 ADS8688_ReadOxygen(4);  // 更新温度控制
 8002100:	2004      	movs	r0, #4
 8002102:	f7ff f97d 	bl	8001400 <ADS8688_ReadOxygen>
	    	 //ADS8688_ReadCH2Voltage();
	      	      last_ox_time = HAL_GetTick();
 8002106:	f003 fbf5 	bl	80058f4 <HAL_GetTick>
 800210a:	4603      	mov	r3, r0
 800210c:	4a0d      	ldr	r2, [pc, #52]	@ (8002144 <main+0x664>)
 800210e:	6013      	str	r3, [r2, #0]
	      	      }
	      if (HAL_GetTick() - last_OD_time >= 4000) {
 8002110:	f003 fbf0 	bl	80058f4 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	4b0c      	ldr	r3, [pc, #48]	@ (8002148 <main+0x668>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8002120:	d3b4      	bcc.n	800208c <main+0x5ac>
	    	  OD_Task();             // 更新OD控制
 8002122:	f7fe fdcb 	bl	8000cbc <OD_Task>
	      	   last_OD_time = HAL_GetTick();
 8002126:	f003 fbe5 	bl	80058f4 <HAL_GetTick>
 800212a:	4603      	mov	r3, r0
 800212c:	4a06      	ldr	r2, [pc, #24]	@ (8002148 <main+0x668>)
 800212e:	6013      	str	r3, [r2, #0]
	      if (HAL_GetTick() - last_ph_time >= 3000) {
 8002130:	e7ac      	b.n	800208c <main+0x5ac>
 8002132:	bf00      	nop
 8002134:	24000dbc 	.word	0x24000dbc
 8002138:	2400041c 	.word	0x2400041c
 800213c:	24000420 	.word	0x24000420
 8002140:	24000424 	.word	0x24000424
 8002144:	24000428 	.word	0x24000428
 8002148:	2400042c 	.word	0x2400042c

0800214c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b09c      	sub	sp, #112	@ 0x70
 8002150:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002152:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002156:	224c      	movs	r2, #76	@ 0x4c
 8002158:	2100      	movs	r1, #0
 800215a:	4618      	mov	r0, r3
 800215c:	f010 fce6 	bl	8012b2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002160:	1d3b      	adds	r3, r7, #4
 8002162:	2220      	movs	r2, #32
 8002164:	2100      	movs	r1, #0
 8002166:	4618      	mov	r0, r3
 8002168:	f010 fce0 	bl	8012b2c <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800216c:	2002      	movs	r0, #2
 800216e:	f008 fa39 	bl	800a5e4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002172:	2300      	movs	r3, #0
 8002174:	603b      	str	r3, [r7, #0]
 8002176:	4b2c      	ldr	r3, [pc, #176]	@ (8002228 <SystemClock_Config+0xdc>)
 8002178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800217a:	4a2b      	ldr	r2, [pc, #172]	@ (8002228 <SystemClock_Config+0xdc>)
 800217c:	f023 0301 	bic.w	r3, r3, #1
 8002180:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8002182:	4b29      	ldr	r3, [pc, #164]	@ (8002228 <SystemClock_Config+0xdc>)
 8002184:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002186:	f003 0301 	and.w	r3, r3, #1
 800218a:	603b      	str	r3, [r7, #0]
 800218c:	4b27      	ldr	r3, [pc, #156]	@ (800222c <SystemClock_Config+0xe0>)
 800218e:	699b      	ldr	r3, [r3, #24]
 8002190:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002194:	4a25      	ldr	r2, [pc, #148]	@ (800222c <SystemClock_Config+0xe0>)
 8002196:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800219a:	6193      	str	r3, [r2, #24]
 800219c:	4b23      	ldr	r3, [pc, #140]	@ (800222c <SystemClock_Config+0xe0>)
 800219e:	699b      	ldr	r3, [r3, #24]
 80021a0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80021a4:	603b      	str	r3, [r7, #0]
 80021a6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80021a8:	bf00      	nop
 80021aa:	4b20      	ldr	r3, [pc, #128]	@ (800222c <SystemClock_Config+0xe0>)
 80021ac:	699b      	ldr	r3, [r3, #24]
 80021ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021b6:	d1f8      	bne.n	80021aa <SystemClock_Config+0x5e>

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSI);
 80021b8:	4b1d      	ldr	r3, [pc, #116]	@ (8002230 <SystemClock_Config+0xe4>)
 80021ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021bc:	4a1c      	ldr	r2, [pc, #112]	@ (8002230 <SystemClock_Config+0xe4>)
 80021be:	f023 0303 	bic.w	r3, r3, #3
 80021c2:	6293      	str	r3, [r2, #40]	@ 0x28

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80021c4:	2302      	movs	r3, #2
 80021c6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80021c8:	2301      	movs	r3, #1
 80021ca:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80021cc:	2340      	movs	r3, #64	@ 0x40
 80021ce:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80021d0:	2300      	movs	r3, #0
 80021d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021d8:	4618      	mov	r0, r3
 80021da:	f008 fa3d 	bl	800a658 <HAL_RCC_OscConfig>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80021e4:	f000 f881 	bl	80022ea <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021e8:	233f      	movs	r3, #63	@ 0x3f
 80021ea:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80021ec:	2300      	movs	r3, #0
 80021ee:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80021f0:	2300      	movs	r3, #0
 80021f2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80021f4:	2300      	movs	r3, #0
 80021f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80021f8:	2300      	movs	r3, #0
 80021fa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80021fc:	2340      	movs	r3, #64	@ 0x40
 80021fe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002200:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002204:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8002206:	2300      	movs	r3, #0
 8002208:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800220a:	1d3b      	adds	r3, r7, #4
 800220c:	2101      	movs	r1, #1
 800220e:	4618      	mov	r0, r3
 8002210:	f008 fe7c 	bl	800af0c <HAL_RCC_ClockConfig>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d001      	beq.n	800221e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800221a:	f000 f866 	bl	80022ea <Error_Handler>
  }
}
 800221e:	bf00      	nop
 8002220:	3770      	adds	r7, #112	@ 0x70
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	58000400 	.word	0x58000400
 800222c:	58024800 	.word	0x58024800
 8002230:	58024400 	.word	0x58024400

08002234 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b0b0      	sub	sp, #192	@ 0xc0
 8002238:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800223a:	463b      	mov	r3, r7
 800223c:	22c0      	movs	r2, #192	@ 0xc0
 800223e:	2100      	movs	r1, #0
 8002240:	4618      	mov	r0, r3
 8002242:	f010 fc73 	bl	8012b2c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002246:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800224a:	f04f 0300 	mov.w	r3, #0
 800224e:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 8002252:	2304      	movs	r3, #4
 8002254:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 10;
 8002256:	230a      	movs	r3, #10
 8002258:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;
 800225a:	2302      	movs	r3, #2
 800225c:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 800225e:	2302      	movs	r3, #2
 8002260:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8002262:	2302      	movs	r3, #2
 8002264:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8002266:	23c0      	movs	r3, #192	@ 0xc0
 8002268:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 800226a:	2320      	movs	r3, #32
 800226c:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800226e:	2300      	movs	r3, #0
 8002270:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8002272:	2300      	movs	r3, #0
 8002274:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002278:	463b      	mov	r3, r7
 800227a:	4618      	mov	r0, r3
 800227c:	f009 f9d2 	bl	800b624 <HAL_RCCEx_PeriphCLKConfig>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d001      	beq.n	800228a <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 8002286:	f000 f830 	bl	80022ea <Error_Handler>
  }
}
 800228a:	bf00      	nop
 800228c:	37c0      	adds	r7, #192	@ 0xc0
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}

08002292 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8002292:	b580      	push	{r7, lr}
 8002294:	b084      	sub	sp, #16
 8002296:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8002298:	463b      	mov	r3, r7
 800229a:	2200      	movs	r2, #0
 800229c:	601a      	str	r2, [r3, #0]
 800229e:	605a      	str	r2, [r3, #4]
 80022a0:	609a      	str	r2, [r3, #8]
 80022a2:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80022a4:	f005 f920 	bl	80074e8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80022a8:	2301      	movs	r3, #1
 80022aa:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80022ac:	2300      	movs	r3, #0
 80022ae:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80022b0:	2300      	movs	r3, #0
 80022b2:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80022b4:	231f      	movs	r3, #31
 80022b6:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80022b8:	2387      	movs	r3, #135	@ 0x87
 80022ba:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80022bc:	2300      	movs	r3, #0
 80022be:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80022c0:	2300      	movs	r3, #0
 80022c2:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80022c4:	2301      	movs	r3, #1
 80022c6:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80022c8:	2301      	movs	r3, #1
 80022ca:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80022cc:	2300      	movs	r3, #0
 80022ce:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80022d0:	2300      	movs	r3, #0
 80022d2:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80022d4:	463b      	mov	r3, r7
 80022d6:	4618      	mov	r0, r3
 80022d8:	f005 f93e 	bl	8007558 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80022dc:	2004      	movs	r0, #4
 80022de:	f005 f91b 	bl	8007518 <HAL_MPU_Enable>

}
 80022e2:	bf00      	nop
 80022e4:	3710      	adds	r7, #16
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}

080022ea <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022ea:	b480      	push	{r7}
 80022ec:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022ee:	b672      	cpsid	i
}
 80022f0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80022f2:	bf00      	nop
 80022f4:	e7fd      	b.n	80022f2 <Error_Handler+0x8>
	...

080022f8 <PreAdjustTemperature>:
static uint32_t pwm_start_time = 0;
static uint32_t current_on_time = 0;
static uint8_t pwm_initialized = 0;

// =================== 阶段1：预调节 ===================
static void PreAdjustTemperature(void) {
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af02      	add	r7, sp, #8
    float temp = Read_Temperature();
 80022fe:	f002 fac5 	bl	800488c <Read_Temperature>
 8002302:	ed87 0a01 	vstr	s0, [r7, #4]
    printf("Initial temp: %.2f℃, Target: %.2f℃\r\n", temp, SETPOINT);
 8002306:	edd7 7a01 	vldr	s15, [r7, #4]
 800230a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800230e:	f04f 0200 	mov.w	r2, #0
 8002312:	4b32      	ldr	r3, [pc, #200]	@ (80023dc <PreAdjustTemperature+0xe4>)
 8002314:	e9cd 2300 	strd	r2, r3, [sp]
 8002318:	ec53 2b17 	vmov	r2, r3, d7
 800231c:	4830      	ldr	r0, [pc, #192]	@ (80023e0 <PreAdjustTemperature+0xe8>)
 800231e:	f010 fa5d 	bl	80127dc <iprintf>

    if (fabsf(temp - SETPOINT) > PRE_ADJUST_TOLERANCE) {
 8002322:	edd7 7a01 	vldr	s15, [r7, #4]
 8002326:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80023e4 <PreAdjustTemperature+0xec>
 800232a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800232e:	eef0 7ae7 	vabs.f32	s15, s15
 8002332:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002336:	eef4 7ac7 	vcmpe.f32	s15, s14
 800233a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800233e:	dc00      	bgt.n	8002342 <PreAdjustTemperature+0x4a>
            HAL_Delay(1000);
        }
        Relay_Switch(0);
        HAL_Delay(2000);
    }
}
 8002340:	e048      	b.n	80023d4 <PreAdjustTemperature+0xdc>
        printf("Pre-adjusting temperature...\r\n");
 8002342:	4829      	ldr	r0, [pc, #164]	@ (80023e8 <PreAdjustTemperature+0xf0>)
 8002344:	f010 faba 	bl	80128bc <puts>
        while (fabsf(Read_Temperature() - SETPOINT) > PRE_ADJUST_TOLERANCE) {
 8002348:	e02c      	b.n	80023a4 <PreAdjustTemperature+0xac>
            temp = Read_Temperature();
 800234a:	f002 fa9f 	bl	800488c <Read_Temperature>
 800234e:	ed87 0a01 	vstr	s0, [r7, #4]
            if (temp >= 50.0f) {
 8002352:	edd7 7a01 	vldr	s15, [r7, #4]
 8002356:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 80023ec <PreAdjustTemperature+0xf4>
 800235a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800235e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002362:	db0c      	blt.n	800237e <PreAdjustTemperature+0x86>
                Relay_Switch(0);
 8002364:	2000      	movs	r0, #0
 8002366:	f001 fceb 	bl	8003d40 <Relay_Switch>
                printf("[NTC] Overtemperature during pre-adjust! %.2f℃\r\n", temp);
 800236a:	edd7 7a01 	vldr	s15, [r7, #4]
 800236e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002372:	ec53 2b17 	vmov	r2, r3, d7
 8002376:	481e      	ldr	r0, [pc, #120]	@ (80023f0 <PreAdjustTemperature+0xf8>)
 8002378:	f010 fa30 	bl	80127dc <iprintf>
                break;
 800237c:	e023      	b.n	80023c6 <PreAdjustTemperature+0xce>
            Relay_Switch(temp < SETPOINT ? 1 : 0);
 800237e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002382:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80023e4 <PreAdjustTemperature+0xec>
 8002386:	eef4 7ac7 	vcmpe.f32	s15, s14
 800238a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800238e:	bf4c      	ite	mi
 8002390:	2301      	movmi	r3, #1
 8002392:	2300      	movpl	r3, #0
 8002394:	b2db      	uxtb	r3, r3
 8002396:	4618      	mov	r0, r3
 8002398:	f001 fcd2 	bl	8003d40 <Relay_Switch>
            HAL_Delay(1000);
 800239c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80023a0:	f003 fab4 	bl	800590c <HAL_Delay>
        while (fabsf(Read_Temperature() - SETPOINT) > PRE_ADJUST_TOLERANCE) {
 80023a4:	f002 fa72 	bl	800488c <Read_Temperature>
 80023a8:	eef0 7a40 	vmov.f32	s15, s0
 80023ac:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80023e4 <PreAdjustTemperature+0xec>
 80023b0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80023b4:	eef0 7ae7 	vabs.f32	s15, s15
 80023b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80023bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023c4:	dcc1      	bgt.n	800234a <PreAdjustTemperature+0x52>
        Relay_Switch(0);
 80023c6:	2000      	movs	r0, #0
 80023c8:	f001 fcba 	bl	8003d40 <Relay_Switch>
        HAL_Delay(2000);
 80023cc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80023d0:	f003 fa9c 	bl	800590c <HAL_Delay>
}
 80023d4:	bf00      	nop
 80023d6:	3708      	adds	r7, #8
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	40428000 	.word	0x40428000
 80023e0:	08016820 	.word	0x08016820
 80023e4:	42140000 	.word	0x42140000
 80023e8:	0801684c 	.word	0x0801684c
 80023ec:	42480000 	.word	0x42480000
 80023f0:	0801686c 	.word	0x0801686c

080023f4 <NTC_Control_Init>:

// =================== 初始化 ===================
void NTC_Control_Init(void) {
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af02      	add	r7, sp, #8
    PreAdjustTemperature();
 80023fa:	f7ff ff7d 	bl	80022f8 <PreAdjustTemperature>
    PID_Init(&pid, pid_params.Kp, pid_params.Ki, pid_params.Kd, -100.0f, 100.0f);
 80023fe:	4b28      	ldr	r3, [pc, #160]	@ (80024a0 <NTC_Control_Init+0xac>)
 8002400:	edd3 7a00 	vldr	s15, [r3]
 8002404:	4b26      	ldr	r3, [pc, #152]	@ (80024a0 <NTC_Control_Init+0xac>)
 8002406:	ed93 7a01 	vldr	s14, [r3, #4]
 800240a:	4b25      	ldr	r3, [pc, #148]	@ (80024a0 <NTC_Control_Init+0xac>)
 800240c:	edd3 6a02 	vldr	s13, [r3, #8]
 8002410:	ed9f 2a24 	vldr	s4, [pc, #144]	@ 80024a4 <NTC_Control_Init+0xb0>
 8002414:	eddf 1a24 	vldr	s3, [pc, #144]	@ 80024a8 <NTC_Control_Init+0xb4>
 8002418:	eeb0 1a66 	vmov.f32	s2, s13
 800241c:	eef0 0a47 	vmov.f32	s1, s14
 8002420:	eeb0 0a67 	vmov.f32	s0, s15
 8002424:	4821      	ldr	r0, [pc, #132]	@ (80024ac <NTC_Control_Init+0xb8>)
 8002426:	f000 fdcb 	bl	8002fc0 <PID_Init>
    pid.integral = 0;
 800242a:	4b20      	ldr	r3, [pc, #128]	@ (80024ac <NTC_Control_Init+0xb8>)
 800242c:	f04f 0200 	mov.w	r2, #0
 8002430:	615a      	str	r2, [r3, #20]
    pid.last_error = 0;
 8002432:	4b1e      	ldr	r3, [pc, #120]	@ (80024ac <NTC_Control_Init+0xb8>)
 8002434:	f04f 0200 	mov.w	r2, #0
 8002438:	611a      	str	r2, [r3, #16]

    PID_AutoTune_Init(&tune_handle, &pid_params, Read_Temperature, Relay_Switch,
 800243a:	4b1d      	ldr	r3, [pc, #116]	@ (80024b0 <NTC_Control_Init+0xbc>)
 800243c:	9300      	str	r3, [sp, #0]
 800243e:	ed9f 0a1d 	vldr	s0, [pc, #116]	@ 80024b4 <NTC_Control_Init+0xc0>
 8002442:	4b1d      	ldr	r3, [pc, #116]	@ (80024b8 <NTC_Control_Init+0xc4>)
 8002444:	4a1d      	ldr	r2, [pc, #116]	@ (80024bc <NTC_Control_Init+0xc8>)
 8002446:	4916      	ldr	r1, [pc, #88]	@ (80024a0 <NTC_Control_Init+0xac>)
 8002448:	481d      	ldr	r0, [pc, #116]	@ (80024c0 <NTC_Control_Init+0xcc>)
 800244a:	f000 ff01 	bl	8003250 <PID_AutoTune_Init>
                      SETPOINT, AUTO_TUNE_DURATION);
    tune_complete = 0;
 800244e:	4b1d      	ldr	r3, [pc, #116]	@ (80024c4 <NTC_Control_Init+0xd0>)
 8002450:	2200      	movs	r2, #0
 8002452:	701a      	strb	r2, [r3, #0]
    last_heating_time = HAL_GetTick();
 8002454:	f003 fa4e 	bl	80058f4 <HAL_GetTick>
 8002458:	4603      	mov	r3, r0
 800245a:	4a1b      	ldr	r2, [pc, #108]	@ (80024c8 <NTC_Control_Init+0xd4>)
 800245c:	6013      	str	r3, [r2, #0]

    // 初始化振荡检测变量
    stable_count = 0;
 800245e:	4b1b      	ldr	r3, [pc, #108]	@ (80024cc <NTC_Control_Init+0xd8>)
 8002460:	2200      	movs	r2, #0
 8002462:	701a      	strb	r2, [r3, #0]
    recording_started = 0;
 8002464:	4b1a      	ldr	r3, [pc, #104]	@ (80024d0 <NTC_Control_Init+0xdc>)
 8002466:	2200      	movs	r2, #0
 8002468:	701a      	strb	r2, [r3, #0]
    oscillation_count = 0;
 800246a:	4b1a      	ldr	r3, [pc, #104]	@ (80024d4 <NTC_Control_Init+0xe0>)
 800246c:	2200      	movs	r2, #0
 800246e:	701a      	strb	r2, [r3, #0]
    cross_setpoint = 0;
 8002470:	4b19      	ldr	r3, [pc, #100]	@ (80024d8 <NTC_Control_Init+0xe4>)
 8002472:	2200      	movs	r2, #0
 8002474:	701a      	strb	r2, [r3, #0]
    last_temp_for_osc = Read_Temperature();
 8002476:	f002 fa09 	bl	800488c <Read_Temperature>
 800247a:	eef0 7a40 	vmov.f32	s15, s0
 800247e:	4b17      	ldr	r3, [pc, #92]	@ (80024dc <NTC_Control_Init+0xe8>)
 8002480:	edc3 7a00 	vstr	s15, [r3]

    // 初始化PWM
    pwm_start_time = HAL_GetTick();
 8002484:	f003 fa36 	bl	80058f4 <HAL_GetTick>
 8002488:	4603      	mov	r3, r0
 800248a:	4a15      	ldr	r2, [pc, #84]	@ (80024e0 <NTC_Control_Init+0xec>)
 800248c:	6013      	str	r3, [r2, #0]
    current_on_time = 0;
 800248e:	4b15      	ldr	r3, [pc, #84]	@ (80024e4 <NTC_Control_Init+0xf0>)
 8002490:	2200      	movs	r2, #0
 8002492:	601a      	str	r2, [r3, #0]
    pwm_initialized = 1;
 8002494:	4b14      	ldr	r3, [pc, #80]	@ (80024e8 <NTC_Control_Init+0xf4>)
 8002496:	2201      	movs	r2, #1
 8002498:	701a      	strb	r2, [r3, #0]
}
 800249a:	bf00      	nop
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}
 80024a0:	24000010 	.word	0x24000010
 80024a4:	42c80000 	.word	0x42c80000
 80024a8:	c2c80000 	.word	0xc2c80000
 80024ac:	24000430 	.word	0x24000430
 80024b0:	000493e0 	.word	0x000493e0
 80024b4:	42140000 	.word	0x42140000
 80024b8:	08003d41 	.word	0x08003d41
 80024bc:	0800488d 	.word	0x0800488d
 80024c0:	24000458 	.word	0x24000458
 80024c4:	24000494 	.word	0x24000494
 80024c8:	24000498 	.word	0x24000498
 80024cc:	2400049c 	.word	0x2400049c
 80024d0:	2400049d 	.word	0x2400049d
 80024d4:	2400049e 	.word	0x2400049e
 80024d8:	2400049f 	.word	0x2400049f
 80024dc:	2400001c 	.word	0x2400001c
 80024e0:	240004a0 	.word	0x240004a0
 80024e4:	240004a4 	.word	0x240004a4
 80024e8:	240004a8 	.word	0x240004a8

080024ec <NTC_Control_Update>:

// =================== 10秒周期PWM控制 ===================
void NTC_Control_Update(void) {
 80024ec:	b590      	push	{r4, r7, lr}
 80024ee:	b0b3      	sub	sp, #204	@ 0xcc
 80024f0:	af0a      	add	r7, sp, #40	@ 0x28
    float temp = Read_Temperature();
 80024f2:	f002 f9cb 	bl	800488c <Read_Temperature>
 80024f6:	ed87 0a25 	vstr	s0, [r7, #148]	@ 0x94
    if (temp <= -50.0f) return;
 80024fa:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 80024fe:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 80027cc <NTC_Control_Update+0x2e0>
 8002502:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002506:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800250a:	f240 8252 	bls.w	80029b2 <NTC_Control_Update+0x4c6>

    // --- 高温保护 ---
    if (temp >= 50.0f) {
 800250e:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8002512:	ed9f 7aaf 	vldr	s14, [pc, #700]	@ 80027d0 <NTC_Control_Update+0x2e4>
 8002516:	eef4 7ac7 	vcmpe.f32	s15, s14
 800251a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800251e:	db0c      	blt.n	800253a <NTC_Control_Update+0x4e>
        Relay_Switch(0);
 8002520:	2000      	movs	r0, #0
 8002522:	f001 fc0d 	bl	8003d40 <Relay_Switch>
        printf("[NTC] Overtemperature! %.2f℃\r\n", temp);
 8002526:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 800252a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800252e:	ec53 2b17 	vmov	r2, r3, d7
 8002532:	48a8      	ldr	r0, [pc, #672]	@ (80027d4 <NTC_Control_Update+0x2e8>)
 8002534:	f010 f952 	bl	80127dc <iprintf>
        return;
 8002538:	e23e      	b.n	80029b8 <NTC_Control_Update+0x4cc>
    }

    // --- 自整定 ---
    if (tune_handle.state != TUNE_IDLE) {
 800253a:	4ba7      	ldr	r3, [pc, #668]	@ (80027d8 <NTC_Control_Update+0x2ec>)
 800253c:	781b      	ldrb	r3, [r3, #0]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d059      	beq.n	80025f6 <NTC_Control_Update+0x10a>
        PID_AutoTune_Task(&tune_handle);
 8002542:	48a5      	ldr	r0, [pc, #660]	@ (80027d8 <NTC_Control_Update+0x2ec>)
 8002544:	f000 fed2 	bl	80032ec <PID_AutoTune_Task>
        if (tune_handle.state == TUNE_IDLE) {
 8002548:	4ba3      	ldr	r3, [pc, #652]	@ (80027d8 <NTC_Control_Update+0x2ec>)
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	2b00      	cmp	r3, #0
 800254e:	f040 8232 	bne.w	80029b6 <NTC_Control_Update+0x4ca>
            if (pid_params.Kp <= 0 || pid_params.Ki <= 0) {
 8002552:	4ba2      	ldr	r3, [pc, #648]	@ (80027dc <NTC_Control_Update+0x2f0>)
 8002554:	edd3 7a00 	vldr	s15, [r3]
 8002558:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800255c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002560:	d907      	bls.n	8002572 <NTC_Control_Update+0x86>
 8002562:	4b9e      	ldr	r3, [pc, #632]	@ (80027dc <NTC_Control_Update+0x2f0>)
 8002564:	edd3 7a01 	vldr	s15, [r3, #4]
 8002568:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800256c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002570:	d80a      	bhi.n	8002588 <NTC_Control_Update+0x9c>
                pid_params.Kp = 4.0f;
 8002572:	4b9a      	ldr	r3, [pc, #616]	@ (80027dc <NTC_Control_Update+0x2f0>)
 8002574:	f04f 4281 	mov.w	r2, #1082130432	@ 0x40800000
 8002578:	601a      	str	r2, [r3, #0]
                pid_params.Ki = 0.05f;
 800257a:	4b98      	ldr	r3, [pc, #608]	@ (80027dc <NTC_Control_Update+0x2f0>)
 800257c:	4a98      	ldr	r2, [pc, #608]	@ (80027e0 <NTC_Control_Update+0x2f4>)
 800257e:	605a      	str	r2, [r3, #4]
                pid_params.Kd = 2.0f;
 8002580:	4b96      	ldr	r3, [pc, #600]	@ (80027dc <NTC_Control_Update+0x2f0>)
 8002582:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002586:	609a      	str	r2, [r3, #8]
            }
            PID_UpdateParams(&pid, pid_params.Kp, pid_params.Ki, pid_params.Kd);
 8002588:	4b94      	ldr	r3, [pc, #592]	@ (80027dc <NTC_Control_Update+0x2f0>)
 800258a:	edd3 7a00 	vldr	s15, [r3]
 800258e:	4b93      	ldr	r3, [pc, #588]	@ (80027dc <NTC_Control_Update+0x2f0>)
 8002590:	ed93 7a01 	vldr	s14, [r3, #4]
 8002594:	4b91      	ldr	r3, [pc, #580]	@ (80027dc <NTC_Control_Update+0x2f0>)
 8002596:	edd3 6a02 	vldr	s13, [r3, #8]
 800259a:	eeb0 1a66 	vmov.f32	s2, s13
 800259e:	eef0 0a47 	vmov.f32	s1, s14
 80025a2:	eeb0 0a67 	vmov.f32	s0, s15
 80025a6:	488f      	ldr	r0, [pc, #572]	@ (80027e4 <NTC_Control_Update+0x2f8>)
 80025a8:	f000 fe30 	bl	800320c <PID_UpdateParams>
            tune_complete = 1;
 80025ac:	4b8e      	ldr	r3, [pc, #568]	@ (80027e8 <NTC_Control_Update+0x2fc>)
 80025ae:	2201      	movs	r2, #1
 80025b0:	701a      	strb	r2, [r3, #0]
            // 重置稳定性和振荡检测
            stable_count = 0;
 80025b2:	4b8e      	ldr	r3, [pc, #568]	@ (80027ec <NTC_Control_Update+0x300>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	701a      	strb	r2, [r3, #0]
            recording_started = 0;
 80025b8:	4b8d      	ldr	r3, [pc, #564]	@ (80027f0 <NTC_Control_Update+0x304>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	701a      	strb	r2, [r3, #0]
            oscillation_count = 0;
 80025be:	4b8d      	ldr	r3, [pc, #564]	@ (80027f4 <NTC_Control_Update+0x308>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	701a      	strb	r2, [r3, #0]
            printf("PID tuned: Kp=%.3f, Ki=%.3f, Kd=%.3f\r\n",
                   pid_params.Kp, pid_params.Ki, pid_params.Kd);
 80025c4:	4b85      	ldr	r3, [pc, #532]	@ (80027dc <NTC_Control_Update+0x2f0>)
 80025c6:	edd3 7a00 	vldr	s15, [r3]
            printf("PID tuned: Kp=%.3f, Ki=%.3f, Kd=%.3f\r\n",
 80025ca:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
                   pid_params.Kp, pid_params.Ki, pid_params.Kd);
 80025ce:	4b83      	ldr	r3, [pc, #524]	@ (80027dc <NTC_Control_Update+0x2f0>)
 80025d0:	edd3 7a01 	vldr	s15, [r3, #4]
            printf("PID tuned: Kp=%.3f, Ki=%.3f, Kd=%.3f\r\n",
 80025d4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                   pid_params.Kp, pid_params.Ki, pid_params.Kd);
 80025d8:	4b80      	ldr	r3, [pc, #512]	@ (80027dc <NTC_Control_Update+0x2f0>)
 80025da:	edd3 6a02 	vldr	s13, [r3, #8]
            printf("PID tuned: Kp=%.3f, Ki=%.3f, Kd=%.3f\r\n",
 80025de:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80025e2:	ed8d 6b02 	vstr	d6, [sp, #8]
 80025e6:	ed8d 7b00 	vstr	d7, [sp]
 80025ea:	ec53 2b15 	vmov	r2, r3, d5
 80025ee:	4882      	ldr	r0, [pc, #520]	@ (80027f8 <NTC_Control_Update+0x30c>)
 80025f0:	f010 f8f4 	bl	80127dc <iprintf>
        }
        return;
 80025f4:	e1df      	b.n	80029b6 <NTC_Control_Update+0x4ca>
    }

    // --- 计算真实dt ---
    static uint32_t last_time = 0;
    uint32_t now = HAL_GetTick();
 80025f6:	f003 f97d 	bl	80058f4 <HAL_GetTick>
 80025fa:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
    float dt = (now - last_time) / 1000.0f;
 80025fe:	4b7f      	ldr	r3, [pc, #508]	@ (80027fc <NTC_Control_Update+0x310>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	ee07 3a90 	vmov	s15, r3
 800260c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002610:	eddf 6a7b 	vldr	s13, [pc, #492]	@ 8002800 <NTC_Control_Update+0x314>
 8002614:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002618:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
    if (dt <= 0.0f || dt > 2.0f) dt = 1.0f;
 800261c:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8002620:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002624:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002628:	d908      	bls.n	800263c <NTC_Control_Update+0x150>
 800262a:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800262e:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8002632:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800263a:	dd03      	ble.n	8002644 <NTC_Control_Update+0x158>
 800263c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002640:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    last_time = now;
 8002644:	4a6d      	ldr	r2, [pc, #436]	@ (80027fc <NTC_Control_Update+0x310>)
 8002646:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800264a:	6013      	str	r3, [r2, #0]

    // --- PID计算 ---
    float output = PID_Calculate(&pid, SETPOINT, temp, dt);
 800264c:	ed97 1a27 	vldr	s2, [r7, #156]	@ 0x9c
 8002650:	edd7 0a25 	vldr	s1, [r7, #148]	@ 0x94
 8002654:	ed9f 0a6b 	vldr	s0, [pc, #428]	@ 8002804 <NTC_Control_Update+0x318>
 8002658:	4862      	ldr	r0, [pc, #392]	@ (80027e4 <NTC_Control_Update+0x2f8>)
 800265a:	f000 fce5 	bl	8003028 <PID_Calculate>
 800265e:	ed87 0a23 	vstr	s0, [r7, #140]	@ 0x8c

    // --- 10秒周期PWM控制 ---
    if (!pwm_initialized) {
 8002662:	4b69      	ldr	r3, [pc, #420]	@ (8002808 <NTC_Control_Update+0x31c>)
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d106      	bne.n	8002678 <NTC_Control_Update+0x18c>
        pwm_start_time = now;
 800266a:	4a68      	ldr	r2, [pc, #416]	@ (800280c <NTC_Control_Update+0x320>)
 800266c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002670:	6013      	str	r3, [r2, #0]
        pwm_initialized = 1;
 8002672:	4b65      	ldr	r3, [pc, #404]	@ (8002808 <NTC_Control_Update+0x31c>)
 8002674:	2201      	movs	r2, #1
 8002676:	701a      	strb	r2, [r3, #0]
    }

    // 将PID输出(-100~100)映射到PWM占空比(0~100%)
    // 当output>0时加热，output<=0时不加热
    float duty_cycle = 0.0f;
 8002678:	f04f 0300 	mov.w	r3, #0
 800267c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (output > 0) {
 8002680:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8002684:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800268c:	dd14      	ble.n	80026b8 <NTC_Control_Update+0x1cc>
        duty_cycle = output / 100.0f;  // 0.0 ~ 1.0
 800268e:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 8002692:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8002810 <NTC_Control_Update+0x324>
 8002696:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800269a:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
        if (duty_cycle > 1.0f) duty_cycle = 1.0f;
 800269e:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 80026a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80026a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026ae:	dd03      	ble.n	80026b8 <NTC_Control_Update+0x1cc>
 80026b0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80026b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    }

    // 计算当前周期内的开启时间
    current_on_time = (uint32_t)(duty_cycle * PWM_PERIOD);
 80026b8:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 80026bc:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8002814 <NTC_Control_Update+0x328>
 80026c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026c4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026c8:	ee17 2a90 	vmov	r2, s15
 80026cc:	4b52      	ldr	r3, [pc, #328]	@ (8002818 <NTC_Control_Update+0x32c>)
 80026ce:	601a      	str	r2, [r3, #0]

    // 计算当前周期内的时间位置
    uint32_t cycle_position = (now - pwm_start_time) % PWM_PERIOD;
 80026d0:	4b4e      	ldr	r3, [pc, #312]	@ (800280c <NTC_Control_Update+0x320>)
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	4a50      	ldr	r2, [pc, #320]	@ (800281c <NTC_Control_Update+0x330>)
 80026dc:	fba2 1203 	umull	r1, r2, r2, r3
 80026e0:	0b52      	lsrs	r2, r2, #13
 80026e2:	f242 7110 	movw	r1, #10000	@ 0x2710
 80026e6:	fb01 f202 	mul.w	r2, r1, r2
 80026ea:	1a9b      	subs	r3, r3, r2
 80026ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    // PWM控制逻辑
    if (cycle_position < current_on_time) {
 80026f0:	4b49      	ldr	r3, [pc, #292]	@ (8002818 <NTC_Control_Update+0x32c>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d203      	bcs.n	8002704 <NTC_Control_Update+0x218>
        Relay_Switch(1);  // 在开启时间内
 80026fc:	2001      	movs	r0, #1
 80026fe:	f001 fb1f 	bl	8003d40 <Relay_Switch>
 8002702:	e002      	b.n	800270a <NTC_Control_Update+0x21e>
    } else {
        Relay_Switch(0);  // 在关闭时间内
 8002704:	2000      	movs	r0, #0
 8002706:	f001 fb1b 	bl	8003d40 <Relay_Switch>
    }

    // 每周期开始时打印PWM状态
    if (cycle_position == 0 && current_on_time > 0) {
 800270a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800270e:	2b00      	cmp	r3, #0
 8002710:	d115      	bne.n	800273e <NTC_Control_Update+0x252>
 8002712:	4b41      	ldr	r3, [pc, #260]	@ (8002818 <NTC_Control_Update+0x32c>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d011      	beq.n	800273e <NTC_Control_Update+0x252>
    	printf("[PWM] Cycle start: ON for %ums of %ums (%.1f%%)\r\n",
 800271a:	4b3f      	ldr	r3, [pc, #252]	@ (8002818 <NTC_Control_Update+0x32c>)
 800271c:	681b      	ldr	r3, [r3, #0]
    	       (unsigned int)current_on_time, (unsigned int)PWM_PERIOD, duty_cycle * 100.0f);
 800271e:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8002722:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8002810 <NTC_Control_Update+0x324>
 8002726:	ee67 7a87 	vmul.f32	s15, s15, s14
    	printf("[PWM] Cycle start: ON for %ums of %ums (%.1f%%)\r\n",
 800272a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800272e:	ed8d 7b00 	vstr	d7, [sp]
 8002732:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002736:	4619      	mov	r1, r3
 8002738:	4839      	ldr	r0, [pc, #228]	@ (8002820 <NTC_Control_Update+0x334>)
 800273a:	f010 f84f 	bl	80127dc <iprintf>
    }

    // --- 温和的强制加热逻辑（仅在温度远低于设定值时触发）---
    if (temp < (SETPOINT - 2.0f) && (now - last_heating_time) > 60000) {
 800273e:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8002742:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8002824 <NTC_Control_Update+0x338>
 8002746:	eef4 7ac7 	vcmpe.f32	s15, s14
 800274a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800274e:	d519      	bpl.n	8002784 <NTC_Control_Update+0x298>
 8002750:	4b35      	ldr	r3, [pc, #212]	@ (8002828 <NTC_Control_Update+0x33c>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	f64e 2260 	movw	r2, #60000	@ 0xea60
 800275e:	4293      	cmp	r3, r2
 8002760:	d910      	bls.n	8002784 <NTC_Control_Update+0x298>
        // 在强制加热时，临时设置100%占空比
        current_on_time = PWM_PERIOD;
 8002762:	4b2d      	ldr	r3, [pc, #180]	@ (8002818 <NTC_Control_Update+0x32c>)
 8002764:	f242 7210 	movw	r2, #10000	@ 0x2710
 8002768:	601a      	str	r2, [r3, #0]
        last_heating_time = now;
 800276a:	4a2f      	ldr	r2, [pc, #188]	@ (8002828 <NTC_Control_Update+0x33c>)
 800276c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002770:	6013      	str	r3, [r2, #0]
        printf("[FORCE] Force heating at %.2f℃\r\n", temp);
 8002772:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8002776:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800277a:	ec53 2b17 	vmov	r2, r3, d7
 800277e:	482b      	ldr	r0, [pc, #172]	@ (800282c <NTC_Control_Update+0x340>)
 8002780:	f010 f82c 	bl	80127dc <iprintf>
    }

    // --- 稳定状态检测 ---
    if (fabsf(temp - SETPOINT) <= 0.1f) {
 8002784:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8002788:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8002804 <NTC_Control_Update+0x318>
 800278c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002790:	eef0 7ae7 	vabs.f32	s15, s15
 8002794:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8002830 <NTC_Control_Update+0x344>
 8002798:	eef4 7ac7 	vcmpe.f32	s15, s14
 800279c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027a0:	d84a      	bhi.n	8002838 <NTC_Control_Update+0x34c>
        stable_count++;
 80027a2:	4b12      	ldr	r3, [pc, #72]	@ (80027ec <NTC_Control_Update+0x300>)
 80027a4:	781b      	ldrb	r3, [r3, #0]
 80027a6:	3301      	adds	r3, #1
 80027a8:	b2da      	uxtb	r2, r3
 80027aa:	4b10      	ldr	r3, [pc, #64]	@ (80027ec <NTC_Control_Update+0x300>)
 80027ac:	701a      	strb	r2, [r3, #0]
        if (stable_count >= STABLE_THRESHOLD && !recording_started) {
 80027ae:	4b0f      	ldr	r3, [pc, #60]	@ (80027ec <NTC_Control_Update+0x300>)
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	2b07      	cmp	r3, #7
 80027b4:	d943      	bls.n	800283e <NTC_Control_Update+0x352>
 80027b6:	4b0e      	ldr	r3, [pc, #56]	@ (80027f0 <NTC_Control_Update+0x304>)
 80027b8:	781b      	ldrb	r3, [r3, #0]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d13f      	bne.n	800283e <NTC_Control_Update+0x352>
            recording_started = 1;
 80027be:	4b0c      	ldr	r3, [pc, #48]	@ (80027f0 <NTC_Control_Update+0x304>)
 80027c0:	2201      	movs	r2, #1
 80027c2:	701a      	strb	r2, [r3, #0]
            printf("=== STABLE STATE REACHED - Start Recording ===\r\n");
 80027c4:	481b      	ldr	r0, [pc, #108]	@ (8002834 <NTC_Control_Update+0x348>)
 80027c6:	f010 f879 	bl	80128bc <puts>
 80027ca:	e038      	b.n	800283e <NTC_Control_Update+0x352>
 80027cc:	c2480000 	.word	0xc2480000
 80027d0:	42480000 	.word	0x42480000
 80027d4:	080168a0 	.word	0x080168a0
 80027d8:	24000458 	.word	0x24000458
 80027dc:	24000010 	.word	0x24000010
 80027e0:	3d4ccccd 	.word	0x3d4ccccd
 80027e4:	24000430 	.word	0x24000430
 80027e8:	24000494 	.word	0x24000494
 80027ec:	2400049c 	.word	0x2400049c
 80027f0:	2400049d 	.word	0x2400049d
 80027f4:	2400049e 	.word	0x2400049e
 80027f8:	080168c4 	.word	0x080168c4
 80027fc:	240004ac 	.word	0x240004ac
 8002800:	447a0000 	.word	0x447a0000
 8002804:	42140000 	.word	0x42140000
 8002808:	240004a8 	.word	0x240004a8
 800280c:	240004a0 	.word	0x240004a0
 8002810:	42c80000 	.word	0x42c80000
 8002814:	461c4000 	.word	0x461c4000
 8002818:	240004a4 	.word	0x240004a4
 800281c:	d1b71759 	.word	0xd1b71759
 8002820:	080168ec 	.word	0x080168ec
 8002824:	420c0000 	.word	0x420c0000
 8002828:	24000498 	.word	0x24000498
 800282c:	08016920 	.word	0x08016920
 8002830:	3dcccccd 	.word	0x3dcccccd
 8002834:	08016944 	.word	0x08016944
        }
    } else {
        stable_count = 0;
 8002838:	4b61      	ldr	r3, [pc, #388]	@ (80029c0 <NTC_Control_Update+0x4d4>)
 800283a:	2200      	movs	r2, #0
 800283c:	701a      	strb	r2, [r3, #0]
    }

    // --- 振荡次数检测 ---
    if ((last_temp_for_osc < SETPOINT && temp >= SETPOINT) ||
 800283e:	4b61      	ldr	r3, [pc, #388]	@ (80029c4 <NTC_Control_Update+0x4d8>)
 8002840:	edd3 7a00 	vldr	s15, [r3]
 8002844:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 80029c8 <NTC_Control_Update+0x4dc>
 8002848:	eef4 7ac7 	vcmpe.f32	s15, s14
 800284c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002850:	d508      	bpl.n	8002864 <NTC_Control_Update+0x378>
 8002852:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8002856:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 80029c8 <NTC_Control_Update+0x4dc>
 800285a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800285e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002862:	da12      	bge.n	800288a <NTC_Control_Update+0x39e>
        (last_temp_for_osc > SETPOINT && temp <= SETPOINT)) {
 8002864:	4b57      	ldr	r3, [pc, #348]	@ (80029c4 <NTC_Control_Update+0x4d8>)
 8002866:	edd3 7a00 	vldr	s15, [r3]
    if ((last_temp_for_osc < SETPOINT && temp >= SETPOINT) ||
 800286a:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 80029c8 <NTC_Control_Update+0x4dc>
 800286e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002872:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002876:	dd0b      	ble.n	8002890 <NTC_Control_Update+0x3a4>
        (last_temp_for_osc > SETPOINT && temp <= SETPOINT)) {
 8002878:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 800287c:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 80029c8 <NTC_Control_Update+0x4dc>
 8002880:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002888:	d802      	bhi.n	8002890 <NTC_Control_Update+0x3a4>
        cross_setpoint = 1;
 800288a:	4b50      	ldr	r3, [pc, #320]	@ (80029cc <NTC_Control_Update+0x4e0>)
 800288c:	2201      	movs	r2, #1
 800288e:	701a      	strb	r2, [r3, #0]
    }

    if (cross_setpoint && fabsf(temp - SETPOINT) > 0.3f) {
 8002890:	4b4e      	ldr	r3, [pc, #312]	@ (80029cc <NTC_Control_Update+0x4e0>)
 8002892:	781b      	ldrb	r3, [r3, #0]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d02b      	beq.n	80028f0 <NTC_Control_Update+0x404>
 8002898:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 800289c:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 80029c8 <NTC_Control_Update+0x4dc>
 80028a0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80028a4:	eef0 7ae7 	vabs.f32	s15, s15
 80028a8:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80029d0 <NTC_Control_Update+0x4e4>
 80028ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028b4:	dd1c      	ble.n	80028f0 <NTC_Control_Update+0x404>
        oscillation_count++;
 80028b6:	4b47      	ldr	r3, [pc, #284]	@ (80029d4 <NTC_Control_Update+0x4e8>)
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	3301      	adds	r3, #1
 80028bc:	b2da      	uxtb	r2, r3
 80028be:	4b45      	ldr	r3, [pc, #276]	@ (80029d4 <NTC_Control_Update+0x4e8>)
 80028c0:	701a      	strb	r2, [r3, #0]
        cross_setpoint = 0;
 80028c2:	4b42      	ldr	r3, [pc, #264]	@ (80029cc <NTC_Control_Update+0x4e0>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	701a      	strb	r2, [r3, #0]
        printf("[OSC] Oscillation detected: %d/2\r\n", oscillation_count);
 80028c8:	4b42      	ldr	r3, [pc, #264]	@ (80029d4 <NTC_Control_Update+0x4e8>)
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	4619      	mov	r1, r3
 80028ce:	4842      	ldr	r0, [pc, #264]	@ (80029d8 <NTC_Control_Update+0x4ec>)
 80028d0:	f00f ff84 	bl	80127dc <iprintf>

        if (oscillation_count >= 2 && !recording_started) {
 80028d4:	4b3f      	ldr	r3, [pc, #252]	@ (80029d4 <NTC_Control_Update+0x4e8>)
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d909      	bls.n	80028f0 <NTC_Control_Update+0x404>
 80028dc:	4b3f      	ldr	r3, [pc, #252]	@ (80029dc <NTC_Control_Update+0x4f0>)
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d105      	bne.n	80028f0 <NTC_Control_Update+0x404>
            recording_started = 1;
 80028e4:	4b3d      	ldr	r3, [pc, #244]	@ (80029dc <NTC_Control_Update+0x4f0>)
 80028e6:	2201      	movs	r2, #1
 80028e8:	701a      	strb	r2, [r3, #0]
            printf("=== 2 OSCILLATIONS COMPLETE - Start Recording ===\r\n");
 80028ea:	483d      	ldr	r0, [pc, #244]	@ (80029e0 <NTC_Control_Update+0x4f4>)
 80028ec:	f00f ffe6 	bl	80128bc <puts>
        }
    }

    last_temp_for_osc = temp;
 80028f0:	4a34      	ldr	r2, [pc, #208]	@ (80029c4 <NTC_Control_Update+0x4d8>)
 80028f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80028f6:	6013      	str	r3, [r2, #0]

    // --- UART输出 ---
    static uint32_t last_debug_time = 0;
    if (now - last_debug_time >= 2000) {  // 每2秒输出一次，避免太频繁
 80028f8:	4b3a      	ldr	r3, [pc, #232]	@ (80029e4 <NTC_Control_Update+0x4f8>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002906:	d357      	bcc.n	80029b8 <NTC_Control_Update+0x4cc>
        char buf[128];
        uint32_t cycle_pos = (now - pwm_start_time) % PWM_PERIOD;
 8002908:	4b37      	ldr	r3, [pc, #220]	@ (80029e8 <NTC_Control_Update+0x4fc>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	4a36      	ldr	r2, [pc, #216]	@ (80029ec <NTC_Control_Update+0x500>)
 8002914:	fba2 1203 	umull	r1, r2, r2, r3
 8002918:	0b52      	lsrs	r2, r2, #13
 800291a:	f242 7110 	movw	r1, #10000	@ 0x2710
 800291e:	fb01 f202 	mul.w	r2, r1, r2
 8002922:	1a9b      	subs	r3, r3, r2
 8002924:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
        snprintf(buf, sizeof(buf), "Temp: %.2fC | PWM: %lu/%lums | Out: %.1f | Kp:%.2f | Osc:%d/2 | Rec:%s\r\n",
 8002928:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 800292c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
                 temp, cycle_pos < current_on_time ? current_on_time - cycle_pos : 0,
 8002930:	4b2f      	ldr	r3, [pc, #188]	@ (80029f0 <NTC_Control_Update+0x504>)
 8002932:	681b      	ldr	r3, [r3, #0]
        snprintf(buf, sizeof(buf), "Temp: %.2fC | PWM: %lu/%lums | Out: %.1f | Kp:%.2f | Osc:%d/2 | Rec:%s\r\n",
 8002934:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8002938:	429a      	cmp	r2, r3
 800293a:	d205      	bcs.n	8002948 <NTC_Control_Update+0x45c>
                 temp, cycle_pos < current_on_time ? current_on_time - cycle_pos : 0,
 800293c:	4b2c      	ldr	r3, [pc, #176]	@ (80029f0 <NTC_Control_Update+0x504>)
 800293e:	681a      	ldr	r2, [r3, #0]
        snprintf(buf, sizeof(buf), "Temp: %.2fC | PWM: %lu/%lums | Out: %.1f | Kp:%.2f | Osc:%d/2 | Rec:%s\r\n",
 8002940:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	e000      	b.n	800294a <NTC_Control_Update+0x45e>
 8002948:	2300      	movs	r3, #0
 800294a:	4a29      	ldr	r2, [pc, #164]	@ (80029f0 <NTC_Control_Update+0x504>)
 800294c:	6812      	ldr	r2, [r2, #0]
 800294e:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 8002952:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
                 current_on_time, output, pid.params.Kp, oscillation_count,
 8002956:	4927      	ldr	r1, [pc, #156]	@ (80029f4 <NTC_Control_Update+0x508>)
 8002958:	edd1 5a00 	vldr	s11, [r1]
        snprintf(buf, sizeof(buf), "Temp: %.2fC | PWM: %lu/%lums | Out: %.1f | Kp:%.2f | Osc:%d/2 | Rec:%s\r\n",
 800295c:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8002960:	491c      	ldr	r1, [pc, #112]	@ (80029d4 <NTC_Control_Update+0x4e8>)
 8002962:	7809      	ldrb	r1, [r1, #0]
 8002964:	460c      	mov	r4, r1
                 recording_started ? "YES" : "NO");
 8002966:	491d      	ldr	r1, [pc, #116]	@ (80029dc <NTC_Control_Update+0x4f0>)
 8002968:	7809      	ldrb	r1, [r1, #0]
        snprintf(buf, sizeof(buf), "Temp: %.2fC | PWM: %lu/%lums | Out: %.1f | Kp:%.2f | Osc:%d/2 | Rec:%s\r\n",
 800296a:	2900      	cmp	r1, #0
 800296c:	d001      	beq.n	8002972 <NTC_Control_Update+0x486>
 800296e:	4922      	ldr	r1, [pc, #136]	@ (80029f8 <NTC_Control_Update+0x50c>)
 8002970:	e000      	b.n	8002974 <NTC_Control_Update+0x488>
 8002972:	4922      	ldr	r1, [pc, #136]	@ (80029fc <NTC_Control_Update+0x510>)
 8002974:	1d38      	adds	r0, r7, #4
 8002976:	9109      	str	r1, [sp, #36]	@ 0x24
 8002978:	9408      	str	r4, [sp, #32]
 800297a:	ed8d 5b06 	vstr	d5, [sp, #24]
 800297e:	ed8d 6b04 	vstr	d6, [sp, #16]
 8002982:	9203      	str	r2, [sp, #12]
 8002984:	9302      	str	r3, [sp, #8]
 8002986:	ed8d 7b00 	vstr	d7, [sp]
 800298a:	4a1d      	ldr	r2, [pc, #116]	@ (8002a00 <NTC_Control_Update+0x514>)
 800298c:	2180      	movs	r1, #128	@ 0x80
 800298e:	f00f ff9d 	bl	80128cc <sniprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), 100);
 8002992:	1d3b      	adds	r3, r7, #4
 8002994:	4618      	mov	r0, r3
 8002996:	f7fd fcf3 	bl	8000380 <strlen>
 800299a:	4603      	mov	r3, r0
 800299c:	b29a      	uxth	r2, r3
 800299e:	1d39      	adds	r1, r7, #4
 80029a0:	2364      	movs	r3, #100	@ 0x64
 80029a2:	4818      	ldr	r0, [pc, #96]	@ (8002a04 <NTC_Control_Update+0x518>)
 80029a4:	f00c ffa4 	bl	800f8f0 <HAL_UART_Transmit>
        last_debug_time = now;
 80029a8:	4a0e      	ldr	r2, [pc, #56]	@ (80029e4 <NTC_Control_Update+0x4f8>)
 80029aa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80029ae:	6013      	str	r3, [r2, #0]
 80029b0:	e002      	b.n	80029b8 <NTC_Control_Update+0x4cc>
    if (temp <= -50.0f) return;
 80029b2:	bf00      	nop
 80029b4:	e000      	b.n	80029b8 <NTC_Control_Update+0x4cc>
        return;
 80029b6:	bf00      	nop
    }
}
 80029b8:	37a4      	adds	r7, #164	@ 0xa4
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd90      	pop	{r4, r7, pc}
 80029be:	bf00      	nop
 80029c0:	2400049c 	.word	0x2400049c
 80029c4:	2400001c 	.word	0x2400001c
 80029c8:	42140000 	.word	0x42140000
 80029cc:	2400049f 	.word	0x2400049f
 80029d0:	3e99999a 	.word	0x3e99999a
 80029d4:	2400049e 	.word	0x2400049e
 80029d8:	08016974 	.word	0x08016974
 80029dc:	2400049d 	.word	0x2400049d
 80029e0:	08016998 	.word	0x08016998
 80029e4:	240004b0 	.word	0x240004b0
 80029e8:	240004a0 	.word	0x240004a0
 80029ec:	d1b71759 	.word	0xd1b71759
 80029f0:	240004a4 	.word	0x240004a4
 80029f4:	24000430 	.word	0x24000430
 80029f8:	080169cc 	.word	0x080169cc
 80029fc:	080169d0 	.word	0x080169d0
 8002a00:	080169d4 	.word	0x080169d4
 8002a04:	24000ee4 	.word	0x24000ee4

08002a08 <ModbusBytesToFloat>:
 uint8_t rx_ox_flag = 0;
 uint8_t current_device = 0;  // 0设置为溶氧设备，1设置为尾气设备

 // 把Modbus返回的4字节转float (ABCD顺序大端)
 static float ModbusBytesToFloat(uint8_t *data)
 {
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
     uint32_t temp = ((uint32_t)data[0] << 24) |
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	061a      	lsls	r2, r3, #24
                     ((uint32_t)data[1] << 16) |
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	3301      	adds	r3, #1
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	041b      	lsls	r3, r3, #16
     uint32_t temp = ((uint32_t)data[0] << 24) |
 8002a1e:	431a      	orrs	r2, r3
                     ((uint32_t)data[2] << 8)  |
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	3302      	adds	r3, #2
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	021b      	lsls	r3, r3, #8
                     ((uint32_t)data[1] << 16) |
 8002a28:	4313      	orrs	r3, r2
                     ((uint32_t)data[3]);
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	3203      	adds	r2, #3
 8002a2e:	7812      	ldrb	r2, [r2, #0]
                     ((uint32_t)data[2] << 8)  |
 8002a30:	4313      	orrs	r3, r2
     uint32_t temp = ((uint32_t)data[0] << 24) |
 8002a32:	60fb      	str	r3, [r7, #12]
     float value;
     memcpy(&value, &temp, 4);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	60bb      	str	r3, [r7, #8]
     return value;
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	ee07 3a90 	vmov	s15, r3
 }
 8002a3e:	eeb0 0a67 	vmov.f32	s0, s15
 8002a42:	3714      	adds	r7, #20
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr

08002a4c <Oxygen_Get>:
	           // 开启接收
	       HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
	       __HAL_DMA_DISABLE_IT(huart4.hdmarx, DMA_IT_HT);
}
//读2个寄存器，回复4位16进制浮点数转换
   void Oxygen_Get() {
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
	   // 清空接收缓存
	   memset(rx_data4, 0, sizeof(rx_data4));
 8002a52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a56:	2100      	movs	r1, #0
 8002a58:	480d      	ldr	r0, [pc, #52]	@ (8002a90 <Oxygen_Get+0x44>)
 8002a5a:	f010 f867 	bl	8012b2c <memset>
       uint8_t sendBuffer[] = {0x0A, 0x03, 0x00, 0x00, 0x00, 0x02, 0xC5, 0x70};
 8002a5e:	4a0d      	ldr	r2, [pc, #52]	@ (8002a94 <Oxygen_Get+0x48>)
 8002a60:	463b      	mov	r3, r7
 8002a62:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002a66:	e883 0003 	stmia.w	r3, {r0, r1}
       tx_ox_flag = 0;
 8002a6a:	4b0b      	ldr	r3, [pc, #44]	@ (8002a98 <Oxygen_Get+0x4c>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	701a      	strb	r2, [r3, #0]
       HAL_UART_Transmit_DMA(&huart4, sendBuffer, sizeof(sendBuffer));
 8002a70:	463b      	mov	r3, r7
 8002a72:	2208      	movs	r2, #8
 8002a74:	4619      	mov	r1, r3
 8002a76:	4809      	ldr	r0, [pc, #36]	@ (8002a9c <Oxygen_Get+0x50>)
 8002a78:	f00c ffc8 	bl	800fa0c <HAL_UART_Transmit_DMA>
       // 启动接收
       HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 8002a7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a80:	4903      	ldr	r1, [pc, #12]	@ (8002a90 <Oxygen_Get+0x44>)
 8002a82:	4806      	ldr	r0, [pc, #24]	@ (8002a9c <Oxygen_Get+0x50>)
 8002a84:	f00e ff0c 	bl	80118a0 <HAL_UARTEx_ReceiveToIdle_DMA>
   }
 8002a88:	bf00      	nop
 8002a8a:	3708      	adds	r7, #8
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	bd80      	pop	{r7, pc}
 8002a90:	240004b4 	.word	0x240004b4
 8002a94:	08016a28 	.word	0x08016a28
 8002a98:	240006b4 	.word	0x240006b4
 8002a9c:	24000dbc 	.word	0x24000dbc

08002aa0 <Oxygen_Read>:

   void Oxygen_Read(void) {
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
	   // 调试打印：查看当前接收缓冲区的实际数据
	       printf("ox dump: ");
 8002aa6:	4814      	ldr	r0, [pc, #80]	@ (8002af8 <Oxygen_Read+0x58>)
 8002aa8:	f00f fe98 	bl	80127dc <iprintf>
	       for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 8002aac:	2300      	movs	r3, #0
 8002aae:	80fb      	strh	r3, [r7, #6]
 8002ab0:	e009      	b.n	8002ac6 <Oxygen_Read+0x26>
	           printf("%02X ", rx_data4[k]);
 8002ab2:	88fb      	ldrh	r3, [r7, #6]
 8002ab4:	4a11      	ldr	r2, [pc, #68]	@ (8002afc <Oxygen_Read+0x5c>)
 8002ab6:	5cd3      	ldrb	r3, [r2, r3]
 8002ab8:	4619      	mov	r1, r3
 8002aba:	4811      	ldr	r0, [pc, #68]	@ (8002b00 <Oxygen_Read+0x60>)
 8002abc:	f00f fe8e 	bl	80127dc <iprintf>
	       for (uint16_t k = 0; k < 40; k++) {  // 打印前40字节够用了
 8002ac0:	88fb      	ldrh	r3, [r7, #6]
 8002ac2:	3301      	adds	r3, #1
 8002ac4:	80fb      	strh	r3, [r7, #6]
 8002ac6:	88fb      	ldrh	r3, [r7, #6]
 8002ac8:	2b27      	cmp	r3, #39	@ 0x27
 8002aca:	d9f2      	bls.n	8002ab2 <Oxygen_Read+0x12>
	       }
	       printf("\n");
 8002acc:	200a      	movs	r0, #10
 8002ace:	f00f fe97 	bl	8012800 <putchar>
	   float oxygen = ModbusBytesToFloat(&rx_data4[3]);
 8002ad2:	480c      	ldr	r0, [pc, #48]	@ (8002b04 <Oxygen_Read+0x64>)
 8002ad4:	f7ff ff98 	bl	8002a08 <ModbusBytesToFloat>
 8002ad8:	ed87 0a00 	vstr	s0, [r7]
	    printf("Oxygen=%.2f\r\n", oxygen);
 8002adc:	edd7 7a00 	vldr	s15, [r7]
 8002ae0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002ae4:	ec53 2b17 	vmov	r2, r3, d7
 8002ae8:	4807      	ldr	r0, [pc, #28]	@ (8002b08 <Oxygen_Read+0x68>)
 8002aea:	f00f fe77 	bl	80127dc <iprintf>
   }
 8002aee:	bf00      	nop
 8002af0:	3708      	adds	r7, #8
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bd80      	pop	{r7, pc}
 8002af6:	bf00      	nop
 8002af8:	08016a30 	.word	0x08016a30
 8002afc:	240004b4 	.word	0x240004b4
 8002b00:	08016a3c 	.word	0x08016a3c
 8002b04:	240004b7 	.word	0x240004b7
 8002b08:	08016a44 	.word	0x08016a44

08002b0c <Oxygen_Task>:

   void Oxygen_Task(void) {
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
//           initialized = 1;
//           return;  // 首次初始化后直接返回
//       }

       // 正常读取流程
       Oxygen_Get();
 8002b12:	f7ff ff9b 	bl	8002a4c <Oxygen_Get>

       // 添加接收等待逻辑（非阻塞方式）
       uint32_t start = HAL_GetTick();
 8002b16:	f002 feed 	bl	80058f4 <HAL_GetTick>
 8002b1a:	6078      	str	r0, [r7, #4]
       while (!rx_ox_flag && (HAL_GetTick() - start < 100)) {
 8002b1c:	bf00      	nop
 8002b1e:	4b0f      	ldr	r3, [pc, #60]	@ (8002b5c <Oxygen_Task+0x50>)
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d106      	bne.n	8002b34 <Oxygen_Task+0x28>
 8002b26:	f002 fee5 	bl	80058f4 <HAL_GetTick>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	1ad3      	subs	r3, r2, r3
 8002b30:	2b63      	cmp	r3, #99	@ 0x63
 8002b32:	d9f4      	bls.n	8002b1e <Oxygen_Task+0x12>
           // 等待100ms或直到接收完成
       }

       if (rx_ox_flag) {
 8002b34:	4b09      	ldr	r3, [pc, #36]	@ (8002b5c <Oxygen_Task+0x50>)
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d00a      	beq.n	8002b52 <Oxygen_Task+0x46>
           Oxygen_Read();
 8002b3c:	f7ff ffb0 	bl	8002aa0 <Oxygen_Read>
           rx_ox_flag = 0;  // 清除接收标志
 8002b40:	4b06      	ldr	r3, [pc, #24]	@ (8002b5c <Oxygen_Task+0x50>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	701a      	strb	r2, [r3, #0]

           // 重新启动下一次接收
           HAL_UARTEx_ReceiveToIdle_DMA(&huart4, rx_data4, sizeof(rx_data4));
 8002b46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b4a:	4905      	ldr	r1, [pc, #20]	@ (8002b60 <Oxygen_Task+0x54>)
 8002b4c:	4805      	ldr	r0, [pc, #20]	@ (8002b64 <Oxygen_Task+0x58>)
 8002b4e:	f00e fea7 	bl	80118a0 <HAL_UARTEx_ReceiveToIdle_DMA>
       }
   }
 8002b52:	bf00      	nop
 8002b54:	3708      	adds	r7, #8
 8002b56:	46bd      	mov	sp, r7
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	240006b5 	.word	0x240006b5
 8002b60:	240004b4 	.word	0x240004b4
 8002b64:	24000dbc 	.word	0x24000dbc

08002b68 <Send_Task>:

void Send_Task(void){
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	af00      	add	r7, sp, #0
	if(current_device==0){
 8002b6c:	4b08      	ldr	r3, [pc, #32]	@ (8002b90 <Send_Task+0x28>)
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d105      	bne.n	8002b80 <Send_Task+0x18>
		Oxygen_Task();
 8002b74:	f7ff ffca 	bl	8002b0c <Oxygen_Task>
		current_device=1;
 8002b78:	4b05      	ldr	r3, [pc, #20]	@ (8002b90 <Send_Task+0x28>)
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	701a      	strb	r2, [r3, #0]
	}
	else{
		Endgas_Task();
		current_device=0;
	}
}
 8002b7e:	e004      	b.n	8002b8a <Send_Task+0x22>
		Endgas_Task();
 8002b80:	f7fe fe82 	bl	8001888 <Endgas_Task>
		current_device=0;
 8002b84:	4b02      	ldr	r3, [pc, #8]	@ (8002b90 <Send_Task+0x28>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	701a      	strb	r2, [r3, #0]
}
 8002b8a:	bf00      	nop
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	240006b6 	.word	0x240006b6

08002b94 <requestPH>:
uint8_t rx_ph_flag = 0;            // USART3 接收完成标志（DMA 完成后置1）
uint8_t tx_ph_flag = 0;            // USART3 发送完成标志（DMA 完成后置1）


// ========== 发送 pH 请求 ==========
void requestPH(void) {
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b084      	sub	sp, #16
 8002b98:	af00      	add	r7, sp, #0
    uint8_t requestPH[] = {0x01,0x03,0x00,0x64,0x00,0x02,0x85,0xD4};
 8002b9a:	4a15      	ldr	r2, [pc, #84]	@ (8002bf0 <requestPH+0x5c>)
 8002b9c:	1d3b      	adds	r3, r7, #4
 8002b9e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002ba2:	e883 0003 	stmia.w	r3, {r0, r1}
    tx_ph_flag = 0;
 8002ba6:	4b13      	ldr	r3, [pc, #76]	@ (8002bf4 <requestPH+0x60>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart3, requestPH, sizeof(requestPH));
 8002bac:	1d3b      	adds	r3, r7, #4
 8002bae:	2208      	movs	r2, #8
 8002bb0:	4619      	mov	r1, r3
 8002bb2:	4811      	ldr	r0, [pc, #68]	@ (8002bf8 <requestPH+0x64>)
 8002bb4:	f00c ff2a 	bl	800fa0c <HAL_UART_Transmit_DMA>

    uint32_t timeout = HAL_GetTick();
 8002bb8:	f002 fe9c 	bl	80058f4 <HAL_GetTick>
 8002bbc:	60f8      	str	r0, [r7, #12]
    while(tx_ph_flag == 0 && (HAL_GetTick() - timeout) < 1000) {}
 8002bbe:	bf00      	nop
 8002bc0:	4b0c      	ldr	r3, [pc, #48]	@ (8002bf4 <requestPH+0x60>)
 8002bc2:	781b      	ldrb	r3, [r3, #0]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d107      	bne.n	8002bd8 <requestPH+0x44>
 8002bc8:	f002 fe94 	bl	80058f4 <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002bd6:	d3f3      	bcc.n	8002bc0 <requestPH+0x2c>
    if(tx_ph_flag == 0) printf("pH发送超时\r\n");
 8002bd8:	4b06      	ldr	r3, [pc, #24]	@ (8002bf4 <requestPH+0x60>)
 8002bda:	781b      	ldrb	r3, [r3, #0]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d102      	bne.n	8002be6 <requestPH+0x52>
 8002be0:	4806      	ldr	r0, [pc, #24]	@ (8002bfc <requestPH+0x68>)
 8002be2:	f00f fe6b 	bl	80128bc <puts>
}
 8002be6:	bf00      	nop
 8002be8:	3710      	adds	r7, #16
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}
 8002bee:	bf00      	nop
 8002bf0:	08016a64 	.word	0x08016a64
 8002bf4:	240008c9 	.word	0x240008c9
 8002bf8:	24000f78 	.word	0x24000f78
 8002bfc:	08016a54 	.word	0x08016a54

08002c00 <readPH>:

// ========== 解析 pH 报文 ==========
void readPH(void) {
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b084      	sub	sp, #16
 8002c04:	af02      	add	r7, sp, #8
    if(rx_data3[0] == 0x01 && rx_data3[1] == 0x03 && rx_data3[2] == 0x04) {
 8002c06:	4b2e      	ldr	r3, [pc, #184]	@ (8002cc0 <readPH+0xc0>)
 8002c08:	781b      	ldrb	r3, [r3, #0]
 8002c0a:	2b01      	cmp	r3, #1
 8002c0c:	d149      	bne.n	8002ca2 <readPH+0xa2>
 8002c0e:	4b2c      	ldr	r3, [pc, #176]	@ (8002cc0 <readPH+0xc0>)
 8002c10:	785b      	ldrb	r3, [r3, #1]
 8002c12:	2b03      	cmp	r3, #3
 8002c14:	d145      	bne.n	8002ca2 <readPH+0xa2>
 8002c16:	4b2a      	ldr	r3, [pc, #168]	@ (8002cc0 <readPH+0xc0>)
 8002c18:	789b      	ldrb	r3, [r3, #2]
 8002c1a:	2b04      	cmp	r3, #4
 8002c1c:	d141      	bne.n	8002ca2 <readPH+0xa2>
        union { uint8_t bytes[4]; float value; } phData;
        phData.bytes[0] = rx_data3[6];
 8002c1e:	4b28      	ldr	r3, [pc, #160]	@ (8002cc0 <readPH+0xc0>)
 8002c20:	799b      	ldrb	r3, [r3, #6]
 8002c22:	713b      	strb	r3, [r7, #4]
        phData.bytes[1] = rx_data3[5];
 8002c24:	4b26      	ldr	r3, [pc, #152]	@ (8002cc0 <readPH+0xc0>)
 8002c26:	795b      	ldrb	r3, [r3, #5]
 8002c28:	717b      	strb	r3, [r7, #5]
        phData.bytes[2] = rx_data3[4];
 8002c2a:	4b25      	ldr	r3, [pc, #148]	@ (8002cc0 <readPH+0xc0>)
 8002c2c:	791b      	ldrb	r3, [r3, #4]
 8002c2e:	71bb      	strb	r3, [r7, #6]
        phData.bytes[3] = rx_data3[3];
 8002c30:	4b23      	ldr	r3, [pc, #140]	@ (8002cc0 <readPH+0xc0>)
 8002c32:	78db      	ldrb	r3, [r3, #3]
 8002c34:	71fb      	strb	r3, [r7, #7]
        ph_read = phData.value;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4a22      	ldr	r2, [pc, #136]	@ (8002cc4 <readPH+0xc4>)
 8002c3a:	6013      	str	r3, [r2, #0]

        if(ph_read >= 0.0f && ph_read <= 14.0f) {
 8002c3c:	4b21      	ldr	r3, [pc, #132]	@ (8002cc4 <readPH+0xc4>)
 8002c3e:	edd3 7a00 	vldr	s15, [r3]
 8002c42:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c4a:	db1f      	blt.n	8002c8c <readPH+0x8c>
 8002c4c:	4b1d      	ldr	r3, [pc, #116]	@ (8002cc4 <readPH+0xc4>)
 8002c4e:	edd3 7a00 	vldr	s15, [r3]
 8002c52:	eeb2 7a0c 	vmov.f32	s14, #44	@ 0x41600000  14.0
 8002c56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c5e:	d815      	bhi.n	8002c8c <readPH+0x8c>
            ph_current = ph_read;
 8002c60:	4b18      	ldr	r3, [pc, #96]	@ (8002cc4 <readPH+0xc4>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a18      	ldr	r2, [pc, #96]	@ (8002cc8 <readPH+0xc8>)
 8002c66:	6013      	str	r3, [r2, #0]
        } else {
            printf("pH 解析值异常(%.2f)，跳过更新\r\n", ph_read);
            return;
        }
        printf("Get_pH: %.2f (SetPoint: %.2f)\r\n", ph_current, ph_set);
 8002c68:	4b17      	ldr	r3, [pc, #92]	@ (8002cc8 <readPH+0xc8>)
 8002c6a:	edd3 7a00 	vldr	s15, [r3]
 8002c6e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8002c72:	4b16      	ldr	r3, [pc, #88]	@ (8002ccc <readPH+0xcc>)
 8002c74:	edd3 7a00 	vldr	s15, [r3]
 8002c78:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002c7c:	ed8d 7b00 	vstr	d7, [sp]
 8002c80:	ec53 2b16 	vmov	r2, r3, d6
 8002c84:	4812      	ldr	r0, [pc, #72]	@ (8002cd0 <readPH+0xd0>)
 8002c86:	f00f fda9 	bl	80127dc <iprintf>
    if(rx_data3[0] == 0x01 && rx_data3[1] == 0x03 && rx_data3[2] == 0x04) {
 8002c8a:	e015      	b.n	8002cb8 <readPH+0xb8>
            printf("pH 解析值异常(%.2f)，跳过更新\r\n", ph_read);
 8002c8c:	4b0d      	ldr	r3, [pc, #52]	@ (8002cc4 <readPH+0xc4>)
 8002c8e:	edd3 7a00 	vldr	s15, [r3]
 8002c92:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002c96:	ec53 2b17 	vmov	r2, r3, d7
 8002c9a:	480e      	ldr	r0, [pc, #56]	@ (8002cd4 <readPH+0xd4>)
 8002c9c:	f00f fd9e 	bl	80127dc <iprintf>
 8002ca0:	e00a      	b.n	8002cb8 <readPH+0xb8>
    } else {
        printf("pH 报文无效！头:0x%02X 0x%02X 0x%02X\r\n", rx_data3[0], rx_data3[1], rx_data3[2]);
 8002ca2:	4b07      	ldr	r3, [pc, #28]	@ (8002cc0 <readPH+0xc0>)
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	4619      	mov	r1, r3
 8002ca8:	4b05      	ldr	r3, [pc, #20]	@ (8002cc0 <readPH+0xc0>)
 8002caa:	785b      	ldrb	r3, [r3, #1]
 8002cac:	461a      	mov	r2, r3
 8002cae:	4b04      	ldr	r3, [pc, #16]	@ (8002cc0 <readPH+0xc0>)
 8002cb0:	789b      	ldrb	r3, [r3, #2]
 8002cb2:	4809      	ldr	r0, [pc, #36]	@ (8002cd8 <readPH+0xd8>)
 8002cb4:	f00f fd92 	bl	80127dc <iprintf>
    }
}
 8002cb8:	3708      	adds	r7, #8
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	240006c8 	.word	0x240006c8
 8002cc4:	24000024 	.word	0x24000024
 8002cc8:	240006b8 	.word	0x240006b8
 8002ccc:	24000020 	.word	0x24000020
 8002cd0:	08016a6c 	.word	0x08016a6c
 8002cd4:	08016a8c 	.word	0x08016a8c
 8002cd8:	08016ab8 	.word	0x08016ab8

08002cdc <adjustPH>:

// ========== 调整 pH 并控制泵 ==========
void adjustPH(void) {
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b082      	sub	sp, #8
 8002ce0:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8002ce2:	f002 fe07 	bl	80058f4 <HAL_GetTick>
 8002ce6:	6078      	str	r0, [r7, #4]

    // 如果泵正在运行，检查是否到达运行时间
    if (pump_running) {
 8002ce8:	4b39      	ldr	r3, [pc, #228]	@ (8002dd0 <adjustPH+0xf4>)
 8002cea:	781b      	ldrb	r3, [r3, #0]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d024      	beq.n	8002d3a <adjustPH+0x5e>
        if (now - pump_start_time >= PUMP_RUNTIME) {
 8002cf0:	4b38      	ldr	r3, [pc, #224]	@ (8002dd4 <adjustPH+0xf8>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	1ad3      	subs	r3, r2, r3
 8002cf8:	f240 52db 	movw	r2, #1499	@ 0x5db
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d961      	bls.n	8002dc4 <adjustPH+0xe8>
            if (current_pump_type == 1) {
 8002d00:	4b35      	ldr	r3, [pc, #212]	@ (8002dd8 <adjustPH+0xfc>)
 8002d02:	781b      	ldrb	r3, [r3, #0]
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d105      	bne.n	8002d14 <adjustPH+0x38>
                Stop_AcidPump();
 8002d08:	f000 fe3e 	bl	8003988 <Stop_AcidPump>
                printf("Acid_PUMP_STOP\n");
 8002d0c:	4833      	ldr	r0, [pc, #204]	@ (8002ddc <adjustPH+0x100>)
 8002d0e:	f00f fdd5 	bl	80128bc <puts>
 8002d12:	e008      	b.n	8002d26 <adjustPH+0x4a>
            } else if (current_pump_type == 2) {
 8002d14:	4b30      	ldr	r3, [pc, #192]	@ (8002dd8 <adjustPH+0xfc>)
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d104      	bne.n	8002d26 <adjustPH+0x4a>
                Stop_AlkaliPump();
 8002d1c:	f000 ff06 	bl	8003b2c <Stop_AlkaliPump>
                printf("Alkali_PUMP_STOP\n");
 8002d20:	482f      	ldr	r0, [pc, #188]	@ (8002de0 <adjustPH+0x104>)
 8002d22:	f00f fdcb 	bl	80128bc <puts>
            }

            pump_running = 0;          // 更新状态
 8002d26:	4b2a      	ldr	r3, [pc, #168]	@ (8002dd0 <adjustPH+0xf4>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	701a      	strb	r2, [r3, #0]
            current_pump_type = 0;     // 清空泵类型
 8002d2c:	4b2a      	ldr	r3, [pc, #168]	@ (8002dd8 <adjustPH+0xfc>)
 8002d2e:	2200      	movs	r2, #0
 8002d30:	701a      	strb	r2, [r3, #0]
            pump_stop_time = now;      // 记录停止时间
 8002d32:	4a2c      	ldr	r2, [pc, #176]	@ (8002de4 <adjustPH+0x108>)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6013      	str	r3, [r2, #0]
        }
        return; // 正在运行时，不再判断 pH
 8002d38:	e044      	b.n	8002dc4 <adjustPH+0xe8>
    }

    // 冷却时间内，不允许再次启动
    if (now - pump_stop_time < PUMP_COOLDOWN) {
 8002d3a:	4b2a      	ldr	r3, [pc, #168]	@ (8002de4 <adjustPH+0x108>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	1ad3      	subs	r3, r2, r3
 8002d42:	4a29      	ldr	r2, [pc, #164]	@ (8002de8 <adjustPH+0x10c>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d93f      	bls.n	8002dc8 <adjustPH+0xec>
        return;
    }

    // 检查 pH 偏差，决定是否启动泵
    if (ph_current < (ph_set - deadband)) {
 8002d48:	4b28      	ldr	r3, [pc, #160]	@ (8002dec <adjustPH+0x110>)
 8002d4a:	ed93 7a00 	vldr	s14, [r3]
 8002d4e:	4b28      	ldr	r3, [pc, #160]	@ (8002df0 <adjustPH+0x114>)
 8002d50:	edd3 7a00 	vldr	s15, [r3]
 8002d54:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d58:	4b26      	ldr	r3, [pc, #152]	@ (8002df4 <adjustPH+0x118>)
 8002d5a:	edd3 7a00 	vldr	s15, [r3]
 8002d5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d66:	dd0e      	ble.n	8002d86 <adjustPH+0xaa>
        Start_AlkaliPump();
 8002d68:	f000 fd3a 	bl	80037e0 <Start_AlkaliPump>
        pump_running = 1;
 8002d6c:	4b18      	ldr	r3, [pc, #96]	@ (8002dd0 <adjustPH+0xf4>)
 8002d6e:	2201      	movs	r2, #1
 8002d70:	701a      	strb	r2, [r3, #0]
        current_pump_type = 2;  // 标记为碱泵
 8002d72:	4b19      	ldr	r3, [pc, #100]	@ (8002dd8 <adjustPH+0xfc>)
 8002d74:	2202      	movs	r2, #2
 8002d76:	701a      	strb	r2, [r3, #0]
        pump_start_time = now;
 8002d78:	4a16      	ldr	r2, [pc, #88]	@ (8002dd4 <adjustPH+0xf8>)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6013      	str	r3, [r2, #0]
        printf("Alkali_PUMP_START\n");
 8002d7e:	481e      	ldr	r0, [pc, #120]	@ (8002df8 <adjustPH+0x11c>)
 8002d80:	f00f fd9c 	bl	80128bc <puts>
 8002d84:	e021      	b.n	8002dca <adjustPH+0xee>
    }
    else if (ph_current > (ph_set + deadband)) {
 8002d86:	4b19      	ldr	r3, [pc, #100]	@ (8002dec <adjustPH+0x110>)
 8002d88:	ed93 7a00 	vldr	s14, [r3]
 8002d8c:	4b18      	ldr	r3, [pc, #96]	@ (8002df0 <adjustPH+0x114>)
 8002d8e:	edd3 7a00 	vldr	s15, [r3]
 8002d92:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d96:	4b17      	ldr	r3, [pc, #92]	@ (8002df4 <adjustPH+0x118>)
 8002d98:	edd3 7a00 	vldr	s15, [r3]
 8002d9c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002da0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002da4:	d511      	bpl.n	8002dca <adjustPH+0xee>
        Start_AcidPump();
 8002da6:	f000 fc47 	bl	8003638 <Start_AcidPump>
        pump_running = 1;
 8002daa:	4b09      	ldr	r3, [pc, #36]	@ (8002dd0 <adjustPH+0xf4>)
 8002dac:	2201      	movs	r2, #1
 8002dae:	701a      	strb	r2, [r3, #0]
        current_pump_type = 1;  // 标记为酸泵
 8002db0:	4b09      	ldr	r3, [pc, #36]	@ (8002dd8 <adjustPH+0xfc>)
 8002db2:	2201      	movs	r2, #1
 8002db4:	701a      	strb	r2, [r3, #0]
        pump_start_time = now;
 8002db6:	4a07      	ldr	r2, [pc, #28]	@ (8002dd4 <adjustPH+0xf8>)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	6013      	str	r3, [r2, #0]
        printf("Acid_PUMP_START\n");
 8002dbc:	480f      	ldr	r0, [pc, #60]	@ (8002dfc <adjustPH+0x120>)
 8002dbe:	f00f fd7d 	bl	80128bc <puts>
 8002dc2:	e002      	b.n	8002dca <adjustPH+0xee>
        return; // 正在运行时，不再判断 pH
 8002dc4:	bf00      	nop
 8002dc6:	e000      	b.n	8002dca <adjustPH+0xee>
        return;
 8002dc8:	bf00      	nop
    }
}
 8002dca:	3708      	adds	r7, #8
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	240006bc 	.word	0x240006bc
 8002dd4:	240006c0 	.word	0x240006c0
 8002dd8:	240006b7 	.word	0x240006b7
 8002ddc:	08016ae8 	.word	0x08016ae8
 8002de0:	08016af8 	.word	0x08016af8
 8002de4:	240006c4 	.word	0x240006c4
 8002de8:	0002bf1f 	.word	0x0002bf1f
 8002dec:	24000020 	.word	0x24000020
 8002df0:	24000028 	.word	0x24000028
 8002df4:	240006b8 	.word	0x240006b8
 8002df8:	08016b0c 	.word	0x08016b0c
 8002dfc:	08016b20 	.word	0x08016b20

08002e00 <Task_PH>:


// ========== pH 任务主函数 ==========
void Task_PH(void) {
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b082      	sub	sp, #8
 8002e04:	af00      	add	r7, sp, #0
    requestPH();
 8002e06:	f7ff fec5 	bl	8002b94 <requestPH>

    uint32_t timeout = HAL_GetTick();
 8002e0a:	f002 fd73 	bl	80058f4 <HAL_GetTick>
 8002e0e:	6078      	str	r0, [r7, #4]
    while(!rx_ph_flag && (HAL_GetTick() - timeout) < 100) {}
 8002e10:	bf00      	nop
 8002e12:	4b57      	ldr	r3, [pc, #348]	@ (8002f70 <Task_PH+0x170>)
 8002e14:	781b      	ldrb	r3, [r3, #0]
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d106      	bne.n	8002e28 <Task_PH+0x28>
 8002e1a:	f002 fd6b 	bl	80058f4 <HAL_GetTick>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	1ad3      	subs	r3, r2, r3
 8002e24:	2b63      	cmp	r3, #99	@ 0x63
 8002e26:	d9f4      	bls.n	8002e12 <Task_PH+0x12>

    if(rx_ph_flag) {
 8002e28:	4b51      	ldr	r3, [pc, #324]	@ (8002f70 <Task_PH+0x170>)
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	f000 8095 	beq.w	8002f5c <Task_PH+0x15c>
        readPH();
 8002e32:	f7ff fee5 	bl	8002c00 <readPH>
        HAL_UARTEx_ReceiveToIdle_DMA(&huart3, rx_data3, sizeof(rx_data3));
 8002e36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e3a:	494e      	ldr	r1, [pc, #312]	@ (8002f74 <Task_PH+0x174>)
 8002e3c:	484e      	ldr	r0, [pc, #312]	@ (8002f78 <Task_PH+0x178>)
 8002e3e:	f00e fd2f 	bl	80118a0 <HAL_UARTEx_ReceiveToIdle_DMA>
        __HAL_DMA_DISABLE_IT(huart3.hdmarx, DMA_IT_HT);
 8002e42:	4b4d      	ldr	r3, [pc, #308]	@ (8002f78 <Task_PH+0x178>)
 8002e44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a4c      	ldr	r2, [pc, #304]	@ (8002f7c <Task_PH+0x17c>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d068      	beq.n	8002f22 <Task_PH+0x122>
 8002e50:	4b49      	ldr	r3, [pc, #292]	@ (8002f78 <Task_PH+0x178>)
 8002e52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a49      	ldr	r2, [pc, #292]	@ (8002f80 <Task_PH+0x180>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d061      	beq.n	8002f22 <Task_PH+0x122>
 8002e5e:	4b46      	ldr	r3, [pc, #280]	@ (8002f78 <Task_PH+0x178>)
 8002e60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a47      	ldr	r2, [pc, #284]	@ (8002f84 <Task_PH+0x184>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d05a      	beq.n	8002f22 <Task_PH+0x122>
 8002e6c:	4b42      	ldr	r3, [pc, #264]	@ (8002f78 <Task_PH+0x178>)
 8002e6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a44      	ldr	r2, [pc, #272]	@ (8002f88 <Task_PH+0x188>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d053      	beq.n	8002f22 <Task_PH+0x122>
 8002e7a:	4b3f      	ldr	r3, [pc, #252]	@ (8002f78 <Task_PH+0x178>)
 8002e7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a42      	ldr	r2, [pc, #264]	@ (8002f8c <Task_PH+0x18c>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d04c      	beq.n	8002f22 <Task_PH+0x122>
 8002e88:	4b3b      	ldr	r3, [pc, #236]	@ (8002f78 <Task_PH+0x178>)
 8002e8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a3f      	ldr	r2, [pc, #252]	@ (8002f90 <Task_PH+0x190>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d045      	beq.n	8002f22 <Task_PH+0x122>
 8002e96:	4b38      	ldr	r3, [pc, #224]	@ (8002f78 <Task_PH+0x178>)
 8002e98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a3d      	ldr	r2, [pc, #244]	@ (8002f94 <Task_PH+0x194>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d03e      	beq.n	8002f22 <Task_PH+0x122>
 8002ea4:	4b34      	ldr	r3, [pc, #208]	@ (8002f78 <Task_PH+0x178>)
 8002ea6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4a3a      	ldr	r2, [pc, #232]	@ (8002f98 <Task_PH+0x198>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d037      	beq.n	8002f22 <Task_PH+0x122>
 8002eb2:	4b31      	ldr	r3, [pc, #196]	@ (8002f78 <Task_PH+0x178>)
 8002eb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4a38      	ldr	r2, [pc, #224]	@ (8002f9c <Task_PH+0x19c>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	d030      	beq.n	8002f22 <Task_PH+0x122>
 8002ec0:	4b2d      	ldr	r3, [pc, #180]	@ (8002f78 <Task_PH+0x178>)
 8002ec2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a35      	ldr	r2, [pc, #212]	@ (8002fa0 <Task_PH+0x1a0>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d029      	beq.n	8002f22 <Task_PH+0x122>
 8002ece:	4b2a      	ldr	r3, [pc, #168]	@ (8002f78 <Task_PH+0x178>)
 8002ed0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4a33      	ldr	r2, [pc, #204]	@ (8002fa4 <Task_PH+0x1a4>)
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d022      	beq.n	8002f22 <Task_PH+0x122>
 8002edc:	4b26      	ldr	r3, [pc, #152]	@ (8002f78 <Task_PH+0x178>)
 8002ede:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a30      	ldr	r2, [pc, #192]	@ (8002fa8 <Task_PH+0x1a8>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d01b      	beq.n	8002f22 <Task_PH+0x122>
 8002eea:	4b23      	ldr	r3, [pc, #140]	@ (8002f78 <Task_PH+0x178>)
 8002eec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a2e      	ldr	r2, [pc, #184]	@ (8002fac <Task_PH+0x1ac>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d014      	beq.n	8002f22 <Task_PH+0x122>
 8002ef8:	4b1f      	ldr	r3, [pc, #124]	@ (8002f78 <Task_PH+0x178>)
 8002efa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a2b      	ldr	r2, [pc, #172]	@ (8002fb0 <Task_PH+0x1b0>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d00d      	beq.n	8002f22 <Task_PH+0x122>
 8002f06:	4b1c      	ldr	r3, [pc, #112]	@ (8002f78 <Task_PH+0x178>)
 8002f08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a29      	ldr	r2, [pc, #164]	@ (8002fb4 <Task_PH+0x1b4>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d006      	beq.n	8002f22 <Task_PH+0x122>
 8002f14:	4b18      	ldr	r3, [pc, #96]	@ (8002f78 <Task_PH+0x178>)
 8002f16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	4a26      	ldr	r2, [pc, #152]	@ (8002fb8 <Task_PH+0x1b8>)
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d10c      	bne.n	8002f3c <Task_PH+0x13c>
 8002f22:	4b15      	ldr	r3, [pc, #84]	@ (8002f78 <Task_PH+0x178>)
 8002f24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	4b12      	ldr	r3, [pc, #72]	@ (8002f78 <Task_PH+0x178>)
 8002f2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f022 0208 	bic.w	r2, r2, #8
 8002f38:	601a      	str	r2, [r3, #0]
 8002f3a:	e00b      	b.n	8002f54 <Task_PH+0x154>
 8002f3c:	4b0e      	ldr	r3, [pc, #56]	@ (8002f78 <Task_PH+0x178>)
 8002f3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	4b0c      	ldr	r3, [pc, #48]	@ (8002f78 <Task_PH+0x178>)
 8002f48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f022 0204 	bic.w	r2, r2, #4
 8002f52:	601a      	str	r2, [r3, #0]
        rx_ph_flag = 0;
 8002f54:	4b06      	ldr	r3, [pc, #24]	@ (8002f70 <Task_PH+0x170>)
 8002f56:	2200      	movs	r2, #0
 8002f58:	701a      	strb	r2, [r3, #0]
 8002f5a:	e002      	b.n	8002f62 <Task_PH+0x162>
    } else {
        printf("pH 接收超时\r\n");
 8002f5c:	4817      	ldr	r0, [pc, #92]	@ (8002fbc <Task_PH+0x1bc>)
 8002f5e:	f00f fcad 	bl	80128bc <puts>
    }

    adjustPH();
 8002f62:	f7ff febb 	bl	8002cdc <adjustPH>
}
 8002f66:	bf00      	nop
 8002f68:	3708      	adds	r7, #8
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	240008c8 	.word	0x240008c8
 8002f74:	240006c8 	.word	0x240006c8
 8002f78:	24000f78 	.word	0x24000f78
 8002f7c:	40020010 	.word	0x40020010
 8002f80:	40020028 	.word	0x40020028
 8002f84:	40020040 	.word	0x40020040
 8002f88:	40020058 	.word	0x40020058
 8002f8c:	40020070 	.word	0x40020070
 8002f90:	40020088 	.word	0x40020088
 8002f94:	400200a0 	.word	0x400200a0
 8002f98:	400200b8 	.word	0x400200b8
 8002f9c:	40020410 	.word	0x40020410
 8002fa0:	40020428 	.word	0x40020428
 8002fa4:	40020440 	.word	0x40020440
 8002fa8:	40020458 	.word	0x40020458
 8002fac:	40020470 	.word	0x40020470
 8002fb0:	40020488 	.word	0x40020488
 8002fb4:	400204a0 	.word	0x400204a0
 8002fb8:	400204b8 	.word	0x400204b8
 8002fbc:	08016b30 	.word	0x08016b30

08002fc0 <PID_Init>:
#include "pid.h"
#include "stdio.h"
#include "stm32h7xx_hal.h"

// ================= PID 初始化 =================
void PID_Init(PID_HandleTypeDef *pid, float Kp, float Ki, float Kd, float min, float max) {
 8002fc0:	b480      	push	{r7}
 8002fc2:	b087      	sub	sp, #28
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6178      	str	r0, [r7, #20]
 8002fc8:	ed87 0a04 	vstr	s0, [r7, #16]
 8002fcc:	edc7 0a03 	vstr	s1, [r7, #12]
 8002fd0:	ed87 1a02 	vstr	s2, [r7, #8]
 8002fd4:	edc7 1a01 	vstr	s3, [r7, #4]
 8002fd8:	ed87 2a00 	vstr	s4, [r7]
    pid->params.Kp = Kp;
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	693a      	ldr	r2, [r7, #16]
 8002fe0:	601a      	str	r2, [r3, #0]
    pid->params.Ki = Ki;
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	68fa      	ldr	r2, [r7, #12]
 8002fe6:	605a      	str	r2, [r3, #4]
    pid->params.Kd = Kd;
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	68ba      	ldr	r2, [r7, #8]
 8002fec:	609a      	str	r2, [r3, #8]
    pid->setpoint = 0.0f;
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	f04f 0200 	mov.w	r2, #0
 8002ff4:	60da      	str	r2, [r3, #12]
    pid->last_error = 0.0f;
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	f04f 0200 	mov.w	r2, #0
 8002ffc:	611a      	str	r2, [r3, #16]
    pid->integral = 0.0f;
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	f04f 0200 	mov.w	r2, #0
 8003004:	615a      	str	r2, [r3, #20]
    pid->output_min = min;
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	687a      	ldr	r2, [r7, #4]
 800300a:	619a      	str	r2, [r3, #24]
    pid->output_max = max;
 800300c:	697b      	ldr	r3, [r7, #20]
 800300e:	683a      	ldr	r2, [r7, #0]
 8003010:	61da      	str	r2, [r3, #28]
    pid->last_pv = 0.0f;
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	f04f 0200 	mov.w	r2, #0
 8003018:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800301a:	bf00      	nop
 800301c:	371c      	adds	r7, #28
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr
	...

08003028 <PID_Calculate>:

// ================= PID 计算 =================
float PID_Calculate(PID_HandleTypeDef *pid, float setpoint, float pv, float dt) {
 8003028:	b580      	push	{r7, lr}
 800302a:	b092      	sub	sp, #72	@ 0x48
 800302c:	af08      	add	r7, sp, #32
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	ed87 0a02 	vstr	s0, [r7, #8]
 8003034:	edc7 0a01 	vstr	s1, [r7, #4]
 8003038:	ed87 1a00 	vstr	s2, [r7]
    pid->setpoint = setpoint;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	68ba      	ldr	r2, [r7, #8]
 8003040:	60da      	str	r2, [r3, #12]
    float error = setpoint - pv;
 8003042:	ed97 7a02 	vldr	s14, [r7, #8]
 8003046:	edd7 7a01 	vldr	s15, [r7, #4]
 800304a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800304e:	edc7 7a08 	vstr	s15, [r7, #32]

    // --- 改进积分抗饱和 ---
    if (fabsf(error) < 0.3f) {   // 仅在误差较小时积累积分
 8003052:	edd7 7a08 	vldr	s15, [r7, #32]
 8003056:	eef0 7ae7 	vabs.f32	s15, s15
 800305a:	ed9f 7a67 	vldr	s14, [pc, #412]	@ 80031f8 <PID_Calculate+0x1d0>
 800305e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003062:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003066:	d513      	bpl.n	8003090 <PID_Calculate+0x68>
        pid->integral += pid->params.Ki * error * dt;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	ed93 7a05 	vldr	s14, [r3, #20]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	edd3 6a01 	vldr	s13, [r3, #4]
 8003074:	edd7 7a08 	vldr	s15, [r7, #32]
 8003078:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800307c:	edd7 7a00 	vldr	s15, [r7]
 8003080:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003084:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	edc3 7a05 	vstr	s15, [r3, #20]
 800308e:	e009      	b.n	80030a4 <PID_Calculate+0x7c>
    } else {
        pid->integral *= 0.9f;   // 误差大时衰减积分
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	edd3 7a05 	vldr	s15, [r3, #20]
 8003096:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 80031fc <PID_Calculate+0x1d4>
 800309a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	edc3 7a05 	vstr	s15, [r3, #20]
    }

    // --- 自适应积分限幅（积分不超过输出的30%） ---
    float Imax = pid->output_max * 0.3f;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	edd3 7a07 	vldr	s15, [r3, #28]
 80030aa:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 80031f8 <PID_Calculate+0x1d0>
 80030ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030b2:	edc7 7a07 	vstr	s15, [r7, #28]
    if (pid->integral > Imax) pid->integral = Imax;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	edd3 7a05 	vldr	s15, [r3, #20]
 80030bc:	ed97 7a07 	vldr	s14, [r7, #28]
 80030c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030c8:	d502      	bpl.n	80030d0 <PID_Calculate+0xa8>
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	69fa      	ldr	r2, [r7, #28]
 80030ce:	615a      	str	r2, [r3, #20]
    if (pid->integral < -Imax) pid->integral = -Imax;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	ed93 7a05 	vldr	s14, [r3, #20]
 80030d6:	edd7 7a07 	vldr	s15, [r7, #28]
 80030da:	eef1 7a67 	vneg.f32	s15, s15
 80030de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030e6:	d506      	bpl.n	80030f6 <PID_Calculate+0xce>
 80030e8:	edd7 7a07 	vldr	s15, [r7, #28]
 80030ec:	eef1 7a67 	vneg.f32	s15, s15
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	edc3 7a05 	vstr	s15, [r3, #20]

    // --- 微分项低通滤波 ---
    float derivative_raw = (error - pid->last_error) / dt;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	edd3 7a04 	vldr	s15, [r3, #16]
 80030fc:	ed97 7a08 	vldr	s14, [r7, #32]
 8003100:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003104:	ed97 7a00 	vldr	s14, [r7]
 8003108:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800310c:	edc7 7a06 	vstr	s15, [r7, #24]
    static float derivative_filt = 0.0f;
    derivative_filt += (derivative_raw - derivative_filt) * 0.1f;
 8003110:	4b3b      	ldr	r3, [pc, #236]	@ (8003200 <PID_Calculate+0x1d8>)
 8003112:	edd3 7a00 	vldr	s15, [r3]
 8003116:	ed97 7a06 	vldr	s14, [r7, #24]
 800311a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800311e:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8003204 <PID_Calculate+0x1dc>
 8003122:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003126:	4b36      	ldr	r3, [pc, #216]	@ (8003200 <PID_Calculate+0x1d8>)
 8003128:	edd3 7a00 	vldr	s15, [r3]
 800312c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003130:	4b33      	ldr	r3, [pc, #204]	@ (8003200 <PID_Calculate+0x1d8>)
 8003132:	edc3 7a00 	vstr	s15, [r3]
    float derivative = derivative_filt;
 8003136:	4b32      	ldr	r3, [pc, #200]	@ (8003200 <PID_Calculate+0x1d8>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	617b      	str	r3, [r7, #20]

    pid->last_error = error;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6a3a      	ldr	r2, [r7, #32]
 8003140:	611a      	str	r2, [r3, #16]

    // --- PID 输出计算 ---
    float output = pid->params.Kp * error + pid->integral + pid->params.Kd * derivative;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	ed93 7a00 	vldr	s14, [r3]
 8003148:	edd7 7a08 	vldr	s15, [r7, #32]
 800314c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	edd3 7a05 	vldr	s15, [r3, #20]
 8003156:	ee37 7a27 	vadd.f32	s14, s14, s15
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	edd3 6a02 	vldr	s13, [r3, #8]
 8003160:	edd7 7a05 	vldr	s15, [r7, #20]
 8003164:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003168:	ee77 7a27 	vadd.f32	s15, s14, s15
 800316c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // 输出限幅
    if (output > pid->output_max) output = pid->output_max;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	edd3 7a07 	vldr	s15, [r3, #28]
 8003176:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800317a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800317e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003182:	dd02      	ble.n	800318a <PID_Calculate+0x162>
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	69db      	ldr	r3, [r3, #28]
 8003188:	627b      	str	r3, [r7, #36]	@ 0x24
    if (output < pid->output_min) output = pid->output_min;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	edd3 7a06 	vldr	s15, [r3, #24]
 8003190:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003194:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003198:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800319c:	d502      	bpl.n	80031a4 <PID_Calculate+0x17c>
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	699b      	ldr	r3, [r3, #24]
 80031a2:	627b      	str	r3, [r7, #36]	@ 0x24

    printf("[PID] SP=%.2f, PV=%.2f, Err=%.3f, Out=%.2f, I=%.3f\r\n",
 80031a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80031a8:	eeb7 3ae7 	vcvt.f64.f32	d3, s15
 80031ac:	edd7 7a01 	vldr	s15, [r7, #4]
 80031b0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80031b4:	edd7 6a08 	vldr	s13, [r7, #32]
 80031b8:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80031bc:	edd7 5a09 	vldr	s11, [r7, #36]	@ 0x24
 80031c0:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
           setpoint, pv, error, output, pid->integral);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	edd3 4a05 	vldr	s9, [r3, #20]
    printf("[PID] SP=%.2f, PV=%.2f, Err=%.3f, Out=%.2f, I=%.3f\r\n",
 80031ca:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 80031ce:	ed8d 4b06 	vstr	d4, [sp, #24]
 80031d2:	ed8d 5b04 	vstr	d5, [sp, #16]
 80031d6:	ed8d 6b02 	vstr	d6, [sp, #8]
 80031da:	ed8d 7b00 	vstr	d7, [sp]
 80031de:	ec53 2b13 	vmov	r2, r3, d3
 80031e2:	4809      	ldr	r0, [pc, #36]	@ (8003208 <PID_Calculate+0x1e0>)
 80031e4:	f00f fafa 	bl	80127dc <iprintf>

    return output;
 80031e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ea:	ee07 3a90 	vmov	s15, r3
}
 80031ee:	eeb0 0a67 	vmov.f32	s0, s15
 80031f2:	3728      	adds	r7, #40	@ 0x28
 80031f4:	46bd      	mov	sp, r7
 80031f6:	bd80      	pop	{r7, pc}
 80031f8:	3e99999a 	.word	0x3e99999a
 80031fc:	3f666666 	.word	0x3f666666
 8003200:	240008cc 	.word	0x240008cc
 8003204:	3dcccccd 	.word	0x3dcccccd
 8003208:	08016b44 	.word	0x08016b44

0800320c <PID_UpdateParams>:

// ================= 更新 PID 参数 =================
void PID_UpdateParams(PID_HandleTypeDef *pid, float Kp, float Ki, float Kd) {
 800320c:	b480      	push	{r7}
 800320e:	b085      	sub	sp, #20
 8003210:	af00      	add	r7, sp, #0
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	ed87 0a02 	vstr	s0, [r7, #8]
 8003218:	edc7 0a01 	vstr	s1, [r7, #4]
 800321c:	ed87 1a00 	vstr	s2, [r7]
    pid->params.Kp = Kp;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	68ba      	ldr	r2, [r7, #8]
 8003224:	601a      	str	r2, [r3, #0]
    pid->params.Ki = Ki;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	687a      	ldr	r2, [r7, #4]
 800322a:	605a      	str	r2, [r3, #4]
    pid->params.Kd = Kd;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	683a      	ldr	r2, [r7, #0]
 8003230:	609a      	str	r2, [r3, #8]
    pid->integral = 0;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	f04f 0200 	mov.w	r2, #0
 8003238:	615a      	str	r2, [r3, #20]
    pid->last_error = 0;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	f04f 0200 	mov.w	r2, #0
 8003240:	611a      	str	r2, [r3, #16]
}
 8003242:	bf00      	nop
 8003244:	3714      	adds	r7, #20
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
	...

08003250 <PID_AutoTune_Init>:
    if (pid->params.Kp > 20.0f) pid->params.Kp = 20.0f;
}


void PID_AutoTune_Init(AutoTuneHandle *h, PID_Params_t *p, float (*readTemp)(void),
                      void (*relayCtrl)(uint8_t), float target, uint32_t duration) {
 8003250:	b580      	push	{r7, lr}
 8003252:	b086      	sub	sp, #24
 8003254:	af00      	add	r7, sp, #0
 8003256:	6178      	str	r0, [r7, #20]
 8003258:	6139      	str	r1, [r7, #16]
 800325a:	60fa      	str	r2, [r7, #12]
 800325c:	60bb      	str	r3, [r7, #8]
 800325e:	ed87 0a01 	vstr	s0, [r7, #4]
    h->state = TUNE_START;
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	2201      	movs	r2, #1
 8003266:	701a      	strb	r2, [r3, #0]
    h->params = p;
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	693a      	ldr	r2, [r7, #16]
 800326c:	605a      	str	r2, [r3, #4]
    h->readTemp = readTemp;
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	68fa      	ldr	r2, [r7, #12]
 8003272:	609a      	str	r2, [r3, #8]
    h->relayCtrl = relayCtrl;
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	68ba      	ldr	r2, [r7, #8]
 8003278:	60da      	str	r2, [r3, #12]
    h->target = target;
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	687a      	ldr	r2, [r7, #4]
 800327e:	611a      	str	r2, [r3, #16]
    h->duration = duration;
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	6a3a      	ldr	r2, [r7, #32]
 8003284:	615a      	str	r2, [r3, #20]
    h->start_time = HAL_GetTick();
 8003286:	f002 fb35 	bl	80058f4 <HAL_GetTick>
 800328a:	4602      	mov	r2, r0
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	619a      	str	r2, [r3, #24]
    h->last_switch = h->start_time;
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	699a      	ldr	r2, [r3, #24]
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	61da      	str	r2, [r3, #28]
    h->last_cross_time = 0;
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	2200      	movs	r2, #0
 800329c:	621a      	str	r2, [r3, #32]
    h->period_accum = 0;
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	2200      	movs	r2, #0
 80032a2:	625a      	str	r2, [r3, #36]	@ 0x24
    h->period_count = 0;
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	2200      	movs	r2, #0
 80032a8:	629a      	str	r2, [r3, #40]	@ 0x28
    h->temp_max = -1000.0f;
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	4a0c      	ldr	r2, [pc, #48]	@ (80032e0 <PID_AutoTune_Init+0x90>)
 80032ae:	62da      	str	r2, [r3, #44]	@ 0x2c
    h->temp_min = 1000.0f;
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	4a0c      	ldr	r2, [pc, #48]	@ (80032e4 <PID_AutoTune_Init+0x94>)
 80032b4:	631a      	str	r2, [r3, #48]	@ 0x30
    h->last_temp = readTemp();
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	4798      	blx	r3
 80032ba:	eef0 7a40 	vmov.f32	s15, s0
 80032be:	697b      	ldr	r3, [r7, #20]
 80032c0:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
    h->relay_state = 1;
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	2201      	movs	r2, #1
 80032c8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    relayCtrl(1);
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	2001      	movs	r0, #1
 80032d0:	4798      	blx	r3
    printf("=== PID AutoTune Start ===\r\n");
 80032d2:	4805      	ldr	r0, [pc, #20]	@ (80032e8 <PID_AutoTune_Init+0x98>)
 80032d4:	f00f faf2 	bl	80128bc <puts>
}
 80032d8:	bf00      	nop
 80032da:	3718      	adds	r7, #24
 80032dc:	46bd      	mov	sp, r7
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	c47a0000 	.word	0xc47a0000
 80032e4:	447a0000 	.word	0x447a0000
 80032e8:	08016b7c 	.word	0x08016b7c

080032ec <PID_AutoTune_Task>:

void PID_AutoTune_Task(AutoTuneHandle *h) {
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b094      	sub	sp, #80	@ 0x50
 80032f0:	af08      	add	r7, sp, #32
 80032f2:	6078      	str	r0, [r7, #4]
    if (h->state == TUNE_IDLE) return;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	781b      	ldrb	r3, [r3, #0]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	f000 8194 	beq.w	8003626 <PID_AutoTune_Task+0x33a>
    uint32_t now = HAL_GetTick();
 80032fe:	f002 faf9 	bl	80058f4 <HAL_GetTick>
 8003302:	62f8      	str	r0, [r7, #44]	@ 0x2c
    float temp = h->readTemp();
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	4798      	blx	r3
 800330a:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
    if (temp <= -50.0f) return;
 800330e:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003312:	ed9f 7ab3 	vldr	s14, [pc, #716]	@ 80035e0 <PID_AutoTune_Task+0x2f4>
 8003316:	eef4 7ac7 	vcmpe.f32	s15, s14
 800331a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800331e:	f240 8184 	bls.w	800362a <PID_AutoTune_Task+0x33e>

    // 记录最大最小温度
    if (temp > h->temp_max) h->temp_max = temp;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8003328:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800332c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003334:	dd02      	ble.n	800333c <PID_AutoTune_Task+0x50>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800333a:	62da      	str	r2, [r3, #44]	@ 0x2c
    if (temp < h->temp_min) h->temp_min = temp;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8003342:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8003346:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800334a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800334e:	d502      	bpl.n	8003356 <PID_AutoTune_Task+0x6a>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003354:	631a      	str	r2, [r3, #48]	@ 0x30

    float amplitude = (h->temp_max - h->temp_min) / 2.0f;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8003362:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003366:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800336a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800336e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // --- 计算振荡周期 ---
    float mid = (h->temp_max + h->temp_min) / 2.0f;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800337e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003382:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003386:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800338a:	edc7 7a08 	vstr	s15, [r7, #32]
    if ((h->last_temp < mid && temp >= mid) || (h->last_temp > mid && temp <= mid)) {
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8003394:	ed97 7a08 	vldr	s14, [r7, #32]
 8003398:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800339c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033a0:	dd08      	ble.n	80033b4 <PID_AutoTune_Task+0xc8>
 80033a2:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80033a6:	edd7 7a08 	vldr	s15, [r7, #32]
 80033aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033b2:	da12      	bge.n	80033da <PID_AutoTune_Task+0xee>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80033ba:	ed97 7a08 	vldr	s14, [r7, #32]
 80033be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033c6:	d51d      	bpl.n	8003404 <PID_AutoTune_Task+0x118>
 80033c8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80033cc:	edd7 7a08 	vldr	s15, [r7, #32]
 80033d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033d8:	d814      	bhi.n	8003404 <PID_AutoTune_Task+0x118>
        if (h->last_cross_time != 0) {
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a1b      	ldr	r3, [r3, #32]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d00d      	beq.n	80033fe <PID_AutoTune_Task+0x112>
            h->period_accum += now - h->last_cross_time;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6a1b      	ldr	r3, [r3, #32]
 80033ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80033ec:	1acb      	subs	r3, r1, r3
 80033ee:	441a      	add	r2, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	625a      	str	r2, [r3, #36]	@ 0x24
            h->period_count++;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033f8:	1c5a      	adds	r2, r3, #1
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	629a      	str	r2, [r3, #40]	@ 0x28
        }
        h->last_cross_time = now;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003402:	621a      	str	r2, [r3, #32]
    }

    // --- 自适应继电器切换 ---
    if (fabs(temp - h->target) > 0.3f) {
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	edd3 7a04 	vldr	s15, [r3, #16]
 800340a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800340e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003412:	eef0 7ae7 	vabs.f32	s15, s15
 8003416:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 80035e4 <PID_AutoTune_Task+0x2f8>
 800341a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800341e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003422:	dd18      	ble.n	8003456 <PID_AutoTune_Task+0x16a>
        // 温差大时加热时间长
        if (now - h->last_switch > 4000)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	69db      	ldr	r3, [r3, #28]
 8003428:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800342a:	1ad3      	subs	r3, r2, r3
 800342c:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8003430:	d924      	bls.n	800347c <PID_AutoTune_Task+0x190>
            h->relay_state = (temp < h->target);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	edd3 7a04 	vldr	s15, [r3, #16]
 8003438:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800343c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003444:	bf4c      	ite	mi
 8003446:	2301      	movmi	r3, #1
 8003448:	2300      	movpl	r3, #0
 800344a:	b2db      	uxtb	r3, r3
 800344c:	461a      	mov	r2, r3
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8003454:	e012      	b.n	800347c <PID_AutoTune_Task+0x190>
    } else {
        // 温差小，减少扰动
        if (now - h->last_switch > 8000)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	69db      	ldr	r3, [r3, #28]
 800345a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 8003462:	d90b      	bls.n	800347c <PID_AutoTune_Task+0x190>
            h->relay_state = !h->relay_state;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800346a:	2b00      	cmp	r3, #0
 800346c:	bf0c      	ite	eq
 800346e:	2301      	moveq	r3, #1
 8003470:	2300      	movne	r3, #0
 8003472:	b2db      	uxtb	r3, r3
 8003474:	461a      	mov	r2, r3
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    }
    h->relayCtrl(h->relay_state);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	f892 2038 	ldrb.w	r2, [r2, #56]	@ 0x38
 8003486:	4610      	mov	r0, r2
 8003488:	4798      	blx	r3
    h->last_switch = now;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800348e:	61da      	str	r2, [r3, #28]

    h->last_temp = temp;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003494:	635a      	str	r2, [r3, #52]	@ 0x34

    // --- 判断收敛 ---
    if (h->period_count >= 6) {
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800349a:	2b05      	cmp	r3, #5
 800349c:	f240 80b0 	bls.w	8003600 <PID_AutoTune_Task+0x314>
        float avg_period = (float)h->period_accum / h->period_count / 1000.0f;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a4:	ee07 3a90 	vmov	s15, r3
 80034a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034b0:	ee07 3a90 	vmov	s15, r3
 80034b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80034b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80034bc:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 80035e8 <PID_AutoTune_Task+0x2fc>
 80034c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80034c4:	edc7 7a07 	vstr	s15, [r7, #28]
        float Ku = (4.0f * 1.0f) / (3.14159f * amplitude);
 80034c8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80034cc:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 80035ec <PID_AutoTune_Task+0x300>
 80034d0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80034d4:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80034d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034dc:	edc7 7a06 	vstr	s15, [r7, #24]
        float Kp = 0.33f * Ku;
 80034e0:	edd7 7a06 	vldr	s15, [r7, #24]
 80034e4:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 80035f0 <PID_AutoTune_Task+0x304>
 80034e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034ec:	edc7 7a05 	vstr	s15, [r7, #20]
        float Ki = 2.0f * Kp / avg_period;
 80034f0:	edd7 7a05 	vldr	s15, [r7, #20]
 80034f4:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80034f8:	ed97 7a07 	vldr	s14, [r7, #28]
 80034fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003500:	edc7 7a04 	vstr	s15, [r7, #16]
        float Kd = Kp * avg_period / 3.0f;
 8003504:	ed97 7a05 	vldr	s14, [r7, #20]
 8003508:	edd7 7a07 	vldr	s15, [r7, #28]
 800350c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003510:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8003514:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003518:	edc7 7a03 	vstr	s15, [r7, #12]

        // 如果振荡幅度连续3次下降，认为收敛
        static float prev_amp[3] = {0};
        prev_amp[0] = prev_amp[1];
 800351c:	4b35      	ldr	r3, [pc, #212]	@ (80035f4 <PID_AutoTune_Task+0x308>)
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	4a34      	ldr	r2, [pc, #208]	@ (80035f4 <PID_AutoTune_Task+0x308>)
 8003522:	6013      	str	r3, [r2, #0]
        prev_amp[1] = prev_amp[2];
 8003524:	4b33      	ldr	r3, [pc, #204]	@ (80035f4 <PID_AutoTune_Task+0x308>)
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	4a32      	ldr	r2, [pc, #200]	@ (80035f4 <PID_AutoTune_Task+0x308>)
 800352a:	6053      	str	r3, [r2, #4]
        prev_amp[2] = amplitude;
 800352c:	4a31      	ldr	r2, [pc, #196]	@ (80035f4 <PID_AutoTune_Task+0x308>)
 800352e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003530:	6093      	str	r3, [r2, #8]

        if (prev_amp[0] > prev_amp[1] && prev_amp[1] > prev_amp[2] && amplitude < 0.3f) {
 8003532:	4b30      	ldr	r3, [pc, #192]	@ (80035f4 <PID_AutoTune_Task+0x308>)
 8003534:	ed93 7a00 	vldr	s14, [r3]
 8003538:	4b2e      	ldr	r3, [pc, #184]	@ (80035f4 <PID_AutoTune_Task+0x308>)
 800353a:	edd3 7a01 	vldr	s15, [r3, #4]
 800353e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003542:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003546:	dd5b      	ble.n	8003600 <PID_AutoTune_Task+0x314>
 8003548:	4b2a      	ldr	r3, [pc, #168]	@ (80035f4 <PID_AutoTune_Task+0x308>)
 800354a:	ed93 7a01 	vldr	s14, [r3, #4]
 800354e:	4b29      	ldr	r3, [pc, #164]	@ (80035f4 <PID_AutoTune_Task+0x308>)
 8003550:	edd3 7a02 	vldr	s15, [r3, #8]
 8003554:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800355c:	dd50      	ble.n	8003600 <PID_AutoTune_Task+0x314>
 800355e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003562:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 80035e4 <PID_AutoTune_Task+0x2f8>
 8003566:	eef4 7ac7 	vcmpe.f32	s15, s14
 800356a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800356e:	d547      	bpl.n	8003600 <PID_AutoTune_Task+0x314>
            h->params->Kp = Kp;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	697a      	ldr	r2, [r7, #20]
 8003576:	601a      	str	r2, [r3, #0]
            h->params->Ki = Ki;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	693a      	ldr	r2, [r7, #16]
 800357e:	605a      	str	r2, [r3, #4]
            h->params->Kd = Kd;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	68fa      	ldr	r2, [r7, #12]
 8003586:	609a      	str	r2, [r3, #8]
            printf("=== AutoTune Converged ===\r\n");
 8003588:	481b      	ldr	r0, [pc, #108]	@ (80035f8 <PID_AutoTune_Task+0x30c>)
 800358a:	f00f f997 	bl	80128bc <puts>
            printf("Kp=%.3f, Ki=%.3f, Kd=%.3f, Tu=%.2fs, Amp=%.2f\r\n",
 800358e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003592:	eeb7 3ae7 	vcvt.f64.f32	d3, s15
 8003596:	edd7 7a04 	vldr	s15, [r7, #16]
 800359a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800359e:	edd7 6a03 	vldr	s13, [r7, #12]
 80035a2:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 80035a6:	edd7 5a07 	vldr	s11, [r7, #28]
 80035aa:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 80035ae:	edd7 4a09 	vldr	s9, [r7, #36]	@ 0x24
 80035b2:	eeb7 4ae4 	vcvt.f64.f32	d4, s9
 80035b6:	ed8d 4b06 	vstr	d4, [sp, #24]
 80035ba:	ed8d 5b04 	vstr	d5, [sp, #16]
 80035be:	ed8d 6b02 	vstr	d6, [sp, #8]
 80035c2:	ed8d 7b00 	vstr	d7, [sp]
 80035c6:	ec53 2b13 	vmov	r2, r3, d3
 80035ca:	480c      	ldr	r0, [pc, #48]	@ (80035fc <PID_AutoTune_Task+0x310>)
 80035cc:	f00f f906 	bl	80127dc <iprintf>
                   Kp, Ki, Kd, avg_period, amplitude);
            h->relayCtrl(0);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	2000      	movs	r0, #0
 80035d6:	4798      	blx	r3
            h->state = TUNE_IDLE;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2200      	movs	r2, #0
 80035dc:	701a      	strb	r2, [r3, #0]
            return;
 80035de:	e025      	b.n	800362c <PID_AutoTune_Task+0x340>
 80035e0:	c2480000 	.word	0xc2480000
 80035e4:	3e99999a 	.word	0x3e99999a
 80035e8:	447a0000 	.word	0x447a0000
 80035ec:	40490fd0 	.word	0x40490fd0
 80035f0:	3ea8f5c3 	.word	0x3ea8f5c3
 80035f4:	240008d0 	.word	0x240008d0
 80035f8:	08016b98 	.word	0x08016b98
 80035fc:	08016bb4 	.word	0x08016bb4
        }
    }

    // 超时保护
    if (now - h->start_time > h->duration) {
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	699b      	ldr	r3, [r3, #24]
 8003604:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003606:	1ad2      	subs	r2, r2, r3
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	695b      	ldr	r3, [r3, #20]
 800360c:	429a      	cmp	r2, r3
 800360e:	d90d      	bls.n	800362c <PID_AutoTune_Task+0x340>
        h->relayCtrl(0);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	2000      	movs	r0, #0
 8003616:	4798      	blx	r3
        h->state = TUNE_IDLE;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2200      	movs	r2, #0
 800361c:	701a      	strb	r2, [r3, #0]
        printf("[AutoTune] Timeout - keeping last PID.\r\n");
 800361e:	4805      	ldr	r0, [pc, #20]	@ (8003634 <PID_AutoTune_Task+0x348>)
 8003620:	f00f f94c 	bl	80128bc <puts>
 8003624:	e002      	b.n	800362c <PID_AutoTune_Task+0x340>
    if (h->state == TUNE_IDLE) return;
 8003626:	bf00      	nop
 8003628:	e000      	b.n	800362c <PID_AutoTune_Task+0x340>
    if (temp <= -50.0f) return;
 800362a:	bf00      	nop
    }
}
 800362c:	3730      	adds	r7, #48	@ 0x30
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	08016be4 	.word	0x08016be4

08003638 <Start_AcidPump>:
uint8_t rx_pump_flag = 0;


// ================= 启动泵 =================
void Start_AcidPump(void)//地址是01
{
 8003638:	b5b0      	push	{r4, r5, r7, lr}
 800363a:	b086      	sub	sp, #24
 800363c:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 800363e:	4b54      	ldr	r3, [pc, #336]	@ (8003790 <Start_AcidPump+0x158>)
 8003640:	1d3c      	adds	r4, r7, #4
 8003642:	461d      	mov	r5, r3
 8003644:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003646:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003648:	682b      	ldr	r3, [r5, #0]
 800364a:	7023      	strb	r3, [r4, #0]
        0x01, 0x10, 0x00, 0x60, 0x00, 0x04, 0x08,
        0x00, 0x00, 0x0B, 0xB8, 0x01, 0x2C, 0x00, 0x64, 0x56, 0x44
    };

    tx_pump_flag = 0;
 800364c:	4b51      	ldr	r3, [pc, #324]	@ (8003794 <Start_AcidPump+0x15c>)
 800364e:	2200      	movs	r2, #0
 8003650:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 8003652:	1d3b      	adds	r3, r7, #4
 8003654:	2211      	movs	r2, #17
 8003656:	4619      	mov	r1, r3
 8003658:	484f      	ldr	r0, [pc, #316]	@ (8003798 <Start_AcidPump+0x160>)
 800365a:	f00c f9d7 	bl	800fa0c <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 800365e:	bf00      	nop
 8003660:	4b4c      	ldr	r3, [pc, #304]	@ (8003794 <Start_AcidPump+0x15c>)
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d0fb      	beq.n	8003660 <Start_AcidPump+0x28>
    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8003668:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800366c:	494b      	ldr	r1, [pc, #300]	@ (800379c <Start_AcidPump+0x164>)
 800366e:	484a      	ldr	r0, [pc, #296]	@ (8003798 <Start_AcidPump+0x160>)
 8003670:	f00e f916 	bl	80118a0 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8003674:	4b48      	ldr	r3, [pc, #288]	@ (8003798 <Start_AcidPump+0x160>)
 8003676:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a48      	ldr	r2, [pc, #288]	@ (80037a0 <Start_AcidPump+0x168>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d068      	beq.n	8003754 <Start_AcidPump+0x11c>
 8003682:	4b45      	ldr	r3, [pc, #276]	@ (8003798 <Start_AcidPump+0x160>)
 8003684:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a46      	ldr	r2, [pc, #280]	@ (80037a4 <Start_AcidPump+0x16c>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d061      	beq.n	8003754 <Start_AcidPump+0x11c>
 8003690:	4b41      	ldr	r3, [pc, #260]	@ (8003798 <Start_AcidPump+0x160>)
 8003692:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a43      	ldr	r2, [pc, #268]	@ (80037a8 <Start_AcidPump+0x170>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d05a      	beq.n	8003754 <Start_AcidPump+0x11c>
 800369e:	4b3e      	ldr	r3, [pc, #248]	@ (8003798 <Start_AcidPump+0x160>)
 80036a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a41      	ldr	r2, [pc, #260]	@ (80037ac <Start_AcidPump+0x174>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d053      	beq.n	8003754 <Start_AcidPump+0x11c>
 80036ac:	4b3a      	ldr	r3, [pc, #232]	@ (8003798 <Start_AcidPump+0x160>)
 80036ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	4a3e      	ldr	r2, [pc, #248]	@ (80037b0 <Start_AcidPump+0x178>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d04c      	beq.n	8003754 <Start_AcidPump+0x11c>
 80036ba:	4b37      	ldr	r3, [pc, #220]	@ (8003798 <Start_AcidPump+0x160>)
 80036bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a3c      	ldr	r2, [pc, #240]	@ (80037b4 <Start_AcidPump+0x17c>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d045      	beq.n	8003754 <Start_AcidPump+0x11c>
 80036c8:	4b33      	ldr	r3, [pc, #204]	@ (8003798 <Start_AcidPump+0x160>)
 80036ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a39      	ldr	r2, [pc, #228]	@ (80037b8 <Start_AcidPump+0x180>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d03e      	beq.n	8003754 <Start_AcidPump+0x11c>
 80036d6:	4b30      	ldr	r3, [pc, #192]	@ (8003798 <Start_AcidPump+0x160>)
 80036d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a37      	ldr	r2, [pc, #220]	@ (80037bc <Start_AcidPump+0x184>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d037      	beq.n	8003754 <Start_AcidPump+0x11c>
 80036e4:	4b2c      	ldr	r3, [pc, #176]	@ (8003798 <Start_AcidPump+0x160>)
 80036e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a34      	ldr	r2, [pc, #208]	@ (80037c0 <Start_AcidPump+0x188>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d030      	beq.n	8003754 <Start_AcidPump+0x11c>
 80036f2:	4b29      	ldr	r3, [pc, #164]	@ (8003798 <Start_AcidPump+0x160>)
 80036f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a32      	ldr	r2, [pc, #200]	@ (80037c4 <Start_AcidPump+0x18c>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d029      	beq.n	8003754 <Start_AcidPump+0x11c>
 8003700:	4b25      	ldr	r3, [pc, #148]	@ (8003798 <Start_AcidPump+0x160>)
 8003702:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a2f      	ldr	r2, [pc, #188]	@ (80037c8 <Start_AcidPump+0x190>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d022      	beq.n	8003754 <Start_AcidPump+0x11c>
 800370e:	4b22      	ldr	r3, [pc, #136]	@ (8003798 <Start_AcidPump+0x160>)
 8003710:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a2d      	ldr	r2, [pc, #180]	@ (80037cc <Start_AcidPump+0x194>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d01b      	beq.n	8003754 <Start_AcidPump+0x11c>
 800371c:	4b1e      	ldr	r3, [pc, #120]	@ (8003798 <Start_AcidPump+0x160>)
 800371e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a2a      	ldr	r2, [pc, #168]	@ (80037d0 <Start_AcidPump+0x198>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d014      	beq.n	8003754 <Start_AcidPump+0x11c>
 800372a:	4b1b      	ldr	r3, [pc, #108]	@ (8003798 <Start_AcidPump+0x160>)
 800372c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4a28      	ldr	r2, [pc, #160]	@ (80037d4 <Start_AcidPump+0x19c>)
 8003734:	4293      	cmp	r3, r2
 8003736:	d00d      	beq.n	8003754 <Start_AcidPump+0x11c>
 8003738:	4b17      	ldr	r3, [pc, #92]	@ (8003798 <Start_AcidPump+0x160>)
 800373a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a25      	ldr	r2, [pc, #148]	@ (80037d8 <Start_AcidPump+0x1a0>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d006      	beq.n	8003754 <Start_AcidPump+0x11c>
 8003746:	4b14      	ldr	r3, [pc, #80]	@ (8003798 <Start_AcidPump+0x160>)
 8003748:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a23      	ldr	r2, [pc, #140]	@ (80037dc <Start_AcidPump+0x1a4>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d10c      	bne.n	800376e <Start_AcidPump+0x136>
 8003754:	4b10      	ldr	r3, [pc, #64]	@ (8003798 <Start_AcidPump+0x160>)
 8003756:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	4b0e      	ldr	r3, [pc, #56]	@ (8003798 <Start_AcidPump+0x160>)
 8003760:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f022 0208 	bic.w	r2, r2, #8
 800376a:	601a      	str	r2, [r3, #0]
 800376c:	e00c      	b.n	8003788 <Start_AcidPump+0x150>
 800376e:	4b0a      	ldr	r3, [pc, #40]	@ (8003798 <Start_AcidPump+0x160>)
 8003770:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	4b07      	ldr	r3, [pc, #28]	@ (8003798 <Start_AcidPump+0x160>)
 800377a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f022 0204 	bic.w	r2, r2, #4
 8003784:	601a      	str	r2, [r3, #0]
}
 8003786:	bf00      	nop
 8003788:	bf00      	nop
 800378a:	3718      	adds	r7, #24
 800378c:	46bd      	mov	sp, r7
 800378e:	bdb0      	pop	{r4, r5, r7, pc}
 8003790:	08016c0c 	.word	0x08016c0c
 8003794:	24000adc 	.word	0x24000adc
 8003798:	2400100c 	.word	0x2400100c
 800379c:	240008dc 	.word	0x240008dc
 80037a0:	40020010 	.word	0x40020010
 80037a4:	40020028 	.word	0x40020028
 80037a8:	40020040 	.word	0x40020040
 80037ac:	40020058 	.word	0x40020058
 80037b0:	40020070 	.word	0x40020070
 80037b4:	40020088 	.word	0x40020088
 80037b8:	400200a0 	.word	0x400200a0
 80037bc:	400200b8 	.word	0x400200b8
 80037c0:	40020410 	.word	0x40020410
 80037c4:	40020428 	.word	0x40020428
 80037c8:	40020440 	.word	0x40020440
 80037cc:	40020458 	.word	0x40020458
 80037d0:	40020470 	.word	0x40020470
 80037d4:	40020488 	.word	0x40020488
 80037d8:	400204a0 	.word	0x400204a0
 80037dc:	400204b8 	.word	0x400204b8

080037e0 <Start_AlkaliPump>:
void Start_AlkaliPump(void)//地址是02
{
 80037e0:	b5b0      	push	{r4, r5, r7, lr}
 80037e2:	b086      	sub	sp, #24
 80037e4:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 80037e6:	4b54      	ldr	r3, [pc, #336]	@ (8003938 <Start_AlkaliPump+0x158>)
 80037e8:	1d3c      	adds	r4, r7, #4
 80037ea:	461d      	mov	r5, r3
 80037ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037f0:	682b      	ldr	r3, [r5, #0]
 80037f2:	7023      	strb	r3, [r4, #0]
        0x02, 0x10, 0x00, 0x60, 0x00, 0x04, 0x08,
        0x00, 0x00, 0x0B, 0xB8, 0x01, 0x2C, 0x00, 0x64, 0x15, 0x45
    };

    tx_pump_flag = 0;
 80037f4:	4b51      	ldr	r3, [pc, #324]	@ (800393c <Start_AlkaliPump+0x15c>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 80037fa:	1d3b      	adds	r3, r7, #4
 80037fc:	2211      	movs	r2, #17
 80037fe:	4619      	mov	r1, r3
 8003800:	484f      	ldr	r0, [pc, #316]	@ (8003940 <Start_AlkaliPump+0x160>)
 8003802:	f00c f903 	bl	800fa0c <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 8003806:	bf00      	nop
 8003808:	4b4c      	ldr	r3, [pc, #304]	@ (800393c <Start_AlkaliPump+0x15c>)
 800380a:	781b      	ldrb	r3, [r3, #0]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d0fb      	beq.n	8003808 <Start_AlkaliPump+0x28>

    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8003810:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003814:	494b      	ldr	r1, [pc, #300]	@ (8003944 <Start_AlkaliPump+0x164>)
 8003816:	484a      	ldr	r0, [pc, #296]	@ (8003940 <Start_AlkaliPump+0x160>)
 8003818:	f00e f842 	bl	80118a0 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 800381c:	4b48      	ldr	r3, [pc, #288]	@ (8003940 <Start_AlkaliPump+0x160>)
 800381e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a48      	ldr	r2, [pc, #288]	@ (8003948 <Start_AlkaliPump+0x168>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d068      	beq.n	80038fc <Start_AlkaliPump+0x11c>
 800382a:	4b45      	ldr	r3, [pc, #276]	@ (8003940 <Start_AlkaliPump+0x160>)
 800382c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a46      	ldr	r2, [pc, #280]	@ (800394c <Start_AlkaliPump+0x16c>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d061      	beq.n	80038fc <Start_AlkaliPump+0x11c>
 8003838:	4b41      	ldr	r3, [pc, #260]	@ (8003940 <Start_AlkaliPump+0x160>)
 800383a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a43      	ldr	r2, [pc, #268]	@ (8003950 <Start_AlkaliPump+0x170>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d05a      	beq.n	80038fc <Start_AlkaliPump+0x11c>
 8003846:	4b3e      	ldr	r3, [pc, #248]	@ (8003940 <Start_AlkaliPump+0x160>)
 8003848:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a41      	ldr	r2, [pc, #260]	@ (8003954 <Start_AlkaliPump+0x174>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d053      	beq.n	80038fc <Start_AlkaliPump+0x11c>
 8003854:	4b3a      	ldr	r3, [pc, #232]	@ (8003940 <Start_AlkaliPump+0x160>)
 8003856:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a3e      	ldr	r2, [pc, #248]	@ (8003958 <Start_AlkaliPump+0x178>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d04c      	beq.n	80038fc <Start_AlkaliPump+0x11c>
 8003862:	4b37      	ldr	r3, [pc, #220]	@ (8003940 <Start_AlkaliPump+0x160>)
 8003864:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4a3c      	ldr	r2, [pc, #240]	@ (800395c <Start_AlkaliPump+0x17c>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d045      	beq.n	80038fc <Start_AlkaliPump+0x11c>
 8003870:	4b33      	ldr	r3, [pc, #204]	@ (8003940 <Start_AlkaliPump+0x160>)
 8003872:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a39      	ldr	r2, [pc, #228]	@ (8003960 <Start_AlkaliPump+0x180>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d03e      	beq.n	80038fc <Start_AlkaliPump+0x11c>
 800387e:	4b30      	ldr	r3, [pc, #192]	@ (8003940 <Start_AlkaliPump+0x160>)
 8003880:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a37      	ldr	r2, [pc, #220]	@ (8003964 <Start_AlkaliPump+0x184>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d037      	beq.n	80038fc <Start_AlkaliPump+0x11c>
 800388c:	4b2c      	ldr	r3, [pc, #176]	@ (8003940 <Start_AlkaliPump+0x160>)
 800388e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a34      	ldr	r2, [pc, #208]	@ (8003968 <Start_AlkaliPump+0x188>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d030      	beq.n	80038fc <Start_AlkaliPump+0x11c>
 800389a:	4b29      	ldr	r3, [pc, #164]	@ (8003940 <Start_AlkaliPump+0x160>)
 800389c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a32      	ldr	r2, [pc, #200]	@ (800396c <Start_AlkaliPump+0x18c>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d029      	beq.n	80038fc <Start_AlkaliPump+0x11c>
 80038a8:	4b25      	ldr	r3, [pc, #148]	@ (8003940 <Start_AlkaliPump+0x160>)
 80038aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a2f      	ldr	r2, [pc, #188]	@ (8003970 <Start_AlkaliPump+0x190>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d022      	beq.n	80038fc <Start_AlkaliPump+0x11c>
 80038b6:	4b22      	ldr	r3, [pc, #136]	@ (8003940 <Start_AlkaliPump+0x160>)
 80038b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a2d      	ldr	r2, [pc, #180]	@ (8003974 <Start_AlkaliPump+0x194>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d01b      	beq.n	80038fc <Start_AlkaliPump+0x11c>
 80038c4:	4b1e      	ldr	r3, [pc, #120]	@ (8003940 <Start_AlkaliPump+0x160>)
 80038c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a2a      	ldr	r2, [pc, #168]	@ (8003978 <Start_AlkaliPump+0x198>)
 80038ce:	4293      	cmp	r3, r2
 80038d0:	d014      	beq.n	80038fc <Start_AlkaliPump+0x11c>
 80038d2:	4b1b      	ldr	r3, [pc, #108]	@ (8003940 <Start_AlkaliPump+0x160>)
 80038d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4a28      	ldr	r2, [pc, #160]	@ (800397c <Start_AlkaliPump+0x19c>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d00d      	beq.n	80038fc <Start_AlkaliPump+0x11c>
 80038e0:	4b17      	ldr	r3, [pc, #92]	@ (8003940 <Start_AlkaliPump+0x160>)
 80038e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4a25      	ldr	r2, [pc, #148]	@ (8003980 <Start_AlkaliPump+0x1a0>)
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d006      	beq.n	80038fc <Start_AlkaliPump+0x11c>
 80038ee:	4b14      	ldr	r3, [pc, #80]	@ (8003940 <Start_AlkaliPump+0x160>)
 80038f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a23      	ldr	r2, [pc, #140]	@ (8003984 <Start_AlkaliPump+0x1a4>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d10c      	bne.n	8003916 <Start_AlkaliPump+0x136>
 80038fc:	4b10      	ldr	r3, [pc, #64]	@ (8003940 <Start_AlkaliPump+0x160>)
 80038fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	4b0e      	ldr	r3, [pc, #56]	@ (8003940 <Start_AlkaliPump+0x160>)
 8003908:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f022 0208 	bic.w	r2, r2, #8
 8003912:	601a      	str	r2, [r3, #0]
 8003914:	e00c      	b.n	8003930 <Start_AlkaliPump+0x150>
 8003916:	4b0a      	ldr	r3, [pc, #40]	@ (8003940 <Start_AlkaliPump+0x160>)
 8003918:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	4b07      	ldr	r3, [pc, #28]	@ (8003940 <Start_AlkaliPump+0x160>)
 8003922:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f022 0204 	bic.w	r2, r2, #4
 800392c:	601a      	str	r2, [r3, #0]
}
 800392e:	bf00      	nop
 8003930:	bf00      	nop
 8003932:	3718      	adds	r7, #24
 8003934:	46bd      	mov	sp, r7
 8003936:	bdb0      	pop	{r4, r5, r7, pc}
 8003938:	08016c20 	.word	0x08016c20
 800393c:	24000adc 	.word	0x24000adc
 8003940:	2400100c 	.word	0x2400100c
 8003944:	240008dc 	.word	0x240008dc
 8003948:	40020010 	.word	0x40020010
 800394c:	40020028 	.word	0x40020028
 8003950:	40020040 	.word	0x40020040
 8003954:	40020058 	.word	0x40020058
 8003958:	40020070 	.word	0x40020070
 800395c:	40020088 	.word	0x40020088
 8003960:	400200a0 	.word	0x400200a0
 8003964:	400200b8 	.word	0x400200b8
 8003968:	40020410 	.word	0x40020410
 800396c:	40020428 	.word	0x40020428
 8003970:	40020440 	.word	0x40020440
 8003974:	40020458 	.word	0x40020458
 8003978:	40020470 	.word	0x40020470
 800397c:	40020488 	.word	0x40020488
 8003980:	400204a0 	.word	0x400204a0
 8003984:	400204b8 	.word	0x400204b8

08003988 <Stop_AcidPump>:

// ================= 停止泵 =================
void Stop_AcidPump(void)//01
{
 8003988:	b590      	push	{r4, r7, lr}
 800398a:	b085      	sub	sp, #20
 800398c:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 800398e:	4b53      	ldr	r3, [pc, #332]	@ (8003adc <Stop_AcidPump+0x154>)
 8003990:	463c      	mov	r4, r7
 8003992:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003994:	c407      	stmia	r4!, {r0, r1, r2}
 8003996:	7023      	strb	r3, [r4, #0]
        0x01, 0x10, 0x00, 0x03, 0x00, 0x02,
        0x04, 0x00, 0x00, 0x00, 0x00, 0xB3, 0xBA
    };

    tx_pump_flag = 0;
 8003998:	4b51      	ldr	r3, [pc, #324]	@ (8003ae0 <Stop_AcidPump+0x158>)
 800399a:	2200      	movs	r2, #0
 800399c:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 800399e:	463b      	mov	r3, r7
 80039a0:	220d      	movs	r2, #13
 80039a2:	4619      	mov	r1, r3
 80039a4:	484f      	ldr	r0, [pc, #316]	@ (8003ae4 <Stop_AcidPump+0x15c>)
 80039a6:	f00c f831 	bl	800fa0c <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 80039aa:	bf00      	nop
 80039ac:	4b4c      	ldr	r3, [pc, #304]	@ (8003ae0 <Stop_AcidPump+0x158>)
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d0fb      	beq.n	80039ac <Stop_AcidPump+0x24>
    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 80039b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039b8:	494b      	ldr	r1, [pc, #300]	@ (8003ae8 <Stop_AcidPump+0x160>)
 80039ba:	484a      	ldr	r0, [pc, #296]	@ (8003ae4 <Stop_AcidPump+0x15c>)
 80039bc:	f00d ff70 	bl	80118a0 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 80039c0:	4b48      	ldr	r3, [pc, #288]	@ (8003ae4 <Stop_AcidPump+0x15c>)
 80039c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a48      	ldr	r2, [pc, #288]	@ (8003aec <Stop_AcidPump+0x164>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d068      	beq.n	8003aa0 <Stop_AcidPump+0x118>
 80039ce:	4b45      	ldr	r3, [pc, #276]	@ (8003ae4 <Stop_AcidPump+0x15c>)
 80039d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a46      	ldr	r2, [pc, #280]	@ (8003af0 <Stop_AcidPump+0x168>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d061      	beq.n	8003aa0 <Stop_AcidPump+0x118>
 80039dc:	4b41      	ldr	r3, [pc, #260]	@ (8003ae4 <Stop_AcidPump+0x15c>)
 80039de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a43      	ldr	r2, [pc, #268]	@ (8003af4 <Stop_AcidPump+0x16c>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d05a      	beq.n	8003aa0 <Stop_AcidPump+0x118>
 80039ea:	4b3e      	ldr	r3, [pc, #248]	@ (8003ae4 <Stop_AcidPump+0x15c>)
 80039ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4a41      	ldr	r2, [pc, #260]	@ (8003af8 <Stop_AcidPump+0x170>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d053      	beq.n	8003aa0 <Stop_AcidPump+0x118>
 80039f8:	4b3a      	ldr	r3, [pc, #232]	@ (8003ae4 <Stop_AcidPump+0x15c>)
 80039fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a3e      	ldr	r2, [pc, #248]	@ (8003afc <Stop_AcidPump+0x174>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d04c      	beq.n	8003aa0 <Stop_AcidPump+0x118>
 8003a06:	4b37      	ldr	r3, [pc, #220]	@ (8003ae4 <Stop_AcidPump+0x15c>)
 8003a08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a3c      	ldr	r2, [pc, #240]	@ (8003b00 <Stop_AcidPump+0x178>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d045      	beq.n	8003aa0 <Stop_AcidPump+0x118>
 8003a14:	4b33      	ldr	r3, [pc, #204]	@ (8003ae4 <Stop_AcidPump+0x15c>)
 8003a16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a39      	ldr	r2, [pc, #228]	@ (8003b04 <Stop_AcidPump+0x17c>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d03e      	beq.n	8003aa0 <Stop_AcidPump+0x118>
 8003a22:	4b30      	ldr	r3, [pc, #192]	@ (8003ae4 <Stop_AcidPump+0x15c>)
 8003a24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a37      	ldr	r2, [pc, #220]	@ (8003b08 <Stop_AcidPump+0x180>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d037      	beq.n	8003aa0 <Stop_AcidPump+0x118>
 8003a30:	4b2c      	ldr	r3, [pc, #176]	@ (8003ae4 <Stop_AcidPump+0x15c>)
 8003a32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a34      	ldr	r2, [pc, #208]	@ (8003b0c <Stop_AcidPump+0x184>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d030      	beq.n	8003aa0 <Stop_AcidPump+0x118>
 8003a3e:	4b29      	ldr	r3, [pc, #164]	@ (8003ae4 <Stop_AcidPump+0x15c>)
 8003a40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a32      	ldr	r2, [pc, #200]	@ (8003b10 <Stop_AcidPump+0x188>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d029      	beq.n	8003aa0 <Stop_AcidPump+0x118>
 8003a4c:	4b25      	ldr	r3, [pc, #148]	@ (8003ae4 <Stop_AcidPump+0x15c>)
 8003a4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a2f      	ldr	r2, [pc, #188]	@ (8003b14 <Stop_AcidPump+0x18c>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d022      	beq.n	8003aa0 <Stop_AcidPump+0x118>
 8003a5a:	4b22      	ldr	r3, [pc, #136]	@ (8003ae4 <Stop_AcidPump+0x15c>)
 8003a5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a2d      	ldr	r2, [pc, #180]	@ (8003b18 <Stop_AcidPump+0x190>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d01b      	beq.n	8003aa0 <Stop_AcidPump+0x118>
 8003a68:	4b1e      	ldr	r3, [pc, #120]	@ (8003ae4 <Stop_AcidPump+0x15c>)
 8003a6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a2a      	ldr	r2, [pc, #168]	@ (8003b1c <Stop_AcidPump+0x194>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d014      	beq.n	8003aa0 <Stop_AcidPump+0x118>
 8003a76:	4b1b      	ldr	r3, [pc, #108]	@ (8003ae4 <Stop_AcidPump+0x15c>)
 8003a78:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a28      	ldr	r2, [pc, #160]	@ (8003b20 <Stop_AcidPump+0x198>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d00d      	beq.n	8003aa0 <Stop_AcidPump+0x118>
 8003a84:	4b17      	ldr	r3, [pc, #92]	@ (8003ae4 <Stop_AcidPump+0x15c>)
 8003a86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a25      	ldr	r2, [pc, #148]	@ (8003b24 <Stop_AcidPump+0x19c>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d006      	beq.n	8003aa0 <Stop_AcidPump+0x118>
 8003a92:	4b14      	ldr	r3, [pc, #80]	@ (8003ae4 <Stop_AcidPump+0x15c>)
 8003a94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a23      	ldr	r2, [pc, #140]	@ (8003b28 <Stop_AcidPump+0x1a0>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d10c      	bne.n	8003aba <Stop_AcidPump+0x132>
 8003aa0:	4b10      	ldr	r3, [pc, #64]	@ (8003ae4 <Stop_AcidPump+0x15c>)
 8003aa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	4b0e      	ldr	r3, [pc, #56]	@ (8003ae4 <Stop_AcidPump+0x15c>)
 8003aac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f022 0208 	bic.w	r2, r2, #8
 8003ab6:	601a      	str	r2, [r3, #0]
 8003ab8:	e00c      	b.n	8003ad4 <Stop_AcidPump+0x14c>
 8003aba:	4b0a      	ldr	r3, [pc, #40]	@ (8003ae4 <Stop_AcidPump+0x15c>)
 8003abc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	4b07      	ldr	r3, [pc, #28]	@ (8003ae4 <Stop_AcidPump+0x15c>)
 8003ac6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f022 0204 	bic.w	r2, r2, #4
 8003ad0:	601a      	str	r2, [r3, #0]
}
 8003ad2:	bf00      	nop
 8003ad4:	bf00      	nop
 8003ad6:	3714      	adds	r7, #20
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd90      	pop	{r4, r7, pc}
 8003adc:	08016c34 	.word	0x08016c34
 8003ae0:	24000adc 	.word	0x24000adc
 8003ae4:	2400100c 	.word	0x2400100c
 8003ae8:	240008dc 	.word	0x240008dc
 8003aec:	40020010 	.word	0x40020010
 8003af0:	40020028 	.word	0x40020028
 8003af4:	40020040 	.word	0x40020040
 8003af8:	40020058 	.word	0x40020058
 8003afc:	40020070 	.word	0x40020070
 8003b00:	40020088 	.word	0x40020088
 8003b04:	400200a0 	.word	0x400200a0
 8003b08:	400200b8 	.word	0x400200b8
 8003b0c:	40020410 	.word	0x40020410
 8003b10:	40020428 	.word	0x40020428
 8003b14:	40020440 	.word	0x40020440
 8003b18:	40020458 	.word	0x40020458
 8003b1c:	40020470 	.word	0x40020470
 8003b20:	40020488 	.word	0x40020488
 8003b24:	400204a0 	.word	0x400204a0
 8003b28:	400204b8 	.word	0x400204b8

08003b2c <Stop_AlkaliPump>:
void Stop_AlkaliPump(void)//02
{
 8003b2c:	b590      	push	{r4, r7, lr}
 8003b2e:	b085      	sub	sp, #20
 8003b30:	af00      	add	r7, sp, #0
    uint8_t sendBuffer[] = {
 8003b32:	4b53      	ldr	r3, [pc, #332]	@ (8003c80 <Stop_AlkaliPump+0x154>)
 8003b34:	463c      	mov	r4, r7
 8003b36:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b38:	c407      	stmia	r4!, {r0, r1, r2}
 8003b3a:	7023      	strb	r3, [r4, #0]
        0x02, 0x10, 0x00, 0x03, 0x00, 0x02,
        0x04, 0x00, 0x00, 0x00, 0x00, 0xBC, 0xFE
    };
    tx_pump_flag = 0;
 8003b3c:	4b51      	ldr	r3, [pc, #324]	@ (8003c84 <Stop_AlkaliPump+0x158>)
 8003b3e:	2200      	movs	r2, #0
 8003b40:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(&huart6, sendBuffer, sizeof(sendBuffer));
 8003b42:	463b      	mov	r3, r7
 8003b44:	220d      	movs	r2, #13
 8003b46:	4619      	mov	r1, r3
 8003b48:	484f      	ldr	r0, [pc, #316]	@ (8003c88 <Stop_AlkaliPump+0x15c>)
 8003b4a:	f00b ff5f 	bl	800fa0c <HAL_UART_Transmit_DMA>
    while (tx_pump_flag == 0) {}  // 等待发送完成
 8003b4e:	bf00      	nop
 8003b50:	4b4c      	ldr	r3, [pc, #304]	@ (8003c84 <Stop_AlkaliPump+0x158>)
 8003b52:	781b      	ldrb	r3, [r3, #0]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d0fb      	beq.n	8003b50 <Stop_AlkaliPump+0x24>
    // 开启接收
    HAL_UARTEx_ReceiveToIdle_DMA(&huart6, rx_data6, sizeof(rx_data6));
 8003b58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b5c:	494b      	ldr	r1, [pc, #300]	@ (8003c8c <Stop_AlkaliPump+0x160>)
 8003b5e:	484a      	ldr	r0, [pc, #296]	@ (8003c88 <Stop_AlkaliPump+0x15c>)
 8003b60:	f00d fe9e 	bl	80118a0 <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(huart6.hdmarx, DMA_IT_HT);
 8003b64:	4b48      	ldr	r3, [pc, #288]	@ (8003c88 <Stop_AlkaliPump+0x15c>)
 8003b66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a48      	ldr	r2, [pc, #288]	@ (8003c90 <Stop_AlkaliPump+0x164>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d068      	beq.n	8003c44 <Stop_AlkaliPump+0x118>
 8003b72:	4b45      	ldr	r3, [pc, #276]	@ (8003c88 <Stop_AlkaliPump+0x15c>)
 8003b74:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a46      	ldr	r2, [pc, #280]	@ (8003c94 <Stop_AlkaliPump+0x168>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d061      	beq.n	8003c44 <Stop_AlkaliPump+0x118>
 8003b80:	4b41      	ldr	r3, [pc, #260]	@ (8003c88 <Stop_AlkaliPump+0x15c>)
 8003b82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a43      	ldr	r2, [pc, #268]	@ (8003c98 <Stop_AlkaliPump+0x16c>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d05a      	beq.n	8003c44 <Stop_AlkaliPump+0x118>
 8003b8e:	4b3e      	ldr	r3, [pc, #248]	@ (8003c88 <Stop_AlkaliPump+0x15c>)
 8003b90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a41      	ldr	r2, [pc, #260]	@ (8003c9c <Stop_AlkaliPump+0x170>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d053      	beq.n	8003c44 <Stop_AlkaliPump+0x118>
 8003b9c:	4b3a      	ldr	r3, [pc, #232]	@ (8003c88 <Stop_AlkaliPump+0x15c>)
 8003b9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a3e      	ldr	r2, [pc, #248]	@ (8003ca0 <Stop_AlkaliPump+0x174>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d04c      	beq.n	8003c44 <Stop_AlkaliPump+0x118>
 8003baa:	4b37      	ldr	r3, [pc, #220]	@ (8003c88 <Stop_AlkaliPump+0x15c>)
 8003bac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a3c      	ldr	r2, [pc, #240]	@ (8003ca4 <Stop_AlkaliPump+0x178>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d045      	beq.n	8003c44 <Stop_AlkaliPump+0x118>
 8003bb8:	4b33      	ldr	r3, [pc, #204]	@ (8003c88 <Stop_AlkaliPump+0x15c>)
 8003bba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a39      	ldr	r2, [pc, #228]	@ (8003ca8 <Stop_AlkaliPump+0x17c>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d03e      	beq.n	8003c44 <Stop_AlkaliPump+0x118>
 8003bc6:	4b30      	ldr	r3, [pc, #192]	@ (8003c88 <Stop_AlkaliPump+0x15c>)
 8003bc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	4a37      	ldr	r2, [pc, #220]	@ (8003cac <Stop_AlkaliPump+0x180>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d037      	beq.n	8003c44 <Stop_AlkaliPump+0x118>
 8003bd4:	4b2c      	ldr	r3, [pc, #176]	@ (8003c88 <Stop_AlkaliPump+0x15c>)
 8003bd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a34      	ldr	r2, [pc, #208]	@ (8003cb0 <Stop_AlkaliPump+0x184>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d030      	beq.n	8003c44 <Stop_AlkaliPump+0x118>
 8003be2:	4b29      	ldr	r3, [pc, #164]	@ (8003c88 <Stop_AlkaliPump+0x15c>)
 8003be4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a32      	ldr	r2, [pc, #200]	@ (8003cb4 <Stop_AlkaliPump+0x188>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d029      	beq.n	8003c44 <Stop_AlkaliPump+0x118>
 8003bf0:	4b25      	ldr	r3, [pc, #148]	@ (8003c88 <Stop_AlkaliPump+0x15c>)
 8003bf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a2f      	ldr	r2, [pc, #188]	@ (8003cb8 <Stop_AlkaliPump+0x18c>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d022      	beq.n	8003c44 <Stop_AlkaliPump+0x118>
 8003bfe:	4b22      	ldr	r3, [pc, #136]	@ (8003c88 <Stop_AlkaliPump+0x15c>)
 8003c00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a2d      	ldr	r2, [pc, #180]	@ (8003cbc <Stop_AlkaliPump+0x190>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d01b      	beq.n	8003c44 <Stop_AlkaliPump+0x118>
 8003c0c:	4b1e      	ldr	r3, [pc, #120]	@ (8003c88 <Stop_AlkaliPump+0x15c>)
 8003c0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a2a      	ldr	r2, [pc, #168]	@ (8003cc0 <Stop_AlkaliPump+0x194>)
 8003c16:	4293      	cmp	r3, r2
 8003c18:	d014      	beq.n	8003c44 <Stop_AlkaliPump+0x118>
 8003c1a:	4b1b      	ldr	r3, [pc, #108]	@ (8003c88 <Stop_AlkaliPump+0x15c>)
 8003c1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a28      	ldr	r2, [pc, #160]	@ (8003cc4 <Stop_AlkaliPump+0x198>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d00d      	beq.n	8003c44 <Stop_AlkaliPump+0x118>
 8003c28:	4b17      	ldr	r3, [pc, #92]	@ (8003c88 <Stop_AlkaliPump+0x15c>)
 8003c2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a25      	ldr	r2, [pc, #148]	@ (8003cc8 <Stop_AlkaliPump+0x19c>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d006      	beq.n	8003c44 <Stop_AlkaliPump+0x118>
 8003c36:	4b14      	ldr	r3, [pc, #80]	@ (8003c88 <Stop_AlkaliPump+0x15c>)
 8003c38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a23      	ldr	r2, [pc, #140]	@ (8003ccc <Stop_AlkaliPump+0x1a0>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d10c      	bne.n	8003c5e <Stop_AlkaliPump+0x132>
 8003c44:	4b10      	ldr	r3, [pc, #64]	@ (8003c88 <Stop_AlkaliPump+0x15c>)
 8003c46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	681a      	ldr	r2, [r3, #0]
 8003c4e:	4b0e      	ldr	r3, [pc, #56]	@ (8003c88 <Stop_AlkaliPump+0x15c>)
 8003c50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f022 0208 	bic.w	r2, r2, #8
 8003c5a:	601a      	str	r2, [r3, #0]
 8003c5c:	e00c      	b.n	8003c78 <Stop_AlkaliPump+0x14c>
 8003c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8003c88 <Stop_AlkaliPump+0x15c>)
 8003c60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	4b07      	ldr	r3, [pc, #28]	@ (8003c88 <Stop_AlkaliPump+0x15c>)
 8003c6a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f022 0204 	bic.w	r2, r2, #4
 8003c74:	601a      	str	r2, [r3, #0]
}
 8003c76:	bf00      	nop
 8003c78:	bf00      	nop
 8003c7a:	3714      	adds	r7, #20
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd90      	pop	{r4, r7, pc}
 8003c80:	08016c44 	.word	0x08016c44
 8003c84:	24000adc 	.word	0x24000adc
 8003c88:	2400100c 	.word	0x2400100c
 8003c8c:	240008dc 	.word	0x240008dc
 8003c90:	40020010 	.word	0x40020010
 8003c94:	40020028 	.word	0x40020028
 8003c98:	40020040 	.word	0x40020040
 8003c9c:	40020058 	.word	0x40020058
 8003ca0:	40020070 	.word	0x40020070
 8003ca4:	40020088 	.word	0x40020088
 8003ca8:	400200a0 	.word	0x400200a0
 8003cac:	400200b8 	.word	0x400200b8
 8003cb0:	40020410 	.word	0x40020410
 8003cb4:	40020428 	.word	0x40020428
 8003cb8:	40020440 	.word	0x40020440
 8003cbc:	40020458 	.word	0x40020458
 8003cc0:	40020470 	.word	0x40020470
 8003cc4:	40020488 	.word	0x40020488
 8003cc8:	400204a0 	.word	0x400204a0
 8003ccc:	400204b8 	.word	0x400204b8

08003cd0 <Relay_Init>:
#include "relay.h"

static uint8_t relay_status = 0;  // 记录继电器状态

void Relay_Init(void)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	af00      	add	r7, sp, #0
	Relay_Off();
 8003cd4:	f000 f81e 	bl	8003d14 <Relay_Off>
    relay_status = 0;
 8003cd8:	4b02      	ldr	r3, [pc, #8]	@ (8003ce4 <Relay_Init+0x14>)
 8003cda:	2200      	movs	r2, #0
 8003cdc:	701a      	strb	r2, [r3, #0]
}
 8003cde:	bf00      	nop
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	bf00      	nop
 8003ce4:	24000ade 	.word	0x24000ade

08003ce8 <Relay_On>:

void Relay_On(void) {
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_SET); // 低电平激活
 8003cec:	2201      	movs	r2, #1
 8003cee:	2101      	movs	r1, #1
 8003cf0:	4805      	ldr	r0, [pc, #20]	@ (8003d08 <Relay_On+0x20>)
 8003cf2:	f006 fc5d 	bl	800a5b0 <HAL_GPIO_WritePin>
    relay_status = 1;
 8003cf6:	4b05      	ldr	r3, [pc, #20]	@ (8003d0c <Relay_On+0x24>)
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	701a      	strb	r2, [r3, #0]
    printf("[Relay] On (Heating)\r\n");
 8003cfc:	4804      	ldr	r0, [pc, #16]	@ (8003d10 <Relay_On+0x28>)
 8003cfe:	f00e fddd 	bl	80128bc <puts>
}
 8003d02:	bf00      	nop
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	58020400 	.word	0x58020400
 8003d0c:	24000ade 	.word	0x24000ade
 8003d10:	08016c54 	.word	0x08016c54

08003d14 <Relay_Off>:

void Relay_Off(void) {
 8003d14:	b580      	push	{r7, lr}
 8003d16:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, GPIO_PIN_RESET);   // 高电平关闭
 8003d18:	2200      	movs	r2, #0
 8003d1a:	2101      	movs	r1, #1
 8003d1c:	4805      	ldr	r0, [pc, #20]	@ (8003d34 <Relay_Off+0x20>)
 8003d1e:	f006 fc47 	bl	800a5b0 <HAL_GPIO_WritePin>
    relay_status = 0;
 8003d22:	4b05      	ldr	r3, [pc, #20]	@ (8003d38 <Relay_Off+0x24>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	701a      	strb	r2, [r3, #0]
    printf("[Relay] Off (Stop Heating)\r\n");
 8003d28:	4804      	ldr	r0, [pc, #16]	@ (8003d3c <Relay_Off+0x28>)
 8003d2a:	f00e fdc7 	bl	80128bc <puts>
}
 8003d2e:	bf00      	nop
 8003d30:	bd80      	pop	{r7, pc}
 8003d32:	bf00      	nop
 8003d34:	58020400 	.word	0x58020400
 8003d38:	24000ade 	.word	0x24000ade
 8003d3c:	08016c6c 	.word	0x08016c6c

08003d40 <Relay_Switch>:

void Relay_Switch(uint8_t onoff) {
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	4603      	mov	r3, r0
 8003d48:	71fb      	strb	r3, [r7, #7]
    if (onoff && !relay_status) {
 8003d4a:	79fb      	ldrb	r3, [r7, #7]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d006      	beq.n	8003d5e <Relay_Switch+0x1e>
 8003d50:	4b09      	ldr	r3, [pc, #36]	@ (8003d78 <Relay_Switch+0x38>)
 8003d52:	781b      	ldrb	r3, [r3, #0]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d102      	bne.n	8003d5e <Relay_Switch+0x1e>
        Relay_On();
 8003d58:	f7ff ffc6 	bl	8003ce8 <Relay_On>
    } else if (!onoff && relay_status) {
        Relay_Off();
    }
}
 8003d5c:	e008      	b.n	8003d70 <Relay_Switch+0x30>
    } else if (!onoff && relay_status) {
 8003d5e:	79fb      	ldrb	r3, [r7, #7]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d105      	bne.n	8003d70 <Relay_Switch+0x30>
 8003d64:	4b04      	ldr	r3, [pc, #16]	@ (8003d78 <Relay_Switch+0x38>)
 8003d66:	781b      	ldrb	r3, [r3, #0]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d001      	beq.n	8003d70 <Relay_Switch+0x30>
        Relay_Off();
 8003d6c:	f7ff ffd2 	bl	8003d14 <Relay_Off>
}
 8003d70:	bf00      	nop
 8003d72:	3708      	adds	r7, #8
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}
 8003d78:	24000ade 	.word	0x24000ade

08003d7c <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8003d80:	4b28      	ldr	r3, [pc, #160]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003d82:	4a29      	ldr	r2, [pc, #164]	@ (8003e28 <MX_SPI4_Init+0xac>)
 8003d84:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8003d86:	4b27      	ldr	r3, [pc, #156]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003d88:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003d8c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8003d8e:	4b25      	ldr	r3, [pc, #148]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003d90:	2200      	movs	r2, #0
 8003d92:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8003d94:	4b23      	ldr	r3, [pc, #140]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003d96:	2207      	movs	r2, #7
 8003d98:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d9a:	4b22      	ldr	r3, [pc, #136]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003da0:	4b20      	ldr	r3, [pc, #128]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003da2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003da6:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8003da8:	4b1e      	ldr	r3, [pc, #120]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003daa:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003dae:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003db0:	4b1c      	ldr	r3, [pc, #112]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003db2:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003db6:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003db8:	4b1a      	ldr	r3, [pc, #104]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003dba:	2200      	movs	r2, #0
 8003dbc:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8003dbe:	4b19      	ldr	r3, [pc, #100]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003dc4:	4b17      	ldr	r3, [pc, #92]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8003dca:	4b16      	ldr	r3, [pc, #88]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003dcc:	2200      	movs	r2, #0
 8003dce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003dd0:	4b14      	ldr	r3, [pc, #80]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003dd2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003dd6:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8003dd8:	4b12      	ldr	r3, [pc, #72]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003dda:	2200      	movs	r2, #0
 8003ddc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8003dde:	4b11      	ldr	r3, [pc, #68]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003de0:	2200      	movs	r2, #0
 8003de2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003de4:	4b0f      	ldr	r3, [pc, #60]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003de6:	2200      	movs	r2, #0
 8003de8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8003dea:	4b0e      	ldr	r3, [pc, #56]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003dec:	2200      	movs	r2, #0
 8003dee:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8003df0:	4b0c      	ldr	r3, [pc, #48]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003df2:	2200      	movs	r2, #0
 8003df4:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8003df6:	4b0b      	ldr	r3, [pc, #44]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003df8:	2200      	movs	r2, #0
 8003dfa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8003dfc:	4b09      	ldr	r3, [pc, #36]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003dfe:	2200      	movs	r2, #0
 8003e00:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8003e02:	4b08      	ldr	r3, [pc, #32]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003e04:	2200      	movs	r2, #0
 8003e06:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8003e08:	4b06      	ldr	r3, [pc, #24]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8003e0e:	4805      	ldr	r0, [pc, #20]	@ (8003e24 <MX_SPI4_Init+0xa8>)
 8003e10:	f00a f906 	bl	800e020 <HAL_SPI_Init>
 8003e14:	4603      	mov	r3, r0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d001      	beq.n	8003e1e <MX_SPI4_Init+0xa2>
  {
    Error_Handler();
 8003e1a:	f7fe fa66 	bl	80022ea <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8003e1e:	bf00      	nop
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	24000ae0 	.word	0x24000ae0
 8003e28:	40013400 	.word	0x40013400

08003e2c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b0ba      	sub	sp, #232	@ 0xe8
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e34:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003e38:	2200      	movs	r2, #0
 8003e3a:	601a      	str	r2, [r3, #0]
 8003e3c:	605a      	str	r2, [r3, #4]
 8003e3e:	609a      	str	r2, [r3, #8]
 8003e40:	60da      	str	r2, [r3, #12]
 8003e42:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003e44:	f107 0310 	add.w	r3, r7, #16
 8003e48:	22c0      	movs	r2, #192	@ 0xc0
 8003e4a:	2100      	movs	r1, #0
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f00e fe6d 	bl	8012b2c <memset>
  if(spiHandle->Instance==SPI4)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a26      	ldr	r2, [pc, #152]	@ (8003ef0 <HAL_SPI_MspInit+0xc4>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d144      	bne.n	8003ee6 <HAL_SPI_MspInit+0xba>

  /* USER CODE END SPI4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8003e5c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003e60:	f04f 0300 	mov.w	r3, #0
 8003e64:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003e6c:	f107 0310 	add.w	r3, r7, #16
 8003e70:	4618      	mov	r0, r3
 8003e72:	f007 fbd7 	bl	800b624 <HAL_RCCEx_PeriphCLKConfig>
 8003e76:	4603      	mov	r3, r0
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d001      	beq.n	8003e80 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8003e7c:	f7fe fa35 	bl	80022ea <Error_Handler>
    }

    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003e80:	4b1c      	ldr	r3, [pc, #112]	@ (8003ef4 <HAL_SPI_MspInit+0xc8>)
 8003e82:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e86:	4a1b      	ldr	r2, [pc, #108]	@ (8003ef4 <HAL_SPI_MspInit+0xc8>)
 8003e88:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003e8c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003e90:	4b18      	ldr	r3, [pc, #96]	@ (8003ef4 <HAL_SPI_MspInit+0xc8>)
 8003e92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003e96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e9a:	60fb      	str	r3, [r7, #12]
 8003e9c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003e9e:	4b15      	ldr	r3, [pc, #84]	@ (8003ef4 <HAL_SPI_MspInit+0xc8>)
 8003ea0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003ea4:	4a13      	ldr	r2, [pc, #76]	@ (8003ef4 <HAL_SPI_MspInit+0xc8>)
 8003ea6:	f043 0310 	orr.w	r3, r3, #16
 8003eaa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003eae:	4b11      	ldr	r3, [pc, #68]	@ (8003ef4 <HAL_SPI_MspInit+0xc8>)
 8003eb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003eb4:	f003 0310 	and.w	r3, r3, #16
 8003eb8:	60bb      	str	r3, [r7, #8]
 8003eba:	68bb      	ldr	r3, [r7, #8]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8003ebc:	2364      	movs	r3, #100	@ 0x64
 8003ebe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ec2:	2302      	movs	r3, #2
 8003ec4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8003ed4:	2305      	movs	r3, #5
 8003ed6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003eda:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003ede:	4619      	mov	r1, r3
 8003ee0:	4805      	ldr	r0, [pc, #20]	@ (8003ef8 <HAL_SPI_MspInit+0xcc>)
 8003ee2:	f006 f9b5 	bl	800a250 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8003ee6:	bf00      	nop
 8003ee8:	37e8      	adds	r7, #232	@ 0xe8
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	bf00      	nop
 8003ef0:	40013400 	.word	0x40013400
 8003ef4:	58024400 	.word	0x58024400
 8003ef8:	58021000 	.word	0x58021000

08003efc <Get_Sign>:

uint8_t rx_data7[RX_BUFFER_SIZE];    // uart7接收缓存
 uint8_t tx_stir_flag = 0;    // uart7发送完成标志
 uint8_t rx_stir_flag = 0;
 //发送使能信号
 void Get_Sign(){
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b082      	sub	sp, #8
 8003f00:	af00      	add	r7, sp, #0
	 uint8_t sendBuffer[] = {0x01, 0x06, 0x00, 0x00, 0x00, 0x01, 0x48, 0x0A};
 8003f02:	4a54      	ldr	r2, [pc, #336]	@ (8004054 <Get_Sign+0x158>)
 8003f04:	463b      	mov	r3, r7
 8003f06:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003f0a:	e883 0003 	stmia.w	r3, {r0, r1}
	 tx_stir_flag = 0;
 8003f0e:	4b52      	ldr	r3, [pc, #328]	@ (8004058 <Get_Sign+0x15c>)
 8003f10:	2200      	movs	r2, #0
 8003f12:	701a      	strb	r2, [r3, #0]
     HAL_UART_Transmit_DMA(&huart7, sendBuffer, sizeof(sendBuffer));
 8003f14:	463b      	mov	r3, r7
 8003f16:	2208      	movs	r2, #8
 8003f18:	4619      	mov	r1, r3
 8003f1a:	4850      	ldr	r0, [pc, #320]	@ (800405c <Get_Sign+0x160>)
 8003f1c:	f00b fd76 	bl	800fa0c <HAL_UART_Transmit_DMA>
     while (tx_stir_flag == 0) {}  // 等待发送完成
 8003f20:	bf00      	nop
 8003f22:	4b4d      	ldr	r3, [pc, #308]	@ (8004058 <Get_Sign+0x15c>)
 8003f24:	781b      	ldrb	r3, [r3, #0]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d0fb      	beq.n	8003f22 <Get_Sign+0x26>
         // 开启接收
     HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 8003f2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f2e:	494c      	ldr	r1, [pc, #304]	@ (8004060 <Get_Sign+0x164>)
 8003f30:	484a      	ldr	r0, [pc, #296]	@ (800405c <Get_Sign+0x160>)
 8003f32:	f00d fcb5 	bl	80118a0 <HAL_UARTEx_ReceiveToIdle_DMA>
     __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 8003f36:	4b49      	ldr	r3, [pc, #292]	@ (800405c <Get_Sign+0x160>)
 8003f38:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a49      	ldr	r2, [pc, #292]	@ (8004064 <Get_Sign+0x168>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d068      	beq.n	8004016 <Get_Sign+0x11a>
 8003f44:	4b45      	ldr	r3, [pc, #276]	@ (800405c <Get_Sign+0x160>)
 8003f46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a46      	ldr	r2, [pc, #280]	@ (8004068 <Get_Sign+0x16c>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d061      	beq.n	8004016 <Get_Sign+0x11a>
 8003f52:	4b42      	ldr	r3, [pc, #264]	@ (800405c <Get_Sign+0x160>)
 8003f54:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a44      	ldr	r2, [pc, #272]	@ (800406c <Get_Sign+0x170>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d05a      	beq.n	8004016 <Get_Sign+0x11a>
 8003f60:	4b3e      	ldr	r3, [pc, #248]	@ (800405c <Get_Sign+0x160>)
 8003f62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a41      	ldr	r2, [pc, #260]	@ (8004070 <Get_Sign+0x174>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d053      	beq.n	8004016 <Get_Sign+0x11a>
 8003f6e:	4b3b      	ldr	r3, [pc, #236]	@ (800405c <Get_Sign+0x160>)
 8003f70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a3f      	ldr	r2, [pc, #252]	@ (8004074 <Get_Sign+0x178>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d04c      	beq.n	8004016 <Get_Sign+0x11a>
 8003f7c:	4b37      	ldr	r3, [pc, #220]	@ (800405c <Get_Sign+0x160>)
 8003f7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a3c      	ldr	r2, [pc, #240]	@ (8004078 <Get_Sign+0x17c>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d045      	beq.n	8004016 <Get_Sign+0x11a>
 8003f8a:	4b34      	ldr	r3, [pc, #208]	@ (800405c <Get_Sign+0x160>)
 8003f8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a3a      	ldr	r2, [pc, #232]	@ (800407c <Get_Sign+0x180>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d03e      	beq.n	8004016 <Get_Sign+0x11a>
 8003f98:	4b30      	ldr	r3, [pc, #192]	@ (800405c <Get_Sign+0x160>)
 8003f9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a37      	ldr	r2, [pc, #220]	@ (8004080 <Get_Sign+0x184>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d037      	beq.n	8004016 <Get_Sign+0x11a>
 8003fa6:	4b2d      	ldr	r3, [pc, #180]	@ (800405c <Get_Sign+0x160>)
 8003fa8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	4a35      	ldr	r2, [pc, #212]	@ (8004084 <Get_Sign+0x188>)
 8003fb0:	4293      	cmp	r3, r2
 8003fb2:	d030      	beq.n	8004016 <Get_Sign+0x11a>
 8003fb4:	4b29      	ldr	r3, [pc, #164]	@ (800405c <Get_Sign+0x160>)
 8003fb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	4a32      	ldr	r2, [pc, #200]	@ (8004088 <Get_Sign+0x18c>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d029      	beq.n	8004016 <Get_Sign+0x11a>
 8003fc2:	4b26      	ldr	r3, [pc, #152]	@ (800405c <Get_Sign+0x160>)
 8003fc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a30      	ldr	r2, [pc, #192]	@ (800408c <Get_Sign+0x190>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d022      	beq.n	8004016 <Get_Sign+0x11a>
 8003fd0:	4b22      	ldr	r3, [pc, #136]	@ (800405c <Get_Sign+0x160>)
 8003fd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a2d      	ldr	r2, [pc, #180]	@ (8004090 <Get_Sign+0x194>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d01b      	beq.n	8004016 <Get_Sign+0x11a>
 8003fde:	4b1f      	ldr	r3, [pc, #124]	@ (800405c <Get_Sign+0x160>)
 8003fe0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a2b      	ldr	r2, [pc, #172]	@ (8004094 <Get_Sign+0x198>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d014      	beq.n	8004016 <Get_Sign+0x11a>
 8003fec:	4b1b      	ldr	r3, [pc, #108]	@ (800405c <Get_Sign+0x160>)
 8003fee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a28      	ldr	r2, [pc, #160]	@ (8004098 <Get_Sign+0x19c>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d00d      	beq.n	8004016 <Get_Sign+0x11a>
 8003ffa:	4b18      	ldr	r3, [pc, #96]	@ (800405c <Get_Sign+0x160>)
 8003ffc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4a26      	ldr	r2, [pc, #152]	@ (800409c <Get_Sign+0x1a0>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d006      	beq.n	8004016 <Get_Sign+0x11a>
 8004008:	4b14      	ldr	r3, [pc, #80]	@ (800405c <Get_Sign+0x160>)
 800400a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a23      	ldr	r2, [pc, #140]	@ (80040a0 <Get_Sign+0x1a4>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d10c      	bne.n	8004030 <Get_Sign+0x134>
 8004016:	4b11      	ldr	r3, [pc, #68]	@ (800405c <Get_Sign+0x160>)
 8004018:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	4b0e      	ldr	r3, [pc, #56]	@ (800405c <Get_Sign+0x160>)
 8004022:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f022 0208 	bic.w	r2, r2, #8
 800402c:	601a      	str	r2, [r3, #0]
 800402e:	e00c      	b.n	800404a <Get_Sign+0x14e>
 8004030:	4b0a      	ldr	r3, [pc, #40]	@ (800405c <Get_Sign+0x160>)
 8004032:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	4b08      	ldr	r3, [pc, #32]	@ (800405c <Get_Sign+0x160>)
 800403c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f022 0204 	bic.w	r2, r2, #4
 8004046:	601a      	str	r2, [r3, #0]

 }
 8004048:	bf00      	nop
 800404a:	bf00      	nop
 800404c:	3708      	adds	r7, #8
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}
 8004052:	bf00      	nop
 8004054:	08016c88 	.word	0x08016c88
 8004058:	24000d68 	.word	0x24000d68
 800405c:	24000e50 	.word	0x24000e50
 8004060:	24000b68 	.word	0x24000b68
 8004064:	40020010 	.word	0x40020010
 8004068:	40020028 	.word	0x40020028
 800406c:	40020040 	.word	0x40020040
 8004070:	40020058 	.word	0x40020058
 8004074:	40020070 	.word	0x40020070
 8004078:	40020088 	.word	0x40020088
 800407c:	400200a0 	.word	0x400200a0
 8004080:	400200b8 	.word	0x400200b8
 8004084:	40020410 	.word	0x40020410
 8004088:	40020428 	.word	0x40020428
 800408c:	40020440 	.word	0x40020440
 8004090:	40020458 	.word	0x40020458
 8004094:	40020470 	.word	0x40020470
 8004098:	40020488 	.word	0x40020488
 800409c:	400204a0 	.word	0x400204a0
 80040a0:	400204b8 	.word	0x400204b8

080040a4 <SpeedMode>:
 //启动速度模式
 void SpeedMode(){
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b082      	sub	sp, #8
 80040a8:	af00      	add	r7, sp, #0
 	uint8_t sendBuffer[] = {0x01, 0x06, 0x00, 0x19, 0x00, 0x03, 0x18, 0x0C};
 80040aa:	4a54      	ldr	r2, [pc, #336]	@ (80041fc <SpeedMode+0x158>)
 80040ac:	463b      	mov	r3, r7
 80040ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80040b2:	e883 0003 	stmia.w	r3, {r0, r1}
 	tx_stir_flag = 0;
 80040b6:	4b52      	ldr	r3, [pc, #328]	@ (8004200 <SpeedMode+0x15c>)
 80040b8:	2200      	movs	r2, #0
 80040ba:	701a      	strb	r2, [r3, #0]
 	HAL_UART_Transmit_DMA(&huart7, sendBuffer, sizeof(sendBuffer));
 80040bc:	463b      	mov	r3, r7
 80040be:	2208      	movs	r2, #8
 80040c0:	4619      	mov	r1, r3
 80040c2:	4850      	ldr	r0, [pc, #320]	@ (8004204 <SpeedMode+0x160>)
 80040c4:	f00b fca2 	bl	800fa0c <HAL_UART_Transmit_DMA>
 	while (tx_stir_flag == 0) {}  // 等待发送完成
 80040c8:	bf00      	nop
 80040ca:	4b4d      	ldr	r3, [pc, #308]	@ (8004200 <SpeedMode+0x15c>)
 80040cc:	781b      	ldrb	r3, [r3, #0]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d0fb      	beq.n	80040ca <SpeedMode+0x26>
 	         // 开启接收
 	         HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 80040d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040d6:	494c      	ldr	r1, [pc, #304]	@ (8004208 <SpeedMode+0x164>)
 80040d8:	484a      	ldr	r0, [pc, #296]	@ (8004204 <SpeedMode+0x160>)
 80040da:	f00d fbe1 	bl	80118a0 <HAL_UARTEx_ReceiveToIdle_DMA>
 	         __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 80040de:	4b49      	ldr	r3, [pc, #292]	@ (8004204 <SpeedMode+0x160>)
 80040e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	4a49      	ldr	r2, [pc, #292]	@ (800420c <SpeedMode+0x168>)
 80040e8:	4293      	cmp	r3, r2
 80040ea:	d068      	beq.n	80041be <SpeedMode+0x11a>
 80040ec:	4b45      	ldr	r3, [pc, #276]	@ (8004204 <SpeedMode+0x160>)
 80040ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a46      	ldr	r2, [pc, #280]	@ (8004210 <SpeedMode+0x16c>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d061      	beq.n	80041be <SpeedMode+0x11a>
 80040fa:	4b42      	ldr	r3, [pc, #264]	@ (8004204 <SpeedMode+0x160>)
 80040fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4a44      	ldr	r2, [pc, #272]	@ (8004214 <SpeedMode+0x170>)
 8004104:	4293      	cmp	r3, r2
 8004106:	d05a      	beq.n	80041be <SpeedMode+0x11a>
 8004108:	4b3e      	ldr	r3, [pc, #248]	@ (8004204 <SpeedMode+0x160>)
 800410a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a41      	ldr	r2, [pc, #260]	@ (8004218 <SpeedMode+0x174>)
 8004112:	4293      	cmp	r3, r2
 8004114:	d053      	beq.n	80041be <SpeedMode+0x11a>
 8004116:	4b3b      	ldr	r3, [pc, #236]	@ (8004204 <SpeedMode+0x160>)
 8004118:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a3f      	ldr	r2, [pc, #252]	@ (800421c <SpeedMode+0x178>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d04c      	beq.n	80041be <SpeedMode+0x11a>
 8004124:	4b37      	ldr	r3, [pc, #220]	@ (8004204 <SpeedMode+0x160>)
 8004126:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a3c      	ldr	r2, [pc, #240]	@ (8004220 <SpeedMode+0x17c>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d045      	beq.n	80041be <SpeedMode+0x11a>
 8004132:	4b34      	ldr	r3, [pc, #208]	@ (8004204 <SpeedMode+0x160>)
 8004134:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a3a      	ldr	r2, [pc, #232]	@ (8004224 <SpeedMode+0x180>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d03e      	beq.n	80041be <SpeedMode+0x11a>
 8004140:	4b30      	ldr	r3, [pc, #192]	@ (8004204 <SpeedMode+0x160>)
 8004142:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a37      	ldr	r2, [pc, #220]	@ (8004228 <SpeedMode+0x184>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d037      	beq.n	80041be <SpeedMode+0x11a>
 800414e:	4b2d      	ldr	r3, [pc, #180]	@ (8004204 <SpeedMode+0x160>)
 8004150:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4a35      	ldr	r2, [pc, #212]	@ (800422c <SpeedMode+0x188>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d030      	beq.n	80041be <SpeedMode+0x11a>
 800415c:	4b29      	ldr	r3, [pc, #164]	@ (8004204 <SpeedMode+0x160>)
 800415e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a32      	ldr	r2, [pc, #200]	@ (8004230 <SpeedMode+0x18c>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d029      	beq.n	80041be <SpeedMode+0x11a>
 800416a:	4b26      	ldr	r3, [pc, #152]	@ (8004204 <SpeedMode+0x160>)
 800416c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a30      	ldr	r2, [pc, #192]	@ (8004234 <SpeedMode+0x190>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d022      	beq.n	80041be <SpeedMode+0x11a>
 8004178:	4b22      	ldr	r3, [pc, #136]	@ (8004204 <SpeedMode+0x160>)
 800417a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a2d      	ldr	r2, [pc, #180]	@ (8004238 <SpeedMode+0x194>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d01b      	beq.n	80041be <SpeedMode+0x11a>
 8004186:	4b1f      	ldr	r3, [pc, #124]	@ (8004204 <SpeedMode+0x160>)
 8004188:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4a2b      	ldr	r2, [pc, #172]	@ (800423c <SpeedMode+0x198>)
 8004190:	4293      	cmp	r3, r2
 8004192:	d014      	beq.n	80041be <SpeedMode+0x11a>
 8004194:	4b1b      	ldr	r3, [pc, #108]	@ (8004204 <SpeedMode+0x160>)
 8004196:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a28      	ldr	r2, [pc, #160]	@ (8004240 <SpeedMode+0x19c>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d00d      	beq.n	80041be <SpeedMode+0x11a>
 80041a2:	4b18      	ldr	r3, [pc, #96]	@ (8004204 <SpeedMode+0x160>)
 80041a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a26      	ldr	r2, [pc, #152]	@ (8004244 <SpeedMode+0x1a0>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d006      	beq.n	80041be <SpeedMode+0x11a>
 80041b0:	4b14      	ldr	r3, [pc, #80]	@ (8004204 <SpeedMode+0x160>)
 80041b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a23      	ldr	r2, [pc, #140]	@ (8004248 <SpeedMode+0x1a4>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d10c      	bne.n	80041d8 <SpeedMode+0x134>
 80041be:	4b11      	ldr	r3, [pc, #68]	@ (8004204 <SpeedMode+0x160>)
 80041c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	4b0e      	ldr	r3, [pc, #56]	@ (8004204 <SpeedMode+0x160>)
 80041ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f022 0208 	bic.w	r2, r2, #8
 80041d4:	601a      	str	r2, [r3, #0]
 80041d6:	e00c      	b.n	80041f2 <SpeedMode+0x14e>
 80041d8:	4b0a      	ldr	r3, [pc, #40]	@ (8004204 <SpeedMode+0x160>)
 80041da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	681a      	ldr	r2, [r3, #0]
 80041e2:	4b08      	ldr	r3, [pc, #32]	@ (8004204 <SpeedMode+0x160>)
 80041e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f022 0204 	bic.w	r2, r2, #4
 80041ee:	601a      	str	r2, [r3, #0]

 }
 80041f0:	bf00      	nop
 80041f2:	bf00      	nop
 80041f4:	3708      	adds	r7, #8
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}
 80041fa:	bf00      	nop
 80041fc:	08016c90 	.word	0x08016c90
 8004200:	24000d68 	.word	0x24000d68
 8004204:	24000e50 	.word	0x24000e50
 8004208:	24000b68 	.word	0x24000b68
 800420c:	40020010 	.word	0x40020010
 8004210:	40020028 	.word	0x40020028
 8004214:	40020040 	.word	0x40020040
 8004218:	40020058 	.word	0x40020058
 800421c:	40020070 	.word	0x40020070
 8004220:	40020088 	.word	0x40020088
 8004224:	400200a0 	.word	0x400200a0
 8004228:	400200b8 	.word	0x400200b8
 800422c:	40020410 	.word	0x40020410
 8004230:	40020428 	.word	0x40020428
 8004234:	40020440 	.word	0x40020440
 8004238:	40020458 	.word	0x40020458
 800423c:	40020470 	.word	0x40020470
 8004240:	40020488 	.word	0x40020488
 8004244:	400204a0 	.word	0x400204a0
 8004248:	400204b8 	.word	0x400204b8

0800424c <Start_Stir>:

 //转速300
void Start_Stir(){
 800424c:	b580      	push	{r7, lr}
 800424e:	b082      	sub	sp, #8
 8004250:	af00      	add	r7, sp, #0
	uint8_t sendBuffer[] = {0x01, 0x06, 0x00, 0x02, 0x01, 0x2C, 0x28, 0x47};
 8004252:	4a54      	ldr	r2, [pc, #336]	@ (80043a4 <Start_Stir+0x158>)
 8004254:	463b      	mov	r3, r7
 8004256:	e892 0003 	ldmia.w	r2, {r0, r1}
 800425a:	e883 0003 	stmia.w	r3, {r0, r1}
	tx_stir_flag = 0;
 800425e:	4b52      	ldr	r3, [pc, #328]	@ (80043a8 <Start_Stir+0x15c>)
 8004260:	2200      	movs	r2, #0
 8004262:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit_DMA(&huart7, sendBuffer, sizeof(sendBuffer));
 8004264:	463b      	mov	r3, r7
 8004266:	2208      	movs	r2, #8
 8004268:	4619      	mov	r1, r3
 800426a:	4850      	ldr	r0, [pc, #320]	@ (80043ac <Start_Stir+0x160>)
 800426c:	f00b fbce 	bl	800fa0c <HAL_UART_Transmit_DMA>
	while (tx_stir_flag == 0) {}  // 等待发送完成
 8004270:	bf00      	nop
 8004272:	4b4d      	ldr	r3, [pc, #308]	@ (80043a8 <Start_Stir+0x15c>)
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d0fb      	beq.n	8004272 <Start_Stir+0x26>
	         // 开启接收
	         HAL_UARTEx_ReceiveToIdle_DMA(&huart7, rx_data7, sizeof(rx_data7));
 800427a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800427e:	494c      	ldr	r1, [pc, #304]	@ (80043b0 <Start_Stir+0x164>)
 8004280:	484a      	ldr	r0, [pc, #296]	@ (80043ac <Start_Stir+0x160>)
 8004282:	f00d fb0d 	bl	80118a0 <HAL_UARTEx_ReceiveToIdle_DMA>
	         __HAL_DMA_DISABLE_IT(huart7.hdmarx, DMA_IT_HT);
 8004286:	4b49      	ldr	r3, [pc, #292]	@ (80043ac <Start_Stir+0x160>)
 8004288:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	4a49      	ldr	r2, [pc, #292]	@ (80043b4 <Start_Stir+0x168>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d068      	beq.n	8004366 <Start_Stir+0x11a>
 8004294:	4b45      	ldr	r3, [pc, #276]	@ (80043ac <Start_Stir+0x160>)
 8004296:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a46      	ldr	r2, [pc, #280]	@ (80043b8 <Start_Stir+0x16c>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d061      	beq.n	8004366 <Start_Stir+0x11a>
 80042a2:	4b42      	ldr	r3, [pc, #264]	@ (80043ac <Start_Stir+0x160>)
 80042a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a44      	ldr	r2, [pc, #272]	@ (80043bc <Start_Stir+0x170>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d05a      	beq.n	8004366 <Start_Stir+0x11a>
 80042b0:	4b3e      	ldr	r3, [pc, #248]	@ (80043ac <Start_Stir+0x160>)
 80042b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a41      	ldr	r2, [pc, #260]	@ (80043c0 <Start_Stir+0x174>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d053      	beq.n	8004366 <Start_Stir+0x11a>
 80042be:	4b3b      	ldr	r3, [pc, #236]	@ (80043ac <Start_Stir+0x160>)
 80042c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a3f      	ldr	r2, [pc, #252]	@ (80043c4 <Start_Stir+0x178>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d04c      	beq.n	8004366 <Start_Stir+0x11a>
 80042cc:	4b37      	ldr	r3, [pc, #220]	@ (80043ac <Start_Stir+0x160>)
 80042ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a3c      	ldr	r2, [pc, #240]	@ (80043c8 <Start_Stir+0x17c>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d045      	beq.n	8004366 <Start_Stir+0x11a>
 80042da:	4b34      	ldr	r3, [pc, #208]	@ (80043ac <Start_Stir+0x160>)
 80042dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a3a      	ldr	r2, [pc, #232]	@ (80043cc <Start_Stir+0x180>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d03e      	beq.n	8004366 <Start_Stir+0x11a>
 80042e8:	4b30      	ldr	r3, [pc, #192]	@ (80043ac <Start_Stir+0x160>)
 80042ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a37      	ldr	r2, [pc, #220]	@ (80043d0 <Start_Stir+0x184>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d037      	beq.n	8004366 <Start_Stir+0x11a>
 80042f6:	4b2d      	ldr	r3, [pc, #180]	@ (80043ac <Start_Stir+0x160>)
 80042f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a35      	ldr	r2, [pc, #212]	@ (80043d4 <Start_Stir+0x188>)
 8004300:	4293      	cmp	r3, r2
 8004302:	d030      	beq.n	8004366 <Start_Stir+0x11a>
 8004304:	4b29      	ldr	r3, [pc, #164]	@ (80043ac <Start_Stir+0x160>)
 8004306:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a32      	ldr	r2, [pc, #200]	@ (80043d8 <Start_Stir+0x18c>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d029      	beq.n	8004366 <Start_Stir+0x11a>
 8004312:	4b26      	ldr	r3, [pc, #152]	@ (80043ac <Start_Stir+0x160>)
 8004314:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a30      	ldr	r2, [pc, #192]	@ (80043dc <Start_Stir+0x190>)
 800431c:	4293      	cmp	r3, r2
 800431e:	d022      	beq.n	8004366 <Start_Stir+0x11a>
 8004320:	4b22      	ldr	r3, [pc, #136]	@ (80043ac <Start_Stir+0x160>)
 8004322:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a2d      	ldr	r2, [pc, #180]	@ (80043e0 <Start_Stir+0x194>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d01b      	beq.n	8004366 <Start_Stir+0x11a>
 800432e:	4b1f      	ldr	r3, [pc, #124]	@ (80043ac <Start_Stir+0x160>)
 8004330:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a2b      	ldr	r2, [pc, #172]	@ (80043e4 <Start_Stir+0x198>)
 8004338:	4293      	cmp	r3, r2
 800433a:	d014      	beq.n	8004366 <Start_Stir+0x11a>
 800433c:	4b1b      	ldr	r3, [pc, #108]	@ (80043ac <Start_Stir+0x160>)
 800433e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a28      	ldr	r2, [pc, #160]	@ (80043e8 <Start_Stir+0x19c>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d00d      	beq.n	8004366 <Start_Stir+0x11a>
 800434a:	4b18      	ldr	r3, [pc, #96]	@ (80043ac <Start_Stir+0x160>)
 800434c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a26      	ldr	r2, [pc, #152]	@ (80043ec <Start_Stir+0x1a0>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d006      	beq.n	8004366 <Start_Stir+0x11a>
 8004358:	4b14      	ldr	r3, [pc, #80]	@ (80043ac <Start_Stir+0x160>)
 800435a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a23      	ldr	r2, [pc, #140]	@ (80043f0 <Start_Stir+0x1a4>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d10c      	bne.n	8004380 <Start_Stir+0x134>
 8004366:	4b11      	ldr	r3, [pc, #68]	@ (80043ac <Start_Stir+0x160>)
 8004368:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	4b0e      	ldr	r3, [pc, #56]	@ (80043ac <Start_Stir+0x160>)
 8004372:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f022 0208 	bic.w	r2, r2, #8
 800437c:	601a      	str	r2, [r3, #0]
 800437e:	e00c      	b.n	800439a <Start_Stir+0x14e>
 8004380:	4b0a      	ldr	r3, [pc, #40]	@ (80043ac <Start_Stir+0x160>)
 8004382:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	4b08      	ldr	r3, [pc, #32]	@ (80043ac <Start_Stir+0x160>)
 800438c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f022 0204 	bic.w	r2, r2, #4
 8004396:	601a      	str	r2, [r3, #0]

}
 8004398:	bf00      	nop
 800439a:	bf00      	nop
 800439c:	3708      	adds	r7, #8
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	08016c98 	.word	0x08016c98
 80043a8:	24000d68 	.word	0x24000d68
 80043ac:	24000e50 	.word	0x24000e50
 80043b0:	24000b68 	.word	0x24000b68
 80043b4:	40020010 	.word	0x40020010
 80043b8:	40020028 	.word	0x40020028
 80043bc:	40020040 	.word	0x40020040
 80043c0:	40020058 	.word	0x40020058
 80043c4:	40020070 	.word	0x40020070
 80043c8:	40020088 	.word	0x40020088
 80043cc:	400200a0 	.word	0x400200a0
 80043d0:	400200b8 	.word	0x400200b8
 80043d4:	40020410 	.word	0x40020410
 80043d8:	40020428 	.word	0x40020428
 80043dc:	40020440 	.word	0x40020440
 80043e0:	40020458 	.word	0x40020458
 80043e4:	40020470 	.word	0x40020470
 80043e8:	40020488 	.word	0x40020488
 80043ec:	400204a0 	.word	0x400204a0
 80043f0:	400204b8 	.word	0x400204b8

080043f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043fa:	4b0a      	ldr	r3, [pc, #40]	@ (8004424 <HAL_MspInit+0x30>)
 80043fc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004400:	4a08      	ldr	r2, [pc, #32]	@ (8004424 <HAL_MspInit+0x30>)
 8004402:	f043 0302 	orr.w	r3, r3, #2
 8004406:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800440a:	4b06      	ldr	r3, [pc, #24]	@ (8004424 <HAL_MspInit+0x30>)
 800440c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004410:	f003 0302 	and.w	r3, r3, #2
 8004414:	607b      	str	r3, [r7, #4]
 8004416:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004418:	bf00      	nop
 800441a:	370c      	adds	r7, #12
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr
 8004424:	58024400 	.word	0x58024400

08004428 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004428:	b480      	push	{r7}
 800442a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800442c:	bf00      	nop
 800442e:	e7fd      	b.n	800442c <NMI_Handler+0x4>

08004430 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004430:	b480      	push	{r7}
 8004432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004434:	bf00      	nop
 8004436:	e7fd      	b.n	8004434 <HardFault_Handler+0x4>

08004438 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004438:	b480      	push	{r7}
 800443a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800443c:	bf00      	nop
 800443e:	e7fd      	b.n	800443c <MemManage_Handler+0x4>

08004440 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004440:	b480      	push	{r7}
 8004442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004444:	bf00      	nop
 8004446:	e7fd      	b.n	8004444 <BusFault_Handler+0x4>

08004448 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004448:	b480      	push	{r7}
 800444a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800444c:	bf00      	nop
 800444e:	e7fd      	b.n	800444c <UsageFault_Handler+0x4>

08004450 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004450:	b480      	push	{r7}
 8004452:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004454:	bf00      	nop
 8004456:	46bd      	mov	sp, r7
 8004458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445c:	4770      	bx	lr

0800445e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800445e:	b480      	push	{r7}
 8004460:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004462:	bf00      	nop
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr

0800446c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800446c:	b480      	push	{r7}
 800446e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004470:	bf00      	nop
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr

0800447a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800447a:	b580      	push	{r7, lr}
 800447c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800447e:	f001 fa25 	bl	80058cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004482:	bf00      	nop
 8004484:	bd80      	pop	{r7, pc}
	...

08004488 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800448c:	4802      	ldr	r0, [pc, #8]	@ (8004498 <DMA1_Stream0_IRQHandler+0x10>)
 800448e:	f004 fbcd 	bl	8008c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004492:	bf00      	nop
 8004494:	bd80      	pop	{r7, pc}
 8004496:	bf00      	nop
 8004498:	24001460 	.word	0x24001460

0800449c <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 80044a0:	4802      	ldr	r0, [pc, #8]	@ (80044ac <DMA1_Stream1_IRQHandler+0x10>)
 80044a2:	f004 fbc3 	bl	8008c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80044a6:	bf00      	nop
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop
 80044ac:	240014d8 	.word	0x240014d8

080044b0 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80044b4:	4802      	ldr	r0, [pc, #8]	@ (80044c0 <DMA1_Stream2_IRQHandler+0x10>)
 80044b6:	f004 fbb9 	bl	8008c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80044ba:	bf00      	nop
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	24001280 	.word	0x24001280

080044c4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80044c8:	4802      	ldr	r0, [pc, #8]	@ (80044d4 <DMA1_Stream3_IRQHandler+0x10>)
 80044ca:	f004 fbaf 	bl	8008c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80044ce:	bf00      	nop
 80044d0:	bd80      	pop	{r7, pc}
 80044d2:	bf00      	nop
 80044d4:	240012f8 	.word	0x240012f8

080044d8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 80044dc:	4802      	ldr	r0, [pc, #8]	@ (80044e8 <DMA1_Stream4_IRQHandler+0x10>)
 80044de:	f004 fba5 	bl	8008c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80044e2:	bf00      	nop
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	bf00      	nop
 80044e8:	240010a0 	.word	0x240010a0

080044ec <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 80044f0:	4802      	ldr	r0, [pc, #8]	@ (80044fc <DMA1_Stream5_IRQHandler+0x10>)
 80044f2:	f004 fb9b 	bl	8008c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80044f6:	bf00      	nop
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	bf00      	nop
 80044fc:	24001118 	.word	0x24001118

08004500 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004504:	4802      	ldr	r0, [pc, #8]	@ (8004510 <DMA1_Stream6_IRQHandler+0x10>)
 8004506:	f004 fb91 	bl	8008c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800450a:	bf00      	nop
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop
 8004510:	24001370 	.word	0x24001370

08004514 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004518:	4802      	ldr	r0, [pc, #8]	@ (8004524 <TIM4_IRQHandler+0x10>)
 800451a:	f00a fd7d 	bl	800f018 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800451e:	bf00      	nop
 8004520:	bd80      	pop	{r7, pc}
 8004522:	bf00      	nop
 8004524:	24000d70 	.word	0x24000d70

08004528 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800452c:	4802      	ldr	r0, [pc, #8]	@ (8004538 <USART1_IRQHandler+0x10>)
 800452e:	f00b faed 	bl	800fb0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004532:	bf00      	nop
 8004534:	bd80      	pop	{r7, pc}
 8004536:	bf00      	nop
 8004538:	24000ee4 	.word	0x24000ee4

0800453c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004540:	4802      	ldr	r0, [pc, #8]	@ (800454c <USART3_IRQHandler+0x10>)
 8004542:	f00b fae3 	bl	800fb0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004546:	bf00      	nop
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	24000f78 	.word	0x24000f78

08004550 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004554:	4802      	ldr	r0, [pc, #8]	@ (8004560 <DMA1_Stream7_IRQHandler+0x10>)
 8004556:	f004 fb69 	bl	8008c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 800455a:	bf00      	nop
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	240013e8 	.word	0x240013e8

08004564 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8004568:	4802      	ldr	r0, [pc, #8]	@ (8004574 <UART4_IRQHandler+0x10>)
 800456a:	f00b facf 	bl	800fb0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 800456e:	bf00      	nop
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	24000dbc 	.word	0x24000dbc

08004578 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_rx);
 800457c:	4802      	ldr	r0, [pc, #8]	@ (8004588 <DMA2_Stream0_IRQHandler+0x10>)
 800457e:	f004 fb55 	bl	8008c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004582:	bf00      	nop
 8004584:	bd80      	pop	{r7, pc}
 8004586:	bf00      	nop
 8004588:	24001190 	.word	0x24001190

0800458c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart7_tx);
 8004590:	4802      	ldr	r0, [pc, #8]	@ (800459c <DMA2_Stream1_IRQHandler+0x10>)
 8004592:	f004 fb4b 	bl	8008c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8004596:	bf00      	nop
 8004598:	bd80      	pop	{r7, pc}
 800459a:	bf00      	nop
 800459c:	24001208 	.word	0x24001208

080045a0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80045a4:	4802      	ldr	r0, [pc, #8]	@ (80045b0 <USART6_IRQHandler+0x10>)
 80045a6:	f00b fab1 	bl	800fb0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80045aa:	bf00      	nop
 80045ac:	bd80      	pop	{r7, pc}
 80045ae:	bf00      	nop
 80045b0:	2400100c 	.word	0x2400100c

080045b4 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 80045b8:	4802      	ldr	r0, [pc, #8]	@ (80045c4 <UART7_IRQHandler+0x10>)
 80045ba:	f00b faa7 	bl	800fb0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 80045be:	bf00      	nop
 80045c0:	bd80      	pop	{r7, pc}
 80045c2:	bf00      	nop
 80045c4:	24000e50 	.word	0x24000e50

080045c8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80045c8:	b480      	push	{r7}
 80045ca:	af00      	add	r7, sp, #0
  return 1;
 80045cc:	2301      	movs	r3, #1
}
 80045ce:	4618      	mov	r0, r3
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <_kill>:

int _kill(int pid, int sig)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	b082      	sub	sp, #8
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80045e2:	f00e faf5 	bl	8012bd0 <__errno>
 80045e6:	4603      	mov	r3, r0
 80045e8:	2216      	movs	r2, #22
 80045ea:	601a      	str	r2, [r3, #0]
  return -1;
 80045ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80045f0:	4618      	mov	r0, r3
 80045f2:	3708      	adds	r7, #8
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <_exit>:

void _exit (int status)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b082      	sub	sp, #8
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004600:	f04f 31ff 	mov.w	r1, #4294967295
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	f7ff ffe7 	bl	80045d8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800460a:	bf00      	nop
 800460c:	e7fd      	b.n	800460a <_exit+0x12>

0800460e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800460e:	b580      	push	{r7, lr}
 8004610:	b086      	sub	sp, #24
 8004612:	af00      	add	r7, sp, #0
 8004614:	60f8      	str	r0, [r7, #12]
 8004616:	60b9      	str	r1, [r7, #8]
 8004618:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800461a:	2300      	movs	r3, #0
 800461c:	617b      	str	r3, [r7, #20]
 800461e:	e00a      	b.n	8004636 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004620:	f3af 8000 	nop.w
 8004624:	4601      	mov	r1, r0
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	1c5a      	adds	r2, r3, #1
 800462a:	60ba      	str	r2, [r7, #8]
 800462c:	b2ca      	uxtb	r2, r1
 800462e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	3301      	adds	r3, #1
 8004634:	617b      	str	r3, [r7, #20]
 8004636:	697a      	ldr	r2, [r7, #20]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	429a      	cmp	r2, r3
 800463c:	dbf0      	blt.n	8004620 <_read+0x12>
  }

  return len;
 800463e:	687b      	ldr	r3, [r7, #4]
}
 8004640:	4618      	mov	r0, r3
 8004642:	3718      	adds	r7, #24
 8004644:	46bd      	mov	sp, r7
 8004646:	bd80      	pop	{r7, pc}

08004648 <_close>:
  }
  return len;
}

int _close(int file)
{
 8004648:	b480      	push	{r7}
 800464a:	b083      	sub	sp, #12
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004650:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004654:	4618      	mov	r0, r3
 8004656:	370c      	adds	r7, #12
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004660:	b480      	push	{r7}
 8004662:	b083      	sub	sp, #12
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004670:	605a      	str	r2, [r3, #4]
  return 0;
 8004672:	2300      	movs	r3, #0
}
 8004674:	4618      	mov	r0, r3
 8004676:	370c      	adds	r7, #12
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <_isatty>:

int _isatty(int file)
{
 8004680:	b480      	push	{r7}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004688:	2301      	movs	r3, #1
}
 800468a:	4618      	mov	r0, r3
 800468c:	370c      	adds	r7, #12
 800468e:	46bd      	mov	sp, r7
 8004690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004694:	4770      	bx	lr

08004696 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004696:	b480      	push	{r7}
 8004698:	b085      	sub	sp, #20
 800469a:	af00      	add	r7, sp, #0
 800469c:	60f8      	str	r0, [r7, #12]
 800469e:	60b9      	str	r1, [r7, #8]
 80046a0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80046a2:	2300      	movs	r3, #0
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	3714      	adds	r7, #20
 80046a8:	46bd      	mov	sp, r7
 80046aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ae:	4770      	bx	lr

080046b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b086      	sub	sp, #24
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80046b8:	4a14      	ldr	r2, [pc, #80]	@ (800470c <_sbrk+0x5c>)
 80046ba:	4b15      	ldr	r3, [pc, #84]	@ (8004710 <_sbrk+0x60>)
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80046c4:	4b13      	ldr	r3, [pc, #76]	@ (8004714 <_sbrk+0x64>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d102      	bne.n	80046d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80046cc:	4b11      	ldr	r3, [pc, #68]	@ (8004714 <_sbrk+0x64>)
 80046ce:	4a12      	ldr	r2, [pc, #72]	@ (8004718 <_sbrk+0x68>)
 80046d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80046d2:	4b10      	ldr	r3, [pc, #64]	@ (8004714 <_sbrk+0x64>)
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	4413      	add	r3, r2
 80046da:	693a      	ldr	r2, [r7, #16]
 80046dc:	429a      	cmp	r2, r3
 80046de:	d207      	bcs.n	80046f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80046e0:	f00e fa76 	bl	8012bd0 <__errno>
 80046e4:	4603      	mov	r3, r0
 80046e6:	220c      	movs	r2, #12
 80046e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80046ea:	f04f 33ff 	mov.w	r3, #4294967295
 80046ee:	e009      	b.n	8004704 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80046f0:	4b08      	ldr	r3, [pc, #32]	@ (8004714 <_sbrk+0x64>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80046f6:	4b07      	ldr	r3, [pc, #28]	@ (8004714 <_sbrk+0x64>)
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4413      	add	r3, r2
 80046fe:	4a05      	ldr	r2, [pc, #20]	@ (8004714 <_sbrk+0x64>)
 8004700:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004702:	68fb      	ldr	r3, [r7, #12]
}
 8004704:	4618      	mov	r0, r3
 8004706:	3718      	adds	r7, #24
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}
 800470c:	24080000 	.word	0x24080000
 8004710:	00000400 	.word	0x00000400
 8004714:	24000d6c 	.word	0x24000d6c
 8004718:	240016a0 	.word	0x240016a0

0800471c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800471c:	b480      	push	{r7}
 800471e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004720:	4b43      	ldr	r3, [pc, #268]	@ (8004830 <SystemInit+0x114>)
 8004722:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004726:	4a42      	ldr	r2, [pc, #264]	@ (8004830 <SystemInit+0x114>)
 8004728:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800472c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004730:	4b40      	ldr	r3, [pc, #256]	@ (8004834 <SystemInit+0x118>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 030f 	and.w	r3, r3, #15
 8004738:	2b06      	cmp	r3, #6
 800473a:	d807      	bhi.n	800474c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800473c:	4b3d      	ldr	r3, [pc, #244]	@ (8004834 <SystemInit+0x118>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f023 030f 	bic.w	r3, r3, #15
 8004744:	4a3b      	ldr	r2, [pc, #236]	@ (8004834 <SystemInit+0x118>)
 8004746:	f043 0307 	orr.w	r3, r3, #7
 800474a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800474c:	4b3a      	ldr	r3, [pc, #232]	@ (8004838 <SystemInit+0x11c>)
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a39      	ldr	r2, [pc, #228]	@ (8004838 <SystemInit+0x11c>)
 8004752:	f043 0301 	orr.w	r3, r3, #1
 8004756:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004758:	4b37      	ldr	r3, [pc, #220]	@ (8004838 <SystemInit+0x11c>)
 800475a:	2200      	movs	r2, #0
 800475c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800475e:	4b36      	ldr	r3, [pc, #216]	@ (8004838 <SystemInit+0x11c>)
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	4935      	ldr	r1, [pc, #212]	@ (8004838 <SystemInit+0x11c>)
 8004764:	4b35      	ldr	r3, [pc, #212]	@ (800483c <SystemInit+0x120>)
 8004766:	4013      	ands	r3, r2
 8004768:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800476a:	4b32      	ldr	r3, [pc, #200]	@ (8004834 <SystemInit+0x118>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 0308 	and.w	r3, r3, #8
 8004772:	2b00      	cmp	r3, #0
 8004774:	d007      	beq.n	8004786 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004776:	4b2f      	ldr	r3, [pc, #188]	@ (8004834 <SystemInit+0x118>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f023 030f 	bic.w	r3, r3, #15
 800477e:	4a2d      	ldr	r2, [pc, #180]	@ (8004834 <SystemInit+0x118>)
 8004780:	f043 0307 	orr.w	r3, r3, #7
 8004784:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004786:	4b2c      	ldr	r3, [pc, #176]	@ (8004838 <SystemInit+0x11c>)
 8004788:	2200      	movs	r2, #0
 800478a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800478c:	4b2a      	ldr	r3, [pc, #168]	@ (8004838 <SystemInit+0x11c>)
 800478e:	2200      	movs	r2, #0
 8004790:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004792:	4b29      	ldr	r3, [pc, #164]	@ (8004838 <SystemInit+0x11c>)
 8004794:	2200      	movs	r2, #0
 8004796:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004798:	4b27      	ldr	r3, [pc, #156]	@ (8004838 <SystemInit+0x11c>)
 800479a:	4a29      	ldr	r2, [pc, #164]	@ (8004840 <SystemInit+0x124>)
 800479c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800479e:	4b26      	ldr	r3, [pc, #152]	@ (8004838 <SystemInit+0x11c>)
 80047a0:	4a28      	ldr	r2, [pc, #160]	@ (8004844 <SystemInit+0x128>)
 80047a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80047a4:	4b24      	ldr	r3, [pc, #144]	@ (8004838 <SystemInit+0x11c>)
 80047a6:	4a28      	ldr	r2, [pc, #160]	@ (8004848 <SystemInit+0x12c>)
 80047a8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80047aa:	4b23      	ldr	r3, [pc, #140]	@ (8004838 <SystemInit+0x11c>)
 80047ac:	2200      	movs	r2, #0
 80047ae:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80047b0:	4b21      	ldr	r3, [pc, #132]	@ (8004838 <SystemInit+0x11c>)
 80047b2:	4a25      	ldr	r2, [pc, #148]	@ (8004848 <SystemInit+0x12c>)
 80047b4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80047b6:	4b20      	ldr	r3, [pc, #128]	@ (8004838 <SystemInit+0x11c>)
 80047b8:	2200      	movs	r2, #0
 80047ba:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80047bc:	4b1e      	ldr	r3, [pc, #120]	@ (8004838 <SystemInit+0x11c>)
 80047be:	4a22      	ldr	r2, [pc, #136]	@ (8004848 <SystemInit+0x12c>)
 80047c0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80047c2:	4b1d      	ldr	r3, [pc, #116]	@ (8004838 <SystemInit+0x11c>)
 80047c4:	2200      	movs	r2, #0
 80047c6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80047c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004838 <SystemInit+0x11c>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a1a      	ldr	r2, [pc, #104]	@ (8004838 <SystemInit+0x11c>)
 80047ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80047d2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80047d4:	4b18      	ldr	r3, [pc, #96]	@ (8004838 <SystemInit+0x11c>)
 80047d6:	2200      	movs	r2, #0
 80047d8:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80047da:	4b1c      	ldr	r3, [pc, #112]	@ (800484c <SystemInit+0x130>)
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	4b1c      	ldr	r3, [pc, #112]	@ (8004850 <SystemInit+0x134>)
 80047e0:	4013      	ands	r3, r2
 80047e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80047e6:	d202      	bcs.n	80047ee <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80047e8:	4b1a      	ldr	r3, [pc, #104]	@ (8004854 <SystemInit+0x138>)
 80047ea:	2201      	movs	r2, #1
 80047ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80047ee:	4b12      	ldr	r3, [pc, #72]	@ (8004838 <SystemInit+0x11c>)
 80047f0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80047f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d113      	bne.n	8004824 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80047fc:	4b0e      	ldr	r3, [pc, #56]	@ (8004838 <SystemInit+0x11c>)
 80047fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8004802:	4a0d      	ldr	r2, [pc, #52]	@ (8004838 <SystemInit+0x11c>)
 8004804:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004808:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800480c:	4b12      	ldr	r3, [pc, #72]	@ (8004858 <SystemInit+0x13c>)
 800480e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8004812:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8004814:	4b08      	ldr	r3, [pc, #32]	@ (8004838 <SystemInit+0x11c>)
 8004816:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800481a:	4a07      	ldr	r2, [pc, #28]	@ (8004838 <SystemInit+0x11c>)
 800481c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004820:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004824:	bf00      	nop
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr
 800482e:	bf00      	nop
 8004830:	e000ed00 	.word	0xe000ed00
 8004834:	52002000 	.word	0x52002000
 8004838:	58024400 	.word	0x58024400
 800483c:	eaf6ed7f 	.word	0xeaf6ed7f
 8004840:	02020200 	.word	0x02020200
 8004844:	01ff0000 	.word	0x01ff0000
 8004848:	01010280 	.word	0x01010280
 800484c:	5c001000 	.word	0x5c001000
 8004850:	ffff0000 	.word	0xffff0000
 8004854:	51008108 	.word	0x51008108
 8004858:	52004000 	.word	0x52004000

0800485c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800485c:	b480      	push	{r7}
 800485e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8004860:	4b09      	ldr	r3, [pc, #36]	@ (8004888 <ExitRun0Mode+0x2c>)
 8004862:	68db      	ldr	r3, [r3, #12]
 8004864:	4a08      	ldr	r2, [pc, #32]	@ (8004888 <ExitRun0Mode+0x2c>)
 8004866:	f043 0302 	orr.w	r3, r3, #2
 800486a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800486c:	bf00      	nop
 800486e:	4b06      	ldr	r3, [pc, #24]	@ (8004888 <ExitRun0Mode+0x2c>)
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004876:	2b00      	cmp	r3, #0
 8004878:	d0f9      	beq.n	800486e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800487a:	bf00      	nop
 800487c:	bf00      	nop
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop
 8004888:	58024800 	.word	0x58024800

0800488c <Read_Temperature>:
void TempSensor_Init(void) {
    HAL_ADC_Start(&hadc2);
}

// 改进的温度读取函数
float Read_Temperature(void) {
 800488c:	b580      	push	{r7, lr}
 800488e:	b086      	sub	sp, #24
 8004890:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc2);
 8004892:	4850      	ldr	r0, [pc, #320]	@ (80049d4 <Read_Temperature+0x148>)
 8004894:	f001 fc72 	bl	800617c <HAL_ADC_Start>
    if (HAL_ADC_PollForConversion(&hadc2, 100) != HAL_OK) {
 8004898:	2164      	movs	r1, #100	@ 0x64
 800489a:	484e      	ldr	r0, [pc, #312]	@ (80049d4 <Read_Temperature+0x148>)
 800489c:	f001 fd6c 	bl	8006378 <HAL_ADC_PollForConversion>
 80048a0:	4603      	mov	r3, r0
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d004      	beq.n	80048b0 <Read_Temperature+0x24>
        HAL_ADC_Stop(&hadc2);
 80048a6:	484b      	ldr	r0, [pc, #300]	@ (80049d4 <Read_Temperature+0x148>)
 80048a8:	f001 fd32 	bl	8006310 <HAL_ADC_Stop>
        return -100.0f;
 80048ac:	4b4a      	ldr	r3, [pc, #296]	@ (80049d8 <Read_Temperature+0x14c>)
 80048ae:	e089      	b.n	80049c4 <Read_Temperature+0x138>
    }

    uint32_t raw = HAL_ADC_GetValue(&hadc2);
 80048b0:	4848      	ldr	r0, [pc, #288]	@ (80049d4 <Read_Temperature+0x148>)
 80048b2:	f001 fe55 	bl	8006560 <HAL_ADC_GetValue>
 80048b6:	6138      	str	r0, [r7, #16]

    // 简化滤波：只使用一阶低通滤波，减少滞后
    static float temp_filt = 25.0f;
    float Vadc = ((float)raw / 65535.0f) * VREF;
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	ee07 3a90 	vmov	s15, r3
 80048be:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80048c2:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80049dc <Read_Temperature+0x150>
 80048c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80048ca:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 80049e0 <Read_Temperature+0x154>
 80048ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80048d2:	edc7 7a03 	vstr	s15, [r7, #12]

    if (Vadc <= 0.001f || Vadc >= VREF - 0.001f) {
 80048d6:	edd7 7a03 	vldr	s15, [r7, #12]
 80048da:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 80049e4 <Read_Temperature+0x158>
 80048de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80048e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048e6:	d908      	bls.n	80048fa <Read_Temperature+0x6e>
 80048e8:	edd7 7a03 	vldr	s15, [r7, #12]
 80048ec:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 80049e8 <Read_Temperature+0x15c>
 80048f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80048f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048f8:	db04      	blt.n	8004904 <Read_Temperature+0x78>
        HAL_ADC_Stop(&hadc2);
 80048fa:	4836      	ldr	r0, [pc, #216]	@ (80049d4 <Read_Temperature+0x148>)
 80048fc:	f001 fd08 	bl	8006310 <HAL_ADC_Stop>
        return -100.0f;
 8004900:	4b35      	ldr	r3, [pc, #212]	@ (80049d8 <Read_Temperature+0x14c>)
 8004902:	e05f      	b.n	80049c4 <Read_Temperature+0x138>
    }

    // NTC计算
    float Rntc = R_PULL * (Vadc / (VREF - Vadc));
 8004904:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80049e0 <Read_Temperature+0x154>
 8004908:	edd7 7a03 	vldr	s15, [r7, #12]
 800490c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004910:	edd7 6a03 	vldr	s13, [r7, #12]
 8004914:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004918:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80049ec <Read_Temperature+0x160>
 800491c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004920:	edc7 7a02 	vstr	s15, [r7, #8]
    float invT = (1.0f / T0) + (1.0f / BETA) * logf(Rntc / R0);
 8004924:	edd7 7a02 	vldr	s15, [r7, #8]
 8004928:	eddf 6a30 	vldr	s13, [pc, #192]	@ 80049ec <Read_Temperature+0x160>
 800492c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004930:	eeb0 0a47 	vmov.f32	s0, s14
 8004934:	f011 fbea 	bl	801610c <logf>
 8004938:	eef0 7a40 	vmov.f32	s15, s0
 800493c:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80049f0 <Read_Temperature+0x164>
 8004940:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004944:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80049f4 <Read_Temperature+0x168>
 8004948:	ee77 7a87 	vadd.f32	s15, s15, s14
 800494c:	edc7 7a01 	vstr	s15, [r7, #4]
    float Tc = (1.0f / invT) - 273.15f;
 8004950:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004954:	ed97 7a01 	vldr	s14, [r7, #4]
 8004958:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800495c:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80049f8 <Read_Temperature+0x16c>
 8004960:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004964:	edc7 7a05 	vstr	s15, [r7, #20]

    // 温度范围限制
    if (Tc < -20.0f) Tc = -20.0f;
 8004968:	edd7 7a05 	vldr	s15, [r7, #20]
 800496c:	eebb 7a04 	vmov.f32	s14, #180	@ 0xc1a00000 -20.0
 8004970:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004978:	d501      	bpl.n	800497e <Read_Temperature+0xf2>
 800497a:	4b20      	ldr	r3, [pc, #128]	@ (80049fc <Read_Temperature+0x170>)
 800497c:	617b      	str	r3, [r7, #20]
    if (Tc > 150.0f) Tc = 150.0f;
 800497e:	edd7 7a05 	vldr	s15, [r7, #20]
 8004982:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8004a00 <Read_Temperature+0x174>
 8004986:	eef4 7ac7 	vcmpe.f32	s15, s14
 800498a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800498e:	dd01      	ble.n	8004994 <Read_Temperature+0x108>
 8004990:	4b1c      	ldr	r3, [pc, #112]	@ (8004a04 <Read_Temperature+0x178>)
 8004992:	617b      	str	r3, [r7, #20]

    // 温和的一阶低通滤波（系数0.2，响应更快）
    temp_filt += (Tc - temp_filt) * 0.2f;
 8004994:	4b1c      	ldr	r3, [pc, #112]	@ (8004a08 <Read_Temperature+0x17c>)
 8004996:	edd3 7a00 	vldr	s15, [r3]
 800499a:	ed97 7a05 	vldr	s14, [r7, #20]
 800499e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80049a2:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8004a0c <Read_Temperature+0x180>
 80049a6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80049aa:	4b17      	ldr	r3, [pc, #92]	@ (8004a08 <Read_Temperature+0x17c>)
 80049ac:	edd3 7a00 	vldr	s15, [r3]
 80049b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049b4:	4b14      	ldr	r3, [pc, #80]	@ (8004a08 <Read_Temperature+0x17c>)
 80049b6:	edc3 7a00 	vstr	s15, [r3]

    HAL_ADC_Stop(&hadc2);
 80049ba:	4806      	ldr	r0, [pc, #24]	@ (80049d4 <Read_Temperature+0x148>)
 80049bc:	f001 fca8 	bl	8006310 <HAL_ADC_Stop>
    return temp_filt;
 80049c0:	4b11      	ldr	r3, [pc, #68]	@ (8004a08 <Read_Temperature+0x17c>)
 80049c2:	681b      	ldr	r3, [r3, #0]
}
 80049c4:	ee07 3a90 	vmov	s15, r3
 80049c8:	eeb0 0a67 	vmov.f32	s0, s15
 80049cc:	3718      	adds	r7, #24
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}
 80049d2:	bf00      	nop
 80049d4:	240002b0 	.word	0x240002b0
 80049d8:	c2c80000 	.word	0xc2c80000
 80049dc:	477fff00 	.word	0x477fff00
 80049e0:	40533333 	.word	0x40533333
 80049e4:	3a83126f 	.word	0x3a83126f
 80049e8:	405322d1 	.word	0x405322d1
 80049ec:	461c4000 	.word	0x461c4000
 80049f0:	3984bb2c 	.word	0x3984bb2c
 80049f4:	3b5bcf0f 	.word	0x3b5bcf0f
 80049f8:	43889333 	.word	0x43889333
 80049fc:	c1a00000 	.word	0xc1a00000
 8004a00:	43160000 	.word	0x43160000
 8004a04:	43160000 	.word	0x43160000
 8004a08:	24000034 	.word	0x24000034
 8004a0c:	3e4ccccd 	.word	0x3e4ccccd

08004a10 <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b088      	sub	sp, #32
 8004a14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004a16:	f107 0310 	add.w	r3, r7, #16
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	601a      	str	r2, [r3, #0]
 8004a1e:	605a      	str	r2, [r3, #4]
 8004a20:	609a      	str	r2, [r3, #8]
 8004a22:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a24:	1d3b      	adds	r3, r7, #4
 8004a26:	2200      	movs	r2, #0
 8004a28:	601a      	str	r2, [r3, #0]
 8004a2a:	605a      	str	r2, [r3, #4]
 8004a2c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004a2e:	4b1d      	ldr	r3, [pc, #116]	@ (8004aa4 <MX_TIM4_Init+0x94>)
 8004a30:	4a1d      	ldr	r2, [pc, #116]	@ (8004aa8 <MX_TIM4_Init+0x98>)
 8004a32:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 64-1;
 8004a34:	4b1b      	ldr	r3, [pc, #108]	@ (8004aa4 <MX_TIM4_Init+0x94>)
 8004a36:	223f      	movs	r2, #63	@ 0x3f
 8004a38:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a3a:	4b1a      	ldr	r3, [pc, #104]	@ (8004aa4 <MX_TIM4_Init+0x94>)
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004a40:	4b18      	ldr	r3, [pc, #96]	@ (8004aa4 <MX_TIM4_Init+0x94>)
 8004a42:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004a46:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a48:	4b16      	ldr	r3, [pc, #88]	@ (8004aa4 <MX_TIM4_Init+0x94>)
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a4e:	4b15      	ldr	r3, [pc, #84]	@ (8004aa4 <MX_TIM4_Init+0x94>)
 8004a50:	2200      	movs	r2, #0
 8004a52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004a54:	4813      	ldr	r0, [pc, #76]	@ (8004aa4 <MX_TIM4_Init+0x94>)
 8004a56:	f00a fa18 	bl	800ee8a <HAL_TIM_Base_Init>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d001      	beq.n	8004a64 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8004a60:	f7fd fc43 	bl	80022ea <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004a64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004a68:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004a6a:	f107 0310 	add.w	r3, r7, #16
 8004a6e:	4619      	mov	r1, r3
 8004a70:	480c      	ldr	r0, [pc, #48]	@ (8004aa4 <MX_TIM4_Init+0x94>)
 8004a72:	f00a fbd9 	bl	800f228 <HAL_TIM_ConfigClockSource>
 8004a76:	4603      	mov	r3, r0
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d001      	beq.n	8004a80 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8004a7c:	f7fd fc35 	bl	80022ea <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a80:	2300      	movs	r3, #0
 8004a82:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a84:	2300      	movs	r3, #0
 8004a86:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004a88:	1d3b      	adds	r3, r7, #4
 8004a8a:	4619      	mov	r1, r3
 8004a8c:	4805      	ldr	r0, [pc, #20]	@ (8004aa4 <MX_TIM4_Init+0x94>)
 8004a8e:	f00a fe33 	bl	800f6f8 <HAL_TIMEx_MasterConfigSynchronization>
 8004a92:	4603      	mov	r3, r0
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d001      	beq.n	8004a9c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8004a98:	f7fd fc27 	bl	80022ea <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004a9c:	bf00      	nop
 8004a9e:	3720      	adds	r7, #32
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}
 8004aa4:	24000d70 	.word	0x24000d70
 8004aa8:	40000800 	.word	0x40000800

08004aac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b084      	sub	sp, #16
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a0e      	ldr	r2, [pc, #56]	@ (8004af4 <HAL_TIM_Base_MspInit+0x48>)
 8004aba:	4293      	cmp	r3, r2
 8004abc:	d116      	bne.n	8004aec <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004abe:	4b0e      	ldr	r3, [pc, #56]	@ (8004af8 <HAL_TIM_Base_MspInit+0x4c>)
 8004ac0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004ac4:	4a0c      	ldr	r2, [pc, #48]	@ (8004af8 <HAL_TIM_Base_MspInit+0x4c>)
 8004ac6:	f043 0304 	orr.w	r3, r3, #4
 8004aca:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004ace:	4b0a      	ldr	r3, [pc, #40]	@ (8004af8 <HAL_TIM_Base_MspInit+0x4c>)
 8004ad0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004ad4:	f003 0304 	and.w	r3, r3, #4
 8004ad8:	60fb      	str	r3, [r7, #12]
 8004ada:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004adc:	2200      	movs	r2, #0
 8004ade:	2100      	movs	r1, #0
 8004ae0:	201e      	movs	r0, #30
 8004ae2:	f002 fccc 	bl	800747e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004ae6:	201e      	movs	r0, #30
 8004ae8:	f002 fce3 	bl	80074b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8004aec:	bf00      	nop
 8004aee:	3710      	adds	r7, #16
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}
 8004af4:	40000800 	.word	0x40000800
 8004af8:	58024400 	.word	0x58024400

08004afc <HAL_UARTEx_RxEventCallback>:
#include "usart.h"

/* USER CODE BEGIN 0 */

// 串口接收完成回调
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8004afc:	b480      	push	{r7}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
 8004b04:	460b      	mov	r3, r1
 8004b06:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART6)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a13      	ldr	r2, [pc, #76]	@ (8004b5c <HAL_UARTEx_RxEventCallback+0x60>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d103      	bne.n	8004b1a <HAL_UARTEx_RxEventCallback+0x1e>
	    {
		    rx_pump_flag = 1;
 8004b12:	4b13      	ldr	r3, [pc, #76]	@ (8004b60 <HAL_UARTEx_RxEventCallback+0x64>)
 8004b14:	2201      	movs	r2, #1
 8004b16:	701a      	strb	r2, [r3, #0]
    	    rx_stir_flag = 1;
        }
    else if (huart->Instance == UART4) {
        	 rx_ox_flag = 1;
            }
}
 8004b18:	e019      	b.n	8004b4e <HAL_UARTEx_RxEventCallback+0x52>
    else if (huart->Instance == USART3) {
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a11      	ldr	r2, [pc, #68]	@ (8004b64 <HAL_UARTEx_RxEventCallback+0x68>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d103      	bne.n	8004b2c <HAL_UARTEx_RxEventCallback+0x30>
    	     rx_ph_flag = 1;
 8004b24:	4b10      	ldr	r3, [pc, #64]	@ (8004b68 <HAL_UARTEx_RxEventCallback+0x6c>)
 8004b26:	2201      	movs	r2, #1
 8004b28:	701a      	strb	r2, [r3, #0]
}
 8004b2a:	e010      	b.n	8004b4e <HAL_UARTEx_RxEventCallback+0x52>
    else if (huart->Instance == UART7) {
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a0e      	ldr	r2, [pc, #56]	@ (8004b6c <HAL_UARTEx_RxEventCallback+0x70>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d103      	bne.n	8004b3e <HAL_UARTEx_RxEventCallback+0x42>
    	    rx_stir_flag = 1;
 8004b36:	4b0e      	ldr	r3, [pc, #56]	@ (8004b70 <HAL_UARTEx_RxEventCallback+0x74>)
 8004b38:	2201      	movs	r2, #1
 8004b3a:	701a      	strb	r2, [r3, #0]
}
 8004b3c:	e007      	b.n	8004b4e <HAL_UARTEx_RxEventCallback+0x52>
    else if (huart->Instance == UART4) {
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a0c      	ldr	r2, [pc, #48]	@ (8004b74 <HAL_UARTEx_RxEventCallback+0x78>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d102      	bne.n	8004b4e <HAL_UARTEx_RxEventCallback+0x52>
        	 rx_ox_flag = 1;
 8004b48:	4b0b      	ldr	r3, [pc, #44]	@ (8004b78 <HAL_UARTEx_RxEventCallback+0x7c>)
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	701a      	strb	r2, [r3, #0]
}
 8004b4e:	bf00      	nop
 8004b50:	370c      	adds	r7, #12
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr
 8004b5a:	bf00      	nop
 8004b5c:	40011400 	.word	0x40011400
 8004b60:	24000add 	.word	0x24000add
 8004b64:	40004800 	.word	0x40004800
 8004b68:	240008c8 	.word	0x240008c8
 8004b6c:	40007800 	.word	0x40007800
 8004b70:	24000d69 	.word	0x24000d69
 8004b74:	40004c00 	.word	0x40004c00
 8004b78:	240006b5 	.word	0x240006b5

08004b7c <HAL_UART_TxCpltCallback>:

// ================= 发送完成回调 =================
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART6)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	4a17      	ldr	r2, [pc, #92]	@ (8004be8 <HAL_UART_TxCpltCallback+0x6c>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d103      	bne.n	8004b96 <HAL_UART_TxCpltCallback+0x1a>
    {
        tx_pump_flag = 1;
 8004b8e:	4b17      	ldr	r3, [pc, #92]	@ (8004bec <HAL_UART_TxCpltCallback+0x70>)
 8004b90:	2201      	movs	r2, #1
 8004b92:	701a      	strb	r2, [r3, #0]
    else if(huart->Instance == USART1)
    {
        tx_busy = 0;  // 标记空闲
    }

}
 8004b94:	e022      	b.n	8004bdc <HAL_UART_TxCpltCallback+0x60>
    else if (huart->Instance == USART3)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a15      	ldr	r2, [pc, #84]	@ (8004bf0 <HAL_UART_TxCpltCallback+0x74>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d103      	bne.n	8004ba8 <HAL_UART_TxCpltCallback+0x2c>
            tx_ph_flag = 1;
 8004ba0:	4b14      	ldr	r3, [pc, #80]	@ (8004bf4 <HAL_UART_TxCpltCallback+0x78>)
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	701a      	strb	r2, [r3, #0]
}
 8004ba6:	e019      	b.n	8004bdc <HAL_UART_TxCpltCallback+0x60>
    else if (huart->Instance == UART7)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a12      	ldr	r2, [pc, #72]	@ (8004bf8 <HAL_UART_TxCpltCallback+0x7c>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d103      	bne.n	8004bba <HAL_UART_TxCpltCallback+0x3e>
                tx_stir_flag = 1;
 8004bb2:	4b12      	ldr	r3, [pc, #72]	@ (8004bfc <HAL_UART_TxCpltCallback+0x80>)
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	701a      	strb	r2, [r3, #0]
}
 8004bb8:	e010      	b.n	8004bdc <HAL_UART_TxCpltCallback+0x60>
    else if (huart->Instance == UART4)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a10      	ldr	r2, [pc, #64]	@ (8004c00 <HAL_UART_TxCpltCallback+0x84>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d103      	bne.n	8004bcc <HAL_UART_TxCpltCallback+0x50>
                    tx_ox_flag = 1;
 8004bc4:	4b0f      	ldr	r3, [pc, #60]	@ (8004c04 <HAL_UART_TxCpltCallback+0x88>)
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	701a      	strb	r2, [r3, #0]
}
 8004bca:	e007      	b.n	8004bdc <HAL_UART_TxCpltCallback+0x60>
    else if(huart->Instance == USART1)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	4a0d      	ldr	r2, [pc, #52]	@ (8004c08 <HAL_UART_TxCpltCallback+0x8c>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d102      	bne.n	8004bdc <HAL_UART_TxCpltCallback+0x60>
        tx_busy = 0;  // 标记空闲
 8004bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8004c0c <HAL_UART_TxCpltCallback+0x90>)
 8004bd8:	2200      	movs	r2, #0
 8004bda:	701a      	strb	r2, [r3, #0]
}
 8004bdc:	bf00      	nop
 8004bde:	370c      	adds	r7, #12
 8004be0:	46bd      	mov	sp, r7
 8004be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be6:	4770      	bx	lr
 8004be8:	40011400 	.word	0x40011400
 8004bec:	24000adc 	.word	0x24000adc
 8004bf0:	40004800 	.word	0x40004800
 8004bf4:	240008c9 	.word	0x240008c9
 8004bf8:	40007800 	.word	0x40007800
 8004bfc:	24000d68 	.word	0x24000d68
 8004c00:	40004c00 	.word	0x40004c00
 8004c04:	240006b4 	.word	0x240006b4
 8004c08:	40011000 	.word	0x40011000
 8004c0c:	24000418 	.word	0x24000418

08004c10 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart6_rx;
DMA_HandleTypeDef hdma_usart6_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8004c14:	4b22      	ldr	r3, [pc, #136]	@ (8004ca0 <MX_UART4_Init+0x90>)
 8004c16:	4a23      	ldr	r2, [pc, #140]	@ (8004ca4 <MX_UART4_Init+0x94>)
 8004c18:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8004c1a:	4b21      	ldr	r3, [pc, #132]	@ (8004ca0 <MX_UART4_Init+0x90>)
 8004c1c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8004c20:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8004c22:	4b1f      	ldr	r3, [pc, #124]	@ (8004ca0 <MX_UART4_Init+0x90>)
 8004c24:	2200      	movs	r2, #0
 8004c26:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8004c28:	4b1d      	ldr	r3, [pc, #116]	@ (8004ca0 <MX_UART4_Init+0x90>)
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8004c2e:	4b1c      	ldr	r3, [pc, #112]	@ (8004ca0 <MX_UART4_Init+0x90>)
 8004c30:	2200      	movs	r2, #0
 8004c32:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8004c34:	4b1a      	ldr	r3, [pc, #104]	@ (8004ca0 <MX_UART4_Init+0x90>)
 8004c36:	220c      	movs	r2, #12
 8004c38:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004c3a:	4b19      	ldr	r3, [pc, #100]	@ (8004ca0 <MX_UART4_Init+0x90>)
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8004c40:	4b17      	ldr	r3, [pc, #92]	@ (8004ca0 <MX_UART4_Init+0x90>)
 8004c42:	2200      	movs	r2, #0
 8004c44:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004c46:	4b16      	ldr	r3, [pc, #88]	@ (8004ca0 <MX_UART4_Init+0x90>)
 8004c48:	2200      	movs	r2, #0
 8004c4a:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004c4c:	4b14      	ldr	r3, [pc, #80]	@ (8004ca0 <MX_UART4_Init+0x90>)
 8004c4e:	2200      	movs	r2, #0
 8004c50:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004c52:	4b13      	ldr	r3, [pc, #76]	@ (8004ca0 <MX_UART4_Init+0x90>)
 8004c54:	2200      	movs	r2, #0
 8004c56:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8004c58:	4811      	ldr	r0, [pc, #68]	@ (8004ca0 <MX_UART4_Init+0x90>)
 8004c5a:	f00a fdf9 	bl	800f850 <HAL_UART_Init>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d001      	beq.n	8004c68 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8004c64:	f7fd fb41 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004c68:	2100      	movs	r1, #0
 8004c6a:	480d      	ldr	r0, [pc, #52]	@ (8004ca0 <MX_UART4_Init+0x90>)
 8004c6c:	f00c fd9c 	bl	80117a8 <HAL_UARTEx_SetTxFifoThreshold>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d001      	beq.n	8004c7a <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8004c76:	f7fd fb38 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004c7a:	2100      	movs	r1, #0
 8004c7c:	4808      	ldr	r0, [pc, #32]	@ (8004ca0 <MX_UART4_Init+0x90>)
 8004c7e:	f00c fdd1 	bl	8011824 <HAL_UARTEx_SetRxFifoThreshold>
 8004c82:	4603      	mov	r3, r0
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d001      	beq.n	8004c8c <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8004c88:	f7fd fb2f 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8004c8c:	4804      	ldr	r0, [pc, #16]	@ (8004ca0 <MX_UART4_Init+0x90>)
 8004c8e:	f00c fd52 	bl	8011736 <HAL_UARTEx_DisableFifoMode>
 8004c92:	4603      	mov	r3, r0
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d001      	beq.n	8004c9c <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8004c98:	f7fd fb27 	bl	80022ea <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8004c9c:	bf00      	nop
 8004c9e:	bd80      	pop	{r7, pc}
 8004ca0:	24000dbc 	.word	0x24000dbc
 8004ca4:	40004c00 	.word	0x40004c00

08004ca8 <MX_UART7_Init>:
/* UART7 init function */
void MX_UART7_Init(void)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8004cac:	4b22      	ldr	r3, [pc, #136]	@ (8004d38 <MX_UART7_Init+0x90>)
 8004cae:	4a23      	ldr	r2, [pc, #140]	@ (8004d3c <MX_UART7_Init+0x94>)
 8004cb0:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 19200;
 8004cb2:	4b21      	ldr	r3, [pc, #132]	@ (8004d38 <MX_UART7_Init+0x90>)
 8004cb4:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8004cb8:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8004cba:	4b1f      	ldr	r3, [pc, #124]	@ (8004d38 <MX_UART7_Init+0x90>)
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8004cc0:	4b1d      	ldr	r3, [pc, #116]	@ (8004d38 <MX_UART7_Init+0x90>)
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8004cc6:	4b1c      	ldr	r3, [pc, #112]	@ (8004d38 <MX_UART7_Init+0x90>)
 8004cc8:	2200      	movs	r2, #0
 8004cca:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8004ccc:	4b1a      	ldr	r3, [pc, #104]	@ (8004d38 <MX_UART7_Init+0x90>)
 8004cce:	220c      	movs	r2, #12
 8004cd0:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004cd2:	4b19      	ldr	r3, [pc, #100]	@ (8004d38 <MX_UART7_Init+0x90>)
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8004cd8:	4b17      	ldr	r3, [pc, #92]	@ (8004d38 <MX_UART7_Init+0x90>)
 8004cda:	2200      	movs	r2, #0
 8004cdc:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004cde:	4b16      	ldr	r3, [pc, #88]	@ (8004d38 <MX_UART7_Init+0x90>)
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	621a      	str	r2, [r3, #32]
  huart7.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004ce4:	4b14      	ldr	r3, [pc, #80]	@ (8004d38 <MX_UART7_Init+0x90>)
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004cea:	4b13      	ldr	r3, [pc, #76]	@ (8004d38 <MX_UART7_Init+0x90>)
 8004cec:	2200      	movs	r2, #0
 8004cee:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8004cf0:	4811      	ldr	r0, [pc, #68]	@ (8004d38 <MX_UART7_Init+0x90>)
 8004cf2:	f00a fdad 	bl	800f850 <HAL_UART_Init>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d001      	beq.n	8004d00 <MX_UART7_Init+0x58>
  {
    Error_Handler();
 8004cfc:	f7fd faf5 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart7, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004d00:	2100      	movs	r1, #0
 8004d02:	480d      	ldr	r0, [pc, #52]	@ (8004d38 <MX_UART7_Init+0x90>)
 8004d04:	f00c fd50 	bl	80117a8 <HAL_UARTEx_SetTxFifoThreshold>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d001      	beq.n	8004d12 <MX_UART7_Init+0x6a>
  {
    Error_Handler();
 8004d0e:	f7fd faec 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart7, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004d12:	2100      	movs	r1, #0
 8004d14:	4808      	ldr	r0, [pc, #32]	@ (8004d38 <MX_UART7_Init+0x90>)
 8004d16:	f00c fd85 	bl	8011824 <HAL_UARTEx_SetRxFifoThreshold>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d001      	beq.n	8004d24 <MX_UART7_Init+0x7c>
  {
    Error_Handler();
 8004d20:	f7fd fae3 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart7) != HAL_OK)
 8004d24:	4804      	ldr	r0, [pc, #16]	@ (8004d38 <MX_UART7_Init+0x90>)
 8004d26:	f00c fd06 	bl	8011736 <HAL_UARTEx_DisableFifoMode>
 8004d2a:	4603      	mov	r3, r0
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d001      	beq.n	8004d34 <MX_UART7_Init+0x8c>
  {
    Error_Handler();
 8004d30:	f7fd fadb 	bl	80022ea <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8004d34:	bf00      	nop
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	24000e50 	.word	0x24000e50
 8004d3c:	40007800 	.word	0x40007800

08004d40 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004d44:	4b22      	ldr	r3, [pc, #136]	@ (8004dd0 <MX_USART1_UART_Init+0x90>)
 8004d46:	4a23      	ldr	r2, [pc, #140]	@ (8004dd4 <MX_USART1_UART_Init+0x94>)
 8004d48:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004d4a:	4b21      	ldr	r3, [pc, #132]	@ (8004dd0 <MX_USART1_UART_Init+0x90>)
 8004d4c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004d50:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004d52:	4b1f      	ldr	r3, [pc, #124]	@ (8004dd0 <MX_USART1_UART_Init+0x90>)
 8004d54:	2200      	movs	r2, #0
 8004d56:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004d58:	4b1d      	ldr	r3, [pc, #116]	@ (8004dd0 <MX_USART1_UART_Init+0x90>)
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004d5e:	4b1c      	ldr	r3, [pc, #112]	@ (8004dd0 <MX_USART1_UART_Init+0x90>)
 8004d60:	2200      	movs	r2, #0
 8004d62:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004d64:	4b1a      	ldr	r3, [pc, #104]	@ (8004dd0 <MX_USART1_UART_Init+0x90>)
 8004d66:	220c      	movs	r2, #12
 8004d68:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004d6a:	4b19      	ldr	r3, [pc, #100]	@ (8004dd0 <MX_USART1_UART_Init+0x90>)
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004d70:	4b17      	ldr	r3, [pc, #92]	@ (8004dd0 <MX_USART1_UART_Init+0x90>)
 8004d72:	2200      	movs	r2, #0
 8004d74:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004d76:	4b16      	ldr	r3, [pc, #88]	@ (8004dd0 <MX_USART1_UART_Init+0x90>)
 8004d78:	2200      	movs	r2, #0
 8004d7a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004d7c:	4b14      	ldr	r3, [pc, #80]	@ (8004dd0 <MX_USART1_UART_Init+0x90>)
 8004d7e:	2200      	movs	r2, #0
 8004d80:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004d82:	4b13      	ldr	r3, [pc, #76]	@ (8004dd0 <MX_USART1_UART_Init+0x90>)
 8004d84:	2200      	movs	r2, #0
 8004d86:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004d88:	4811      	ldr	r0, [pc, #68]	@ (8004dd0 <MX_USART1_UART_Init+0x90>)
 8004d8a:	f00a fd61 	bl	800f850 <HAL_UART_Init>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d001      	beq.n	8004d98 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8004d94:	f7fd faa9 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004d98:	2100      	movs	r1, #0
 8004d9a:	480d      	ldr	r0, [pc, #52]	@ (8004dd0 <MX_USART1_UART_Init+0x90>)
 8004d9c:	f00c fd04 	bl	80117a8 <HAL_UARTEx_SetTxFifoThreshold>
 8004da0:	4603      	mov	r3, r0
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d001      	beq.n	8004daa <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8004da6:	f7fd faa0 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004daa:	2100      	movs	r1, #0
 8004dac:	4808      	ldr	r0, [pc, #32]	@ (8004dd0 <MX_USART1_UART_Init+0x90>)
 8004dae:	f00c fd39 	bl	8011824 <HAL_UARTEx_SetRxFifoThreshold>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d001      	beq.n	8004dbc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8004db8:	f7fd fa97 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004dbc:	4804      	ldr	r0, [pc, #16]	@ (8004dd0 <MX_USART1_UART_Init+0x90>)
 8004dbe:	f00c fcba 	bl	8011736 <HAL_UARTEx_DisableFifoMode>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d001      	beq.n	8004dcc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8004dc8:	f7fd fa8f 	bl	80022ea <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004dcc:	bf00      	nop
 8004dce:	bd80      	pop	{r7, pc}
 8004dd0:	24000ee4 	.word	0x24000ee4
 8004dd4:	40011000 	.word	0x40011000

08004dd8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004ddc:	4b22      	ldr	r3, [pc, #136]	@ (8004e68 <MX_USART3_UART_Init+0x90>)
 8004dde:	4a23      	ldr	r2, [pc, #140]	@ (8004e6c <MX_USART3_UART_Init+0x94>)
 8004de0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 38400;
 8004de2:	4b21      	ldr	r3, [pc, #132]	@ (8004e68 <MX_USART3_UART_Init+0x90>)
 8004de4:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8004de8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8004dea:	4b1f      	ldr	r3, [pc, #124]	@ (8004e68 <MX_USART3_UART_Init+0x90>)
 8004dec:	2200      	movs	r2, #0
 8004dee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004df0:	4b1d      	ldr	r3, [pc, #116]	@ (8004e68 <MX_USART3_UART_Init+0x90>)
 8004df2:	2200      	movs	r2, #0
 8004df4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8004df6:	4b1c      	ldr	r3, [pc, #112]	@ (8004e68 <MX_USART3_UART_Init+0x90>)
 8004df8:	2200      	movs	r2, #0
 8004dfa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004dfc:	4b1a      	ldr	r3, [pc, #104]	@ (8004e68 <MX_USART3_UART_Init+0x90>)
 8004dfe:	220c      	movs	r2, #12
 8004e00:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004e02:	4b19      	ldr	r3, [pc, #100]	@ (8004e68 <MX_USART3_UART_Init+0x90>)
 8004e04:	2200      	movs	r2, #0
 8004e06:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004e08:	4b17      	ldr	r3, [pc, #92]	@ (8004e68 <MX_USART3_UART_Init+0x90>)
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004e0e:	4b16      	ldr	r3, [pc, #88]	@ (8004e68 <MX_USART3_UART_Init+0x90>)
 8004e10:	2200      	movs	r2, #0
 8004e12:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004e14:	4b14      	ldr	r3, [pc, #80]	@ (8004e68 <MX_USART3_UART_Init+0x90>)
 8004e16:	2200      	movs	r2, #0
 8004e18:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004e1a:	4b13      	ldr	r3, [pc, #76]	@ (8004e68 <MX_USART3_UART_Init+0x90>)
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004e20:	4811      	ldr	r0, [pc, #68]	@ (8004e68 <MX_USART3_UART_Init+0x90>)
 8004e22:	f00a fd15 	bl	800f850 <HAL_UART_Init>
 8004e26:	4603      	mov	r3, r0
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d001      	beq.n	8004e30 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8004e2c:	f7fd fa5d 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004e30:	2100      	movs	r1, #0
 8004e32:	480d      	ldr	r0, [pc, #52]	@ (8004e68 <MX_USART3_UART_Init+0x90>)
 8004e34:	f00c fcb8 	bl	80117a8 <HAL_UARTEx_SetTxFifoThreshold>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d001      	beq.n	8004e42 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8004e3e:	f7fd fa54 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004e42:	2100      	movs	r1, #0
 8004e44:	4808      	ldr	r0, [pc, #32]	@ (8004e68 <MX_USART3_UART_Init+0x90>)
 8004e46:	f00c fced 	bl	8011824 <HAL_UARTEx_SetRxFifoThreshold>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d001      	beq.n	8004e54 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8004e50:	f7fd fa4b 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8004e54:	4804      	ldr	r0, [pc, #16]	@ (8004e68 <MX_USART3_UART_Init+0x90>)
 8004e56:	f00c fc6e 	bl	8011736 <HAL_UARTEx_DisableFifoMode>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d001      	beq.n	8004e64 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8004e60:	f7fd fa43 	bl	80022ea <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004e64:	bf00      	nop
 8004e66:	bd80      	pop	{r7, pc}
 8004e68:	24000f78 	.word	0x24000f78
 8004e6c:	40004800 	.word	0x40004800

08004e70 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8004e74:	4b22      	ldr	r3, [pc, #136]	@ (8004f00 <MX_USART6_UART_Init+0x90>)
 8004e76:	4a23      	ldr	r2, [pc, #140]	@ (8004f04 <MX_USART6_UART_Init+0x94>)
 8004e78:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8004e7a:	4b21      	ldr	r3, [pc, #132]	@ (8004f00 <MX_USART6_UART_Init+0x90>)
 8004e7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004e80:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8004e82:	4b1f      	ldr	r3, [pc, #124]	@ (8004f00 <MX_USART6_UART_Init+0x90>)
 8004e84:	2200      	movs	r2, #0
 8004e86:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8004e88:	4b1d      	ldr	r3, [pc, #116]	@ (8004f00 <MX_USART6_UART_Init+0x90>)
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8004e8e:	4b1c      	ldr	r3, [pc, #112]	@ (8004f00 <MX_USART6_UART_Init+0x90>)
 8004e90:	2200      	movs	r2, #0
 8004e92:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8004e94:	4b1a      	ldr	r3, [pc, #104]	@ (8004f00 <MX_USART6_UART_Init+0x90>)
 8004e96:	220c      	movs	r2, #12
 8004e98:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004e9a:	4b19      	ldr	r3, [pc, #100]	@ (8004f00 <MX_USART6_UART_Init+0x90>)
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8004ea0:	4b17      	ldr	r3, [pc, #92]	@ (8004f00 <MX_USART6_UART_Init+0x90>)
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004ea6:	4b16      	ldr	r3, [pc, #88]	@ (8004f00 <MX_USART6_UART_Init+0x90>)
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004eac:	4b14      	ldr	r3, [pc, #80]	@ (8004f00 <MX_USART6_UART_Init+0x90>)
 8004eae:	2200      	movs	r2, #0
 8004eb0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004eb2:	4b13      	ldr	r3, [pc, #76]	@ (8004f00 <MX_USART6_UART_Init+0x90>)
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8004eb8:	4811      	ldr	r0, [pc, #68]	@ (8004f00 <MX_USART6_UART_Init+0x90>)
 8004eba:	f00a fcc9 	bl	800f850 <HAL_UART_Init>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d001      	beq.n	8004ec8 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 8004ec4:	f7fd fa11 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004ec8:	2100      	movs	r1, #0
 8004eca:	480d      	ldr	r0, [pc, #52]	@ (8004f00 <MX_USART6_UART_Init+0x90>)
 8004ecc:	f00c fc6c 	bl	80117a8 <HAL_UARTEx_SetTxFifoThreshold>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d001      	beq.n	8004eda <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 8004ed6:	f7fd fa08 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004eda:	2100      	movs	r1, #0
 8004edc:	4808      	ldr	r0, [pc, #32]	@ (8004f00 <MX_USART6_UART_Init+0x90>)
 8004ede:	f00c fca1 	bl	8011824 <HAL_UARTEx_SetRxFifoThreshold>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d001      	beq.n	8004eec <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 8004ee8:	f7fd f9ff 	bl	80022ea <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8004eec:	4804      	ldr	r0, [pc, #16]	@ (8004f00 <MX_USART6_UART_Init+0x90>)
 8004eee:	f00c fc22 	bl	8011736 <HAL_UARTEx_DisableFifoMode>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d001      	beq.n	8004efc <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 8004ef8:	f7fd f9f7 	bl	80022ea <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8004efc:	bf00      	nop
 8004efe:	bd80      	pop	{r7, pc}
 8004f00:	2400100c 	.word	0x2400100c
 8004f04:	40011400 	.word	0x40011400

08004f08 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b0c2      	sub	sp, #264	@ 0x108
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f12:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004f16:	6018      	str	r0, [r3, #0]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f18:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	601a      	str	r2, [r3, #0]
 8004f20:	605a      	str	r2, [r3, #4]
 8004f22:	609a      	str	r2, [r3, #8]
 8004f24:	60da      	str	r2, [r3, #12]
 8004f26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004f28:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004f2c:	22c0      	movs	r2, #192	@ 0xc0
 8004f2e:	2100      	movs	r1, #0
 8004f30:	4618      	mov	r0, r3
 8004f32:	f00d fdfb 	bl	8012b2c <memset>
  if(uartHandle->Instance==UART4)
 8004f36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f3a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a5f      	ldr	r2, [pc, #380]	@ (80050c0 <HAL_UART_MspInit+0x1b8>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	f040 80c9 	bne.w	80050dc <HAL_UART_MspInit+0x1d4>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8004f4a:	f04f 0202 	mov.w	r2, #2
 8004f4e:	f04f 0300 	mov.w	r3, #0
 8004f52:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004f56:	2300      	movs	r3, #0
 8004f58:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004f5c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004f60:	4618      	mov	r0, r3
 8004f62:	f006 fb5f 	bl	800b624 <HAL_RCCEx_PeriphCLKConfig>
 8004f66:	4603      	mov	r3, r0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d001      	beq.n	8004f70 <HAL_UART_MspInit+0x68>
    {
      Error_Handler();
 8004f6c:	f7fd f9bd 	bl	80022ea <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8004f70:	4b54      	ldr	r3, [pc, #336]	@ (80050c4 <HAL_UART_MspInit+0x1bc>)
 8004f72:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004f76:	4a53      	ldr	r2, [pc, #332]	@ (80050c4 <HAL_UART_MspInit+0x1bc>)
 8004f78:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004f7c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004f80:	4b50      	ldr	r3, [pc, #320]	@ (80050c4 <HAL_UART_MspInit+0x1bc>)
 8004f82:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004f86:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004f8e:	4b4d      	ldr	r3, [pc, #308]	@ (80050c4 <HAL_UART_MspInit+0x1bc>)
 8004f90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004f94:	4a4b      	ldr	r2, [pc, #300]	@ (80050c4 <HAL_UART_MspInit+0x1bc>)
 8004f96:	f043 0304 	orr.w	r3, r3, #4
 8004f9a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004f9e:	4b49      	ldr	r3, [pc, #292]	@ (80050c4 <HAL_UART_MspInit+0x1bc>)
 8004fa0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004fa4:	f003 0304 	and.w	r3, r3, #4
 8004fa8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004faa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004fac:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004fb0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fb4:	2302      	movs	r3, #2
 8004fb6:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8004fc6:	2308      	movs	r3, #8
 8004fc8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004fcc:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8004fd0:	4619      	mov	r1, r3
 8004fd2:	483d      	ldr	r0, [pc, #244]	@ (80050c8 <HAL_UART_MspInit+0x1c0>)
 8004fd4:	f005 f93c 	bl	800a250 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream4;
 8004fd8:	4b3c      	ldr	r3, [pc, #240]	@ (80050cc <HAL_UART_MspInit+0x1c4>)
 8004fda:	4a3d      	ldr	r2, [pc, #244]	@ (80050d0 <HAL_UART_MspInit+0x1c8>)
 8004fdc:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 8004fde:	4b3b      	ldr	r3, [pc, #236]	@ (80050cc <HAL_UART_MspInit+0x1c4>)
 8004fe0:	223f      	movs	r2, #63	@ 0x3f
 8004fe2:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004fe4:	4b39      	ldr	r3, [pc, #228]	@ (80050cc <HAL_UART_MspInit+0x1c4>)
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004fea:	4b38      	ldr	r3, [pc, #224]	@ (80050cc <HAL_UART_MspInit+0x1c4>)
 8004fec:	2200      	movs	r2, #0
 8004fee:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004ff0:	4b36      	ldr	r3, [pc, #216]	@ (80050cc <HAL_UART_MspInit+0x1c4>)
 8004ff2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004ff6:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004ff8:	4b34      	ldr	r3, [pc, #208]	@ (80050cc <HAL_UART_MspInit+0x1c4>)
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004ffe:	4b33      	ldr	r3, [pc, #204]	@ (80050cc <HAL_UART_MspInit+0x1c4>)
 8005000:	2200      	movs	r2, #0
 8005002:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 8005004:	4b31      	ldr	r3, [pc, #196]	@ (80050cc <HAL_UART_MspInit+0x1c4>)
 8005006:	2200      	movs	r2, #0
 8005008:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800500a:	4b30      	ldr	r3, [pc, #192]	@ (80050cc <HAL_UART_MspInit+0x1c4>)
 800500c:	2200      	movs	r2, #0
 800500e:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005010:	4b2e      	ldr	r3, [pc, #184]	@ (80050cc <HAL_UART_MspInit+0x1c4>)
 8005012:	2200      	movs	r2, #0
 8005014:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8005016:	482d      	ldr	r0, [pc, #180]	@ (80050cc <HAL_UART_MspInit+0x1c4>)
 8005018:	f002 fade 	bl	80075d8 <HAL_DMA_Init>
 800501c:	4603      	mov	r3, r0
 800501e:	2b00      	cmp	r3, #0
 8005020:	d001      	beq.n	8005026 <HAL_UART_MspInit+0x11e>
    {
      Error_Handler();
 8005022:	f7fd f962 	bl	80022ea <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8005026:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800502a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a26      	ldr	r2, [pc, #152]	@ (80050cc <HAL_UART_MspInit+0x1c4>)
 8005032:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005036:	4a25      	ldr	r2, [pc, #148]	@ (80050cc <HAL_UART_MspInit+0x1c4>)
 8005038:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800503c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream5;
 8005044:	4b23      	ldr	r3, [pc, #140]	@ (80050d4 <HAL_UART_MspInit+0x1cc>)
 8005046:	4a24      	ldr	r2, [pc, #144]	@ (80050d8 <HAL_UART_MspInit+0x1d0>)
 8005048:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 800504a:	4b22      	ldr	r3, [pc, #136]	@ (80050d4 <HAL_UART_MspInit+0x1cc>)
 800504c:	2240      	movs	r2, #64	@ 0x40
 800504e:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005050:	4b20      	ldr	r3, [pc, #128]	@ (80050d4 <HAL_UART_MspInit+0x1cc>)
 8005052:	2240      	movs	r2, #64	@ 0x40
 8005054:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005056:	4b1f      	ldr	r3, [pc, #124]	@ (80050d4 <HAL_UART_MspInit+0x1cc>)
 8005058:	2200      	movs	r2, #0
 800505a:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800505c:	4b1d      	ldr	r3, [pc, #116]	@ (80050d4 <HAL_UART_MspInit+0x1cc>)
 800505e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005062:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005064:	4b1b      	ldr	r3, [pc, #108]	@ (80050d4 <HAL_UART_MspInit+0x1cc>)
 8005066:	2200      	movs	r2, #0
 8005068:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800506a:	4b1a      	ldr	r3, [pc, #104]	@ (80050d4 <HAL_UART_MspInit+0x1cc>)
 800506c:	2200      	movs	r2, #0
 800506e:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 8005070:	4b18      	ldr	r3, [pc, #96]	@ (80050d4 <HAL_UART_MspInit+0x1cc>)
 8005072:	2200      	movs	r2, #0
 8005074:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005076:	4b17      	ldr	r3, [pc, #92]	@ (80050d4 <HAL_UART_MspInit+0x1cc>)
 8005078:	2200      	movs	r2, #0
 800507a:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800507c:	4b15      	ldr	r3, [pc, #84]	@ (80050d4 <HAL_UART_MspInit+0x1cc>)
 800507e:	2200      	movs	r2, #0
 8005080:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8005082:	4814      	ldr	r0, [pc, #80]	@ (80050d4 <HAL_UART_MspInit+0x1cc>)
 8005084:	f002 faa8 	bl	80075d8 <HAL_DMA_Init>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d001      	beq.n	8005092 <HAL_UART_MspInit+0x18a>
    {
      Error_Handler();
 800508e:	f7fd f92c 	bl	80022ea <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 8005092:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005096:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a0d      	ldr	r2, [pc, #52]	@ (80050d4 <HAL_UART_MspInit+0x1cc>)
 800509e:	67da      	str	r2, [r3, #124]	@ 0x7c
 80050a0:	4a0c      	ldr	r2, [pc, #48]	@ (80050d4 <HAL_UART_MspInit+0x1cc>)
 80050a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050a6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80050ae:	2200      	movs	r2, #0
 80050b0:	2100      	movs	r1, #0
 80050b2:	2034      	movs	r0, #52	@ 0x34
 80050b4:	f002 f9e3 	bl	800747e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80050b8:	2034      	movs	r0, #52	@ 0x34
 80050ba:	f002 f9fa 	bl	80074b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80050be:	e354      	b.n	800576a <HAL_UART_MspInit+0x862>
 80050c0:	40004c00 	.word	0x40004c00
 80050c4:	58024400 	.word	0x58024400
 80050c8:	58020800 	.word	0x58020800
 80050cc:	240010a0 	.word	0x240010a0
 80050d0:	40020070 	.word	0x40020070
 80050d4:	24001118 	.word	0x24001118
 80050d8:	40020088 	.word	0x40020088
  else if(uartHandle->Instance==UART7)
 80050dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050e0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a5f      	ldr	r2, [pc, #380]	@ (8005268 <HAL_UART_MspInit+0x360>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	f040 80ca 	bne.w	8005284 <HAL_UART_MspInit+0x37c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 80050f0:	f04f 0202 	mov.w	r2, #2
 80050f4:	f04f 0300 	mov.w	r3, #0
 80050f8:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80050fc:	2300      	movs	r3, #0
 80050fe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005102:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005106:	4618      	mov	r0, r3
 8005108:	f006 fa8c 	bl	800b624 <HAL_RCCEx_PeriphCLKConfig>
 800510c:	4603      	mov	r3, r0
 800510e:	2b00      	cmp	r3, #0
 8005110:	d001      	beq.n	8005116 <HAL_UART_MspInit+0x20e>
      Error_Handler();
 8005112:	f7fd f8ea 	bl	80022ea <Error_Handler>
    __HAL_RCC_UART7_CLK_ENABLE();
 8005116:	4b55      	ldr	r3, [pc, #340]	@ (800526c <HAL_UART_MspInit+0x364>)
 8005118:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800511c:	4a53      	ldr	r2, [pc, #332]	@ (800526c <HAL_UART_MspInit+0x364>)
 800511e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005122:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005126:	4b51      	ldr	r3, [pc, #324]	@ (800526c <HAL_UART_MspInit+0x364>)
 8005128:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800512c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005130:	627b      	str	r3, [r7, #36]	@ 0x24
 8005132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8005134:	4b4d      	ldr	r3, [pc, #308]	@ (800526c <HAL_UART_MspInit+0x364>)
 8005136:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800513a:	4a4c      	ldr	r2, [pc, #304]	@ (800526c <HAL_UART_MspInit+0x364>)
 800513c:	f043 0310 	orr.w	r3, r3, #16
 8005140:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005144:	4b49      	ldr	r3, [pc, #292]	@ (800526c <HAL_UART_MspInit+0x364>)
 8005146:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800514a:	f003 0310 	and.w	r3, r3, #16
 800514e:	623b      	str	r3, [r7, #32]
 8005150:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8005152:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8005156:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800515a:	2302      	movs	r3, #2
 800515c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005160:	2300      	movs	r3, #0
 8005162:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005166:	2300      	movs	r3, #0
 8005168:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_UART7;
 800516c:	2307      	movs	r3, #7
 800516e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005172:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 8005176:	4619      	mov	r1, r3
 8005178:	483d      	ldr	r0, [pc, #244]	@ (8005270 <HAL_UART_MspInit+0x368>)
 800517a:	f005 f869 	bl	800a250 <HAL_GPIO_Init>
    hdma_uart7_rx.Instance = DMA2_Stream0;
 800517e:	4b3d      	ldr	r3, [pc, #244]	@ (8005274 <HAL_UART_MspInit+0x36c>)
 8005180:	4a3d      	ldr	r2, [pc, #244]	@ (8005278 <HAL_UART_MspInit+0x370>)
 8005182:	601a      	str	r2, [r3, #0]
    hdma_uart7_rx.Init.Request = DMA_REQUEST_UART7_RX;
 8005184:	4b3b      	ldr	r3, [pc, #236]	@ (8005274 <HAL_UART_MspInit+0x36c>)
 8005186:	224f      	movs	r2, #79	@ 0x4f
 8005188:	605a      	str	r2, [r3, #4]
    hdma_uart7_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800518a:	4b3a      	ldr	r3, [pc, #232]	@ (8005274 <HAL_UART_MspInit+0x36c>)
 800518c:	2200      	movs	r2, #0
 800518e:	609a      	str	r2, [r3, #8]
    hdma_uart7_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005190:	4b38      	ldr	r3, [pc, #224]	@ (8005274 <HAL_UART_MspInit+0x36c>)
 8005192:	2200      	movs	r2, #0
 8005194:	60da      	str	r2, [r3, #12]
    hdma_uart7_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005196:	4b37      	ldr	r3, [pc, #220]	@ (8005274 <HAL_UART_MspInit+0x36c>)
 8005198:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800519c:	611a      	str	r2, [r3, #16]
    hdma_uart7_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800519e:	4b35      	ldr	r3, [pc, #212]	@ (8005274 <HAL_UART_MspInit+0x36c>)
 80051a0:	2200      	movs	r2, #0
 80051a2:	615a      	str	r2, [r3, #20]
    hdma_uart7_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80051a4:	4b33      	ldr	r3, [pc, #204]	@ (8005274 <HAL_UART_MspInit+0x36c>)
 80051a6:	2200      	movs	r2, #0
 80051a8:	619a      	str	r2, [r3, #24]
    hdma_uart7_rx.Init.Mode = DMA_NORMAL;
 80051aa:	4b32      	ldr	r3, [pc, #200]	@ (8005274 <HAL_UART_MspInit+0x36c>)
 80051ac:	2200      	movs	r2, #0
 80051ae:	61da      	str	r2, [r3, #28]
    hdma_uart7_rx.Init.Priority = DMA_PRIORITY_LOW;
 80051b0:	4b30      	ldr	r3, [pc, #192]	@ (8005274 <HAL_UART_MspInit+0x36c>)
 80051b2:	2200      	movs	r2, #0
 80051b4:	621a      	str	r2, [r3, #32]
    hdma_uart7_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80051b6:	4b2f      	ldr	r3, [pc, #188]	@ (8005274 <HAL_UART_MspInit+0x36c>)
 80051b8:	2200      	movs	r2, #0
 80051ba:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart7_rx) != HAL_OK)
 80051bc:	482d      	ldr	r0, [pc, #180]	@ (8005274 <HAL_UART_MspInit+0x36c>)
 80051be:	f002 fa0b 	bl	80075d8 <HAL_DMA_Init>
 80051c2:	4603      	mov	r3, r0
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d001      	beq.n	80051cc <HAL_UART_MspInit+0x2c4>
      Error_Handler();
 80051c8:	f7fd f88f 	bl	80022ea <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart7_rx);
 80051cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80051d0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	4a27      	ldr	r2, [pc, #156]	@ (8005274 <HAL_UART_MspInit+0x36c>)
 80051d8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80051dc:	4a25      	ldr	r2, [pc, #148]	@ (8005274 <HAL_UART_MspInit+0x36c>)
 80051de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80051e2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_uart7_tx.Instance = DMA2_Stream1;
 80051ea:	4b24      	ldr	r3, [pc, #144]	@ (800527c <HAL_UART_MspInit+0x374>)
 80051ec:	4a24      	ldr	r2, [pc, #144]	@ (8005280 <HAL_UART_MspInit+0x378>)
 80051ee:	601a      	str	r2, [r3, #0]
    hdma_uart7_tx.Init.Request = DMA_REQUEST_UART7_TX;
 80051f0:	4b22      	ldr	r3, [pc, #136]	@ (800527c <HAL_UART_MspInit+0x374>)
 80051f2:	2250      	movs	r2, #80	@ 0x50
 80051f4:	605a      	str	r2, [r3, #4]
    hdma_uart7_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80051f6:	4b21      	ldr	r3, [pc, #132]	@ (800527c <HAL_UART_MspInit+0x374>)
 80051f8:	2240      	movs	r2, #64	@ 0x40
 80051fa:	609a      	str	r2, [r3, #8]
    hdma_uart7_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80051fc:	4b1f      	ldr	r3, [pc, #124]	@ (800527c <HAL_UART_MspInit+0x374>)
 80051fe:	2200      	movs	r2, #0
 8005200:	60da      	str	r2, [r3, #12]
    hdma_uart7_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005202:	4b1e      	ldr	r3, [pc, #120]	@ (800527c <HAL_UART_MspInit+0x374>)
 8005204:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005208:	611a      	str	r2, [r3, #16]
    hdma_uart7_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800520a:	4b1c      	ldr	r3, [pc, #112]	@ (800527c <HAL_UART_MspInit+0x374>)
 800520c:	2200      	movs	r2, #0
 800520e:	615a      	str	r2, [r3, #20]
    hdma_uart7_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005210:	4b1a      	ldr	r3, [pc, #104]	@ (800527c <HAL_UART_MspInit+0x374>)
 8005212:	2200      	movs	r2, #0
 8005214:	619a      	str	r2, [r3, #24]
    hdma_uart7_tx.Init.Mode = DMA_NORMAL;
 8005216:	4b19      	ldr	r3, [pc, #100]	@ (800527c <HAL_UART_MspInit+0x374>)
 8005218:	2200      	movs	r2, #0
 800521a:	61da      	str	r2, [r3, #28]
    hdma_uart7_tx.Init.Priority = DMA_PRIORITY_LOW;
 800521c:	4b17      	ldr	r3, [pc, #92]	@ (800527c <HAL_UART_MspInit+0x374>)
 800521e:	2200      	movs	r2, #0
 8005220:	621a      	str	r2, [r3, #32]
    hdma_uart7_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005222:	4b16      	ldr	r3, [pc, #88]	@ (800527c <HAL_UART_MspInit+0x374>)
 8005224:	2200      	movs	r2, #0
 8005226:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart7_tx) != HAL_OK)
 8005228:	4814      	ldr	r0, [pc, #80]	@ (800527c <HAL_UART_MspInit+0x374>)
 800522a:	f002 f9d5 	bl	80075d8 <HAL_DMA_Init>
 800522e:	4603      	mov	r3, r0
 8005230:	2b00      	cmp	r3, #0
 8005232:	d001      	beq.n	8005238 <HAL_UART_MspInit+0x330>
      Error_Handler();
 8005234:	f7fd f859 	bl	80022ea <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart7_tx);
 8005238:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800523c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a0e      	ldr	r2, [pc, #56]	@ (800527c <HAL_UART_MspInit+0x374>)
 8005244:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005246:	4a0d      	ldr	r2, [pc, #52]	@ (800527c <HAL_UART_MspInit+0x374>)
 8005248:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800524c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 8005254:	2200      	movs	r2, #0
 8005256:	2100      	movs	r1, #0
 8005258:	2052      	movs	r0, #82	@ 0x52
 800525a:	f002 f910 	bl	800747e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 800525e:	2052      	movs	r0, #82	@ 0x52
 8005260:	f002 f927 	bl	80074b2 <HAL_NVIC_EnableIRQ>
}
 8005264:	e281      	b.n	800576a <HAL_UART_MspInit+0x862>
 8005266:	bf00      	nop
 8005268:	40007800 	.word	0x40007800
 800526c:	58024400 	.word	0x58024400
 8005270:	58021000 	.word	0x58021000
 8005274:	24001190 	.word	0x24001190
 8005278:	40020410 	.word	0x40020410
 800527c:	24001208 	.word	0x24001208
 8005280:	40020428 	.word	0x40020428
  else if(uartHandle->Instance==USART1)
 8005284:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005288:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a5f      	ldr	r2, [pc, #380]	@ (8005410 <HAL_UART_MspInit+0x508>)
 8005292:	4293      	cmp	r3, r2
 8005294:	f040 80ca 	bne.w	800542c <HAL_UART_MspInit+0x524>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8005298:	f04f 0201 	mov.w	r2, #1
 800529c:	f04f 0300 	mov.w	r3, #0
 80052a0:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 80052a4:	2300      	movs	r3, #0
 80052a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80052aa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80052ae:	4618      	mov	r0, r3
 80052b0:	f006 f9b8 	bl	800b624 <HAL_RCCEx_PeriphCLKConfig>
 80052b4:	4603      	mov	r3, r0
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d001      	beq.n	80052be <HAL_UART_MspInit+0x3b6>
      Error_Handler();
 80052ba:	f7fd f816 	bl	80022ea <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80052be:	4b55      	ldr	r3, [pc, #340]	@ (8005414 <HAL_UART_MspInit+0x50c>)
 80052c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80052c4:	4a53      	ldr	r2, [pc, #332]	@ (8005414 <HAL_UART_MspInit+0x50c>)
 80052c6:	f043 0310 	orr.w	r3, r3, #16
 80052ca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80052ce:	4b51      	ldr	r3, [pc, #324]	@ (8005414 <HAL_UART_MspInit+0x50c>)
 80052d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80052d4:	f003 0310 	and.w	r3, r3, #16
 80052d8:	61fb      	str	r3, [r7, #28]
 80052da:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80052dc:	4b4d      	ldr	r3, [pc, #308]	@ (8005414 <HAL_UART_MspInit+0x50c>)
 80052de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80052e2:	4a4c      	ldr	r2, [pc, #304]	@ (8005414 <HAL_UART_MspInit+0x50c>)
 80052e4:	f043 0301 	orr.w	r3, r3, #1
 80052e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80052ec:	4b49      	ldr	r3, [pc, #292]	@ (8005414 <HAL_UART_MspInit+0x50c>)
 80052ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80052f2:	f003 0301 	and.w	r3, r3, #1
 80052f6:	61bb      	str	r3, [r7, #24]
 80052f8:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80052fa:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80052fe:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005302:	2302      	movs	r3, #2
 8005304:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005308:	2300      	movs	r3, #0
 800530a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800530e:	2300      	movs	r3, #0
 8005310:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005314:	2307      	movs	r3, #7
 8005316:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800531a:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800531e:	4619      	mov	r1, r3
 8005320:	483d      	ldr	r0, [pc, #244]	@ (8005418 <HAL_UART_MspInit+0x510>)
 8005322:	f004 ff95 	bl	800a250 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Stream2;
 8005326:	4b3d      	ldr	r3, [pc, #244]	@ (800541c <HAL_UART_MspInit+0x514>)
 8005328:	4a3d      	ldr	r2, [pc, #244]	@ (8005420 <HAL_UART_MspInit+0x518>)
 800532a:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 800532c:	4b3b      	ldr	r3, [pc, #236]	@ (800541c <HAL_UART_MspInit+0x514>)
 800532e:	2229      	movs	r2, #41	@ 0x29
 8005330:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005332:	4b3a      	ldr	r3, [pc, #232]	@ (800541c <HAL_UART_MspInit+0x514>)
 8005334:	2200      	movs	r2, #0
 8005336:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005338:	4b38      	ldr	r3, [pc, #224]	@ (800541c <HAL_UART_MspInit+0x514>)
 800533a:	2200      	movs	r2, #0
 800533c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800533e:	4b37      	ldr	r3, [pc, #220]	@ (800541c <HAL_UART_MspInit+0x514>)
 8005340:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005344:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005346:	4b35      	ldr	r3, [pc, #212]	@ (800541c <HAL_UART_MspInit+0x514>)
 8005348:	2200      	movs	r2, #0
 800534a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800534c:	4b33      	ldr	r3, [pc, #204]	@ (800541c <HAL_UART_MspInit+0x514>)
 800534e:	2200      	movs	r2, #0
 8005350:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8005352:	4b32      	ldr	r3, [pc, #200]	@ (800541c <HAL_UART_MspInit+0x514>)
 8005354:	2200      	movs	r2, #0
 8005356:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005358:	4b30      	ldr	r3, [pc, #192]	@ (800541c <HAL_UART_MspInit+0x514>)
 800535a:	2200      	movs	r2, #0
 800535c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800535e:	4b2f      	ldr	r3, [pc, #188]	@ (800541c <HAL_UART_MspInit+0x514>)
 8005360:	2200      	movs	r2, #0
 8005362:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8005364:	482d      	ldr	r0, [pc, #180]	@ (800541c <HAL_UART_MspInit+0x514>)
 8005366:	f002 f937 	bl	80075d8 <HAL_DMA_Init>
 800536a:	4603      	mov	r3, r0
 800536c:	2b00      	cmp	r3, #0
 800536e:	d001      	beq.n	8005374 <HAL_UART_MspInit+0x46c>
      Error_Handler();
 8005370:	f7fc ffbb 	bl	80022ea <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8005374:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005378:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a27      	ldr	r2, [pc, #156]	@ (800541c <HAL_UART_MspInit+0x514>)
 8005380:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8005384:	4a25      	ldr	r2, [pc, #148]	@ (800541c <HAL_UART_MspInit+0x514>)
 8005386:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800538a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart1_tx.Instance = DMA1_Stream3;
 8005392:	4b24      	ldr	r3, [pc, #144]	@ (8005424 <HAL_UART_MspInit+0x51c>)
 8005394:	4a24      	ldr	r2, [pc, #144]	@ (8005428 <HAL_UART_MspInit+0x520>)
 8005396:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8005398:	4b22      	ldr	r3, [pc, #136]	@ (8005424 <HAL_UART_MspInit+0x51c>)
 800539a:	222a      	movs	r2, #42	@ 0x2a
 800539c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800539e:	4b21      	ldr	r3, [pc, #132]	@ (8005424 <HAL_UART_MspInit+0x51c>)
 80053a0:	2240      	movs	r2, #64	@ 0x40
 80053a2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80053a4:	4b1f      	ldr	r3, [pc, #124]	@ (8005424 <HAL_UART_MspInit+0x51c>)
 80053a6:	2200      	movs	r2, #0
 80053a8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80053aa:	4b1e      	ldr	r3, [pc, #120]	@ (8005424 <HAL_UART_MspInit+0x51c>)
 80053ac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80053b0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80053b2:	4b1c      	ldr	r3, [pc, #112]	@ (8005424 <HAL_UART_MspInit+0x51c>)
 80053b4:	2200      	movs	r2, #0
 80053b6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80053b8:	4b1a      	ldr	r3, [pc, #104]	@ (8005424 <HAL_UART_MspInit+0x51c>)
 80053ba:	2200      	movs	r2, #0
 80053bc:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80053be:	4b19      	ldr	r3, [pc, #100]	@ (8005424 <HAL_UART_MspInit+0x51c>)
 80053c0:	2200      	movs	r2, #0
 80053c2:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80053c4:	4b17      	ldr	r3, [pc, #92]	@ (8005424 <HAL_UART_MspInit+0x51c>)
 80053c6:	2200      	movs	r2, #0
 80053c8:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80053ca:	4b16      	ldr	r3, [pc, #88]	@ (8005424 <HAL_UART_MspInit+0x51c>)
 80053cc:	2200      	movs	r2, #0
 80053ce:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80053d0:	4814      	ldr	r0, [pc, #80]	@ (8005424 <HAL_UART_MspInit+0x51c>)
 80053d2:	f002 f901 	bl	80075d8 <HAL_DMA_Init>
 80053d6:	4603      	mov	r3, r0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d001      	beq.n	80053e0 <HAL_UART_MspInit+0x4d8>
      Error_Handler();
 80053dc:	f7fc ff85 	bl	80022ea <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80053e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053e4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4a0e      	ldr	r2, [pc, #56]	@ (8005424 <HAL_UART_MspInit+0x51c>)
 80053ec:	67da      	str	r2, [r3, #124]	@ 0x7c
 80053ee:	4a0d      	ldr	r2, [pc, #52]	@ (8005424 <HAL_UART_MspInit+0x51c>)
 80053f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80053f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80053fc:	2200      	movs	r2, #0
 80053fe:	2100      	movs	r1, #0
 8005400:	2025      	movs	r0, #37	@ 0x25
 8005402:	f002 f83c 	bl	800747e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005406:	2025      	movs	r0, #37	@ 0x25
 8005408:	f002 f853 	bl	80074b2 <HAL_NVIC_EnableIRQ>
}
 800540c:	e1ad      	b.n	800576a <HAL_UART_MspInit+0x862>
 800540e:	bf00      	nop
 8005410:	40011000 	.word	0x40011000
 8005414:	58024400 	.word	0x58024400
 8005418:	58020000 	.word	0x58020000
 800541c:	24001280 	.word	0x24001280
 8005420:	40020040 	.word	0x40020040
 8005424:	240012f8 	.word	0x240012f8
 8005428:	40020058 	.word	0x40020058
  else if(uartHandle->Instance==USART3)
 800542c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005430:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a5f      	ldr	r2, [pc, #380]	@ (80055b8 <HAL_UART_MspInit+0x6b0>)
 800543a:	4293      	cmp	r3, r2
 800543c:	f040 80ca 	bne.w	80055d4 <HAL_UART_MspInit+0x6cc>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8005440:	f04f 0202 	mov.w	r2, #2
 8005444:	f04f 0300 	mov.w	r3, #0
 8005448:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800544c:	2300      	movs	r3, #0
 800544e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005452:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8005456:	4618      	mov	r0, r3
 8005458:	f006 f8e4 	bl	800b624 <HAL_RCCEx_PeriphCLKConfig>
 800545c:	4603      	mov	r3, r0
 800545e:	2b00      	cmp	r3, #0
 8005460:	d001      	beq.n	8005466 <HAL_UART_MspInit+0x55e>
      Error_Handler();
 8005462:	f7fc ff42 	bl	80022ea <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005466:	4b55      	ldr	r3, [pc, #340]	@ (80055bc <HAL_UART_MspInit+0x6b4>)
 8005468:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800546c:	4a53      	ldr	r2, [pc, #332]	@ (80055bc <HAL_UART_MspInit+0x6b4>)
 800546e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005472:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8005476:	4b51      	ldr	r3, [pc, #324]	@ (80055bc <HAL_UART_MspInit+0x6b4>)
 8005478:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800547c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005480:	617b      	str	r3, [r7, #20]
 8005482:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005484:	4b4d      	ldr	r3, [pc, #308]	@ (80055bc <HAL_UART_MspInit+0x6b4>)
 8005486:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800548a:	4a4c      	ldr	r2, [pc, #304]	@ (80055bc <HAL_UART_MspInit+0x6b4>)
 800548c:	f043 0308 	orr.w	r3, r3, #8
 8005490:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005494:	4b49      	ldr	r3, [pc, #292]	@ (80055bc <HAL_UART_MspInit+0x6b4>)
 8005496:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800549a:	f003 0308 	and.w	r3, r3, #8
 800549e:	613b      	str	r3, [r7, #16]
 80054a0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80054a2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80054a6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80054aa:	2302      	movs	r3, #2
 80054ac:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054b0:	2300      	movs	r3, #0
 80054b2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80054b6:	2300      	movs	r3, #0
 80054b8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80054bc:	2307      	movs	r3, #7
 80054be:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80054c2:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 80054c6:	4619      	mov	r1, r3
 80054c8:	483d      	ldr	r0, [pc, #244]	@ (80055c0 <HAL_UART_MspInit+0x6b8>)
 80054ca:	f004 fec1 	bl	800a250 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream6;
 80054ce:	4b3d      	ldr	r3, [pc, #244]	@ (80055c4 <HAL_UART_MspInit+0x6bc>)
 80054d0:	4a3d      	ldr	r2, [pc, #244]	@ (80055c8 <HAL_UART_MspInit+0x6c0>)
 80054d2:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 80054d4:	4b3b      	ldr	r3, [pc, #236]	@ (80055c4 <HAL_UART_MspInit+0x6bc>)
 80054d6:	222d      	movs	r2, #45	@ 0x2d
 80054d8:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80054da:	4b3a      	ldr	r3, [pc, #232]	@ (80055c4 <HAL_UART_MspInit+0x6bc>)
 80054dc:	2200      	movs	r2, #0
 80054de:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80054e0:	4b38      	ldr	r3, [pc, #224]	@ (80055c4 <HAL_UART_MspInit+0x6bc>)
 80054e2:	2200      	movs	r2, #0
 80054e4:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80054e6:	4b37      	ldr	r3, [pc, #220]	@ (80055c4 <HAL_UART_MspInit+0x6bc>)
 80054e8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80054ec:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80054ee:	4b35      	ldr	r3, [pc, #212]	@ (80055c4 <HAL_UART_MspInit+0x6bc>)
 80054f0:	2200      	movs	r2, #0
 80054f2:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80054f4:	4b33      	ldr	r3, [pc, #204]	@ (80055c4 <HAL_UART_MspInit+0x6bc>)
 80054f6:	2200      	movs	r2, #0
 80054f8:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80054fa:	4b32      	ldr	r3, [pc, #200]	@ (80055c4 <HAL_UART_MspInit+0x6bc>)
 80054fc:	2200      	movs	r2, #0
 80054fe:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005500:	4b30      	ldr	r3, [pc, #192]	@ (80055c4 <HAL_UART_MspInit+0x6bc>)
 8005502:	2200      	movs	r2, #0
 8005504:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005506:	4b2f      	ldr	r3, [pc, #188]	@ (80055c4 <HAL_UART_MspInit+0x6bc>)
 8005508:	2200      	movs	r2, #0
 800550a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800550c:	482d      	ldr	r0, [pc, #180]	@ (80055c4 <HAL_UART_MspInit+0x6bc>)
 800550e:	f002 f863 	bl	80075d8 <HAL_DMA_Init>
 8005512:	4603      	mov	r3, r0
 8005514:	2b00      	cmp	r3, #0
 8005516:	d001      	beq.n	800551c <HAL_UART_MspInit+0x614>
      Error_Handler();
 8005518:	f7fc fee7 	bl	80022ea <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800551c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005520:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4a27      	ldr	r2, [pc, #156]	@ (80055c4 <HAL_UART_MspInit+0x6bc>)
 8005528:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800552c:	4a25      	ldr	r2, [pc, #148]	@ (80055c4 <HAL_UART_MspInit+0x6bc>)
 800552e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005532:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream7;
 800553a:	4b24      	ldr	r3, [pc, #144]	@ (80055cc <HAL_UART_MspInit+0x6c4>)
 800553c:	4a24      	ldr	r2, [pc, #144]	@ (80055d0 <HAL_UART_MspInit+0x6c8>)
 800553e:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8005540:	4b22      	ldr	r3, [pc, #136]	@ (80055cc <HAL_UART_MspInit+0x6c4>)
 8005542:	222e      	movs	r2, #46	@ 0x2e
 8005544:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005546:	4b21      	ldr	r3, [pc, #132]	@ (80055cc <HAL_UART_MspInit+0x6c4>)
 8005548:	2240      	movs	r2, #64	@ 0x40
 800554a:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800554c:	4b1f      	ldr	r3, [pc, #124]	@ (80055cc <HAL_UART_MspInit+0x6c4>)
 800554e:	2200      	movs	r2, #0
 8005550:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005552:	4b1e      	ldr	r3, [pc, #120]	@ (80055cc <HAL_UART_MspInit+0x6c4>)
 8005554:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005558:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800555a:	4b1c      	ldr	r3, [pc, #112]	@ (80055cc <HAL_UART_MspInit+0x6c4>)
 800555c:	2200      	movs	r2, #0
 800555e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005560:	4b1a      	ldr	r3, [pc, #104]	@ (80055cc <HAL_UART_MspInit+0x6c4>)
 8005562:	2200      	movs	r2, #0
 8005564:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8005566:	4b19      	ldr	r3, [pc, #100]	@ (80055cc <HAL_UART_MspInit+0x6c4>)
 8005568:	2200      	movs	r2, #0
 800556a:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800556c:	4b17      	ldr	r3, [pc, #92]	@ (80055cc <HAL_UART_MspInit+0x6c4>)
 800556e:	2200      	movs	r2, #0
 8005570:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005572:	4b16      	ldr	r3, [pc, #88]	@ (80055cc <HAL_UART_MspInit+0x6c4>)
 8005574:	2200      	movs	r2, #0
 8005576:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8005578:	4814      	ldr	r0, [pc, #80]	@ (80055cc <HAL_UART_MspInit+0x6c4>)
 800557a:	f002 f82d 	bl	80075d8 <HAL_DMA_Init>
 800557e:	4603      	mov	r3, r0
 8005580:	2b00      	cmp	r3, #0
 8005582:	d001      	beq.n	8005588 <HAL_UART_MspInit+0x680>
      Error_Handler();
 8005584:	f7fc feb1 	bl	80022ea <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8005588:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800558c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a0e      	ldr	r2, [pc, #56]	@ (80055cc <HAL_UART_MspInit+0x6c4>)
 8005594:	67da      	str	r2, [r3, #124]	@ 0x7c
 8005596:	4a0d      	ldr	r2, [pc, #52]	@ (80055cc <HAL_UART_MspInit+0x6c4>)
 8005598:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800559c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80055a4:	2200      	movs	r2, #0
 80055a6:	2100      	movs	r1, #0
 80055a8:	2027      	movs	r0, #39	@ 0x27
 80055aa:	f001 ff68 	bl	800747e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80055ae:	2027      	movs	r0, #39	@ 0x27
 80055b0:	f001 ff7f 	bl	80074b2 <HAL_NVIC_EnableIRQ>
}
 80055b4:	e0d9      	b.n	800576a <HAL_UART_MspInit+0x862>
 80055b6:	bf00      	nop
 80055b8:	40004800 	.word	0x40004800
 80055bc:	58024400 	.word	0x58024400
 80055c0:	58020c00 	.word	0x58020c00
 80055c4:	24001370 	.word	0x24001370
 80055c8:	400200a0 	.word	0x400200a0
 80055cc:	240013e8 	.word	0x240013e8
 80055d0:	400200b8 	.word	0x400200b8
  else if(uartHandle->Instance==USART6)
 80055d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055d8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a64      	ldr	r2, [pc, #400]	@ (8005774 <HAL_UART_MspInit+0x86c>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	f040 80c1 	bne.w	800576a <HAL_UART_MspInit+0x862>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 80055e8:	f04f 0201 	mov.w	r2, #1
 80055ec:	f04f 0300 	mov.w	r3, #0
 80055f0:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 80055f4:	2300      	movs	r3, #0
 80055f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80055fa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80055fe:	4618      	mov	r0, r3
 8005600:	f006 f810 	bl	800b624 <HAL_RCCEx_PeriphCLKConfig>
 8005604:	4603      	mov	r3, r0
 8005606:	2b00      	cmp	r3, #0
 8005608:	d001      	beq.n	800560e <HAL_UART_MspInit+0x706>
      Error_Handler();
 800560a:	f7fc fe6e 	bl	80022ea <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 800560e:	4b5a      	ldr	r3, [pc, #360]	@ (8005778 <HAL_UART_MspInit+0x870>)
 8005610:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005614:	4a58      	ldr	r2, [pc, #352]	@ (8005778 <HAL_UART_MspInit+0x870>)
 8005616:	f043 0320 	orr.w	r3, r3, #32
 800561a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800561e:	4b56      	ldr	r3, [pc, #344]	@ (8005778 <HAL_UART_MspInit+0x870>)
 8005620:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005624:	f003 0320 	and.w	r3, r3, #32
 8005628:	60fb      	str	r3, [r7, #12]
 800562a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800562c:	4b52      	ldr	r3, [pc, #328]	@ (8005778 <HAL_UART_MspInit+0x870>)
 800562e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005632:	4a51      	ldr	r2, [pc, #324]	@ (8005778 <HAL_UART_MspInit+0x870>)
 8005634:	f043 0304 	orr.w	r3, r3, #4
 8005638:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800563c:	4b4e      	ldr	r3, [pc, #312]	@ (8005778 <HAL_UART_MspInit+0x870>)
 800563e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005642:	f003 0204 	and.w	r2, r3, #4
 8005646:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800564a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800564e:	601a      	str	r2, [r3, #0]
 8005650:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005654:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8005658:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800565a:	23c0      	movs	r3, #192	@ 0xc0
 800565c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005660:	2302      	movs	r3, #2
 8005662:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005666:	2300      	movs	r3, #0
 8005668:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800566c:	2300      	movs	r3, #0
 800566e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8005672:	2307      	movs	r3, #7
 8005674:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005678:	f107 03f4 	add.w	r3, r7, #244	@ 0xf4
 800567c:	4619      	mov	r1, r3
 800567e:	483f      	ldr	r0, [pc, #252]	@ (800577c <HAL_UART_MspInit+0x874>)
 8005680:	f004 fde6 	bl	800a250 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA1_Stream0;
 8005684:	4b3e      	ldr	r3, [pc, #248]	@ (8005780 <HAL_UART_MspInit+0x878>)
 8005686:	4a3f      	ldr	r2, [pc, #252]	@ (8005784 <HAL_UART_MspInit+0x87c>)
 8005688:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Request = DMA_REQUEST_USART6_RX;
 800568a:	4b3d      	ldr	r3, [pc, #244]	@ (8005780 <HAL_UART_MspInit+0x878>)
 800568c:	2247      	movs	r2, #71	@ 0x47
 800568e:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005690:	4b3b      	ldr	r3, [pc, #236]	@ (8005780 <HAL_UART_MspInit+0x878>)
 8005692:	2200      	movs	r2, #0
 8005694:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005696:	4b3a      	ldr	r3, [pc, #232]	@ (8005780 <HAL_UART_MspInit+0x878>)
 8005698:	2200      	movs	r2, #0
 800569a:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 800569c:	4b38      	ldr	r3, [pc, #224]	@ (8005780 <HAL_UART_MspInit+0x878>)
 800569e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80056a2:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80056a4:	4b36      	ldr	r3, [pc, #216]	@ (8005780 <HAL_UART_MspInit+0x878>)
 80056a6:	2200      	movs	r2, #0
 80056a8:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80056aa:	4b35      	ldr	r3, [pc, #212]	@ (8005780 <HAL_UART_MspInit+0x878>)
 80056ac:	2200      	movs	r2, #0
 80056ae:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 80056b0:	4b33      	ldr	r3, [pc, #204]	@ (8005780 <HAL_UART_MspInit+0x878>)
 80056b2:	2200      	movs	r2, #0
 80056b4:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 80056b6:	4b32      	ldr	r3, [pc, #200]	@ (8005780 <HAL_UART_MspInit+0x878>)
 80056b8:	2200      	movs	r2, #0
 80056ba:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80056bc:	4b30      	ldr	r3, [pc, #192]	@ (8005780 <HAL_UART_MspInit+0x878>)
 80056be:	2200      	movs	r2, #0
 80056c0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80056c2:	482f      	ldr	r0, [pc, #188]	@ (8005780 <HAL_UART_MspInit+0x878>)
 80056c4:	f001 ff88 	bl	80075d8 <HAL_DMA_Init>
 80056c8:	4603      	mov	r3, r0
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d001      	beq.n	80056d2 <HAL_UART_MspInit+0x7ca>
      Error_Handler();
 80056ce:	f7fc fe0c 	bl	80022ea <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 80056d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056d6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a28      	ldr	r2, [pc, #160]	@ (8005780 <HAL_UART_MspInit+0x878>)
 80056de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80056e2:	4a27      	ldr	r2, [pc, #156]	@ (8005780 <HAL_UART_MspInit+0x878>)
 80056e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056e8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart6_tx.Instance = DMA1_Stream1;
 80056f0:	4b25      	ldr	r3, [pc, #148]	@ (8005788 <HAL_UART_MspInit+0x880>)
 80056f2:	4a26      	ldr	r2, [pc, #152]	@ (800578c <HAL_UART_MspInit+0x884>)
 80056f4:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Request = DMA_REQUEST_USART6_TX;
 80056f6:	4b24      	ldr	r3, [pc, #144]	@ (8005788 <HAL_UART_MspInit+0x880>)
 80056f8:	2248      	movs	r2, #72	@ 0x48
 80056fa:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80056fc:	4b22      	ldr	r3, [pc, #136]	@ (8005788 <HAL_UART_MspInit+0x880>)
 80056fe:	2240      	movs	r2, #64	@ 0x40
 8005700:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005702:	4b21      	ldr	r3, [pc, #132]	@ (8005788 <HAL_UART_MspInit+0x880>)
 8005704:	2200      	movs	r2, #0
 8005706:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005708:	4b1f      	ldr	r3, [pc, #124]	@ (8005788 <HAL_UART_MspInit+0x880>)
 800570a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800570e:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005710:	4b1d      	ldr	r3, [pc, #116]	@ (8005788 <HAL_UART_MspInit+0x880>)
 8005712:	2200      	movs	r2, #0
 8005714:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005716:	4b1c      	ldr	r3, [pc, #112]	@ (8005788 <HAL_UART_MspInit+0x880>)
 8005718:	2200      	movs	r2, #0
 800571a:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 800571c:	4b1a      	ldr	r3, [pc, #104]	@ (8005788 <HAL_UART_MspInit+0x880>)
 800571e:	2200      	movs	r2, #0
 8005720:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005722:	4b19      	ldr	r3, [pc, #100]	@ (8005788 <HAL_UART_MspInit+0x880>)
 8005724:	2200      	movs	r2, #0
 8005726:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005728:	4b17      	ldr	r3, [pc, #92]	@ (8005788 <HAL_UART_MspInit+0x880>)
 800572a:	2200      	movs	r2, #0
 800572c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 800572e:	4816      	ldr	r0, [pc, #88]	@ (8005788 <HAL_UART_MspInit+0x880>)
 8005730:	f001 ff52 	bl	80075d8 <HAL_DMA_Init>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d001      	beq.n	800573e <HAL_UART_MspInit+0x836>
      Error_Handler();
 800573a:	f7fc fdd6 	bl	80022ea <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart6_tx);
 800573e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005742:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	4a0f      	ldr	r2, [pc, #60]	@ (8005788 <HAL_UART_MspInit+0x880>)
 800574a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800574c:	4a0e      	ldr	r2, [pc, #56]	@ (8005788 <HAL_UART_MspInit+0x880>)
 800574e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005752:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800575a:	2200      	movs	r2, #0
 800575c:	2100      	movs	r1, #0
 800575e:	2047      	movs	r0, #71	@ 0x47
 8005760:	f001 fe8d 	bl	800747e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8005764:	2047      	movs	r0, #71	@ 0x47
 8005766:	f001 fea4 	bl	80074b2 <HAL_NVIC_EnableIRQ>
}
 800576a:	bf00      	nop
 800576c:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8005770:	46bd      	mov	sp, r7
 8005772:	bd80      	pop	{r7, pc}
 8005774:	40011400 	.word	0x40011400
 8005778:	58024400 	.word	0x58024400
 800577c:	58020800 	.word	0x58020800
 8005780:	24001460 	.word	0x24001460
 8005784:	40020010 	.word	0x40020010
 8005788:	240014d8 	.word	0x240014d8
 800578c:	40020028 	.word	0x40020028

08005790 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
    ldr   sp, =_estack      /* set stack pointer */
 8005790:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80057cc <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8005794:	f7ff f862 	bl	800485c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005798:	f7fe ffc0 	bl	800471c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800579c:	480c      	ldr	r0, [pc, #48]	@ (80057d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800579e:	490d      	ldr	r1, [pc, #52]	@ (80057d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80057a0:	4a0d      	ldr	r2, [pc, #52]	@ (80057d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80057a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80057a4:	e002      	b.n	80057ac <LoopCopyDataInit>

080057a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80057a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80057a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80057aa:	3304      	adds	r3, #4

080057ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80057ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80057ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80057b0:	d3f9      	bcc.n	80057a6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80057b2:	4a0a      	ldr	r2, [pc, #40]	@ (80057dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80057b4:	4c0a      	ldr	r4, [pc, #40]	@ (80057e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80057b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80057b8:	e001      	b.n	80057be <LoopFillZerobss>

080057ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80057ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80057bc:	3204      	adds	r2, #4

080057be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80057be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80057c0:	d3fb      	bcc.n	80057ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80057c2:	f00d fa0b 	bl	8012bdc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80057c6:	f7fc f98b 	bl	8001ae0 <main>
  bx  lr
 80057ca:	4770      	bx	lr
    ldr   sp, =_estack      /* set stack pointer */
 80057cc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80057d0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80057d4:	24000208 	.word	0x24000208
  ldr r2, =_sidata
 80057d8:	08017ae0 	.word	0x08017ae0
  ldr r2, =_sbss
 80057dc:	24000208 	.word	0x24000208
  ldr r4, =_ebss
 80057e0:	240016a0 	.word	0x240016a0

080057e4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80057e4:	e7fe      	b.n	80057e4 <ADC3_IRQHandler>
	...

080057e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b082      	sub	sp, #8
 80057ec:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80057ee:	2003      	movs	r0, #3
 80057f0:	f001 fe3a 	bl	8007468 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80057f4:	f005 fd40 	bl	800b278 <HAL_RCC_GetSysClockFreq>
 80057f8:	4602      	mov	r2, r0
 80057fa:	4b15      	ldr	r3, [pc, #84]	@ (8005850 <HAL_Init+0x68>)
 80057fc:	699b      	ldr	r3, [r3, #24]
 80057fe:	0a1b      	lsrs	r3, r3, #8
 8005800:	f003 030f 	and.w	r3, r3, #15
 8005804:	4913      	ldr	r1, [pc, #76]	@ (8005854 <HAL_Init+0x6c>)
 8005806:	5ccb      	ldrb	r3, [r1, r3]
 8005808:	f003 031f 	and.w	r3, r3, #31
 800580c:	fa22 f303 	lsr.w	r3, r2, r3
 8005810:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005812:	4b0f      	ldr	r3, [pc, #60]	@ (8005850 <HAL_Init+0x68>)
 8005814:	699b      	ldr	r3, [r3, #24]
 8005816:	f003 030f 	and.w	r3, r3, #15
 800581a:	4a0e      	ldr	r2, [pc, #56]	@ (8005854 <HAL_Init+0x6c>)
 800581c:	5cd3      	ldrb	r3, [r2, r3]
 800581e:	f003 031f 	and.w	r3, r3, #31
 8005822:	687a      	ldr	r2, [r7, #4]
 8005824:	fa22 f303 	lsr.w	r3, r2, r3
 8005828:	4a0b      	ldr	r2, [pc, #44]	@ (8005858 <HAL_Init+0x70>)
 800582a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800582c:	4a0b      	ldr	r2, [pc, #44]	@ (800585c <HAL_Init+0x74>)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005832:	200f      	movs	r0, #15
 8005834:	f000 f814 	bl	8005860 <HAL_InitTick>
 8005838:	4603      	mov	r3, r0
 800583a:	2b00      	cmp	r3, #0
 800583c:	d001      	beq.n	8005842 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e002      	b.n	8005848 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005842:	f7fe fdd7 	bl	80043f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005846:	2300      	movs	r3, #0
}
 8005848:	4618      	mov	r0, r3
 800584a:	3708      	adds	r7, #8
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}
 8005850:	58024400 	.word	0x58024400
 8005854:	08016cb0 	.word	0x08016cb0
 8005858:	24000030 	.word	0x24000030
 800585c:	2400002c 	.word	0x2400002c

08005860 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b082      	sub	sp, #8
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005868:	4b15      	ldr	r3, [pc, #84]	@ (80058c0 <HAL_InitTick+0x60>)
 800586a:	781b      	ldrb	r3, [r3, #0]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d101      	bne.n	8005874 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8005870:	2301      	movs	r3, #1
 8005872:	e021      	b.n	80058b8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8005874:	4b13      	ldr	r3, [pc, #76]	@ (80058c4 <HAL_InitTick+0x64>)
 8005876:	681a      	ldr	r2, [r3, #0]
 8005878:	4b11      	ldr	r3, [pc, #68]	@ (80058c0 <HAL_InitTick+0x60>)
 800587a:	781b      	ldrb	r3, [r3, #0]
 800587c:	4619      	mov	r1, r3
 800587e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005882:	fbb3 f3f1 	udiv	r3, r3, r1
 8005886:	fbb2 f3f3 	udiv	r3, r2, r3
 800588a:	4618      	mov	r0, r3
 800588c:	f001 fe1f 	bl	80074ce <HAL_SYSTICK_Config>
 8005890:	4603      	mov	r3, r0
 8005892:	2b00      	cmp	r3, #0
 8005894:	d001      	beq.n	800589a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8005896:	2301      	movs	r3, #1
 8005898:	e00e      	b.n	80058b8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2b0f      	cmp	r3, #15
 800589e:	d80a      	bhi.n	80058b6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80058a0:	2200      	movs	r2, #0
 80058a2:	6879      	ldr	r1, [r7, #4]
 80058a4:	f04f 30ff 	mov.w	r0, #4294967295
 80058a8:	f001 fde9 	bl	800747e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80058ac:	4a06      	ldr	r2, [pc, #24]	@ (80058c8 <HAL_InitTick+0x68>)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80058b2:	2300      	movs	r3, #0
 80058b4:	e000      	b.n	80058b8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80058b6:	2301      	movs	r3, #1
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	3708      	adds	r7, #8
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}
 80058c0:	2400003c 	.word	0x2400003c
 80058c4:	2400002c 	.word	0x2400002c
 80058c8:	24000038 	.word	0x24000038

080058cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80058cc:	b480      	push	{r7}
 80058ce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80058d0:	4b06      	ldr	r3, [pc, #24]	@ (80058ec <HAL_IncTick+0x20>)
 80058d2:	781b      	ldrb	r3, [r3, #0]
 80058d4:	461a      	mov	r2, r3
 80058d6:	4b06      	ldr	r3, [pc, #24]	@ (80058f0 <HAL_IncTick+0x24>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4413      	add	r3, r2
 80058dc:	4a04      	ldr	r2, [pc, #16]	@ (80058f0 <HAL_IncTick+0x24>)
 80058de:	6013      	str	r3, [r2, #0]
}
 80058e0:	bf00      	nop
 80058e2:	46bd      	mov	sp, r7
 80058e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e8:	4770      	bx	lr
 80058ea:	bf00      	nop
 80058ec:	2400003c 	.word	0x2400003c
 80058f0:	24001550 	.word	0x24001550

080058f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80058f4:	b480      	push	{r7}
 80058f6:	af00      	add	r7, sp, #0
  return uwTick;
 80058f8:	4b03      	ldr	r3, [pc, #12]	@ (8005908 <HAL_GetTick+0x14>)
 80058fa:	681b      	ldr	r3, [r3, #0]
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	46bd      	mov	sp, r7
 8005900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005904:	4770      	bx	lr
 8005906:	bf00      	nop
 8005908:	24001550 	.word	0x24001550

0800590c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b084      	sub	sp, #16
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005914:	f7ff ffee 	bl	80058f4 <HAL_GetTick>
 8005918:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005924:	d005      	beq.n	8005932 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005926:	4b0a      	ldr	r3, [pc, #40]	@ (8005950 <HAL_Delay+0x44>)
 8005928:	781b      	ldrb	r3, [r3, #0]
 800592a:	461a      	mov	r2, r3
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	4413      	add	r3, r2
 8005930:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005932:	bf00      	nop
 8005934:	f7ff ffde 	bl	80058f4 <HAL_GetTick>
 8005938:	4602      	mov	r2, r0
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	1ad3      	subs	r3, r2, r3
 800593e:	68fa      	ldr	r2, [r7, #12]
 8005940:	429a      	cmp	r2, r3
 8005942:	d8f7      	bhi.n	8005934 <HAL_Delay+0x28>
  {
  }
}
 8005944:	bf00      	nop
 8005946:	bf00      	nop
 8005948:	3710      	adds	r7, #16
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
 800594e:	bf00      	nop
 8005950:	2400003c 	.word	0x2400003c

08005954 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8005954:	b480      	push	{r7}
 8005956:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8005958:	4b03      	ldr	r3, [pc, #12]	@ (8005968 <HAL_GetREVID+0x14>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	0c1b      	lsrs	r3, r3, #16
}
 800595e:	4618      	mov	r0, r3
 8005960:	46bd      	mov	sp, r7
 8005962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005966:	4770      	bx	lr
 8005968:	5c001000 	.word	0x5c001000

0800596c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800596c:	b480      	push	{r7}
 800596e:	b083      	sub	sp, #12
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
 8005974:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	431a      	orrs	r2, r3
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	609a      	str	r2, [r3, #8]
}
 8005986:	bf00      	nop
 8005988:	370c      	adds	r7, #12
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr

08005992 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005992:	b480      	push	{r7}
 8005994:	b083      	sub	sp, #12
 8005996:	af00      	add	r7, sp, #0
 8005998:	6078      	str	r0, [r7, #4]
 800599a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	431a      	orrs	r2, r3
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	609a      	str	r2, [r3, #8]
}
 80059ac:	bf00      	nop
 80059ae:	370c      	adds	r7, #12
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr

080059b8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b083      	sub	sp, #12
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	370c      	adds	r7, #12
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr

080059d4 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b087      	sub	sp, #28
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d107      	bne.n	80059f8 <LL_ADC_SetChannelPreselection+0x24>
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	0e9b      	lsrs	r3, r3, #26
 80059ec:	f003 031f 	and.w	r3, r3, #31
 80059f0:	2201      	movs	r2, #1
 80059f2:	fa02 f303 	lsl.w	r3, r2, r3
 80059f6:	e015      	b.n	8005a24 <LL_ADC_SetChannelPreselection+0x50>
 80059f8:	683b      	ldr	r3, [r7, #0]
 80059fa:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	fa93 f3a3 	rbit	r3, r3
 8005a02:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005a08:	697b      	ldr	r3, [r7, #20]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d101      	bne.n	8005a12 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 8005a0e:	2320      	movs	r3, #32
 8005a10:	e003      	b.n	8005a1a <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	fab3 f383 	clz	r3, r3
 8005a18:	b2db      	uxtb	r3, r3
 8005a1a:	f003 031f 	and.w	r3, r3, #31
 8005a1e:	2201      	movs	r2, #1
 8005a20:	fa02 f303 	lsl.w	r3, r2, r3
 8005a24:	687a      	ldr	r2, [r7, #4]
 8005a26:	69d2      	ldr	r2, [r2, #28]
 8005a28:	431a      	orrs	r2, r3
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 8005a2e:	bf00      	nop
 8005a30:	371c      	adds	r7, #28
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr

08005a3a <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005a3a:	b480      	push	{r7}
 8005a3c:	b087      	sub	sp, #28
 8005a3e:	af00      	add	r7, sp, #0
 8005a40:	60f8      	str	r0, [r7, #12]
 8005a42:	60b9      	str	r1, [r7, #8]
 8005a44:	607a      	str	r2, [r7, #4]
 8005a46:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	3360      	adds	r3, #96	@ 0x60
 8005a4c:	461a      	mov	r2, r3
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	009b      	lsls	r3, r3, #2
 8005a52:	4413      	add	r3, r2
 8005a54:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8005a56:	697b      	ldr	r3, [r7, #20]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	430b      	orrs	r3, r1
 8005a68:	431a      	orrs	r2, r3
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8005a6e:	bf00      	nop
 8005a70:	371c      	adds	r7, #28
 8005a72:	46bd      	mov	sp, r7
 8005a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a78:	4770      	bx	lr

08005a7a <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8005a7a:	b480      	push	{r7}
 8005a7c:	b085      	sub	sp, #20
 8005a7e:	af00      	add	r7, sp, #0
 8005a80:	60f8      	str	r0, [r7, #12]
 8005a82:	60b9      	str	r1, [r7, #8]
 8005a84:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	691b      	ldr	r3, [r3, #16]
 8005a8a:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	f003 031f 	and.w	r3, r3, #31
 8005a94:	6879      	ldr	r1, [r7, #4]
 8005a96:	fa01 f303 	lsl.w	r3, r1, r3
 8005a9a:	431a      	orrs	r2, r3
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	611a      	str	r2, [r3, #16]
}
 8005aa0:	bf00      	nop
 8005aa2:	3714      	adds	r7, #20
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aaa:	4770      	bx	lr

08005aac <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b087      	sub	sp, #28
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	60f8      	str	r0, [r7, #12]
 8005ab4:	60b9      	str	r1, [r7, #8]
 8005ab6:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	3360      	adds	r3, #96	@ 0x60
 8005abc:	461a      	mov	r2, r3
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	009b      	lsls	r3, r3, #2
 8005ac2:	4413      	add	r3, r2
 8005ac4:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8005ac6:	697b      	ldr	r3, [r7, #20]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	431a      	orrs	r2, r3
 8005ad2:	697b      	ldr	r3, [r7, #20]
 8005ad4:	601a      	str	r2, [r3, #0]
  }
}
 8005ad6:	bf00      	nop
 8005ad8:	371c      	adds	r7, #28
 8005ada:	46bd      	mov	sp, r7
 8005adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae0:	4770      	bx	lr

08005ae2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005ae2:	b480      	push	{r7}
 8005ae4:	b083      	sub	sp, #12
 8005ae6:	af00      	add	r7, sp, #0
 8005ae8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	68db      	ldr	r3, [r3, #12]
 8005aee:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d101      	bne.n	8005afa <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005af6:	2301      	movs	r3, #1
 8005af8:	e000      	b.n	8005afc <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005afa:	2300      	movs	r3, #0
}
 8005afc:	4618      	mov	r0, r3
 8005afe:	370c      	adds	r7, #12
 8005b00:	46bd      	mov	sp, r7
 8005b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b06:	4770      	bx	lr

08005b08 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b087      	sub	sp, #28
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	60f8      	str	r0, [r7, #12]
 8005b10:	60b9      	str	r1, [r7, #8]
 8005b12:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	3330      	adds	r3, #48	@ 0x30
 8005b18:	461a      	mov	r2, r3
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	0a1b      	lsrs	r3, r3, #8
 8005b1e:	009b      	lsls	r3, r3, #2
 8005b20:	f003 030c 	and.w	r3, r3, #12
 8005b24:	4413      	add	r3, r2
 8005b26:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	f003 031f 	and.w	r3, r3, #31
 8005b32:	211f      	movs	r1, #31
 8005b34:	fa01 f303 	lsl.w	r3, r1, r3
 8005b38:	43db      	mvns	r3, r3
 8005b3a:	401a      	ands	r2, r3
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	0e9b      	lsrs	r3, r3, #26
 8005b40:	f003 011f 	and.w	r1, r3, #31
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	f003 031f 	and.w	r3, r3, #31
 8005b4a:	fa01 f303 	lsl.w	r3, r1, r3
 8005b4e:	431a      	orrs	r2, r3
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005b54:	bf00      	nop
 8005b56:	371c      	adds	r7, #28
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr

08005b60 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b087      	sub	sp, #28
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	60f8      	str	r0, [r7, #12]
 8005b68:	60b9      	str	r1, [r7, #8]
 8005b6a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	3314      	adds	r3, #20
 8005b70:	461a      	mov	r2, r3
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	0e5b      	lsrs	r3, r3, #25
 8005b76:	009b      	lsls	r3, r3, #2
 8005b78:	f003 0304 	and.w	r3, r3, #4
 8005b7c:	4413      	add	r3, r2
 8005b7e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	0d1b      	lsrs	r3, r3, #20
 8005b88:	f003 031f 	and.w	r3, r3, #31
 8005b8c:	2107      	movs	r1, #7
 8005b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8005b92:	43db      	mvns	r3, r3
 8005b94:	401a      	ands	r2, r3
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	0d1b      	lsrs	r3, r3, #20
 8005b9a:	f003 031f 	and.w	r3, r3, #31
 8005b9e:	6879      	ldr	r1, [r7, #4]
 8005ba0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ba4:	431a      	orrs	r2, r3
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005baa:	bf00      	nop
 8005bac:	371c      	adds	r7, #28
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr
	...

08005bb8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005bb8:	b480      	push	{r7}
 8005bba:	b085      	sub	sp, #20
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	60f8      	str	r0, [r7, #12]
 8005bc0:	60b9      	str	r1, [r7, #8]
 8005bc2:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8005bca:	68bb      	ldr	r3, [r7, #8]
 8005bcc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005bd0:	43db      	mvns	r3, r3
 8005bd2:	401a      	ands	r2, r3
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	f003 0318 	and.w	r3, r3, #24
 8005bda:	4908      	ldr	r1, [pc, #32]	@ (8005bfc <LL_ADC_SetChannelSingleDiff+0x44>)
 8005bdc:	40d9      	lsrs	r1, r3
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	400b      	ands	r3, r1
 8005be2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005be6:	431a      	orrs	r2, r3
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8005bee:	bf00      	nop
 8005bf0:	3714      	adds	r7, #20
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf8:	4770      	bx	lr
 8005bfa:	bf00      	nop
 8005bfc:	000fffff 	.word	0x000fffff

08005c00 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b083      	sub	sp, #12
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	f003 031f 	and.w	r3, r3, #31
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	370c      	adds	r7, #12
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr

08005c1c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b083      	sub	sp, #12
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	370c      	adds	r7, #12
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr

08005c38 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	689a      	ldr	r2, [r3, #8]
 8005c44:	4b04      	ldr	r3, [pc, #16]	@ (8005c58 <LL_ADC_DisableDeepPowerDown+0x20>)
 8005c46:	4013      	ands	r3, r2
 8005c48:	687a      	ldr	r2, [r7, #4]
 8005c4a:	6093      	str	r3, [r2, #8]
}
 8005c4c:	bf00      	nop
 8005c4e:	370c      	adds	r7, #12
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr
 8005c58:	5fffffc0 	.word	0x5fffffc0

08005c5c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b083      	sub	sp, #12
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	689b      	ldr	r3, [r3, #8]
 8005c68:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005c6c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005c70:	d101      	bne.n	8005c76 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8005c72:	2301      	movs	r3, #1
 8005c74:	e000      	b.n	8005c78 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005c76:	2300      	movs	r3, #0
}
 8005c78:	4618      	mov	r0, r3
 8005c7a:	370c      	adds	r7, #12
 8005c7c:	46bd      	mov	sp, r7
 8005c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c82:	4770      	bx	lr

08005c84 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b083      	sub	sp, #12
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	689a      	ldr	r2, [r3, #8]
 8005c90:	4b05      	ldr	r3, [pc, #20]	@ (8005ca8 <LL_ADC_EnableInternalRegulator+0x24>)
 8005c92:	4013      	ands	r3, r2
 8005c94:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005c9c:	bf00      	nop
 8005c9e:	370c      	adds	r7, #12
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr
 8005ca8:	6fffffc0 	.word	0x6fffffc0

08005cac <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b083      	sub	sp, #12
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	689b      	ldr	r3, [r3, #8]
 8005cb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005cc0:	d101      	bne.n	8005cc6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e000      	b.n	8005cc8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005cc6:	2300      	movs	r3, #0
}
 8005cc8:	4618      	mov	r0, r3
 8005cca:	370c      	adds	r7, #12
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr

08005cd4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	689a      	ldr	r2, [r3, #8]
 8005ce0:	4b05      	ldr	r3, [pc, #20]	@ (8005cf8 <LL_ADC_Enable+0x24>)
 8005ce2:	4013      	ands	r3, r2
 8005ce4:	f043 0201 	orr.w	r2, r3, #1
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005cec:	bf00      	nop
 8005cee:	370c      	adds	r7, #12
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf6:	4770      	bx	lr
 8005cf8:	7fffffc0 	.word	0x7fffffc0

08005cfc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b083      	sub	sp, #12
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	689a      	ldr	r2, [r3, #8]
 8005d08:	4b05      	ldr	r3, [pc, #20]	@ (8005d20 <LL_ADC_Disable+0x24>)
 8005d0a:	4013      	ands	r3, r2
 8005d0c:	f043 0202 	orr.w	r2, r3, #2
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8005d14:	bf00      	nop
 8005d16:	370c      	adds	r7, #12
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr
 8005d20:	7fffffc0 	.word	0x7fffffc0

08005d24 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b083      	sub	sp, #12
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	f003 0301 	and.w	r3, r3, #1
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d101      	bne.n	8005d3c <LL_ADC_IsEnabled+0x18>
 8005d38:	2301      	movs	r3, #1
 8005d3a:	e000      	b.n	8005d3e <LL_ADC_IsEnabled+0x1a>
 8005d3c:	2300      	movs	r3, #0
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	370c      	adds	r7, #12
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr

08005d4a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8005d4a:	b480      	push	{r7}
 8005d4c:	b083      	sub	sp, #12
 8005d4e:	af00      	add	r7, sp, #0
 8005d50:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	689b      	ldr	r3, [r3, #8]
 8005d56:	f003 0302 	and.w	r3, r3, #2
 8005d5a:	2b02      	cmp	r3, #2
 8005d5c:	d101      	bne.n	8005d62 <LL_ADC_IsDisableOngoing+0x18>
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e000      	b.n	8005d64 <LL_ADC_IsDisableOngoing+0x1a>
 8005d62:	2300      	movs	r3, #0
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	370c      	adds	r7, #12
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr

08005d70 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b083      	sub	sp, #12
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	689a      	ldr	r2, [r3, #8]
 8005d7c:	4b05      	ldr	r3, [pc, #20]	@ (8005d94 <LL_ADC_REG_StartConversion+0x24>)
 8005d7e:	4013      	ands	r3, r2
 8005d80:	f043 0204 	orr.w	r2, r3, #4
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005d88:	bf00      	nop
 8005d8a:	370c      	adds	r7, #12
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d92:	4770      	bx	lr
 8005d94:	7fffffc0 	.word	0x7fffffc0

08005d98 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8005d98:	b480      	push	{r7}
 8005d9a:	b083      	sub	sp, #12
 8005d9c:	af00      	add	r7, sp, #0
 8005d9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	689a      	ldr	r2, [r3, #8]
 8005da4:	4b05      	ldr	r3, [pc, #20]	@ (8005dbc <LL_ADC_REG_StopConversion+0x24>)
 8005da6:	4013      	ands	r3, r2
 8005da8:	f043 0210 	orr.w	r2, r3, #16
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8005db0:	bf00      	nop
 8005db2:	370c      	adds	r7, #12
 8005db4:	46bd      	mov	sp, r7
 8005db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dba:	4770      	bx	lr
 8005dbc:	7fffffc0 	.word	0x7fffffc0

08005dc0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b083      	sub	sp, #12
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	f003 0304 	and.w	r3, r3, #4
 8005dd0:	2b04      	cmp	r3, #4
 8005dd2:	d101      	bne.n	8005dd8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	e000      	b.n	8005dda <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005dd8:	2300      	movs	r3, #0
}
 8005dda:	4618      	mov	r0, r3
 8005ddc:	370c      	adds	r7, #12
 8005dde:	46bd      	mov	sp, r7
 8005de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de4:	4770      	bx	lr
	...

08005de8 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b083      	sub	sp, #12
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	689a      	ldr	r2, [r3, #8]
 8005df4:	4b05      	ldr	r3, [pc, #20]	@ (8005e0c <LL_ADC_INJ_StopConversion+0x24>)
 8005df6:	4013      	ands	r3, r2
 8005df8:	f043 0220 	orr.w	r2, r3, #32
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8005e00:	bf00      	nop
 8005e02:	370c      	adds	r7, #12
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr
 8005e0c:	7fffffc0 	.word	0x7fffffc0

08005e10 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b083      	sub	sp, #12
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	689b      	ldr	r3, [r3, #8]
 8005e1c:	f003 0308 	and.w	r3, r3, #8
 8005e20:	2b08      	cmp	r3, #8
 8005e22:	d101      	bne.n	8005e28 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005e24:	2301      	movs	r3, #1
 8005e26:	e000      	b.n	8005e2a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005e28:	2300      	movs	r3, #0
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	370c      	adds	r7, #12
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e34:	4770      	bx	lr
	...

08005e38 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005e38:	b590      	push	{r4, r7, lr}
 8005e3a:	b089      	sub	sp, #36	@ 0x24
 8005e3c:	af00      	add	r7, sp, #0
 8005e3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005e40:	2300      	movs	r3, #0
 8005e42:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005e44:	2300      	movs	r3, #0
 8005e46:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d101      	bne.n	8005e52 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e18f      	b.n	8006172 <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d109      	bne.n	8005e74 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005e60:	6878      	ldr	r0, [r7, #4]
 8005e62:	f7fb f937 	bl	80010d4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4618      	mov	r0, r3
 8005e7a:	f7ff feef 	bl	8005c5c <LL_ADC_IsDeepPowerDownEnabled>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d004      	beq.n	8005e8e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f7ff fed5 	bl	8005c38 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4618      	mov	r0, r3
 8005e94:	f7ff ff0a 	bl	8005cac <LL_ADC_IsInternalRegulatorEnabled>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d114      	bne.n	8005ec8 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f7ff feee 	bl	8005c84 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005ea8:	4b87      	ldr	r3, [pc, #540]	@ (80060c8 <HAL_ADC_Init+0x290>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	099b      	lsrs	r3, r3, #6
 8005eae:	4a87      	ldr	r2, [pc, #540]	@ (80060cc <HAL_ADC_Init+0x294>)
 8005eb0:	fba2 2303 	umull	r2, r3, r2, r3
 8005eb4:	099b      	lsrs	r3, r3, #6
 8005eb6:	3301      	adds	r3, #1
 8005eb8:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005eba:	e002      	b.n	8005ec2 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	3b01      	subs	r3, #1
 8005ec0:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d1f9      	bne.n	8005ebc <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f7ff feed 	bl	8005cac <LL_ADC_IsInternalRegulatorEnabled>
 8005ed2:	4603      	mov	r3, r0
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d10d      	bne.n	8005ef4 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005edc:	f043 0210 	orr.w	r2, r3, #16
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ee8:	f043 0201 	orr.w	r2, r3, #1
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4618      	mov	r0, r3
 8005efa:	f7ff ff61 	bl	8005dc0 <LL_ADC_REG_IsConversionOngoing>
 8005efe:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f04:	f003 0310 	and.w	r3, r3, #16
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	f040 8129 	bne.w	8006160 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	f040 8125 	bne.w	8006160 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f1a:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005f1e:	f043 0202 	orr.w	r2, r3, #2
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	f7ff fefa 	bl	8005d24 <LL_ADC_IsEnabled>
 8005f30:	4603      	mov	r3, r0
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d136      	bne.n	8005fa4 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a65      	ldr	r2, [pc, #404]	@ (80060d0 <HAL_ADC_Init+0x298>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d004      	beq.n	8005f4a <HAL_ADC_Init+0x112>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a63      	ldr	r2, [pc, #396]	@ (80060d4 <HAL_ADC_Init+0x29c>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d10e      	bne.n	8005f68 <HAL_ADC_Init+0x130>
 8005f4a:	4861      	ldr	r0, [pc, #388]	@ (80060d0 <HAL_ADC_Init+0x298>)
 8005f4c:	f7ff feea 	bl	8005d24 <LL_ADC_IsEnabled>
 8005f50:	4604      	mov	r4, r0
 8005f52:	4860      	ldr	r0, [pc, #384]	@ (80060d4 <HAL_ADC_Init+0x29c>)
 8005f54:	f7ff fee6 	bl	8005d24 <LL_ADC_IsEnabled>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	4323      	orrs	r3, r4
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	bf0c      	ite	eq
 8005f60:	2301      	moveq	r3, #1
 8005f62:	2300      	movne	r3, #0
 8005f64:	b2db      	uxtb	r3, r3
 8005f66:	e008      	b.n	8005f7a <HAL_ADC_Init+0x142>
 8005f68:	485b      	ldr	r0, [pc, #364]	@ (80060d8 <HAL_ADC_Init+0x2a0>)
 8005f6a:	f7ff fedb 	bl	8005d24 <LL_ADC_IsEnabled>
 8005f6e:	4603      	mov	r3, r0
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	bf0c      	ite	eq
 8005f74:	2301      	moveq	r3, #1
 8005f76:	2300      	movne	r3, #0
 8005f78:	b2db      	uxtb	r3, r3
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d012      	beq.n	8005fa4 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a53      	ldr	r2, [pc, #332]	@ (80060d0 <HAL_ADC_Init+0x298>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d004      	beq.n	8005f92 <HAL_ADC_Init+0x15a>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4a51      	ldr	r2, [pc, #324]	@ (80060d4 <HAL_ADC_Init+0x29c>)
 8005f8e:	4293      	cmp	r3, r2
 8005f90:	d101      	bne.n	8005f96 <HAL_ADC_Init+0x15e>
 8005f92:	4a52      	ldr	r2, [pc, #328]	@ (80060dc <HAL_ADC_Init+0x2a4>)
 8005f94:	e000      	b.n	8005f98 <HAL_ADC_Init+0x160>
 8005f96:	4a52      	ldr	r2, [pc, #328]	@ (80060e0 <HAL_ADC_Init+0x2a8>)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	4619      	mov	r1, r3
 8005f9e:	4610      	mov	r0, r2
 8005fa0:	f7ff fce4 	bl	800596c <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8005fa4:	f7ff fcd6 	bl	8005954 <HAL_GetREVID>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d914      	bls.n	8005fdc <HAL_ADC_Init+0x1a4>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	689b      	ldr	r3, [r3, #8]
 8005fb6:	2b10      	cmp	r3, #16
 8005fb8:	d110      	bne.n	8005fdc <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	7d5b      	ldrb	r3, [r3, #21]
 8005fbe:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005fc4:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8005fca:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	7f1b      	ldrb	r3, [r3, #28]
 8005fd0:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8005fd2:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005fd4:	f043 030c 	orr.w	r3, r3, #12
 8005fd8:	61bb      	str	r3, [r7, #24]
 8005fda:	e00d      	b.n	8005ff8 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	7d5b      	ldrb	r3, [r3, #21]
 8005fe0:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005fe6:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8005fec:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	7f1b      	ldrb	r3, [r3, #28]
 8005ff2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	7f1b      	ldrb	r3, [r3, #28]
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	d106      	bne.n	800600e <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	6a1b      	ldr	r3, [r3, #32]
 8006004:	3b01      	subs	r3, #1
 8006006:	045b      	lsls	r3, r3, #17
 8006008:	69ba      	ldr	r2, [r7, #24]
 800600a:	4313      	orrs	r3, r2
 800600c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006012:	2b00      	cmp	r3, #0
 8006014:	d009      	beq.n	800602a <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800601a:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006022:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8006024:	69ba      	ldr	r2, [r7, #24]
 8006026:	4313      	orrs	r3, r2
 8006028:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	68da      	ldr	r2, [r3, #12]
 8006030:	4b2c      	ldr	r3, [pc, #176]	@ (80060e4 <HAL_ADC_Init+0x2ac>)
 8006032:	4013      	ands	r3, r2
 8006034:	687a      	ldr	r2, [r7, #4]
 8006036:	6812      	ldr	r2, [r2, #0]
 8006038:	69b9      	ldr	r1, [r7, #24]
 800603a:	430b      	orrs	r3, r1
 800603c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4618      	mov	r0, r3
 8006044:	f7ff febc 	bl	8005dc0 <LL_ADC_REG_IsConversionOngoing>
 8006048:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	4618      	mov	r0, r3
 8006050:	f7ff fede 	bl	8005e10 <LL_ADC_INJ_IsConversionOngoing>
 8006054:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d15f      	bne.n	800611c <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d15c      	bne.n	800611c <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	7d1b      	ldrb	r3, [r3, #20]
 8006066:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 800606c:	4313      	orrs	r3, r2
 800606e:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	68da      	ldr	r2, [r3, #12]
 8006076:	4b1c      	ldr	r3, [pc, #112]	@ (80060e8 <HAL_ADC_Init+0x2b0>)
 8006078:	4013      	ands	r3, r2
 800607a:	687a      	ldr	r2, [r7, #4]
 800607c:	6812      	ldr	r2, [r2, #0]
 800607e:	69b9      	ldr	r1, [r7, #24]
 8006080:	430b      	orrs	r3, r1
 8006082:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800608a:	2b01      	cmp	r3, #1
 800608c:	d130      	bne.n	80060f0 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006092:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	691a      	ldr	r2, [r3, #16]
 800609a:	4b14      	ldr	r3, [pc, #80]	@ (80060ec <HAL_ADC_Init+0x2b4>)
 800609c:	4013      	ands	r3, r2
 800609e:	687a      	ldr	r2, [r7, #4]
 80060a0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80060a2:	3a01      	subs	r2, #1
 80060a4:	0411      	lsls	r1, r2, #16
 80060a6:	687a      	ldr	r2, [r7, #4]
 80060a8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80060aa:	4311      	orrs	r1, r2
 80060ac:	687a      	ldr	r2, [r7, #4]
 80060ae:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80060b0:	4311      	orrs	r1, r2
 80060b2:	687a      	ldr	r2, [r7, #4]
 80060b4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80060b6:	430a      	orrs	r2, r1
 80060b8:	431a      	orrs	r2, r3
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f042 0201 	orr.w	r2, r2, #1
 80060c2:	611a      	str	r2, [r3, #16]
 80060c4:	e01c      	b.n	8006100 <HAL_ADC_Init+0x2c8>
 80060c6:	bf00      	nop
 80060c8:	2400002c 	.word	0x2400002c
 80060cc:	053e2d63 	.word	0x053e2d63
 80060d0:	40022000 	.word	0x40022000
 80060d4:	40022100 	.word	0x40022100
 80060d8:	58026000 	.word	0x58026000
 80060dc:	40022300 	.word	0x40022300
 80060e0:	58026300 	.word	0x58026300
 80060e4:	fff0c003 	.word	0xfff0c003
 80060e8:	ffffbffc 	.word	0xffffbffc
 80060ec:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	691a      	ldr	r2, [r3, #16]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f022 0201 	bic.w	r2, r2, #1
 80060fe:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	691b      	ldr	r3, [r3, #16]
 8006106:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	430a      	orrs	r2, r1
 8006114:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f000 fec6 	bl	8006ea8 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	68db      	ldr	r3, [r3, #12]
 8006120:	2b01      	cmp	r3, #1
 8006122:	d10c      	bne.n	800613e <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800612a:	f023 010f 	bic.w	r1, r3, #15
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	699b      	ldr	r3, [r3, #24]
 8006132:	1e5a      	subs	r2, r3, #1
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	430a      	orrs	r2, r1
 800613a:	631a      	str	r2, [r3, #48]	@ 0x30
 800613c:	e007      	b.n	800614e <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f022 020f 	bic.w	r2, r2, #15
 800614c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006152:	f023 0303 	bic.w	r3, r3, #3
 8006156:	f043 0201 	orr.w	r2, r3, #1
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	655a      	str	r2, [r3, #84]	@ 0x54
 800615e:	e007      	b.n	8006170 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006164:	f043 0210 	orr.w	r2, r3, #16
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800616c:	2301      	movs	r3, #1
 800616e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8006170:	7ffb      	ldrb	r3, [r7, #31]
}
 8006172:	4618      	mov	r0, r3
 8006174:	3724      	adds	r7, #36	@ 0x24
 8006176:	46bd      	mov	sp, r7
 8006178:	bd90      	pop	{r4, r7, pc}
 800617a:	bf00      	nop

0800617c <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b086      	sub	sp, #24
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a5c      	ldr	r2, [pc, #368]	@ (80062fc <HAL_ADC_Start+0x180>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d004      	beq.n	8006198 <HAL_ADC_Start+0x1c>
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	4a5b      	ldr	r2, [pc, #364]	@ (8006300 <HAL_ADC_Start+0x184>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d101      	bne.n	800619c <HAL_ADC_Start+0x20>
 8006198:	4b5a      	ldr	r3, [pc, #360]	@ (8006304 <HAL_ADC_Start+0x188>)
 800619a:	e000      	b.n	800619e <HAL_ADC_Start+0x22>
 800619c:	4b5a      	ldr	r3, [pc, #360]	@ (8006308 <HAL_ADC_Start+0x18c>)
 800619e:	4618      	mov	r0, r3
 80061a0:	f7ff fd2e 	bl	8005c00 <LL_ADC_GetMultimode>
 80061a4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4618      	mov	r0, r3
 80061ac:	f7ff fe08 	bl	8005dc0 <LL_ADC_REG_IsConversionOngoing>
 80061b0:	4603      	mov	r3, r0
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	f040 809a 	bne.w	80062ec <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80061be:	2b01      	cmp	r3, #1
 80061c0:	d101      	bne.n	80061c6 <HAL_ADC_Start+0x4a>
 80061c2:	2302      	movs	r3, #2
 80061c4:	e095      	b.n	80062f2 <HAL_ADC_Start+0x176>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2201      	movs	r2, #1
 80061ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80061ce:	6878      	ldr	r0, [r7, #4]
 80061d0:	f000 fd80 	bl	8006cd4 <ADC_Enable>
 80061d4:	4603      	mov	r3, r0
 80061d6:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80061d8:	7dfb      	ldrb	r3, [r7, #23]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	f040 8081 	bne.w	80062e2 <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80061e4:	4b49      	ldr	r3, [pc, #292]	@ (800630c <HAL_ADC_Start+0x190>)
 80061e6:	4013      	ands	r3, r2
 80061e8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a42      	ldr	r2, [pc, #264]	@ (8006300 <HAL_ADC_Start+0x184>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d002      	beq.n	8006200 <HAL_ADC_Start+0x84>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	e000      	b.n	8006202 <HAL_ADC_Start+0x86>
 8006200:	4b3e      	ldr	r3, [pc, #248]	@ (80062fc <HAL_ADC_Start+0x180>)
 8006202:	687a      	ldr	r2, [r7, #4]
 8006204:	6812      	ldr	r2, [r2, #0]
 8006206:	4293      	cmp	r3, r2
 8006208:	d002      	beq.n	8006210 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d105      	bne.n	800621c <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006214:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006220:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006224:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006228:	d106      	bne.n	8006238 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800622e:	f023 0206 	bic.w	r2, r3, #6
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	659a      	str	r2, [r3, #88]	@ 0x58
 8006236:	e002      	b.n	800623e <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2200      	movs	r2, #0
 800623c:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	221c      	movs	r2, #28
 8006244:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2200      	movs	r2, #0
 800624a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	4a2b      	ldr	r2, [pc, #172]	@ (8006300 <HAL_ADC_Start+0x184>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d002      	beq.n	800625e <HAL_ADC_Start+0xe2>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	e000      	b.n	8006260 <HAL_ADC_Start+0xe4>
 800625e:	4b27      	ldr	r3, [pc, #156]	@ (80062fc <HAL_ADC_Start+0x180>)
 8006260:	687a      	ldr	r2, [r7, #4]
 8006262:	6812      	ldr	r2, [r2, #0]
 8006264:	4293      	cmp	r3, r2
 8006266:	d008      	beq.n	800627a <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006268:	693b      	ldr	r3, [r7, #16]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d005      	beq.n	800627a <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800626e:	693b      	ldr	r3, [r7, #16]
 8006270:	2b05      	cmp	r3, #5
 8006272:	d002      	beq.n	800627a <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8006274:	693b      	ldr	r3, [r7, #16]
 8006276:	2b09      	cmp	r3, #9
 8006278:	d114      	bne.n	80062a4 <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	68db      	ldr	r3, [r3, #12]
 8006280:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006284:	2b00      	cmp	r3, #0
 8006286:	d007      	beq.n	8006298 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800628c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006290:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4618      	mov	r0, r3
 800629e:	f7ff fd67 	bl	8005d70 <LL_ADC_REG_StartConversion>
 80062a2:	e025      	b.n	80062f0 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062a8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a12      	ldr	r2, [pc, #72]	@ (8006300 <HAL_ADC_Start+0x184>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d002      	beq.n	80062c0 <HAL_ADC_Start+0x144>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	e000      	b.n	80062c2 <HAL_ADC_Start+0x146>
 80062c0:	4b0e      	ldr	r3, [pc, #56]	@ (80062fc <HAL_ADC_Start+0x180>)
 80062c2:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	68db      	ldr	r3, [r3, #12]
 80062c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d00f      	beq.n	80062f0 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062d4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80062d8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	655a      	str	r2, [r3, #84]	@ 0x54
 80062e0:	e006      	b.n	80062f0 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2200      	movs	r2, #0
 80062e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80062ea:	e001      	b.n	80062f0 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80062ec:	2302      	movs	r3, #2
 80062ee:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80062f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	3718      	adds	r7, #24
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	bf00      	nop
 80062fc:	40022000 	.word	0x40022000
 8006300:	40022100 	.word	0x40022100
 8006304:	40022300 	.word	0x40022300
 8006308:	58026300 	.word	0x58026300
 800630c:	fffff0fe 	.word	0xfffff0fe

08006310 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b084      	sub	sp, #16
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800631e:	2b01      	cmp	r3, #1
 8006320:	d101      	bne.n	8006326 <HAL_ADC_Stop+0x16>
 8006322:	2302      	movs	r3, #2
 8006324:	e021      	b.n	800636a <HAL_ADC_Stop+0x5a>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2201      	movs	r2, #1
 800632a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800632e:	2103      	movs	r1, #3
 8006330:	6878      	ldr	r0, [r7, #4]
 8006332:	f000 fc13 	bl	8006b5c <ADC_ConversionStop>
 8006336:	4603      	mov	r3, r0
 8006338:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800633a:	7bfb      	ldrb	r3, [r7, #15]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d10f      	bne.n	8006360 <HAL_ADC_Stop+0x50>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8006340:	6878      	ldr	r0, [r7, #4]
 8006342:	f000 fd51 	bl	8006de8 <ADC_Disable>
 8006346:	4603      	mov	r3, r0
 8006348:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800634a:	7bfb      	ldrb	r3, [r7, #15]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d107      	bne.n	8006360 <HAL_ADC_Stop+0x50>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8006354:	4b07      	ldr	r3, [pc, #28]	@ (8006374 <HAL_ADC_Stop+0x64>)
 8006356:	4013      	ands	r3, r2
 8006358:	f043 0201 	orr.w	r2, r3, #1
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2200      	movs	r2, #0
 8006364:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8006368:	7bfb      	ldrb	r3, [r7, #15]
}
 800636a:	4618      	mov	r0, r3
 800636c:	3710      	adds	r7, #16
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
 8006372:	bf00      	nop
 8006374:	ffffeefe 	.word	0xffffeefe

08006378 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b088      	sub	sp, #32
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a72      	ldr	r2, [pc, #456]	@ (8006550 <HAL_ADC_PollForConversion+0x1d8>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d004      	beq.n	8006396 <HAL_ADC_PollForConversion+0x1e>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a70      	ldr	r2, [pc, #448]	@ (8006554 <HAL_ADC_PollForConversion+0x1dc>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d101      	bne.n	800639a <HAL_ADC_PollForConversion+0x22>
 8006396:	4b70      	ldr	r3, [pc, #448]	@ (8006558 <HAL_ADC_PollForConversion+0x1e0>)
 8006398:	e000      	b.n	800639c <HAL_ADC_PollForConversion+0x24>
 800639a:	4b70      	ldr	r3, [pc, #448]	@ (800655c <HAL_ADC_PollForConversion+0x1e4>)
 800639c:	4618      	mov	r0, r3
 800639e:	f7ff fc2f 	bl	8005c00 <LL_ADC_GetMultimode>
 80063a2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	691b      	ldr	r3, [r3, #16]
 80063a8:	2b08      	cmp	r3, #8
 80063aa:	d102      	bne.n	80063b2 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80063ac:	2308      	movs	r3, #8
 80063ae:	61fb      	str	r3, [r7, #28]
 80063b0:	e037      	b.n	8006422 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80063b2:	697b      	ldr	r3, [r7, #20]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d005      	beq.n	80063c4 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	2b05      	cmp	r3, #5
 80063bc:	d002      	beq.n	80063c4 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	2b09      	cmp	r3, #9
 80063c2:	d111      	bne.n	80063e8 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	68db      	ldr	r3, [r3, #12]
 80063ca:	f003 0301 	and.w	r3, r3, #1
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d007      	beq.n	80063e2 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063d6:	f043 0220 	orr.w	r2, r3, #32
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80063de:	2301      	movs	r3, #1
 80063e0:	e0b1      	b.n	8006546 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80063e2:	2304      	movs	r3, #4
 80063e4:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 80063e6:	e01c      	b.n	8006422 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a58      	ldr	r2, [pc, #352]	@ (8006550 <HAL_ADC_PollForConversion+0x1d8>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d004      	beq.n	80063fc <HAL_ADC_PollForConversion+0x84>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a57      	ldr	r2, [pc, #348]	@ (8006554 <HAL_ADC_PollForConversion+0x1dc>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d101      	bne.n	8006400 <HAL_ADC_PollForConversion+0x88>
 80063fc:	4b56      	ldr	r3, [pc, #344]	@ (8006558 <HAL_ADC_PollForConversion+0x1e0>)
 80063fe:	e000      	b.n	8006402 <HAL_ADC_PollForConversion+0x8a>
 8006400:	4b56      	ldr	r3, [pc, #344]	@ (800655c <HAL_ADC_PollForConversion+0x1e4>)
 8006402:	4618      	mov	r0, r3
 8006404:	f7ff fc0a 	bl	8005c1c <LL_ADC_GetMultiDMATransfer>
 8006408:	4603      	mov	r3, r0
 800640a:	2b00      	cmp	r3, #0
 800640c:	d007      	beq.n	800641e <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006412:	f043 0220 	orr.w	r2, r3, #32
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 800641a:	2301      	movs	r3, #1
 800641c:	e093      	b.n	8006546 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800641e:	2304      	movs	r3, #4
 8006420:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8006422:	f7ff fa67 	bl	80058f4 <HAL_GetTick>
 8006426:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006428:	e021      	b.n	800646e <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006430:	d01d      	beq.n	800646e <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8006432:	f7ff fa5f 	bl	80058f4 <HAL_GetTick>
 8006436:	4602      	mov	r2, r0
 8006438:	693b      	ldr	r3, [r7, #16]
 800643a:	1ad3      	subs	r3, r2, r3
 800643c:	683a      	ldr	r2, [r7, #0]
 800643e:	429a      	cmp	r2, r3
 8006440:	d302      	bcc.n	8006448 <HAL_ADC_PollForConversion+0xd0>
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d112      	bne.n	800646e <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	681a      	ldr	r2, [r3, #0]
 800644e:	69fb      	ldr	r3, [r7, #28]
 8006450:	4013      	ands	r3, r2
 8006452:	2b00      	cmp	r3, #0
 8006454:	d10b      	bne.n	800646e <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800645a:	f043 0204 	orr.w	r2, r3, #4
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2200      	movs	r2, #0
 8006466:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 800646a:	2303      	movs	r3, #3
 800646c:	e06b      	b.n	8006546 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	681a      	ldr	r2, [r3, #0]
 8006474:	69fb      	ldr	r3, [r7, #28]
 8006476:	4013      	ands	r3, r2
 8006478:	2b00      	cmp	r3, #0
 800647a:	d0d6      	beq.n	800642a <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006480:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	4618      	mov	r0, r3
 800648e:	f7ff fb28 	bl	8005ae2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8006492:	4603      	mov	r3, r0
 8006494:	2b00      	cmp	r3, #0
 8006496:	d01c      	beq.n	80064d2 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	7d5b      	ldrb	r3, [r3, #21]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d118      	bne.n	80064d2 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f003 0308 	and.w	r3, r3, #8
 80064aa:	2b08      	cmp	r3, #8
 80064ac:	d111      	bne.n	80064d2 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064b2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d105      	bne.n	80064d2 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064ca:	f043 0201 	orr.w	r2, r3, #1
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a1f      	ldr	r2, [pc, #124]	@ (8006554 <HAL_ADC_PollForConversion+0x1dc>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d002      	beq.n	80064e2 <HAL_ADC_PollForConversion+0x16a>
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	e000      	b.n	80064e4 <HAL_ADC_PollForConversion+0x16c>
 80064e2:	4b1b      	ldr	r3, [pc, #108]	@ (8006550 <HAL_ADC_PollForConversion+0x1d8>)
 80064e4:	687a      	ldr	r2, [r7, #4]
 80064e6:	6812      	ldr	r2, [r2, #0]
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d008      	beq.n	80064fe <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80064ec:	697b      	ldr	r3, [r7, #20]
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d005      	beq.n	80064fe <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	2b05      	cmp	r3, #5
 80064f6:	d002      	beq.n	80064fe <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80064f8:	697b      	ldr	r3, [r7, #20]
 80064fa:	2b09      	cmp	r3, #9
 80064fc:	d104      	bne.n	8006508 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	68db      	ldr	r3, [r3, #12]
 8006504:	61bb      	str	r3, [r7, #24]
 8006506:	e00c      	b.n	8006522 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a11      	ldr	r2, [pc, #68]	@ (8006554 <HAL_ADC_PollForConversion+0x1dc>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d002      	beq.n	8006518 <HAL_ADC_PollForConversion+0x1a0>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	e000      	b.n	800651a <HAL_ADC_PollForConversion+0x1a2>
 8006518:	4b0d      	ldr	r3, [pc, #52]	@ (8006550 <HAL_ADC_PollForConversion+0x1d8>)
 800651a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	68db      	ldr	r3, [r3, #12]
 8006520:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8006522:	69fb      	ldr	r3, [r7, #28]
 8006524:	2b08      	cmp	r3, #8
 8006526:	d104      	bne.n	8006532 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	2208      	movs	r2, #8
 800652e:	601a      	str	r2, [r3, #0]
 8006530:	e008      	b.n	8006544 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8006532:	69bb      	ldr	r3, [r7, #24]
 8006534:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006538:	2b00      	cmp	r3, #0
 800653a:	d103      	bne.n	8006544 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	220c      	movs	r2, #12
 8006542:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8006544:	2300      	movs	r3, #0
}
 8006546:	4618      	mov	r0, r3
 8006548:	3720      	adds	r7, #32
 800654a:	46bd      	mov	sp, r7
 800654c:	bd80      	pop	{r7, pc}
 800654e:	bf00      	nop
 8006550:	40022000 	.word	0x40022000
 8006554:	40022100 	.word	0x40022100
 8006558:	40022300 	.word	0x40022300
 800655c:	58026300 	.word	0x58026300

08006560 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8006560:	b480      	push	{r7}
 8006562:	b083      	sub	sp, #12
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800656e:	4618      	mov	r0, r3
 8006570:	370c      	adds	r7, #12
 8006572:	46bd      	mov	sp, r7
 8006574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006578:	4770      	bx	lr
	...

0800657c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800657c:	b590      	push	{r4, r7, lr}
 800657e:	b08d      	sub	sp, #52	@ 0x34
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
 8006584:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006586:	2300      	movs	r3, #0
 8006588:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800658c:	2300      	movs	r3, #0
 800658e:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	68db      	ldr	r3, [r3, #12]
 8006594:	4a65      	ldr	r2, [pc, #404]	@ (800672c <HAL_ADC_ConfigChannel+0x1b0>)
 8006596:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800659e:	2b01      	cmp	r3, #1
 80065a0:	d101      	bne.n	80065a6 <HAL_ADC_ConfigChannel+0x2a>
 80065a2:	2302      	movs	r3, #2
 80065a4:	e2c7      	b.n	8006b36 <HAL_ADC_ConfigChannel+0x5ba>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2201      	movs	r2, #1
 80065aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4618      	mov	r0, r3
 80065b4:	f7ff fc04 	bl	8005dc0 <LL_ADC_REG_IsConversionOngoing>
 80065b8:	4603      	mov	r3, r0
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	f040 82ac 	bne.w	8006b18 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	db2c      	blt.n	8006622 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80065c8:	683b      	ldr	r3, [r7, #0]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d108      	bne.n	80065e6 <HAL_ADC_ConfigChannel+0x6a>
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	0e9b      	lsrs	r3, r3, #26
 80065da:	f003 031f 	and.w	r3, r3, #31
 80065de:	2201      	movs	r2, #1
 80065e0:	fa02 f303 	lsl.w	r3, r2, r3
 80065e4:	e016      	b.n	8006614 <HAL_ADC_ConfigChannel+0x98>
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065ec:	697b      	ldr	r3, [r7, #20]
 80065ee:	fa93 f3a3 	rbit	r3, r3
 80065f2:	613b      	str	r3, [r7, #16]
  return result;
 80065f4:	693b      	ldr	r3, [r7, #16]
 80065f6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80065f8:	69bb      	ldr	r3, [r7, #24]
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d101      	bne.n	8006602 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 80065fe:	2320      	movs	r3, #32
 8006600:	e003      	b.n	800660a <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 8006602:	69bb      	ldr	r3, [r7, #24]
 8006604:	fab3 f383 	clz	r3, r3
 8006608:	b2db      	uxtb	r3, r3
 800660a:	f003 031f 	and.w	r3, r3, #31
 800660e:	2201      	movs	r2, #1
 8006610:	fa02 f303 	lsl.w	r3, r2, r3
 8006614:	687a      	ldr	r2, [r7, #4]
 8006616:	6812      	ldr	r2, [r2, #0]
 8006618:	69d1      	ldr	r1, [r2, #28]
 800661a:	687a      	ldr	r2, [r7, #4]
 800661c:	6812      	ldr	r2, [r2, #0]
 800661e:	430b      	orrs	r3, r1
 8006620:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6818      	ldr	r0, [r3, #0]
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	6859      	ldr	r1, [r3, #4]
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	461a      	mov	r2, r3
 8006630:	f7ff fa6a 	bl	8005b08 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4618      	mov	r0, r3
 800663a:	f7ff fbc1 	bl	8005dc0 <LL_ADC_REG_IsConversionOngoing>
 800663e:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4618      	mov	r0, r3
 8006646:	f7ff fbe3 	bl	8005e10 <LL_ADC_INJ_IsConversionOngoing>
 800664a:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800664c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800664e:	2b00      	cmp	r3, #0
 8006650:	f040 80b8 	bne.w	80067c4 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006656:	2b00      	cmp	r3, #0
 8006658:	f040 80b4 	bne.w	80067c4 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6818      	ldr	r0, [r3, #0]
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	6819      	ldr	r1, [r3, #0]
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	689b      	ldr	r3, [r3, #8]
 8006668:	461a      	mov	r2, r3
 800666a:	f7ff fa79 	bl	8005b60 <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800666e:	4b30      	ldr	r3, [pc, #192]	@ (8006730 <HAL_ADC_ConfigChannel+0x1b4>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8006676:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800667a:	d10b      	bne.n	8006694 <HAL_ADC_ConfigChannel+0x118>
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	695a      	ldr	r2, [r3, #20]
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	68db      	ldr	r3, [r3, #12]
 8006686:	089b      	lsrs	r3, r3, #2
 8006688:	f003 0307 	and.w	r3, r3, #7
 800668c:	005b      	lsls	r3, r3, #1
 800668e:	fa02 f303 	lsl.w	r3, r2, r3
 8006692:	e01d      	b.n	80066d0 <HAL_ADC_ConfigChannel+0x154>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	68db      	ldr	r3, [r3, #12]
 800669a:	f003 0310 	and.w	r3, r3, #16
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d10b      	bne.n	80066ba <HAL_ADC_ConfigChannel+0x13e>
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	695a      	ldr	r2, [r3, #20]
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	68db      	ldr	r3, [r3, #12]
 80066ac:	089b      	lsrs	r3, r3, #2
 80066ae:	f003 0307 	and.w	r3, r3, #7
 80066b2:	005b      	lsls	r3, r3, #1
 80066b4:	fa02 f303 	lsl.w	r3, r2, r3
 80066b8:	e00a      	b.n	80066d0 <HAL_ADC_ConfigChannel+0x154>
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	695a      	ldr	r2, [r3, #20]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	68db      	ldr	r3, [r3, #12]
 80066c4:	089b      	lsrs	r3, r3, #2
 80066c6:	f003 0304 	and.w	r3, r3, #4
 80066ca:	005b      	lsls	r3, r3, #1
 80066cc:	fa02 f303 	lsl.w	r3, r2, r3
 80066d0:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	691b      	ldr	r3, [r3, #16]
 80066d6:	2b04      	cmp	r3, #4
 80066d8:	d02c      	beq.n	8006734 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6818      	ldr	r0, [r3, #0]
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	6919      	ldr	r1, [r3, #16]
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	681a      	ldr	r2, [r3, #0]
 80066e6:	6a3b      	ldr	r3, [r7, #32]
 80066e8:	f7ff f9a7 	bl	8005a3a <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6818      	ldr	r0, [r3, #0]
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	6919      	ldr	r1, [r3, #16]
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	7e5b      	ldrb	r3, [r3, #25]
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d102      	bne.n	8006702 <HAL_ADC_ConfigChannel+0x186>
 80066fc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8006700:	e000      	b.n	8006704 <HAL_ADC_ConfigChannel+0x188>
 8006702:	2300      	movs	r3, #0
 8006704:	461a      	mov	r2, r3
 8006706:	f7ff f9d1 	bl	8005aac <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6818      	ldr	r0, [r3, #0]
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	6919      	ldr	r1, [r3, #16]
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	7e1b      	ldrb	r3, [r3, #24]
 8006716:	2b01      	cmp	r3, #1
 8006718:	d102      	bne.n	8006720 <HAL_ADC_ConfigChannel+0x1a4>
 800671a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800671e:	e000      	b.n	8006722 <HAL_ADC_ConfigChannel+0x1a6>
 8006720:	2300      	movs	r3, #0
 8006722:	461a      	mov	r2, r3
 8006724:	f7ff f9a9 	bl	8005a7a <LL_ADC_SetDataRightShift>
 8006728:	e04c      	b.n	80067c4 <HAL_ADC_ConfigChannel+0x248>
 800672a:	bf00      	nop
 800672c:	47ff0000 	.word	0x47ff0000
 8006730:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800673a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	069b      	lsls	r3, r3, #26
 8006744:	429a      	cmp	r2, r3
 8006746:	d107      	bne.n	8006758 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8006756:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800675e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	069b      	lsls	r3, r3, #26
 8006768:	429a      	cmp	r2, r3
 800676a:	d107      	bne.n	800677c <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800677a:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006782:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	069b      	lsls	r3, r3, #26
 800678c:	429a      	cmp	r2, r3
 800678e:	d107      	bne.n	80067a0 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800679e:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80067a6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	069b      	lsls	r3, r3, #26
 80067b0:	429a      	cmp	r2, r3
 80067b2:	d107      	bne.n	80067c4 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80067c2:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4618      	mov	r0, r3
 80067ca:	f7ff faab 	bl	8005d24 <LL_ADC_IsEnabled>
 80067ce:	4603      	mov	r3, r0
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	f040 81aa 	bne.w	8006b2a <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6818      	ldr	r0, [r3, #0]
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	6819      	ldr	r1, [r3, #0]
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	68db      	ldr	r3, [r3, #12]
 80067e2:	461a      	mov	r2, r3
 80067e4:	f7ff f9e8 	bl	8005bb8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	68db      	ldr	r3, [r3, #12]
 80067ec:	4a87      	ldr	r2, [pc, #540]	@ (8006a0c <HAL_ADC_ConfigChannel+0x490>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	f040 809a 	bne.w	8006928 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681a      	ldr	r2, [r3, #0]
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	4984      	ldr	r1, [pc, #528]	@ (8006a10 <HAL_ADC_ConfigChannel+0x494>)
 80067fe:	428b      	cmp	r3, r1
 8006800:	d147      	bne.n	8006892 <HAL_ADC_ConfigChannel+0x316>
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	4983      	ldr	r1, [pc, #524]	@ (8006a14 <HAL_ADC_ConfigChannel+0x498>)
 8006808:	428b      	cmp	r3, r1
 800680a:	d040      	beq.n	800688e <HAL_ADC_ConfigChannel+0x312>
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4981      	ldr	r1, [pc, #516]	@ (8006a18 <HAL_ADC_ConfigChannel+0x49c>)
 8006812:	428b      	cmp	r3, r1
 8006814:	d039      	beq.n	800688a <HAL_ADC_ConfigChannel+0x30e>
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4980      	ldr	r1, [pc, #512]	@ (8006a1c <HAL_ADC_ConfigChannel+0x4a0>)
 800681c:	428b      	cmp	r3, r1
 800681e:	d032      	beq.n	8006886 <HAL_ADC_ConfigChannel+0x30a>
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	497e      	ldr	r1, [pc, #504]	@ (8006a20 <HAL_ADC_ConfigChannel+0x4a4>)
 8006826:	428b      	cmp	r3, r1
 8006828:	d02b      	beq.n	8006882 <HAL_ADC_ConfigChannel+0x306>
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	497d      	ldr	r1, [pc, #500]	@ (8006a24 <HAL_ADC_ConfigChannel+0x4a8>)
 8006830:	428b      	cmp	r3, r1
 8006832:	d024      	beq.n	800687e <HAL_ADC_ConfigChannel+0x302>
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	497b      	ldr	r1, [pc, #492]	@ (8006a28 <HAL_ADC_ConfigChannel+0x4ac>)
 800683a:	428b      	cmp	r3, r1
 800683c:	d01d      	beq.n	800687a <HAL_ADC_ConfigChannel+0x2fe>
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	497a      	ldr	r1, [pc, #488]	@ (8006a2c <HAL_ADC_ConfigChannel+0x4b0>)
 8006844:	428b      	cmp	r3, r1
 8006846:	d016      	beq.n	8006876 <HAL_ADC_ConfigChannel+0x2fa>
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4978      	ldr	r1, [pc, #480]	@ (8006a30 <HAL_ADC_ConfigChannel+0x4b4>)
 800684e:	428b      	cmp	r3, r1
 8006850:	d00f      	beq.n	8006872 <HAL_ADC_ConfigChannel+0x2f6>
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	4977      	ldr	r1, [pc, #476]	@ (8006a34 <HAL_ADC_ConfigChannel+0x4b8>)
 8006858:	428b      	cmp	r3, r1
 800685a:	d008      	beq.n	800686e <HAL_ADC_ConfigChannel+0x2f2>
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4975      	ldr	r1, [pc, #468]	@ (8006a38 <HAL_ADC_ConfigChannel+0x4bc>)
 8006862:	428b      	cmp	r3, r1
 8006864:	d101      	bne.n	800686a <HAL_ADC_ConfigChannel+0x2ee>
 8006866:	4b75      	ldr	r3, [pc, #468]	@ (8006a3c <HAL_ADC_ConfigChannel+0x4c0>)
 8006868:	e05a      	b.n	8006920 <HAL_ADC_ConfigChannel+0x3a4>
 800686a:	2300      	movs	r3, #0
 800686c:	e058      	b.n	8006920 <HAL_ADC_ConfigChannel+0x3a4>
 800686e:	4b74      	ldr	r3, [pc, #464]	@ (8006a40 <HAL_ADC_ConfigChannel+0x4c4>)
 8006870:	e056      	b.n	8006920 <HAL_ADC_ConfigChannel+0x3a4>
 8006872:	4b74      	ldr	r3, [pc, #464]	@ (8006a44 <HAL_ADC_ConfigChannel+0x4c8>)
 8006874:	e054      	b.n	8006920 <HAL_ADC_ConfigChannel+0x3a4>
 8006876:	4b6e      	ldr	r3, [pc, #440]	@ (8006a30 <HAL_ADC_ConfigChannel+0x4b4>)
 8006878:	e052      	b.n	8006920 <HAL_ADC_ConfigChannel+0x3a4>
 800687a:	4b6c      	ldr	r3, [pc, #432]	@ (8006a2c <HAL_ADC_ConfigChannel+0x4b0>)
 800687c:	e050      	b.n	8006920 <HAL_ADC_ConfigChannel+0x3a4>
 800687e:	4b72      	ldr	r3, [pc, #456]	@ (8006a48 <HAL_ADC_ConfigChannel+0x4cc>)
 8006880:	e04e      	b.n	8006920 <HAL_ADC_ConfigChannel+0x3a4>
 8006882:	4b72      	ldr	r3, [pc, #456]	@ (8006a4c <HAL_ADC_ConfigChannel+0x4d0>)
 8006884:	e04c      	b.n	8006920 <HAL_ADC_ConfigChannel+0x3a4>
 8006886:	4b72      	ldr	r3, [pc, #456]	@ (8006a50 <HAL_ADC_ConfigChannel+0x4d4>)
 8006888:	e04a      	b.n	8006920 <HAL_ADC_ConfigChannel+0x3a4>
 800688a:	4b72      	ldr	r3, [pc, #456]	@ (8006a54 <HAL_ADC_ConfigChannel+0x4d8>)
 800688c:	e048      	b.n	8006920 <HAL_ADC_ConfigChannel+0x3a4>
 800688e:	2301      	movs	r3, #1
 8006890:	e046      	b.n	8006920 <HAL_ADC_ConfigChannel+0x3a4>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4970      	ldr	r1, [pc, #448]	@ (8006a58 <HAL_ADC_ConfigChannel+0x4dc>)
 8006898:	428b      	cmp	r3, r1
 800689a:	d140      	bne.n	800691e <HAL_ADC_ConfigChannel+0x3a2>
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	495c      	ldr	r1, [pc, #368]	@ (8006a14 <HAL_ADC_ConfigChannel+0x498>)
 80068a2:	428b      	cmp	r3, r1
 80068a4:	d039      	beq.n	800691a <HAL_ADC_ConfigChannel+0x39e>
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	495b      	ldr	r1, [pc, #364]	@ (8006a18 <HAL_ADC_ConfigChannel+0x49c>)
 80068ac:	428b      	cmp	r3, r1
 80068ae:	d032      	beq.n	8006916 <HAL_ADC_ConfigChannel+0x39a>
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	4959      	ldr	r1, [pc, #356]	@ (8006a1c <HAL_ADC_ConfigChannel+0x4a0>)
 80068b6:	428b      	cmp	r3, r1
 80068b8:	d02b      	beq.n	8006912 <HAL_ADC_ConfigChannel+0x396>
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4958      	ldr	r1, [pc, #352]	@ (8006a20 <HAL_ADC_ConfigChannel+0x4a4>)
 80068c0:	428b      	cmp	r3, r1
 80068c2:	d024      	beq.n	800690e <HAL_ADC_ConfigChannel+0x392>
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4956      	ldr	r1, [pc, #344]	@ (8006a24 <HAL_ADC_ConfigChannel+0x4a8>)
 80068ca:	428b      	cmp	r3, r1
 80068cc:	d01d      	beq.n	800690a <HAL_ADC_ConfigChannel+0x38e>
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	4955      	ldr	r1, [pc, #340]	@ (8006a28 <HAL_ADC_ConfigChannel+0x4ac>)
 80068d4:	428b      	cmp	r3, r1
 80068d6:	d016      	beq.n	8006906 <HAL_ADC_ConfigChannel+0x38a>
 80068d8:	683b      	ldr	r3, [r7, #0]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	4953      	ldr	r1, [pc, #332]	@ (8006a2c <HAL_ADC_ConfigChannel+0x4b0>)
 80068de:	428b      	cmp	r3, r1
 80068e0:	d00f      	beq.n	8006902 <HAL_ADC_ConfigChannel+0x386>
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4952      	ldr	r1, [pc, #328]	@ (8006a30 <HAL_ADC_ConfigChannel+0x4b4>)
 80068e8:	428b      	cmp	r3, r1
 80068ea:	d008      	beq.n	80068fe <HAL_ADC_ConfigChannel+0x382>
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	4951      	ldr	r1, [pc, #324]	@ (8006a38 <HAL_ADC_ConfigChannel+0x4bc>)
 80068f2:	428b      	cmp	r3, r1
 80068f4:	d101      	bne.n	80068fa <HAL_ADC_ConfigChannel+0x37e>
 80068f6:	4b51      	ldr	r3, [pc, #324]	@ (8006a3c <HAL_ADC_ConfigChannel+0x4c0>)
 80068f8:	e012      	b.n	8006920 <HAL_ADC_ConfigChannel+0x3a4>
 80068fa:	2300      	movs	r3, #0
 80068fc:	e010      	b.n	8006920 <HAL_ADC_ConfigChannel+0x3a4>
 80068fe:	4b51      	ldr	r3, [pc, #324]	@ (8006a44 <HAL_ADC_ConfigChannel+0x4c8>)
 8006900:	e00e      	b.n	8006920 <HAL_ADC_ConfigChannel+0x3a4>
 8006902:	4b4b      	ldr	r3, [pc, #300]	@ (8006a30 <HAL_ADC_ConfigChannel+0x4b4>)
 8006904:	e00c      	b.n	8006920 <HAL_ADC_ConfigChannel+0x3a4>
 8006906:	4b49      	ldr	r3, [pc, #292]	@ (8006a2c <HAL_ADC_ConfigChannel+0x4b0>)
 8006908:	e00a      	b.n	8006920 <HAL_ADC_ConfigChannel+0x3a4>
 800690a:	4b4f      	ldr	r3, [pc, #316]	@ (8006a48 <HAL_ADC_ConfigChannel+0x4cc>)
 800690c:	e008      	b.n	8006920 <HAL_ADC_ConfigChannel+0x3a4>
 800690e:	4b4f      	ldr	r3, [pc, #316]	@ (8006a4c <HAL_ADC_ConfigChannel+0x4d0>)
 8006910:	e006      	b.n	8006920 <HAL_ADC_ConfigChannel+0x3a4>
 8006912:	4b4f      	ldr	r3, [pc, #316]	@ (8006a50 <HAL_ADC_ConfigChannel+0x4d4>)
 8006914:	e004      	b.n	8006920 <HAL_ADC_ConfigChannel+0x3a4>
 8006916:	4b4f      	ldr	r3, [pc, #316]	@ (8006a54 <HAL_ADC_ConfigChannel+0x4d8>)
 8006918:	e002      	b.n	8006920 <HAL_ADC_ConfigChannel+0x3a4>
 800691a:	2301      	movs	r3, #1
 800691c:	e000      	b.n	8006920 <HAL_ADC_ConfigChannel+0x3a4>
 800691e:	2300      	movs	r3, #0
 8006920:	4619      	mov	r1, r3
 8006922:	4610      	mov	r0, r2
 8006924:	f7ff f856 	bl	80059d4 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	2b00      	cmp	r3, #0
 800692e:	f280 80fc 	bge.w	8006b2a <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4a36      	ldr	r2, [pc, #216]	@ (8006a10 <HAL_ADC_ConfigChannel+0x494>)
 8006938:	4293      	cmp	r3, r2
 800693a:	d004      	beq.n	8006946 <HAL_ADC_ConfigChannel+0x3ca>
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	4a45      	ldr	r2, [pc, #276]	@ (8006a58 <HAL_ADC_ConfigChannel+0x4dc>)
 8006942:	4293      	cmp	r3, r2
 8006944:	d101      	bne.n	800694a <HAL_ADC_ConfigChannel+0x3ce>
 8006946:	4b45      	ldr	r3, [pc, #276]	@ (8006a5c <HAL_ADC_ConfigChannel+0x4e0>)
 8006948:	e000      	b.n	800694c <HAL_ADC_ConfigChannel+0x3d0>
 800694a:	4b45      	ldr	r3, [pc, #276]	@ (8006a60 <HAL_ADC_ConfigChannel+0x4e4>)
 800694c:	4618      	mov	r0, r3
 800694e:	f7ff f833 	bl	80059b8 <LL_ADC_GetCommonPathInternalCh>
 8006952:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4a2d      	ldr	r2, [pc, #180]	@ (8006a10 <HAL_ADC_ConfigChannel+0x494>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d004      	beq.n	8006968 <HAL_ADC_ConfigChannel+0x3ec>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4a3d      	ldr	r2, [pc, #244]	@ (8006a58 <HAL_ADC_ConfigChannel+0x4dc>)
 8006964:	4293      	cmp	r3, r2
 8006966:	d10e      	bne.n	8006986 <HAL_ADC_ConfigChannel+0x40a>
 8006968:	4829      	ldr	r0, [pc, #164]	@ (8006a10 <HAL_ADC_ConfigChannel+0x494>)
 800696a:	f7ff f9db 	bl	8005d24 <LL_ADC_IsEnabled>
 800696e:	4604      	mov	r4, r0
 8006970:	4839      	ldr	r0, [pc, #228]	@ (8006a58 <HAL_ADC_ConfigChannel+0x4dc>)
 8006972:	f7ff f9d7 	bl	8005d24 <LL_ADC_IsEnabled>
 8006976:	4603      	mov	r3, r0
 8006978:	4323      	orrs	r3, r4
 800697a:	2b00      	cmp	r3, #0
 800697c:	bf0c      	ite	eq
 800697e:	2301      	moveq	r3, #1
 8006980:	2300      	movne	r3, #0
 8006982:	b2db      	uxtb	r3, r3
 8006984:	e008      	b.n	8006998 <HAL_ADC_ConfigChannel+0x41c>
 8006986:	4837      	ldr	r0, [pc, #220]	@ (8006a64 <HAL_ADC_ConfigChannel+0x4e8>)
 8006988:	f7ff f9cc 	bl	8005d24 <LL_ADC_IsEnabled>
 800698c:	4603      	mov	r3, r0
 800698e:	2b00      	cmp	r3, #0
 8006990:	bf0c      	ite	eq
 8006992:	2301      	moveq	r3, #1
 8006994:	2300      	movne	r3, #0
 8006996:	b2db      	uxtb	r3, r3
 8006998:	2b00      	cmp	r3, #0
 800699a:	f000 80b3 	beq.w	8006b04 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4a31      	ldr	r2, [pc, #196]	@ (8006a68 <HAL_ADC_ConfigChannel+0x4ec>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d165      	bne.n	8006a74 <HAL_ADC_ConfigChannel+0x4f8>
 80069a8:	69fb      	ldr	r3, [r7, #28]
 80069aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d160      	bne.n	8006a74 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4a2b      	ldr	r2, [pc, #172]	@ (8006a64 <HAL_ADC_ConfigChannel+0x4e8>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	f040 80b6 	bne.w	8006b2a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4a13      	ldr	r2, [pc, #76]	@ (8006a10 <HAL_ADC_ConfigChannel+0x494>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d004      	beq.n	80069d2 <HAL_ADC_ConfigChannel+0x456>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a22      	ldr	r2, [pc, #136]	@ (8006a58 <HAL_ADC_ConfigChannel+0x4dc>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d101      	bne.n	80069d6 <HAL_ADC_ConfigChannel+0x45a>
 80069d2:	4a22      	ldr	r2, [pc, #136]	@ (8006a5c <HAL_ADC_ConfigChannel+0x4e0>)
 80069d4:	e000      	b.n	80069d8 <HAL_ADC_ConfigChannel+0x45c>
 80069d6:	4a22      	ldr	r2, [pc, #136]	@ (8006a60 <HAL_ADC_ConfigChannel+0x4e4>)
 80069d8:	69fb      	ldr	r3, [r7, #28]
 80069da:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80069de:	4619      	mov	r1, r3
 80069e0:	4610      	mov	r0, r2
 80069e2:	f7fe ffd6 	bl	8005992 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80069e6:	4b21      	ldr	r3, [pc, #132]	@ (8006a6c <HAL_ADC_ConfigChannel+0x4f0>)
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	099b      	lsrs	r3, r3, #6
 80069ec:	4a20      	ldr	r2, [pc, #128]	@ (8006a70 <HAL_ADC_ConfigChannel+0x4f4>)
 80069ee:	fba2 2303 	umull	r2, r3, r2, r3
 80069f2:	099b      	lsrs	r3, r3, #6
 80069f4:	3301      	adds	r3, #1
 80069f6:	005b      	lsls	r3, r3, #1
 80069f8:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80069fa:	e002      	b.n	8006a02 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	3b01      	subs	r3, #1
 8006a00:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d1f9      	bne.n	80069fc <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006a08:	e08f      	b.n	8006b2a <HAL_ADC_ConfigChannel+0x5ae>
 8006a0a:	bf00      	nop
 8006a0c:	47ff0000 	.word	0x47ff0000
 8006a10:	40022000 	.word	0x40022000
 8006a14:	04300002 	.word	0x04300002
 8006a18:	08600004 	.word	0x08600004
 8006a1c:	0c900008 	.word	0x0c900008
 8006a20:	10c00010 	.word	0x10c00010
 8006a24:	14f00020 	.word	0x14f00020
 8006a28:	2a000400 	.word	0x2a000400
 8006a2c:	2e300800 	.word	0x2e300800
 8006a30:	32601000 	.word	0x32601000
 8006a34:	43210000 	.word	0x43210000
 8006a38:	4b840000 	.word	0x4b840000
 8006a3c:	4fb80000 	.word	0x4fb80000
 8006a40:	47520000 	.word	0x47520000
 8006a44:	36902000 	.word	0x36902000
 8006a48:	25b00200 	.word	0x25b00200
 8006a4c:	21800100 	.word	0x21800100
 8006a50:	1d500080 	.word	0x1d500080
 8006a54:	19200040 	.word	0x19200040
 8006a58:	40022100 	.word	0x40022100
 8006a5c:	40022300 	.word	0x40022300
 8006a60:	58026300 	.word	0x58026300
 8006a64:	58026000 	.word	0x58026000
 8006a68:	cb840000 	.word	0xcb840000
 8006a6c:	2400002c 	.word	0x2400002c
 8006a70:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	4a31      	ldr	r2, [pc, #196]	@ (8006b40 <HAL_ADC_ConfigChannel+0x5c4>)
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d11e      	bne.n	8006abc <HAL_ADC_ConfigChannel+0x540>
 8006a7e:	69fb      	ldr	r3, [r7, #28]
 8006a80:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d119      	bne.n	8006abc <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4a2d      	ldr	r2, [pc, #180]	@ (8006b44 <HAL_ADC_ConfigChannel+0x5c8>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d14b      	bne.n	8006b2a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	4a2c      	ldr	r2, [pc, #176]	@ (8006b48 <HAL_ADC_ConfigChannel+0x5cc>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d004      	beq.n	8006aa6 <HAL_ADC_ConfigChannel+0x52a>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4a2a      	ldr	r2, [pc, #168]	@ (8006b4c <HAL_ADC_ConfigChannel+0x5d0>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d101      	bne.n	8006aaa <HAL_ADC_ConfigChannel+0x52e>
 8006aa6:	4a2a      	ldr	r2, [pc, #168]	@ (8006b50 <HAL_ADC_ConfigChannel+0x5d4>)
 8006aa8:	e000      	b.n	8006aac <HAL_ADC_ConfigChannel+0x530>
 8006aaa:	4a2a      	ldr	r2, [pc, #168]	@ (8006b54 <HAL_ADC_ConfigChannel+0x5d8>)
 8006aac:	69fb      	ldr	r3, [r7, #28]
 8006aae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006ab2:	4619      	mov	r1, r3
 8006ab4:	4610      	mov	r0, r2
 8006ab6:	f7fe ff6c 	bl	8005992 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006aba:	e036      	b.n	8006b2a <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a25      	ldr	r2, [pc, #148]	@ (8006b58 <HAL_ADC_ConfigChannel+0x5dc>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d131      	bne.n	8006b2a <HAL_ADC_ConfigChannel+0x5ae>
 8006ac6:	69fb      	ldr	r3, [r7, #28]
 8006ac8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d12c      	bne.n	8006b2a <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a1b      	ldr	r2, [pc, #108]	@ (8006b44 <HAL_ADC_ConfigChannel+0x5c8>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d127      	bne.n	8006b2a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a1a      	ldr	r2, [pc, #104]	@ (8006b48 <HAL_ADC_ConfigChannel+0x5cc>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d004      	beq.n	8006aee <HAL_ADC_ConfigChannel+0x572>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a18      	ldr	r2, [pc, #96]	@ (8006b4c <HAL_ADC_ConfigChannel+0x5d0>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d101      	bne.n	8006af2 <HAL_ADC_ConfigChannel+0x576>
 8006aee:	4a18      	ldr	r2, [pc, #96]	@ (8006b50 <HAL_ADC_ConfigChannel+0x5d4>)
 8006af0:	e000      	b.n	8006af4 <HAL_ADC_ConfigChannel+0x578>
 8006af2:	4a18      	ldr	r2, [pc, #96]	@ (8006b54 <HAL_ADC_ConfigChannel+0x5d8>)
 8006af4:	69fb      	ldr	r3, [r7, #28]
 8006af6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006afa:	4619      	mov	r1, r3
 8006afc:	4610      	mov	r0, r2
 8006afe:	f7fe ff48 	bl	8005992 <LL_ADC_SetCommonPathInternalCh>
 8006b02:	e012      	b.n	8006b2a <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b08:	f043 0220 	orr.w	r2, r3, #32
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 8006b10:	2301      	movs	r3, #1
 8006b12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8006b16:	e008      	b.n	8006b2a <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b1c:	f043 0220 	orr.w	r2, r3, #32
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8006b24:	2301      	movs	r3, #1
 8006b26:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8006b32:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8006b36:	4618      	mov	r0, r3
 8006b38:	3734      	adds	r7, #52	@ 0x34
 8006b3a:	46bd      	mov	sp, r7
 8006b3c:	bd90      	pop	{r4, r7, pc}
 8006b3e:	bf00      	nop
 8006b40:	c7520000 	.word	0xc7520000
 8006b44:	58026000 	.word	0x58026000
 8006b48:	40022000 	.word	0x40022000
 8006b4c:	40022100 	.word	0x40022100
 8006b50:	40022300 	.word	0x40022300
 8006b54:	58026300 	.word	0x58026300
 8006b58:	cfb80000 	.word	0xcfb80000

08006b5c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b088      	sub	sp, #32
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
 8006b64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8006b66:	2300      	movs	r3, #0
 8006b68:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4618      	mov	r0, r3
 8006b74:	f7ff f924 	bl	8005dc0 <LL_ADC_REG_IsConversionOngoing>
 8006b78:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4618      	mov	r0, r3
 8006b80:	f7ff f946 	bl	8005e10 <LL_ADC_INJ_IsConversionOngoing>
 8006b84:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d103      	bne.n	8006b94 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	f000 8098 	beq.w	8006cc4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	68db      	ldr	r3, [r3, #12]
 8006b9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d02a      	beq.n	8006bf8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	7d5b      	ldrb	r3, [r3, #21]
 8006ba6:	2b01      	cmp	r3, #1
 8006ba8:	d126      	bne.n	8006bf8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	7d1b      	ldrb	r3, [r3, #20]
 8006bae:	2b01      	cmp	r3, #1
 8006bb0:	d122      	bne.n	8006bf8 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8006bb6:	e014      	b.n	8006be2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8006bb8:	69fb      	ldr	r3, [r7, #28]
 8006bba:	4a45      	ldr	r2, [pc, #276]	@ (8006cd0 <ADC_ConversionStop+0x174>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d90d      	bls.n	8006bdc <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bc4:	f043 0210 	orr.w	r2, r3, #16
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bd0:	f043 0201 	orr.w	r2, r3, #1
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8006bd8:	2301      	movs	r3, #1
 8006bda:	e074      	b.n	8006cc6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8006bdc:	69fb      	ldr	r3, [r7, #28]
 8006bde:	3301      	adds	r3, #1
 8006be0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bec:	2b40      	cmp	r3, #64	@ 0x40
 8006bee:	d1e3      	bne.n	8006bb8 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	2240      	movs	r2, #64	@ 0x40
 8006bf6:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8006bf8:	69bb      	ldr	r3, [r7, #24]
 8006bfa:	2b02      	cmp	r3, #2
 8006bfc:	d014      	beq.n	8006c28 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4618      	mov	r0, r3
 8006c04:	f7ff f8dc 	bl	8005dc0 <LL_ADC_REG_IsConversionOngoing>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d00c      	beq.n	8006c28 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	4618      	mov	r0, r3
 8006c14:	f7ff f899 	bl	8005d4a <LL_ADC_IsDisableOngoing>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d104      	bne.n	8006c28 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	4618      	mov	r0, r3
 8006c24:	f7ff f8b8 	bl	8005d98 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8006c28:	69bb      	ldr	r3, [r7, #24]
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d014      	beq.n	8006c58 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	4618      	mov	r0, r3
 8006c34:	f7ff f8ec 	bl	8005e10 <LL_ADC_INJ_IsConversionOngoing>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d00c      	beq.n	8006c58 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	4618      	mov	r0, r3
 8006c44:	f7ff f881 	bl	8005d4a <LL_ADC_IsDisableOngoing>
 8006c48:	4603      	mov	r3, r0
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d104      	bne.n	8006c58 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4618      	mov	r0, r3
 8006c54:	f7ff f8c8 	bl	8005de8 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8006c58:	69bb      	ldr	r3, [r7, #24]
 8006c5a:	2b02      	cmp	r3, #2
 8006c5c:	d005      	beq.n	8006c6a <ADC_ConversionStop+0x10e>
 8006c5e:	69bb      	ldr	r3, [r7, #24]
 8006c60:	2b03      	cmp	r3, #3
 8006c62:	d105      	bne.n	8006c70 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8006c64:	230c      	movs	r3, #12
 8006c66:	617b      	str	r3, [r7, #20]
        break;
 8006c68:	e005      	b.n	8006c76 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8006c6a:	2308      	movs	r3, #8
 8006c6c:	617b      	str	r3, [r7, #20]
        break;
 8006c6e:	e002      	b.n	8006c76 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8006c70:	2304      	movs	r3, #4
 8006c72:	617b      	str	r3, [r7, #20]
        break;
 8006c74:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8006c76:	f7fe fe3d 	bl	80058f4 <HAL_GetTick>
 8006c7a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006c7c:	e01b      	b.n	8006cb6 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8006c7e:	f7fe fe39 	bl	80058f4 <HAL_GetTick>
 8006c82:	4602      	mov	r2, r0
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	1ad3      	subs	r3, r2, r3
 8006c88:	2b05      	cmp	r3, #5
 8006c8a:	d914      	bls.n	8006cb6 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	689a      	ldr	r2, [r3, #8]
 8006c92:	697b      	ldr	r3, [r7, #20]
 8006c94:	4013      	ands	r3, r2
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d00d      	beq.n	8006cb6 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c9e:	f043 0210 	orr.w	r2, r3, #16
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006caa:	f043 0201 	orr.w	r2, r3, #1
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	e007      	b.n	8006cc6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	689a      	ldr	r2, [r3, #8]
 8006cbc:	697b      	ldr	r3, [r7, #20]
 8006cbe:	4013      	ands	r3, r2
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d1dc      	bne.n	8006c7e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8006cc4:	2300      	movs	r3, #0
}
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	3720      	adds	r7, #32
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}
 8006cce:	bf00      	nop
 8006cd0:	000cdbff 	.word	0x000cdbff

08006cd4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006cd4:	b580      	push	{r7, lr}
 8006cd6:	b084      	sub	sp, #16
 8006cd8:	af00      	add	r7, sp, #0
 8006cda:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	f7ff f81f 	bl	8005d24 <LL_ADC_IsEnabled>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d16e      	bne.n	8006dca <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	689a      	ldr	r2, [r3, #8]
 8006cf2:	4b38      	ldr	r3, [pc, #224]	@ (8006dd4 <ADC_Enable+0x100>)
 8006cf4:	4013      	ands	r3, r2
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d00d      	beq.n	8006d16 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cfe:	f043 0210 	orr.w	r2, r3, #16
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d0a:	f043 0201 	orr.w	r2, r3, #1
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8006d12:	2301      	movs	r3, #1
 8006d14:	e05a      	b.n	8006dcc <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	f7fe ffda 	bl	8005cd4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006d20:	f7fe fde8 	bl	80058f4 <HAL_GetTick>
 8006d24:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a2b      	ldr	r2, [pc, #172]	@ (8006dd8 <ADC_Enable+0x104>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d004      	beq.n	8006d3a <ADC_Enable+0x66>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a29      	ldr	r2, [pc, #164]	@ (8006ddc <ADC_Enable+0x108>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d101      	bne.n	8006d3e <ADC_Enable+0x6a>
 8006d3a:	4b29      	ldr	r3, [pc, #164]	@ (8006de0 <ADC_Enable+0x10c>)
 8006d3c:	e000      	b.n	8006d40 <ADC_Enable+0x6c>
 8006d3e:	4b29      	ldr	r3, [pc, #164]	@ (8006de4 <ADC_Enable+0x110>)
 8006d40:	4618      	mov	r0, r3
 8006d42:	f7fe ff5d 	bl	8005c00 <LL_ADC_GetMultimode>
 8006d46:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a23      	ldr	r2, [pc, #140]	@ (8006ddc <ADC_Enable+0x108>)
 8006d4e:	4293      	cmp	r3, r2
 8006d50:	d002      	beq.n	8006d58 <ADC_Enable+0x84>
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	e000      	b.n	8006d5a <ADC_Enable+0x86>
 8006d58:	4b1f      	ldr	r3, [pc, #124]	@ (8006dd8 <ADC_Enable+0x104>)
 8006d5a:	687a      	ldr	r2, [r7, #4]
 8006d5c:	6812      	ldr	r2, [r2, #0]
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d02c      	beq.n	8006dbc <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8006d62:	68bb      	ldr	r3, [r7, #8]
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d130      	bne.n	8006dca <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006d68:	e028      	b.n	8006dbc <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f7fe ffd8 	bl	8005d24 <LL_ADC_IsEnabled>
 8006d74:	4603      	mov	r3, r0
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d104      	bne.n	8006d84 <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f7fe ffa8 	bl	8005cd4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006d84:	f7fe fdb6 	bl	80058f4 <HAL_GetTick>
 8006d88:	4602      	mov	r2, r0
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	1ad3      	subs	r3, r2, r3
 8006d8e:	2b02      	cmp	r3, #2
 8006d90:	d914      	bls.n	8006dbc <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	f003 0301 	and.w	r3, r3, #1
 8006d9c:	2b01      	cmp	r3, #1
 8006d9e:	d00d      	beq.n	8006dbc <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006da4:	f043 0210 	orr.w	r2, r3, #16
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006db0:	f043 0201 	orr.w	r2, r3, #1
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8006db8:	2301      	movs	r3, #1
 8006dba:	e007      	b.n	8006dcc <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f003 0301 	and.w	r3, r3, #1
 8006dc6:	2b01      	cmp	r3, #1
 8006dc8:	d1cf      	bne.n	8006d6a <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006dca:	2300      	movs	r3, #0
}
 8006dcc:	4618      	mov	r0, r3
 8006dce:	3710      	adds	r7, #16
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	bd80      	pop	{r7, pc}
 8006dd4:	8000003f 	.word	0x8000003f
 8006dd8:	40022000 	.word	0x40022000
 8006ddc:	40022100 	.word	0x40022100
 8006de0:	40022300 	.word	0x40022300
 8006de4:	58026300 	.word	0x58026300

08006de8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b084      	sub	sp, #16
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4618      	mov	r0, r3
 8006df6:	f7fe ffa8 	bl	8005d4a <LL_ADC_IsDisableOngoing>
 8006dfa:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	4618      	mov	r0, r3
 8006e02:	f7fe ff8f 	bl	8005d24 <LL_ADC_IsEnabled>
 8006e06:	4603      	mov	r3, r0
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d047      	beq.n	8006e9c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d144      	bne.n	8006e9c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	689b      	ldr	r3, [r3, #8]
 8006e18:	f003 030d 	and.w	r3, r3, #13
 8006e1c:	2b01      	cmp	r3, #1
 8006e1e:	d10c      	bne.n	8006e3a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4618      	mov	r0, r3
 8006e26:	f7fe ff69 	bl	8005cfc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	2203      	movs	r2, #3
 8006e30:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006e32:	f7fe fd5f 	bl	80058f4 <HAL_GetTick>
 8006e36:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006e38:	e029      	b.n	8006e8e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e3e:	f043 0210 	orr.w	r2, r3, #16
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e4a:	f043 0201 	orr.w	r2, r3, #1
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8006e52:	2301      	movs	r3, #1
 8006e54:	e023      	b.n	8006e9e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006e56:	f7fe fd4d 	bl	80058f4 <HAL_GetTick>
 8006e5a:	4602      	mov	r2, r0
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	1ad3      	subs	r3, r2, r3
 8006e60:	2b02      	cmp	r3, #2
 8006e62:	d914      	bls.n	8006e8e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	689b      	ldr	r3, [r3, #8]
 8006e6a:	f003 0301 	and.w	r3, r3, #1
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d00d      	beq.n	8006e8e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e76:	f043 0210 	orr.w	r2, r3, #16
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e82:	f043 0201 	orr.w	r2, r3, #1
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	e007      	b.n	8006e9e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	f003 0301 	and.w	r3, r3, #1
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d1dc      	bne.n	8006e56 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006e9c:	2300      	movs	r3, #0
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3710      	adds	r7, #16
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}
	...

08006ea8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b084      	sub	sp, #16
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	4a7a      	ldr	r2, [pc, #488]	@ (80070a0 <ADC_ConfigureBoostMode+0x1f8>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d004      	beq.n	8006ec4 <ADC_ConfigureBoostMode+0x1c>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4a79      	ldr	r2, [pc, #484]	@ (80070a4 <ADC_ConfigureBoostMode+0x1fc>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d109      	bne.n	8006ed8 <ADC_ConfigureBoostMode+0x30>
 8006ec4:	4b78      	ldr	r3, [pc, #480]	@ (80070a8 <ADC_ConfigureBoostMode+0x200>)
 8006ec6:	689b      	ldr	r3, [r3, #8]
 8006ec8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	bf14      	ite	ne
 8006ed0:	2301      	movne	r3, #1
 8006ed2:	2300      	moveq	r3, #0
 8006ed4:	b2db      	uxtb	r3, r3
 8006ed6:	e008      	b.n	8006eea <ADC_ConfigureBoostMode+0x42>
 8006ed8:	4b74      	ldr	r3, [pc, #464]	@ (80070ac <ADC_ConfigureBoostMode+0x204>)
 8006eda:	689b      	ldr	r3, [r3, #8]
 8006edc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	bf14      	ite	ne
 8006ee4:	2301      	movne	r3, #1
 8006ee6:	2300      	moveq	r3, #0
 8006ee8:	b2db      	uxtb	r3, r3
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d01c      	beq.n	8006f28 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8006eee:	f004 fb3d 	bl	800b56c <HAL_RCC_GetHCLKFreq>
 8006ef2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006efc:	d010      	beq.n	8006f20 <ADC_ConfigureBoostMode+0x78>
 8006efe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006f02:	d873      	bhi.n	8006fec <ADC_ConfigureBoostMode+0x144>
 8006f04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f08:	d002      	beq.n	8006f10 <ADC_ConfigureBoostMode+0x68>
 8006f0a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006f0e:	d16d      	bne.n	8006fec <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	685b      	ldr	r3, [r3, #4]
 8006f14:	0c1b      	lsrs	r3, r3, #16
 8006f16:	68fa      	ldr	r2, [r7, #12]
 8006f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f1c:	60fb      	str	r3, [r7, #12]
        break;
 8006f1e:	e068      	b.n	8006ff2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	089b      	lsrs	r3, r3, #2
 8006f24:	60fb      	str	r3, [r7, #12]
        break;
 8006f26:	e064      	b.n	8006ff2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8006f28:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8006f2c:	f04f 0100 	mov.w	r1, #0
 8006f30:	f005 fd82 	bl	800ca38 <HAL_RCCEx_GetPeriphCLKFreq>
 8006f34:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	685b      	ldr	r3, [r3, #4]
 8006f3a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8006f3e:	d051      	beq.n	8006fe4 <ADC_ConfigureBoostMode+0x13c>
 8006f40:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8006f44:	d854      	bhi.n	8006ff0 <ADC_ConfigureBoostMode+0x148>
 8006f46:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8006f4a:	d047      	beq.n	8006fdc <ADC_ConfigureBoostMode+0x134>
 8006f4c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8006f50:	d84e      	bhi.n	8006ff0 <ADC_ConfigureBoostMode+0x148>
 8006f52:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8006f56:	d03d      	beq.n	8006fd4 <ADC_ConfigureBoostMode+0x12c>
 8006f58:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8006f5c:	d848      	bhi.n	8006ff0 <ADC_ConfigureBoostMode+0x148>
 8006f5e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006f62:	d033      	beq.n	8006fcc <ADC_ConfigureBoostMode+0x124>
 8006f64:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006f68:	d842      	bhi.n	8006ff0 <ADC_ConfigureBoostMode+0x148>
 8006f6a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8006f6e:	d029      	beq.n	8006fc4 <ADC_ConfigureBoostMode+0x11c>
 8006f70:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8006f74:	d83c      	bhi.n	8006ff0 <ADC_ConfigureBoostMode+0x148>
 8006f76:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8006f7a:	d01a      	beq.n	8006fb2 <ADC_ConfigureBoostMode+0x10a>
 8006f7c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8006f80:	d836      	bhi.n	8006ff0 <ADC_ConfigureBoostMode+0x148>
 8006f82:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006f86:	d014      	beq.n	8006fb2 <ADC_ConfigureBoostMode+0x10a>
 8006f88:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006f8c:	d830      	bhi.n	8006ff0 <ADC_ConfigureBoostMode+0x148>
 8006f8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006f92:	d00e      	beq.n	8006fb2 <ADC_ConfigureBoostMode+0x10a>
 8006f94:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006f98:	d82a      	bhi.n	8006ff0 <ADC_ConfigureBoostMode+0x148>
 8006f9a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006f9e:	d008      	beq.n	8006fb2 <ADC_ConfigureBoostMode+0x10a>
 8006fa0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006fa4:	d824      	bhi.n	8006ff0 <ADC_ConfigureBoostMode+0x148>
 8006fa6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006faa:	d002      	beq.n	8006fb2 <ADC_ConfigureBoostMode+0x10a>
 8006fac:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006fb0:	d11e      	bne.n	8006ff0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	685b      	ldr	r3, [r3, #4]
 8006fb6:	0c9b      	lsrs	r3, r3, #18
 8006fb8:	005b      	lsls	r3, r3, #1
 8006fba:	68fa      	ldr	r2, [r7, #12]
 8006fbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fc0:	60fb      	str	r3, [r7, #12]
        break;
 8006fc2:	e016      	b.n	8006ff2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	091b      	lsrs	r3, r3, #4
 8006fc8:	60fb      	str	r3, [r7, #12]
        break;
 8006fca:	e012      	b.n	8006ff2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	095b      	lsrs	r3, r3, #5
 8006fd0:	60fb      	str	r3, [r7, #12]
        break;
 8006fd2:	e00e      	b.n	8006ff2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	099b      	lsrs	r3, r3, #6
 8006fd8:	60fb      	str	r3, [r7, #12]
        break;
 8006fda:	e00a      	b.n	8006ff2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	09db      	lsrs	r3, r3, #7
 8006fe0:	60fb      	str	r3, [r7, #12]
        break;
 8006fe2:	e006      	b.n	8006ff2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	0a1b      	lsrs	r3, r3, #8
 8006fe8:	60fb      	str	r3, [r7, #12]
        break;
 8006fea:	e002      	b.n	8006ff2 <ADC_ConfigureBoostMode+0x14a>
        break;
 8006fec:	bf00      	nop
 8006fee:	e000      	b.n	8006ff2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8006ff0:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8006ff2:	f7fe fcaf 	bl	8005954 <HAL_GetREVID>
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d815      	bhi.n	800702c <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	4a2b      	ldr	r2, [pc, #172]	@ (80070b0 <ADC_ConfigureBoostMode+0x208>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d908      	bls.n	800701a <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	689a      	ldr	r2, [r3, #8]
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007016:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8007018:	e03e      	b.n	8007098 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	689a      	ldr	r2, [r3, #8]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007028:	609a      	str	r2, [r3, #8]
}
 800702a:	e035      	b.n	8007098 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	085b      	lsrs	r3, r3, #1
 8007030:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	4a1f      	ldr	r2, [pc, #124]	@ (80070b4 <ADC_ConfigureBoostMode+0x20c>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d808      	bhi.n	800704c <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	689a      	ldr	r2, [r3, #8]
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8007048:	609a      	str	r2, [r3, #8]
}
 800704a:	e025      	b.n	8007098 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	4a1a      	ldr	r2, [pc, #104]	@ (80070b8 <ADC_ConfigureBoostMode+0x210>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d80a      	bhi.n	800706a <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	689b      	ldr	r3, [r3, #8]
 800705a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007066:	609a      	str	r2, [r3, #8]
}
 8007068:	e016      	b.n	8007098 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	4a13      	ldr	r2, [pc, #76]	@ (80070bc <ADC_ConfigureBoostMode+0x214>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d80a      	bhi.n	8007088 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	689b      	ldr	r3, [r3, #8]
 8007078:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007084:	609a      	str	r2, [r3, #8]
}
 8007086:	e007      	b.n	8007098 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	689a      	ldr	r2, [r3, #8]
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8007096:	609a      	str	r2, [r3, #8]
}
 8007098:	bf00      	nop
 800709a:	3710      	adds	r7, #16
 800709c:	46bd      	mov	sp, r7
 800709e:	bd80      	pop	{r7, pc}
 80070a0:	40022000 	.word	0x40022000
 80070a4:	40022100 	.word	0x40022100
 80070a8:	40022300 	.word	0x40022300
 80070ac:	58026300 	.word	0x58026300
 80070b0:	01312d00 	.word	0x01312d00
 80070b4:	005f5e10 	.word	0x005f5e10
 80070b8:	00bebc20 	.word	0x00bebc20
 80070bc:	017d7840 	.word	0x017d7840

080070c0 <LL_ADC_IsEnabled>:
{
 80070c0:	b480      	push	{r7}
 80070c2:	b083      	sub	sp, #12
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	689b      	ldr	r3, [r3, #8]
 80070cc:	f003 0301 	and.w	r3, r3, #1
 80070d0:	2b01      	cmp	r3, #1
 80070d2:	d101      	bne.n	80070d8 <LL_ADC_IsEnabled+0x18>
 80070d4:	2301      	movs	r3, #1
 80070d6:	e000      	b.n	80070da <LL_ADC_IsEnabled+0x1a>
 80070d8:	2300      	movs	r3, #0
}
 80070da:	4618      	mov	r0, r3
 80070dc:	370c      	adds	r7, #12
 80070de:	46bd      	mov	sp, r7
 80070e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e4:	4770      	bx	lr

080070e6 <LL_ADC_REG_IsConversionOngoing>:
{
 80070e6:	b480      	push	{r7}
 80070e8:	b083      	sub	sp, #12
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	689b      	ldr	r3, [r3, #8]
 80070f2:	f003 0304 	and.w	r3, r3, #4
 80070f6:	2b04      	cmp	r3, #4
 80070f8:	d101      	bne.n	80070fe <LL_ADC_REG_IsConversionOngoing+0x18>
 80070fa:	2301      	movs	r3, #1
 80070fc:	e000      	b.n	8007100 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80070fe:	2300      	movs	r3, #0
}
 8007100:	4618      	mov	r0, r3
 8007102:	370c      	adds	r7, #12
 8007104:	46bd      	mov	sp, r7
 8007106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710a:	4770      	bx	lr

0800710c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 800710c:	b590      	push	{r4, r7, lr}
 800710e:	b09f      	sub	sp, #124	@ 0x7c
 8007110:	af00      	add	r7, sp, #0
 8007112:	6078      	str	r0, [r7, #4]
 8007114:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007116:	2300      	movs	r3, #0
 8007118:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007122:	2b01      	cmp	r3, #1
 8007124:	d101      	bne.n	800712a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8007126:	2302      	movs	r3, #2
 8007128:	e0be      	b.n	80072a8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2201      	movs	r2, #1
 800712e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8007132:	2300      	movs	r3, #0
 8007134:	65fb      	str	r3, [r7, #92]	@ 0x5c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8007136:	2300      	movs	r3, #0
 8007138:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	4a5c      	ldr	r2, [pc, #368]	@ (80072b0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007140:	4293      	cmp	r3, r2
 8007142:	d102      	bne.n	800714a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8007144:	4b5b      	ldr	r3, [pc, #364]	@ (80072b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8007146:	60bb      	str	r3, [r7, #8]
 8007148:	e001      	b.n	800714e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800714a:	2300      	movs	r3, #0
 800714c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800714e:	68bb      	ldr	r3, [r7, #8]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d10b      	bne.n	800716c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007158:	f043 0220 	orr.w	r2, r3, #32
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2200      	movs	r2, #0
 8007164:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8007168:	2301      	movs	r3, #1
 800716a:	e09d      	b.n	80072a8 <HAL_ADCEx_MultiModeConfigChannel+0x19c>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800716c:	68bb      	ldr	r3, [r7, #8]
 800716e:	4618      	mov	r0, r3
 8007170:	f7ff ffb9 	bl	80070e6 <LL_ADC_REG_IsConversionOngoing>
 8007174:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	4618      	mov	r0, r3
 800717c:	f7ff ffb3 	bl	80070e6 <LL_ADC_REG_IsConversionOngoing>
 8007180:	4603      	mov	r3, r0
 8007182:	2b00      	cmp	r3, #0
 8007184:	d17f      	bne.n	8007286 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8007186:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007188:	2b00      	cmp	r3, #0
 800718a:	d17c      	bne.n	8007286 <HAL_ADCEx_MultiModeConfigChannel+0x17a>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a47      	ldr	r2, [pc, #284]	@ (80072b0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d004      	beq.n	80071a0 <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4a46      	ldr	r2, [pc, #280]	@ (80072b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d101      	bne.n	80071a4 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80071a0:	4b45      	ldr	r3, [pc, #276]	@ (80072b8 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80071a2:	e000      	b.n	80071a6 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80071a4:	4b45      	ldr	r3, [pc, #276]	@ (80072bc <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80071a6:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d039      	beq.n	8007224 <HAL_ADCEx_MultiModeConfigChannel+0x118>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80071b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80071b2:	689b      	ldr	r3, [r3, #8]
 80071b4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	685b      	ldr	r3, [r3, #4]
 80071bc:	431a      	orrs	r2, r3
 80071be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80071c0:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	4a3a      	ldr	r2, [pc, #232]	@ (80072b0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80071c8:	4293      	cmp	r3, r2
 80071ca:	d004      	beq.n	80071d6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a38      	ldr	r2, [pc, #224]	@ (80072b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d10e      	bne.n	80071f4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80071d6:	4836      	ldr	r0, [pc, #216]	@ (80072b0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 80071d8:	f7ff ff72 	bl	80070c0 <LL_ADC_IsEnabled>
 80071dc:	4604      	mov	r4, r0
 80071de:	4835      	ldr	r0, [pc, #212]	@ (80072b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 80071e0:	f7ff ff6e 	bl	80070c0 <LL_ADC_IsEnabled>
 80071e4:	4603      	mov	r3, r0
 80071e6:	4323      	orrs	r3, r4
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	bf0c      	ite	eq
 80071ec:	2301      	moveq	r3, #1
 80071ee:	2300      	movne	r3, #0
 80071f0:	b2db      	uxtb	r3, r3
 80071f2:	e008      	b.n	8007206 <HAL_ADCEx_MultiModeConfigChannel+0xfa>
 80071f4:	4832      	ldr	r0, [pc, #200]	@ (80072c0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80071f6:	f7ff ff63 	bl	80070c0 <LL_ADC_IsEnabled>
 80071fa:	4603      	mov	r3, r0
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	bf0c      	ite	eq
 8007200:	2301      	moveq	r3, #1
 8007202:	2300      	movne	r3, #0
 8007204:	b2db      	uxtb	r3, r3
 8007206:	2b00      	cmp	r3, #0
 8007208:	d047      	beq.n	800729a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800720a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800720c:	689a      	ldr	r2, [r3, #8]
 800720e:	4b2d      	ldr	r3, [pc, #180]	@ (80072c4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8007210:	4013      	ands	r3, r2
 8007212:	683a      	ldr	r2, [r7, #0]
 8007214:	6811      	ldr	r1, [r2, #0]
 8007216:	683a      	ldr	r2, [r7, #0]
 8007218:	6892      	ldr	r2, [r2, #8]
 800721a:	430a      	orrs	r2, r1
 800721c:	431a      	orrs	r2, r3
 800721e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007220:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007222:	e03a      	b.n	800729a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8007224:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007226:	689b      	ldr	r3, [r3, #8]
 8007228:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800722c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800722e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	4a1e      	ldr	r2, [pc, #120]	@ (80072b0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007236:	4293      	cmp	r3, r2
 8007238:	d004      	beq.n	8007244 <HAL_ADCEx_MultiModeConfigChannel+0x138>
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	4a1d      	ldr	r2, [pc, #116]	@ (80072b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 8007240:	4293      	cmp	r3, r2
 8007242:	d10e      	bne.n	8007262 <HAL_ADCEx_MultiModeConfigChannel+0x156>
 8007244:	481a      	ldr	r0, [pc, #104]	@ (80072b0 <HAL_ADCEx_MultiModeConfigChannel+0x1a4>)
 8007246:	f7ff ff3b 	bl	80070c0 <LL_ADC_IsEnabled>
 800724a:	4604      	mov	r4, r0
 800724c:	4819      	ldr	r0, [pc, #100]	@ (80072b4 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>)
 800724e:	f7ff ff37 	bl	80070c0 <LL_ADC_IsEnabled>
 8007252:	4603      	mov	r3, r0
 8007254:	4323      	orrs	r3, r4
 8007256:	2b00      	cmp	r3, #0
 8007258:	bf0c      	ite	eq
 800725a:	2301      	moveq	r3, #1
 800725c:	2300      	movne	r3, #0
 800725e:	b2db      	uxtb	r3, r3
 8007260:	e008      	b.n	8007274 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8007262:	4817      	ldr	r0, [pc, #92]	@ (80072c0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8007264:	f7ff ff2c 	bl	80070c0 <LL_ADC_IsEnabled>
 8007268:	4603      	mov	r3, r0
 800726a:	2b00      	cmp	r3, #0
 800726c:	bf0c      	ite	eq
 800726e:	2301      	moveq	r3, #1
 8007270:	2300      	movne	r3, #0
 8007272:	b2db      	uxtb	r3, r3
 8007274:	2b00      	cmp	r3, #0
 8007276:	d010      	beq.n	800729a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8007278:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800727a:	689a      	ldr	r2, [r3, #8]
 800727c:	4b11      	ldr	r3, [pc, #68]	@ (80072c4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800727e:	4013      	ands	r3, r2
 8007280:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007282:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8007284:	e009      	b.n	800729a <HAL_ADCEx_MultiModeConfigChannel+0x18e>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800728a:	f043 0220 	orr.w	r2, r3, #32
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8007292:	2301      	movs	r3, #1
 8007294:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8007298:	e000      	b.n	800729c <HAL_ADCEx_MultiModeConfigChannel+0x190>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800729a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2200      	movs	r2, #0
 80072a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80072a4:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	377c      	adds	r7, #124	@ 0x7c
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd90      	pop	{r4, r7, pc}
 80072b0:	40022000 	.word	0x40022000
 80072b4:	40022100 	.word	0x40022100
 80072b8:	40022300 	.word	0x40022300
 80072bc:	58026300 	.word	0x58026300
 80072c0:	58026000 	.word	0x58026000
 80072c4:	fffff0e0 	.word	0xfffff0e0

080072c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80072c8:	b480      	push	{r7}
 80072ca:	b085      	sub	sp, #20
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	f003 0307 	and.w	r3, r3, #7
 80072d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80072d8:	4b0b      	ldr	r3, [pc, #44]	@ (8007308 <__NVIC_SetPriorityGrouping+0x40>)
 80072da:	68db      	ldr	r3, [r3, #12]
 80072dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80072de:	68ba      	ldr	r2, [r7, #8]
 80072e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80072e4:	4013      	ands	r3, r2
 80072e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80072f0:	4b06      	ldr	r3, [pc, #24]	@ (800730c <__NVIC_SetPriorityGrouping+0x44>)
 80072f2:	4313      	orrs	r3, r2
 80072f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80072f6:	4a04      	ldr	r2, [pc, #16]	@ (8007308 <__NVIC_SetPriorityGrouping+0x40>)
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	60d3      	str	r3, [r2, #12]
}
 80072fc:	bf00      	nop
 80072fe:	3714      	adds	r7, #20
 8007300:	46bd      	mov	sp, r7
 8007302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007306:	4770      	bx	lr
 8007308:	e000ed00 	.word	0xe000ed00
 800730c:	05fa0000 	.word	0x05fa0000

08007310 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007310:	b480      	push	{r7}
 8007312:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007314:	4b04      	ldr	r3, [pc, #16]	@ (8007328 <__NVIC_GetPriorityGrouping+0x18>)
 8007316:	68db      	ldr	r3, [r3, #12]
 8007318:	0a1b      	lsrs	r3, r3, #8
 800731a:	f003 0307 	and.w	r3, r3, #7
}
 800731e:	4618      	mov	r0, r3
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr
 8007328:	e000ed00 	.word	0xe000ed00

0800732c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800732c:	b480      	push	{r7}
 800732e:	b083      	sub	sp, #12
 8007330:	af00      	add	r7, sp, #0
 8007332:	4603      	mov	r3, r0
 8007334:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007336:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800733a:	2b00      	cmp	r3, #0
 800733c:	db0b      	blt.n	8007356 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800733e:	88fb      	ldrh	r3, [r7, #6]
 8007340:	f003 021f 	and.w	r2, r3, #31
 8007344:	4907      	ldr	r1, [pc, #28]	@ (8007364 <__NVIC_EnableIRQ+0x38>)
 8007346:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800734a:	095b      	lsrs	r3, r3, #5
 800734c:	2001      	movs	r0, #1
 800734e:	fa00 f202 	lsl.w	r2, r0, r2
 8007352:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007356:	bf00      	nop
 8007358:	370c      	adds	r7, #12
 800735a:	46bd      	mov	sp, r7
 800735c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007360:	4770      	bx	lr
 8007362:	bf00      	nop
 8007364:	e000e100 	.word	0xe000e100

08007368 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007368:	b480      	push	{r7}
 800736a:	b083      	sub	sp, #12
 800736c:	af00      	add	r7, sp, #0
 800736e:	4603      	mov	r3, r0
 8007370:	6039      	str	r1, [r7, #0]
 8007372:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8007374:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007378:	2b00      	cmp	r3, #0
 800737a:	db0a      	blt.n	8007392 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	b2da      	uxtb	r2, r3
 8007380:	490c      	ldr	r1, [pc, #48]	@ (80073b4 <__NVIC_SetPriority+0x4c>)
 8007382:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007386:	0112      	lsls	r2, r2, #4
 8007388:	b2d2      	uxtb	r2, r2
 800738a:	440b      	add	r3, r1
 800738c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007390:	e00a      	b.n	80073a8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007392:	683b      	ldr	r3, [r7, #0]
 8007394:	b2da      	uxtb	r2, r3
 8007396:	4908      	ldr	r1, [pc, #32]	@ (80073b8 <__NVIC_SetPriority+0x50>)
 8007398:	88fb      	ldrh	r3, [r7, #6]
 800739a:	f003 030f 	and.w	r3, r3, #15
 800739e:	3b04      	subs	r3, #4
 80073a0:	0112      	lsls	r2, r2, #4
 80073a2:	b2d2      	uxtb	r2, r2
 80073a4:	440b      	add	r3, r1
 80073a6:	761a      	strb	r2, [r3, #24]
}
 80073a8:	bf00      	nop
 80073aa:	370c      	adds	r7, #12
 80073ac:	46bd      	mov	sp, r7
 80073ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b2:	4770      	bx	lr
 80073b4:	e000e100 	.word	0xe000e100
 80073b8:	e000ed00 	.word	0xe000ed00

080073bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80073bc:	b480      	push	{r7}
 80073be:	b089      	sub	sp, #36	@ 0x24
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	60f8      	str	r0, [r7, #12]
 80073c4:	60b9      	str	r1, [r7, #8]
 80073c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	f003 0307 	and.w	r3, r3, #7
 80073ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80073d0:	69fb      	ldr	r3, [r7, #28]
 80073d2:	f1c3 0307 	rsb	r3, r3, #7
 80073d6:	2b04      	cmp	r3, #4
 80073d8:	bf28      	it	cs
 80073da:	2304      	movcs	r3, #4
 80073dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80073de:	69fb      	ldr	r3, [r7, #28]
 80073e0:	3304      	adds	r3, #4
 80073e2:	2b06      	cmp	r3, #6
 80073e4:	d902      	bls.n	80073ec <NVIC_EncodePriority+0x30>
 80073e6:	69fb      	ldr	r3, [r7, #28]
 80073e8:	3b03      	subs	r3, #3
 80073ea:	e000      	b.n	80073ee <NVIC_EncodePriority+0x32>
 80073ec:	2300      	movs	r3, #0
 80073ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80073f0:	f04f 32ff 	mov.w	r2, #4294967295
 80073f4:	69bb      	ldr	r3, [r7, #24]
 80073f6:	fa02 f303 	lsl.w	r3, r2, r3
 80073fa:	43da      	mvns	r2, r3
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	401a      	ands	r2, r3
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007404:	f04f 31ff 	mov.w	r1, #4294967295
 8007408:	697b      	ldr	r3, [r7, #20]
 800740a:	fa01 f303 	lsl.w	r3, r1, r3
 800740e:	43d9      	mvns	r1, r3
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007414:	4313      	orrs	r3, r2
         );
}
 8007416:	4618      	mov	r0, r3
 8007418:	3724      	adds	r7, #36	@ 0x24
 800741a:	46bd      	mov	sp, r7
 800741c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007420:	4770      	bx	lr
	...

08007424 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b082      	sub	sp, #8
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	3b01      	subs	r3, #1
 8007430:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007434:	d301      	bcc.n	800743a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007436:	2301      	movs	r3, #1
 8007438:	e00f      	b.n	800745a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800743a:	4a0a      	ldr	r2, [pc, #40]	@ (8007464 <SysTick_Config+0x40>)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	3b01      	subs	r3, #1
 8007440:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007442:	210f      	movs	r1, #15
 8007444:	f04f 30ff 	mov.w	r0, #4294967295
 8007448:	f7ff ff8e 	bl	8007368 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800744c:	4b05      	ldr	r3, [pc, #20]	@ (8007464 <SysTick_Config+0x40>)
 800744e:	2200      	movs	r2, #0
 8007450:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007452:	4b04      	ldr	r3, [pc, #16]	@ (8007464 <SysTick_Config+0x40>)
 8007454:	2207      	movs	r2, #7
 8007456:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007458:	2300      	movs	r3, #0
}
 800745a:	4618      	mov	r0, r3
 800745c:	3708      	adds	r7, #8
 800745e:	46bd      	mov	sp, r7
 8007460:	bd80      	pop	{r7, pc}
 8007462:	bf00      	nop
 8007464:	e000e010 	.word	0xe000e010

08007468 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	b082      	sub	sp, #8
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007470:	6878      	ldr	r0, [r7, #4]
 8007472:	f7ff ff29 	bl	80072c8 <__NVIC_SetPriorityGrouping>
}
 8007476:	bf00      	nop
 8007478:	3708      	adds	r7, #8
 800747a:	46bd      	mov	sp, r7
 800747c:	bd80      	pop	{r7, pc}

0800747e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800747e:	b580      	push	{r7, lr}
 8007480:	b086      	sub	sp, #24
 8007482:	af00      	add	r7, sp, #0
 8007484:	4603      	mov	r3, r0
 8007486:	60b9      	str	r1, [r7, #8]
 8007488:	607a      	str	r2, [r7, #4]
 800748a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800748c:	f7ff ff40 	bl	8007310 <__NVIC_GetPriorityGrouping>
 8007490:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007492:	687a      	ldr	r2, [r7, #4]
 8007494:	68b9      	ldr	r1, [r7, #8]
 8007496:	6978      	ldr	r0, [r7, #20]
 8007498:	f7ff ff90 	bl	80073bc <NVIC_EncodePriority>
 800749c:	4602      	mov	r2, r0
 800749e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80074a2:	4611      	mov	r1, r2
 80074a4:	4618      	mov	r0, r3
 80074a6:	f7ff ff5f 	bl	8007368 <__NVIC_SetPriority>
}
 80074aa:	bf00      	nop
 80074ac:	3718      	adds	r7, #24
 80074ae:	46bd      	mov	sp, r7
 80074b0:	bd80      	pop	{r7, pc}

080074b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80074b2:	b580      	push	{r7, lr}
 80074b4:	b082      	sub	sp, #8
 80074b6:	af00      	add	r7, sp, #0
 80074b8:	4603      	mov	r3, r0
 80074ba:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80074bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80074c0:	4618      	mov	r0, r3
 80074c2:	f7ff ff33 	bl	800732c <__NVIC_EnableIRQ>
}
 80074c6:	bf00      	nop
 80074c8:	3708      	adds	r7, #8
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bd80      	pop	{r7, pc}

080074ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80074ce:	b580      	push	{r7, lr}
 80074d0:	b082      	sub	sp, #8
 80074d2:	af00      	add	r7, sp, #0
 80074d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f7ff ffa4 	bl	8007424 <SysTick_Config>
 80074dc:	4603      	mov	r3, r0
}
 80074de:	4618      	mov	r0, r3
 80074e0:	3708      	adds	r7, #8
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd80      	pop	{r7, pc}
	...

080074e8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80074e8:	b480      	push	{r7}
 80074ea:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 80074ec:	f3bf 8f5f 	dmb	sy
}
 80074f0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80074f2:	4b07      	ldr	r3, [pc, #28]	@ (8007510 <HAL_MPU_Disable+0x28>)
 80074f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074f6:	4a06      	ldr	r2, [pc, #24]	@ (8007510 <HAL_MPU_Disable+0x28>)
 80074f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80074fc:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80074fe:	4b05      	ldr	r3, [pc, #20]	@ (8007514 <HAL_MPU_Disable+0x2c>)
 8007500:	2200      	movs	r2, #0
 8007502:	605a      	str	r2, [r3, #4]
}
 8007504:	bf00      	nop
 8007506:	46bd      	mov	sp, r7
 8007508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750c:	4770      	bx	lr
 800750e:	bf00      	nop
 8007510:	e000ed00 	.word	0xe000ed00
 8007514:	e000ed90 	.word	0xe000ed90

08007518 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8007518:	b480      	push	{r7}
 800751a:	b083      	sub	sp, #12
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8007520:	4a0b      	ldr	r2, [pc, #44]	@ (8007550 <HAL_MPU_Enable+0x38>)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	f043 0301 	orr.w	r3, r3, #1
 8007528:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800752a:	4b0a      	ldr	r3, [pc, #40]	@ (8007554 <HAL_MPU_Enable+0x3c>)
 800752c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800752e:	4a09      	ldr	r2, [pc, #36]	@ (8007554 <HAL_MPU_Enable+0x3c>)
 8007530:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007534:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8007536:	f3bf 8f4f 	dsb	sy
}
 800753a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800753c:	f3bf 8f6f 	isb	sy
}
 8007540:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8007542:	bf00      	nop
 8007544:	370c      	adds	r7, #12
 8007546:	46bd      	mov	sp, r7
 8007548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754c:	4770      	bx	lr
 800754e:	bf00      	nop
 8007550:	e000ed90 	.word	0xe000ed90
 8007554:	e000ed00 	.word	0xe000ed00

08007558 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8007558:	b480      	push	{r7}
 800755a:	b083      	sub	sp, #12
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	785a      	ldrb	r2, [r3, #1]
 8007564:	4b1b      	ldr	r3, [pc, #108]	@ (80075d4 <HAL_MPU_ConfigRegion+0x7c>)
 8007566:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8007568:	4b1a      	ldr	r3, [pc, #104]	@ (80075d4 <HAL_MPU_ConfigRegion+0x7c>)
 800756a:	691b      	ldr	r3, [r3, #16]
 800756c:	4a19      	ldr	r2, [pc, #100]	@ (80075d4 <HAL_MPU_ConfigRegion+0x7c>)
 800756e:	f023 0301 	bic.w	r3, r3, #1
 8007572:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8007574:	4a17      	ldr	r2, [pc, #92]	@ (80075d4 <HAL_MPU_ConfigRegion+0x7c>)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	685b      	ldr	r3, [r3, #4]
 800757a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	7b1b      	ldrb	r3, [r3, #12]
 8007580:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	7adb      	ldrb	r3, [r3, #11]
 8007586:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8007588:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	7a9b      	ldrb	r3, [r3, #10]
 800758e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8007590:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	7b5b      	ldrb	r3, [r3, #13]
 8007596:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8007598:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	7b9b      	ldrb	r3, [r3, #14]
 800759e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80075a0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	7bdb      	ldrb	r3, [r3, #15]
 80075a6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80075a8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	7a5b      	ldrb	r3, [r3, #9]
 80075ae:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80075b0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	7a1b      	ldrb	r3, [r3, #8]
 80075b6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80075b8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80075ba:	687a      	ldr	r2, [r7, #4]
 80075bc:	7812      	ldrb	r2, [r2, #0]
 80075be:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80075c0:	4a04      	ldr	r2, [pc, #16]	@ (80075d4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80075c2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80075c4:	6113      	str	r3, [r2, #16]
}
 80075c6:	bf00      	nop
 80075c8:	370c      	adds	r7, #12
 80075ca:	46bd      	mov	sp, r7
 80075cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d0:	4770      	bx	lr
 80075d2:	bf00      	nop
 80075d4:	e000ed90 	.word	0xe000ed90

080075d8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b086      	sub	sp, #24
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80075e0:	f7fe f988 	bl	80058f4 <HAL_GetTick>
 80075e4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d101      	bne.n	80075f0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80075ec:	2301      	movs	r3, #1
 80075ee:	e316      	b.n	8007c1e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a66      	ldr	r2, [pc, #408]	@ (8007790 <HAL_DMA_Init+0x1b8>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d04a      	beq.n	8007690 <HAL_DMA_Init+0xb8>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4a65      	ldr	r2, [pc, #404]	@ (8007794 <HAL_DMA_Init+0x1bc>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d045      	beq.n	8007690 <HAL_DMA_Init+0xb8>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4a63      	ldr	r2, [pc, #396]	@ (8007798 <HAL_DMA_Init+0x1c0>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d040      	beq.n	8007690 <HAL_DMA_Init+0xb8>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a62      	ldr	r2, [pc, #392]	@ (800779c <HAL_DMA_Init+0x1c4>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d03b      	beq.n	8007690 <HAL_DMA_Init+0xb8>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4a60      	ldr	r2, [pc, #384]	@ (80077a0 <HAL_DMA_Init+0x1c8>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d036      	beq.n	8007690 <HAL_DMA_Init+0xb8>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4a5f      	ldr	r2, [pc, #380]	@ (80077a4 <HAL_DMA_Init+0x1cc>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d031      	beq.n	8007690 <HAL_DMA_Init+0xb8>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4a5d      	ldr	r2, [pc, #372]	@ (80077a8 <HAL_DMA_Init+0x1d0>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d02c      	beq.n	8007690 <HAL_DMA_Init+0xb8>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	4a5c      	ldr	r2, [pc, #368]	@ (80077ac <HAL_DMA_Init+0x1d4>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d027      	beq.n	8007690 <HAL_DMA_Init+0xb8>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	4a5a      	ldr	r2, [pc, #360]	@ (80077b0 <HAL_DMA_Init+0x1d8>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d022      	beq.n	8007690 <HAL_DMA_Init+0xb8>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	4a59      	ldr	r2, [pc, #356]	@ (80077b4 <HAL_DMA_Init+0x1dc>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d01d      	beq.n	8007690 <HAL_DMA_Init+0xb8>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4a57      	ldr	r2, [pc, #348]	@ (80077b8 <HAL_DMA_Init+0x1e0>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d018      	beq.n	8007690 <HAL_DMA_Init+0xb8>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4a56      	ldr	r2, [pc, #344]	@ (80077bc <HAL_DMA_Init+0x1e4>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d013      	beq.n	8007690 <HAL_DMA_Init+0xb8>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	4a54      	ldr	r2, [pc, #336]	@ (80077c0 <HAL_DMA_Init+0x1e8>)
 800766e:	4293      	cmp	r3, r2
 8007670:	d00e      	beq.n	8007690 <HAL_DMA_Init+0xb8>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	4a53      	ldr	r2, [pc, #332]	@ (80077c4 <HAL_DMA_Init+0x1ec>)
 8007678:	4293      	cmp	r3, r2
 800767a:	d009      	beq.n	8007690 <HAL_DMA_Init+0xb8>
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a51      	ldr	r2, [pc, #324]	@ (80077c8 <HAL_DMA_Init+0x1f0>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d004      	beq.n	8007690 <HAL_DMA_Init+0xb8>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a50      	ldr	r2, [pc, #320]	@ (80077cc <HAL_DMA_Init+0x1f4>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d101      	bne.n	8007694 <HAL_DMA_Init+0xbc>
 8007690:	2301      	movs	r3, #1
 8007692:	e000      	b.n	8007696 <HAL_DMA_Init+0xbe>
 8007694:	2300      	movs	r3, #0
 8007696:	2b00      	cmp	r3, #0
 8007698:	f000 813b 	beq.w	8007912 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2202      	movs	r2, #2
 80076a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2200      	movs	r2, #0
 80076a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4a37      	ldr	r2, [pc, #220]	@ (8007790 <HAL_DMA_Init+0x1b8>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d04a      	beq.n	800774c <HAL_DMA_Init+0x174>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	4a36      	ldr	r2, [pc, #216]	@ (8007794 <HAL_DMA_Init+0x1bc>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d045      	beq.n	800774c <HAL_DMA_Init+0x174>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4a34      	ldr	r2, [pc, #208]	@ (8007798 <HAL_DMA_Init+0x1c0>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d040      	beq.n	800774c <HAL_DMA_Init+0x174>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4a33      	ldr	r2, [pc, #204]	@ (800779c <HAL_DMA_Init+0x1c4>)
 80076d0:	4293      	cmp	r3, r2
 80076d2:	d03b      	beq.n	800774c <HAL_DMA_Init+0x174>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	4a31      	ldr	r2, [pc, #196]	@ (80077a0 <HAL_DMA_Init+0x1c8>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d036      	beq.n	800774c <HAL_DMA_Init+0x174>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4a30      	ldr	r2, [pc, #192]	@ (80077a4 <HAL_DMA_Init+0x1cc>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d031      	beq.n	800774c <HAL_DMA_Init+0x174>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4a2e      	ldr	r2, [pc, #184]	@ (80077a8 <HAL_DMA_Init+0x1d0>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d02c      	beq.n	800774c <HAL_DMA_Init+0x174>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	4a2d      	ldr	r2, [pc, #180]	@ (80077ac <HAL_DMA_Init+0x1d4>)
 80076f8:	4293      	cmp	r3, r2
 80076fa:	d027      	beq.n	800774c <HAL_DMA_Init+0x174>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a2b      	ldr	r2, [pc, #172]	@ (80077b0 <HAL_DMA_Init+0x1d8>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d022      	beq.n	800774c <HAL_DMA_Init+0x174>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	4a2a      	ldr	r2, [pc, #168]	@ (80077b4 <HAL_DMA_Init+0x1dc>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d01d      	beq.n	800774c <HAL_DMA_Init+0x174>
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	4a28      	ldr	r2, [pc, #160]	@ (80077b8 <HAL_DMA_Init+0x1e0>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d018      	beq.n	800774c <HAL_DMA_Init+0x174>
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	4a27      	ldr	r2, [pc, #156]	@ (80077bc <HAL_DMA_Init+0x1e4>)
 8007720:	4293      	cmp	r3, r2
 8007722:	d013      	beq.n	800774c <HAL_DMA_Init+0x174>
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4a25      	ldr	r2, [pc, #148]	@ (80077c0 <HAL_DMA_Init+0x1e8>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d00e      	beq.n	800774c <HAL_DMA_Init+0x174>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	4a24      	ldr	r2, [pc, #144]	@ (80077c4 <HAL_DMA_Init+0x1ec>)
 8007734:	4293      	cmp	r3, r2
 8007736:	d009      	beq.n	800774c <HAL_DMA_Init+0x174>
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4a22      	ldr	r2, [pc, #136]	@ (80077c8 <HAL_DMA_Init+0x1f0>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d004      	beq.n	800774c <HAL_DMA_Init+0x174>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	4a21      	ldr	r2, [pc, #132]	@ (80077cc <HAL_DMA_Init+0x1f4>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d108      	bne.n	800775e <HAL_DMA_Init+0x186>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	681a      	ldr	r2, [r3, #0]
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f022 0201 	bic.w	r2, r2, #1
 800775a:	601a      	str	r2, [r3, #0]
 800775c:	e007      	b.n	800776e <HAL_DMA_Init+0x196>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	681a      	ldr	r2, [r3, #0]
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f022 0201 	bic.w	r2, r2, #1
 800776c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800776e:	e02f      	b.n	80077d0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007770:	f7fe f8c0 	bl	80058f4 <HAL_GetTick>
 8007774:	4602      	mov	r2, r0
 8007776:	693b      	ldr	r3, [r7, #16]
 8007778:	1ad3      	subs	r3, r2, r3
 800777a:	2b05      	cmp	r3, #5
 800777c:	d928      	bls.n	80077d0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2220      	movs	r2, #32
 8007782:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2203      	movs	r2, #3
 8007788:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800778c:	2301      	movs	r3, #1
 800778e:	e246      	b.n	8007c1e <HAL_DMA_Init+0x646>
 8007790:	40020010 	.word	0x40020010
 8007794:	40020028 	.word	0x40020028
 8007798:	40020040 	.word	0x40020040
 800779c:	40020058 	.word	0x40020058
 80077a0:	40020070 	.word	0x40020070
 80077a4:	40020088 	.word	0x40020088
 80077a8:	400200a0 	.word	0x400200a0
 80077ac:	400200b8 	.word	0x400200b8
 80077b0:	40020410 	.word	0x40020410
 80077b4:	40020428 	.word	0x40020428
 80077b8:	40020440 	.word	0x40020440
 80077bc:	40020458 	.word	0x40020458
 80077c0:	40020470 	.word	0x40020470
 80077c4:	40020488 	.word	0x40020488
 80077c8:	400204a0 	.word	0x400204a0
 80077cc:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f003 0301 	and.w	r3, r3, #1
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d1c8      	bne.n	8007770 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80077e6:	697a      	ldr	r2, [r7, #20]
 80077e8:	4b83      	ldr	r3, [pc, #524]	@ (80079f8 <HAL_DMA_Init+0x420>)
 80077ea:	4013      	ands	r3, r2
 80077ec:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80077f6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	691b      	ldr	r3, [r3, #16]
 80077fc:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007802:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	699b      	ldr	r3, [r3, #24]
 8007808:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800780e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6a1b      	ldr	r3, [r3, #32]
 8007814:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8007816:	697a      	ldr	r2, [r7, #20]
 8007818:	4313      	orrs	r3, r2
 800781a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007820:	2b04      	cmp	r3, #4
 8007822:	d107      	bne.n	8007834 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800782c:	4313      	orrs	r3, r2
 800782e:	697a      	ldr	r2, [r7, #20]
 8007830:	4313      	orrs	r3, r2
 8007832:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8007834:	4b71      	ldr	r3, [pc, #452]	@ (80079fc <HAL_DMA_Init+0x424>)
 8007836:	681a      	ldr	r2, [r3, #0]
 8007838:	4b71      	ldr	r3, [pc, #452]	@ (8007a00 <HAL_DMA_Init+0x428>)
 800783a:	4013      	ands	r3, r2
 800783c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007840:	d328      	bcc.n	8007894 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	685b      	ldr	r3, [r3, #4]
 8007846:	2b28      	cmp	r3, #40	@ 0x28
 8007848:	d903      	bls.n	8007852 <HAL_DMA_Init+0x27a>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	685b      	ldr	r3, [r3, #4]
 800784e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007850:	d917      	bls.n	8007882 <HAL_DMA_Init+0x2aa>
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	2b3e      	cmp	r3, #62	@ 0x3e
 8007858:	d903      	bls.n	8007862 <HAL_DMA_Init+0x28a>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	2b42      	cmp	r3, #66	@ 0x42
 8007860:	d90f      	bls.n	8007882 <HAL_DMA_Init+0x2aa>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	685b      	ldr	r3, [r3, #4]
 8007866:	2b46      	cmp	r3, #70	@ 0x46
 8007868:	d903      	bls.n	8007872 <HAL_DMA_Init+0x29a>
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	685b      	ldr	r3, [r3, #4]
 800786e:	2b48      	cmp	r3, #72	@ 0x48
 8007870:	d907      	bls.n	8007882 <HAL_DMA_Init+0x2aa>
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	685b      	ldr	r3, [r3, #4]
 8007876:	2b4e      	cmp	r3, #78	@ 0x4e
 8007878:	d905      	bls.n	8007886 <HAL_DMA_Init+0x2ae>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	2b52      	cmp	r3, #82	@ 0x52
 8007880:	d801      	bhi.n	8007886 <HAL_DMA_Init+0x2ae>
 8007882:	2301      	movs	r3, #1
 8007884:	e000      	b.n	8007888 <HAL_DMA_Init+0x2b0>
 8007886:	2300      	movs	r3, #0
 8007888:	2b00      	cmp	r3, #0
 800788a:	d003      	beq.n	8007894 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800788c:	697b      	ldr	r3, [r7, #20]
 800788e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007892:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	697a      	ldr	r2, [r7, #20]
 800789a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	695b      	ldr	r3, [r3, #20]
 80078a2:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	f023 0307 	bic.w	r3, r3, #7
 80078aa:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078b0:	697a      	ldr	r2, [r7, #20]
 80078b2:	4313      	orrs	r3, r2
 80078b4:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ba:	2b04      	cmp	r3, #4
 80078bc:	d117      	bne.n	80078ee <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078c2:	697a      	ldr	r2, [r7, #20]
 80078c4:	4313      	orrs	r3, r2
 80078c6:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d00e      	beq.n	80078ee <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80078d0:	6878      	ldr	r0, [r7, #4]
 80078d2:	f002 fb33 	bl	8009f3c <DMA_CheckFifoParam>
 80078d6:	4603      	mov	r3, r0
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d008      	beq.n	80078ee <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	2240      	movs	r2, #64	@ 0x40
 80078e0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2201      	movs	r2, #1
 80078e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80078ea:	2301      	movs	r3, #1
 80078ec:	e197      	b.n	8007c1e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	697a      	ldr	r2, [r7, #20]
 80078f4:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f002 fa6e 	bl	8009dd8 <DMA_CalcBaseAndBitshift>
 80078fc:	4603      	mov	r3, r0
 80078fe:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007904:	f003 031f 	and.w	r3, r3, #31
 8007908:	223f      	movs	r2, #63	@ 0x3f
 800790a:	409a      	lsls	r2, r3
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	609a      	str	r2, [r3, #8]
 8007910:	e0cd      	b.n	8007aae <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	4a3b      	ldr	r2, [pc, #236]	@ (8007a04 <HAL_DMA_Init+0x42c>)
 8007918:	4293      	cmp	r3, r2
 800791a:	d022      	beq.n	8007962 <HAL_DMA_Init+0x38a>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	4a39      	ldr	r2, [pc, #228]	@ (8007a08 <HAL_DMA_Init+0x430>)
 8007922:	4293      	cmp	r3, r2
 8007924:	d01d      	beq.n	8007962 <HAL_DMA_Init+0x38a>
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4a38      	ldr	r2, [pc, #224]	@ (8007a0c <HAL_DMA_Init+0x434>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d018      	beq.n	8007962 <HAL_DMA_Init+0x38a>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	4a36      	ldr	r2, [pc, #216]	@ (8007a10 <HAL_DMA_Init+0x438>)
 8007936:	4293      	cmp	r3, r2
 8007938:	d013      	beq.n	8007962 <HAL_DMA_Init+0x38a>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	4a35      	ldr	r2, [pc, #212]	@ (8007a14 <HAL_DMA_Init+0x43c>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d00e      	beq.n	8007962 <HAL_DMA_Init+0x38a>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	4a33      	ldr	r2, [pc, #204]	@ (8007a18 <HAL_DMA_Init+0x440>)
 800794a:	4293      	cmp	r3, r2
 800794c:	d009      	beq.n	8007962 <HAL_DMA_Init+0x38a>
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	4a32      	ldr	r2, [pc, #200]	@ (8007a1c <HAL_DMA_Init+0x444>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d004      	beq.n	8007962 <HAL_DMA_Init+0x38a>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	4a30      	ldr	r2, [pc, #192]	@ (8007a20 <HAL_DMA_Init+0x448>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d101      	bne.n	8007966 <HAL_DMA_Init+0x38e>
 8007962:	2301      	movs	r3, #1
 8007964:	e000      	b.n	8007968 <HAL_DMA_Init+0x390>
 8007966:	2300      	movs	r3, #0
 8007968:	2b00      	cmp	r3, #0
 800796a:	f000 8097 	beq.w	8007a9c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	4a24      	ldr	r2, [pc, #144]	@ (8007a04 <HAL_DMA_Init+0x42c>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d021      	beq.n	80079bc <HAL_DMA_Init+0x3e4>
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	4a22      	ldr	r2, [pc, #136]	@ (8007a08 <HAL_DMA_Init+0x430>)
 800797e:	4293      	cmp	r3, r2
 8007980:	d01c      	beq.n	80079bc <HAL_DMA_Init+0x3e4>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	4a21      	ldr	r2, [pc, #132]	@ (8007a0c <HAL_DMA_Init+0x434>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d017      	beq.n	80079bc <HAL_DMA_Init+0x3e4>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4a1f      	ldr	r2, [pc, #124]	@ (8007a10 <HAL_DMA_Init+0x438>)
 8007992:	4293      	cmp	r3, r2
 8007994:	d012      	beq.n	80079bc <HAL_DMA_Init+0x3e4>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	4a1e      	ldr	r2, [pc, #120]	@ (8007a14 <HAL_DMA_Init+0x43c>)
 800799c:	4293      	cmp	r3, r2
 800799e:	d00d      	beq.n	80079bc <HAL_DMA_Init+0x3e4>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	4a1c      	ldr	r2, [pc, #112]	@ (8007a18 <HAL_DMA_Init+0x440>)
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d008      	beq.n	80079bc <HAL_DMA_Init+0x3e4>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	4a1b      	ldr	r2, [pc, #108]	@ (8007a1c <HAL_DMA_Init+0x444>)
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d003      	beq.n	80079bc <HAL_DMA_Init+0x3e4>
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	4a19      	ldr	r2, [pc, #100]	@ (8007a20 <HAL_DMA_Init+0x448>)
 80079ba:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2202      	movs	r2, #2
 80079c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2200      	movs	r2, #0
 80079c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80079d4:	697a      	ldr	r2, [r7, #20]
 80079d6:	4b13      	ldr	r3, [pc, #76]	@ (8007a24 <HAL_DMA_Init+0x44c>)
 80079d8:	4013      	ands	r3, r2
 80079da:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	2b40      	cmp	r3, #64	@ 0x40
 80079e2:	d021      	beq.n	8007a28 <HAL_DMA_Init+0x450>
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	689b      	ldr	r3, [r3, #8]
 80079e8:	2b80      	cmp	r3, #128	@ 0x80
 80079ea:	d102      	bne.n	80079f2 <HAL_DMA_Init+0x41a>
 80079ec:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80079f0:	e01b      	b.n	8007a2a <HAL_DMA_Init+0x452>
 80079f2:	2300      	movs	r3, #0
 80079f4:	e019      	b.n	8007a2a <HAL_DMA_Init+0x452>
 80079f6:	bf00      	nop
 80079f8:	fe10803f 	.word	0xfe10803f
 80079fc:	5c001000 	.word	0x5c001000
 8007a00:	ffff0000 	.word	0xffff0000
 8007a04:	58025408 	.word	0x58025408
 8007a08:	5802541c 	.word	0x5802541c
 8007a0c:	58025430 	.word	0x58025430
 8007a10:	58025444 	.word	0x58025444
 8007a14:	58025458 	.word	0x58025458
 8007a18:	5802546c 	.word	0x5802546c
 8007a1c:	58025480 	.word	0x58025480
 8007a20:	58025494 	.word	0x58025494
 8007a24:	fffe000f 	.word	0xfffe000f
 8007a28:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8007a2a:	687a      	ldr	r2, [r7, #4]
 8007a2c:	68d2      	ldr	r2, [r2, #12]
 8007a2e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007a30:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	691b      	ldr	r3, [r3, #16]
 8007a36:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8007a38:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	695b      	ldr	r3, [r3, #20]
 8007a3e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8007a40:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	699b      	ldr	r3, [r3, #24]
 8007a46:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8007a48:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	69db      	ldr	r3, [r3, #28]
 8007a4e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8007a50:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6a1b      	ldr	r3, [r3, #32]
 8007a56:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8007a58:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007a5a:	697a      	ldr	r2, [r7, #20]
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	697a      	ldr	r2, [r7, #20]
 8007a66:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	461a      	mov	r2, r3
 8007a6e:	4b6e      	ldr	r3, [pc, #440]	@ (8007c28 <HAL_DMA_Init+0x650>)
 8007a70:	4413      	add	r3, r2
 8007a72:	4a6e      	ldr	r2, [pc, #440]	@ (8007c2c <HAL_DMA_Init+0x654>)
 8007a74:	fba2 2303 	umull	r2, r3, r2, r3
 8007a78:	091b      	lsrs	r3, r3, #4
 8007a7a:	009a      	lsls	r2, r3, #2
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007a80:	6878      	ldr	r0, [r7, #4]
 8007a82:	f002 f9a9 	bl	8009dd8 <DMA_CalcBaseAndBitshift>
 8007a86:	4603      	mov	r3, r0
 8007a88:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007a8e:	f003 031f 	and.w	r3, r3, #31
 8007a92:	2201      	movs	r2, #1
 8007a94:	409a      	lsls	r2, r3
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	605a      	str	r2, [r3, #4]
 8007a9a:	e008      	b.n	8007aae <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2240      	movs	r2, #64	@ 0x40
 8007aa0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2203      	movs	r2, #3
 8007aa6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 8007aaa:	2301      	movs	r3, #1
 8007aac:	e0b7      	b.n	8007c1e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4a5f      	ldr	r2, [pc, #380]	@ (8007c30 <HAL_DMA_Init+0x658>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d072      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	4a5d      	ldr	r2, [pc, #372]	@ (8007c34 <HAL_DMA_Init+0x65c>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d06d      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4a5c      	ldr	r2, [pc, #368]	@ (8007c38 <HAL_DMA_Init+0x660>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d068      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	4a5a      	ldr	r2, [pc, #360]	@ (8007c3c <HAL_DMA_Init+0x664>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d063      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	4a59      	ldr	r2, [pc, #356]	@ (8007c40 <HAL_DMA_Init+0x668>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d05e      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4a57      	ldr	r2, [pc, #348]	@ (8007c44 <HAL_DMA_Init+0x66c>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d059      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4a56      	ldr	r2, [pc, #344]	@ (8007c48 <HAL_DMA_Init+0x670>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d054      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4a54      	ldr	r2, [pc, #336]	@ (8007c4c <HAL_DMA_Init+0x674>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d04f      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a53      	ldr	r2, [pc, #332]	@ (8007c50 <HAL_DMA_Init+0x678>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d04a      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4a51      	ldr	r2, [pc, #324]	@ (8007c54 <HAL_DMA_Init+0x67c>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d045      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4a50      	ldr	r2, [pc, #320]	@ (8007c58 <HAL_DMA_Init+0x680>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d040      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4a4e      	ldr	r2, [pc, #312]	@ (8007c5c <HAL_DMA_Init+0x684>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d03b      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	4a4d      	ldr	r2, [pc, #308]	@ (8007c60 <HAL_DMA_Init+0x688>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d036      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	4a4b      	ldr	r2, [pc, #300]	@ (8007c64 <HAL_DMA_Init+0x68c>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d031      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	4a4a      	ldr	r2, [pc, #296]	@ (8007c68 <HAL_DMA_Init+0x690>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d02c      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	4a48      	ldr	r2, [pc, #288]	@ (8007c6c <HAL_DMA_Init+0x694>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d027      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4a47      	ldr	r2, [pc, #284]	@ (8007c70 <HAL_DMA_Init+0x698>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d022      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	4a45      	ldr	r2, [pc, #276]	@ (8007c74 <HAL_DMA_Init+0x69c>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d01d      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4a44      	ldr	r2, [pc, #272]	@ (8007c78 <HAL_DMA_Init+0x6a0>)
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d018      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	4a42      	ldr	r2, [pc, #264]	@ (8007c7c <HAL_DMA_Init+0x6a4>)
 8007b72:	4293      	cmp	r3, r2
 8007b74:	d013      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	4a41      	ldr	r2, [pc, #260]	@ (8007c80 <HAL_DMA_Init+0x6a8>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d00e      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4a3f      	ldr	r2, [pc, #252]	@ (8007c84 <HAL_DMA_Init+0x6ac>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d009      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	4a3e      	ldr	r2, [pc, #248]	@ (8007c88 <HAL_DMA_Init+0x6b0>)
 8007b90:	4293      	cmp	r3, r2
 8007b92:	d004      	beq.n	8007b9e <HAL_DMA_Init+0x5c6>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4a3c      	ldr	r2, [pc, #240]	@ (8007c8c <HAL_DMA_Init+0x6b4>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d101      	bne.n	8007ba2 <HAL_DMA_Init+0x5ca>
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	e000      	b.n	8007ba4 <HAL_DMA_Init+0x5cc>
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d032      	beq.n	8007c0e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007ba8:	6878      	ldr	r0, [r7, #4]
 8007baa:	f002 fa43 	bl	800a034 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	689b      	ldr	r3, [r3, #8]
 8007bb2:	2b80      	cmp	r3, #128	@ 0x80
 8007bb4:	d102      	bne.n	8007bbc <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	685a      	ldr	r2, [r3, #4]
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bc4:	b2d2      	uxtb	r2, r2
 8007bc6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007bcc:	687a      	ldr	r2, [r7, #4]
 8007bce:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007bd0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	685b      	ldr	r3, [r3, #4]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d010      	beq.n	8007bfc <HAL_DMA_Init+0x624>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	685b      	ldr	r3, [r3, #4]
 8007bde:	2b08      	cmp	r3, #8
 8007be0:	d80c      	bhi.n	8007bfc <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f002 fac0 	bl	800a168 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007bec:	2200      	movs	r2, #0
 8007bee:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bf4:	687a      	ldr	r2, [r7, #4]
 8007bf6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007bf8:	605a      	str	r2, [r3, #4]
 8007bfa:	e008      	b.n	8007c0e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2200      	movs	r2, #0
 8007c00:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2200      	movs	r2, #0
 8007c06:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2200      	movs	r2, #0
 8007c0c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2200      	movs	r2, #0
 8007c12:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2201      	movs	r2, #1
 8007c18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8007c1c:	2300      	movs	r3, #0
}
 8007c1e:	4618      	mov	r0, r3
 8007c20:	3718      	adds	r7, #24
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}
 8007c26:	bf00      	nop
 8007c28:	a7fdabf8 	.word	0xa7fdabf8
 8007c2c:	cccccccd 	.word	0xcccccccd
 8007c30:	40020010 	.word	0x40020010
 8007c34:	40020028 	.word	0x40020028
 8007c38:	40020040 	.word	0x40020040
 8007c3c:	40020058 	.word	0x40020058
 8007c40:	40020070 	.word	0x40020070
 8007c44:	40020088 	.word	0x40020088
 8007c48:	400200a0 	.word	0x400200a0
 8007c4c:	400200b8 	.word	0x400200b8
 8007c50:	40020410 	.word	0x40020410
 8007c54:	40020428 	.word	0x40020428
 8007c58:	40020440 	.word	0x40020440
 8007c5c:	40020458 	.word	0x40020458
 8007c60:	40020470 	.word	0x40020470
 8007c64:	40020488 	.word	0x40020488
 8007c68:	400204a0 	.word	0x400204a0
 8007c6c:	400204b8 	.word	0x400204b8
 8007c70:	58025408 	.word	0x58025408
 8007c74:	5802541c 	.word	0x5802541c
 8007c78:	58025430 	.word	0x58025430
 8007c7c:	58025444 	.word	0x58025444
 8007c80:	58025458 	.word	0x58025458
 8007c84:	5802546c 	.word	0x5802546c
 8007c88:	58025480 	.word	0x58025480
 8007c8c:	58025494 	.word	0x58025494

08007c90 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b086      	sub	sp, #24
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	60f8      	str	r0, [r7, #12]
 8007c98:	60b9      	str	r1, [r7, #8]
 8007c9a:	607a      	str	r2, [r7, #4]
 8007c9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d101      	bne.n	8007cac <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	e226      	b.n	80080fa <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8007cb2:	2b01      	cmp	r3, #1
 8007cb4:	d101      	bne.n	8007cba <HAL_DMA_Start_IT+0x2a>
 8007cb6:	2302      	movs	r3, #2
 8007cb8:	e21f      	b.n	80080fa <HAL_DMA_Start_IT+0x46a>
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2201      	movs	r2, #1
 8007cbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007cc8:	b2db      	uxtb	r3, r3
 8007cca:	2b01      	cmp	r3, #1
 8007ccc:	f040 820a 	bne.w	80080e4 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	2202      	movs	r2, #2
 8007cd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	4a68      	ldr	r2, [pc, #416]	@ (8007e84 <HAL_DMA_Start_IT+0x1f4>)
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	d04a      	beq.n	8007d7e <HAL_DMA_Start_IT+0xee>
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a66      	ldr	r2, [pc, #408]	@ (8007e88 <HAL_DMA_Start_IT+0x1f8>)
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	d045      	beq.n	8007d7e <HAL_DMA_Start_IT+0xee>
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	4a65      	ldr	r2, [pc, #404]	@ (8007e8c <HAL_DMA_Start_IT+0x1fc>)
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	d040      	beq.n	8007d7e <HAL_DMA_Start_IT+0xee>
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	4a63      	ldr	r2, [pc, #396]	@ (8007e90 <HAL_DMA_Start_IT+0x200>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d03b      	beq.n	8007d7e <HAL_DMA_Start_IT+0xee>
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	4a62      	ldr	r2, [pc, #392]	@ (8007e94 <HAL_DMA_Start_IT+0x204>)
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d036      	beq.n	8007d7e <HAL_DMA_Start_IT+0xee>
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4a60      	ldr	r2, [pc, #384]	@ (8007e98 <HAL_DMA_Start_IT+0x208>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d031      	beq.n	8007d7e <HAL_DMA_Start_IT+0xee>
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	4a5f      	ldr	r2, [pc, #380]	@ (8007e9c <HAL_DMA_Start_IT+0x20c>)
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d02c      	beq.n	8007d7e <HAL_DMA_Start_IT+0xee>
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	4a5d      	ldr	r2, [pc, #372]	@ (8007ea0 <HAL_DMA_Start_IT+0x210>)
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d027      	beq.n	8007d7e <HAL_DMA_Start_IT+0xee>
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	4a5c      	ldr	r2, [pc, #368]	@ (8007ea4 <HAL_DMA_Start_IT+0x214>)
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d022      	beq.n	8007d7e <HAL_DMA_Start_IT+0xee>
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a5a      	ldr	r2, [pc, #360]	@ (8007ea8 <HAL_DMA_Start_IT+0x218>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d01d      	beq.n	8007d7e <HAL_DMA_Start_IT+0xee>
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	4a59      	ldr	r2, [pc, #356]	@ (8007eac <HAL_DMA_Start_IT+0x21c>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d018      	beq.n	8007d7e <HAL_DMA_Start_IT+0xee>
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	4a57      	ldr	r2, [pc, #348]	@ (8007eb0 <HAL_DMA_Start_IT+0x220>)
 8007d52:	4293      	cmp	r3, r2
 8007d54:	d013      	beq.n	8007d7e <HAL_DMA_Start_IT+0xee>
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	4a56      	ldr	r2, [pc, #344]	@ (8007eb4 <HAL_DMA_Start_IT+0x224>)
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d00e      	beq.n	8007d7e <HAL_DMA_Start_IT+0xee>
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	4a54      	ldr	r2, [pc, #336]	@ (8007eb8 <HAL_DMA_Start_IT+0x228>)
 8007d66:	4293      	cmp	r3, r2
 8007d68:	d009      	beq.n	8007d7e <HAL_DMA_Start_IT+0xee>
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4a53      	ldr	r2, [pc, #332]	@ (8007ebc <HAL_DMA_Start_IT+0x22c>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d004      	beq.n	8007d7e <HAL_DMA_Start_IT+0xee>
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4a51      	ldr	r2, [pc, #324]	@ (8007ec0 <HAL_DMA_Start_IT+0x230>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d108      	bne.n	8007d90 <HAL_DMA_Start_IT+0x100>
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	681a      	ldr	r2, [r3, #0]
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f022 0201 	bic.w	r2, r2, #1
 8007d8c:	601a      	str	r2, [r3, #0]
 8007d8e:	e007      	b.n	8007da0 <HAL_DMA_Start_IT+0x110>
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	681a      	ldr	r2, [r3, #0]
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f022 0201 	bic.w	r2, r2, #1
 8007d9e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	687a      	ldr	r2, [r7, #4]
 8007da4:	68b9      	ldr	r1, [r7, #8]
 8007da6:	68f8      	ldr	r0, [r7, #12]
 8007da8:	f001 fe6a 	bl	8009a80 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4a34      	ldr	r2, [pc, #208]	@ (8007e84 <HAL_DMA_Start_IT+0x1f4>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d04a      	beq.n	8007e4c <HAL_DMA_Start_IT+0x1bc>
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4a33      	ldr	r2, [pc, #204]	@ (8007e88 <HAL_DMA_Start_IT+0x1f8>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d045      	beq.n	8007e4c <HAL_DMA_Start_IT+0x1bc>
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	4a31      	ldr	r2, [pc, #196]	@ (8007e8c <HAL_DMA_Start_IT+0x1fc>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d040      	beq.n	8007e4c <HAL_DMA_Start_IT+0x1bc>
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	4a30      	ldr	r2, [pc, #192]	@ (8007e90 <HAL_DMA_Start_IT+0x200>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d03b      	beq.n	8007e4c <HAL_DMA_Start_IT+0x1bc>
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	4a2e      	ldr	r2, [pc, #184]	@ (8007e94 <HAL_DMA_Start_IT+0x204>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d036      	beq.n	8007e4c <HAL_DMA_Start_IT+0x1bc>
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4a2d      	ldr	r2, [pc, #180]	@ (8007e98 <HAL_DMA_Start_IT+0x208>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d031      	beq.n	8007e4c <HAL_DMA_Start_IT+0x1bc>
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4a2b      	ldr	r2, [pc, #172]	@ (8007e9c <HAL_DMA_Start_IT+0x20c>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d02c      	beq.n	8007e4c <HAL_DMA_Start_IT+0x1bc>
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	4a2a      	ldr	r2, [pc, #168]	@ (8007ea0 <HAL_DMA_Start_IT+0x210>)
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d027      	beq.n	8007e4c <HAL_DMA_Start_IT+0x1bc>
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a28      	ldr	r2, [pc, #160]	@ (8007ea4 <HAL_DMA_Start_IT+0x214>)
 8007e02:	4293      	cmp	r3, r2
 8007e04:	d022      	beq.n	8007e4c <HAL_DMA_Start_IT+0x1bc>
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4a27      	ldr	r2, [pc, #156]	@ (8007ea8 <HAL_DMA_Start_IT+0x218>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d01d      	beq.n	8007e4c <HAL_DMA_Start_IT+0x1bc>
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	4a25      	ldr	r2, [pc, #148]	@ (8007eac <HAL_DMA_Start_IT+0x21c>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d018      	beq.n	8007e4c <HAL_DMA_Start_IT+0x1bc>
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	4a24      	ldr	r2, [pc, #144]	@ (8007eb0 <HAL_DMA_Start_IT+0x220>)
 8007e20:	4293      	cmp	r3, r2
 8007e22:	d013      	beq.n	8007e4c <HAL_DMA_Start_IT+0x1bc>
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	4a22      	ldr	r2, [pc, #136]	@ (8007eb4 <HAL_DMA_Start_IT+0x224>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d00e      	beq.n	8007e4c <HAL_DMA_Start_IT+0x1bc>
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	4a21      	ldr	r2, [pc, #132]	@ (8007eb8 <HAL_DMA_Start_IT+0x228>)
 8007e34:	4293      	cmp	r3, r2
 8007e36:	d009      	beq.n	8007e4c <HAL_DMA_Start_IT+0x1bc>
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	4a1f      	ldr	r2, [pc, #124]	@ (8007ebc <HAL_DMA_Start_IT+0x22c>)
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d004      	beq.n	8007e4c <HAL_DMA_Start_IT+0x1bc>
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	4a1e      	ldr	r2, [pc, #120]	@ (8007ec0 <HAL_DMA_Start_IT+0x230>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d101      	bne.n	8007e50 <HAL_DMA_Start_IT+0x1c0>
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	e000      	b.n	8007e52 <HAL_DMA_Start_IT+0x1c2>
 8007e50:	2300      	movs	r3, #0
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d036      	beq.n	8007ec4 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f023 021e 	bic.w	r2, r3, #30
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f042 0216 	orr.w	r2, r2, #22
 8007e68:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d03e      	beq.n	8007ef0 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	681a      	ldr	r2, [r3, #0]
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f042 0208 	orr.w	r2, r2, #8
 8007e80:	601a      	str	r2, [r3, #0]
 8007e82:	e035      	b.n	8007ef0 <HAL_DMA_Start_IT+0x260>
 8007e84:	40020010 	.word	0x40020010
 8007e88:	40020028 	.word	0x40020028
 8007e8c:	40020040 	.word	0x40020040
 8007e90:	40020058 	.word	0x40020058
 8007e94:	40020070 	.word	0x40020070
 8007e98:	40020088 	.word	0x40020088
 8007e9c:	400200a0 	.word	0x400200a0
 8007ea0:	400200b8 	.word	0x400200b8
 8007ea4:	40020410 	.word	0x40020410
 8007ea8:	40020428 	.word	0x40020428
 8007eac:	40020440 	.word	0x40020440
 8007eb0:	40020458 	.word	0x40020458
 8007eb4:	40020470 	.word	0x40020470
 8007eb8:	40020488 	.word	0x40020488
 8007ebc:	400204a0 	.word	0x400204a0
 8007ec0:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f023 020e 	bic.w	r2, r3, #14
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	f042 020a 	orr.w	r2, r2, #10
 8007ed6:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d007      	beq.n	8007ef0 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	681a      	ldr	r2, [r3, #0]
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f042 0204 	orr.w	r2, r2, #4
 8007eee:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	4a83      	ldr	r2, [pc, #524]	@ (8008104 <HAL_DMA_Start_IT+0x474>)
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d072      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	4a82      	ldr	r2, [pc, #520]	@ (8008108 <HAL_DMA_Start_IT+0x478>)
 8007f00:	4293      	cmp	r3, r2
 8007f02:	d06d      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	4a80      	ldr	r2, [pc, #512]	@ (800810c <HAL_DMA_Start_IT+0x47c>)
 8007f0a:	4293      	cmp	r3, r2
 8007f0c:	d068      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	4a7f      	ldr	r2, [pc, #508]	@ (8008110 <HAL_DMA_Start_IT+0x480>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d063      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4a7d      	ldr	r2, [pc, #500]	@ (8008114 <HAL_DMA_Start_IT+0x484>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d05e      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	4a7c      	ldr	r2, [pc, #496]	@ (8008118 <HAL_DMA_Start_IT+0x488>)
 8007f28:	4293      	cmp	r3, r2
 8007f2a:	d059      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4a7a      	ldr	r2, [pc, #488]	@ (800811c <HAL_DMA_Start_IT+0x48c>)
 8007f32:	4293      	cmp	r3, r2
 8007f34:	d054      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	681b      	ldr	r3, [r3, #0]
 8007f3a:	4a79      	ldr	r2, [pc, #484]	@ (8008120 <HAL_DMA_Start_IT+0x490>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d04f      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	4a77      	ldr	r2, [pc, #476]	@ (8008124 <HAL_DMA_Start_IT+0x494>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d04a      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	4a76      	ldr	r2, [pc, #472]	@ (8008128 <HAL_DMA_Start_IT+0x498>)
 8007f50:	4293      	cmp	r3, r2
 8007f52:	d045      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	4a74      	ldr	r2, [pc, #464]	@ (800812c <HAL_DMA_Start_IT+0x49c>)
 8007f5a:	4293      	cmp	r3, r2
 8007f5c:	d040      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	4a73      	ldr	r2, [pc, #460]	@ (8008130 <HAL_DMA_Start_IT+0x4a0>)
 8007f64:	4293      	cmp	r3, r2
 8007f66:	d03b      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4a71      	ldr	r2, [pc, #452]	@ (8008134 <HAL_DMA_Start_IT+0x4a4>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d036      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	4a70      	ldr	r2, [pc, #448]	@ (8008138 <HAL_DMA_Start_IT+0x4a8>)
 8007f78:	4293      	cmp	r3, r2
 8007f7a:	d031      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	4a6e      	ldr	r2, [pc, #440]	@ (800813c <HAL_DMA_Start_IT+0x4ac>)
 8007f82:	4293      	cmp	r3, r2
 8007f84:	d02c      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4a6d      	ldr	r2, [pc, #436]	@ (8008140 <HAL_DMA_Start_IT+0x4b0>)
 8007f8c:	4293      	cmp	r3, r2
 8007f8e:	d027      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	4a6b      	ldr	r2, [pc, #428]	@ (8008144 <HAL_DMA_Start_IT+0x4b4>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d022      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	4a6a      	ldr	r2, [pc, #424]	@ (8008148 <HAL_DMA_Start_IT+0x4b8>)
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	d01d      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	4a68      	ldr	r2, [pc, #416]	@ (800814c <HAL_DMA_Start_IT+0x4bc>)
 8007faa:	4293      	cmp	r3, r2
 8007fac:	d018      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	4a67      	ldr	r2, [pc, #412]	@ (8008150 <HAL_DMA_Start_IT+0x4c0>)
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d013      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	4a65      	ldr	r2, [pc, #404]	@ (8008154 <HAL_DMA_Start_IT+0x4c4>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d00e      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	4a64      	ldr	r2, [pc, #400]	@ (8008158 <HAL_DMA_Start_IT+0x4c8>)
 8007fc8:	4293      	cmp	r3, r2
 8007fca:	d009      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a62      	ldr	r2, [pc, #392]	@ (800815c <HAL_DMA_Start_IT+0x4cc>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d004      	beq.n	8007fe0 <HAL_DMA_Start_IT+0x350>
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	4a61      	ldr	r2, [pc, #388]	@ (8008160 <HAL_DMA_Start_IT+0x4d0>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d101      	bne.n	8007fe4 <HAL_DMA_Start_IT+0x354>
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	e000      	b.n	8007fe6 <HAL_DMA_Start_IT+0x356>
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d01a      	beq.n	8008020 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d007      	beq.n	8008008 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007ffc:	681a      	ldr	r2, [r3, #0]
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008002:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008006:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800800c:	2b00      	cmp	r3, #0
 800800e:	d007      	beq.n	8008020 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008014:	681a      	ldr	r2, [r3, #0]
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800801a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800801e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a37      	ldr	r2, [pc, #220]	@ (8008104 <HAL_DMA_Start_IT+0x474>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d04a      	beq.n	80080c0 <HAL_DMA_Start_IT+0x430>
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4a36      	ldr	r2, [pc, #216]	@ (8008108 <HAL_DMA_Start_IT+0x478>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d045      	beq.n	80080c0 <HAL_DMA_Start_IT+0x430>
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	4a34      	ldr	r2, [pc, #208]	@ (800810c <HAL_DMA_Start_IT+0x47c>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d040      	beq.n	80080c0 <HAL_DMA_Start_IT+0x430>
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4a33      	ldr	r2, [pc, #204]	@ (8008110 <HAL_DMA_Start_IT+0x480>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d03b      	beq.n	80080c0 <HAL_DMA_Start_IT+0x430>
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4a31      	ldr	r2, [pc, #196]	@ (8008114 <HAL_DMA_Start_IT+0x484>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d036      	beq.n	80080c0 <HAL_DMA_Start_IT+0x430>
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4a30      	ldr	r2, [pc, #192]	@ (8008118 <HAL_DMA_Start_IT+0x488>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d031      	beq.n	80080c0 <HAL_DMA_Start_IT+0x430>
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4a2e      	ldr	r2, [pc, #184]	@ (800811c <HAL_DMA_Start_IT+0x48c>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d02c      	beq.n	80080c0 <HAL_DMA_Start_IT+0x430>
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a2d      	ldr	r2, [pc, #180]	@ (8008120 <HAL_DMA_Start_IT+0x490>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d027      	beq.n	80080c0 <HAL_DMA_Start_IT+0x430>
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	4a2b      	ldr	r2, [pc, #172]	@ (8008124 <HAL_DMA_Start_IT+0x494>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d022      	beq.n	80080c0 <HAL_DMA_Start_IT+0x430>
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4a2a      	ldr	r2, [pc, #168]	@ (8008128 <HAL_DMA_Start_IT+0x498>)
 8008080:	4293      	cmp	r3, r2
 8008082:	d01d      	beq.n	80080c0 <HAL_DMA_Start_IT+0x430>
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	4a28      	ldr	r2, [pc, #160]	@ (800812c <HAL_DMA_Start_IT+0x49c>)
 800808a:	4293      	cmp	r3, r2
 800808c:	d018      	beq.n	80080c0 <HAL_DMA_Start_IT+0x430>
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4a27      	ldr	r2, [pc, #156]	@ (8008130 <HAL_DMA_Start_IT+0x4a0>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d013      	beq.n	80080c0 <HAL_DMA_Start_IT+0x430>
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	4a25      	ldr	r2, [pc, #148]	@ (8008134 <HAL_DMA_Start_IT+0x4a4>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d00e      	beq.n	80080c0 <HAL_DMA_Start_IT+0x430>
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4a24      	ldr	r2, [pc, #144]	@ (8008138 <HAL_DMA_Start_IT+0x4a8>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d009      	beq.n	80080c0 <HAL_DMA_Start_IT+0x430>
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	4a22      	ldr	r2, [pc, #136]	@ (800813c <HAL_DMA_Start_IT+0x4ac>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d004      	beq.n	80080c0 <HAL_DMA_Start_IT+0x430>
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4a21      	ldr	r2, [pc, #132]	@ (8008140 <HAL_DMA_Start_IT+0x4b0>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d108      	bne.n	80080d2 <HAL_DMA_Start_IT+0x442>
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	681a      	ldr	r2, [r3, #0]
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f042 0201 	orr.w	r2, r2, #1
 80080ce:	601a      	str	r2, [r3, #0]
 80080d0:	e012      	b.n	80080f8 <HAL_DMA_Start_IT+0x468>
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	681a      	ldr	r2, [r3, #0]
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f042 0201 	orr.w	r2, r2, #1
 80080e0:	601a      	str	r2, [r3, #0]
 80080e2:	e009      	b.n	80080f8 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80080ea:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	2200      	movs	r2, #0
 80080f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 80080f4:	2301      	movs	r3, #1
 80080f6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80080f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80080fa:	4618      	mov	r0, r3
 80080fc:	3718      	adds	r7, #24
 80080fe:	46bd      	mov	sp, r7
 8008100:	bd80      	pop	{r7, pc}
 8008102:	bf00      	nop
 8008104:	40020010 	.word	0x40020010
 8008108:	40020028 	.word	0x40020028
 800810c:	40020040 	.word	0x40020040
 8008110:	40020058 	.word	0x40020058
 8008114:	40020070 	.word	0x40020070
 8008118:	40020088 	.word	0x40020088
 800811c:	400200a0 	.word	0x400200a0
 8008120:	400200b8 	.word	0x400200b8
 8008124:	40020410 	.word	0x40020410
 8008128:	40020428 	.word	0x40020428
 800812c:	40020440 	.word	0x40020440
 8008130:	40020458 	.word	0x40020458
 8008134:	40020470 	.word	0x40020470
 8008138:	40020488 	.word	0x40020488
 800813c:	400204a0 	.word	0x400204a0
 8008140:	400204b8 	.word	0x400204b8
 8008144:	58025408 	.word	0x58025408
 8008148:	5802541c 	.word	0x5802541c
 800814c:	58025430 	.word	0x58025430
 8008150:	58025444 	.word	0x58025444
 8008154:	58025458 	.word	0x58025458
 8008158:	5802546c 	.word	0x5802546c
 800815c:	58025480 	.word	0x58025480
 8008160:	58025494 	.word	0x58025494

08008164 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b086      	sub	sp, #24
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 800816c:	f7fd fbc2 	bl	80058f4 <HAL_GetTick>
 8008170:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d101      	bne.n	800817c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8008178:	2301      	movs	r3, #1
 800817a:	e2dc      	b.n	8008736 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008182:	b2db      	uxtb	r3, r3
 8008184:	2b02      	cmp	r3, #2
 8008186:	d008      	beq.n	800819a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2280      	movs	r2, #128	@ 0x80
 800818c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2200      	movs	r2, #0
 8008192:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8008196:	2301      	movs	r3, #1
 8008198:	e2cd      	b.n	8008736 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	4a76      	ldr	r2, [pc, #472]	@ (8008378 <HAL_DMA_Abort+0x214>)
 80081a0:	4293      	cmp	r3, r2
 80081a2:	d04a      	beq.n	800823a <HAL_DMA_Abort+0xd6>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	4a74      	ldr	r2, [pc, #464]	@ (800837c <HAL_DMA_Abort+0x218>)
 80081aa:	4293      	cmp	r3, r2
 80081ac:	d045      	beq.n	800823a <HAL_DMA_Abort+0xd6>
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	4a73      	ldr	r2, [pc, #460]	@ (8008380 <HAL_DMA_Abort+0x21c>)
 80081b4:	4293      	cmp	r3, r2
 80081b6:	d040      	beq.n	800823a <HAL_DMA_Abort+0xd6>
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a71      	ldr	r2, [pc, #452]	@ (8008384 <HAL_DMA_Abort+0x220>)
 80081be:	4293      	cmp	r3, r2
 80081c0:	d03b      	beq.n	800823a <HAL_DMA_Abort+0xd6>
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	4a70      	ldr	r2, [pc, #448]	@ (8008388 <HAL_DMA_Abort+0x224>)
 80081c8:	4293      	cmp	r3, r2
 80081ca:	d036      	beq.n	800823a <HAL_DMA_Abort+0xd6>
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	4a6e      	ldr	r2, [pc, #440]	@ (800838c <HAL_DMA_Abort+0x228>)
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d031      	beq.n	800823a <HAL_DMA_Abort+0xd6>
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	4a6d      	ldr	r2, [pc, #436]	@ (8008390 <HAL_DMA_Abort+0x22c>)
 80081dc:	4293      	cmp	r3, r2
 80081de:	d02c      	beq.n	800823a <HAL_DMA_Abort+0xd6>
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	4a6b      	ldr	r2, [pc, #428]	@ (8008394 <HAL_DMA_Abort+0x230>)
 80081e6:	4293      	cmp	r3, r2
 80081e8:	d027      	beq.n	800823a <HAL_DMA_Abort+0xd6>
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	4a6a      	ldr	r2, [pc, #424]	@ (8008398 <HAL_DMA_Abort+0x234>)
 80081f0:	4293      	cmp	r3, r2
 80081f2:	d022      	beq.n	800823a <HAL_DMA_Abort+0xd6>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	4a68      	ldr	r2, [pc, #416]	@ (800839c <HAL_DMA_Abort+0x238>)
 80081fa:	4293      	cmp	r3, r2
 80081fc:	d01d      	beq.n	800823a <HAL_DMA_Abort+0xd6>
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	4a67      	ldr	r2, [pc, #412]	@ (80083a0 <HAL_DMA_Abort+0x23c>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d018      	beq.n	800823a <HAL_DMA_Abort+0xd6>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	4a65      	ldr	r2, [pc, #404]	@ (80083a4 <HAL_DMA_Abort+0x240>)
 800820e:	4293      	cmp	r3, r2
 8008210:	d013      	beq.n	800823a <HAL_DMA_Abort+0xd6>
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	4a64      	ldr	r2, [pc, #400]	@ (80083a8 <HAL_DMA_Abort+0x244>)
 8008218:	4293      	cmp	r3, r2
 800821a:	d00e      	beq.n	800823a <HAL_DMA_Abort+0xd6>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	4a62      	ldr	r2, [pc, #392]	@ (80083ac <HAL_DMA_Abort+0x248>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d009      	beq.n	800823a <HAL_DMA_Abort+0xd6>
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	4a61      	ldr	r2, [pc, #388]	@ (80083b0 <HAL_DMA_Abort+0x24c>)
 800822c:	4293      	cmp	r3, r2
 800822e:	d004      	beq.n	800823a <HAL_DMA_Abort+0xd6>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	4a5f      	ldr	r2, [pc, #380]	@ (80083b4 <HAL_DMA_Abort+0x250>)
 8008236:	4293      	cmp	r3, r2
 8008238:	d101      	bne.n	800823e <HAL_DMA_Abort+0xda>
 800823a:	2301      	movs	r3, #1
 800823c:	e000      	b.n	8008240 <HAL_DMA_Abort+0xdc>
 800823e:	2300      	movs	r3, #0
 8008240:	2b00      	cmp	r3, #0
 8008242:	d013      	beq.n	800826c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	681a      	ldr	r2, [r3, #0]
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f022 021e 	bic.w	r2, r2, #30
 8008252:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	695a      	ldr	r2, [r3, #20]
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008262:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	617b      	str	r3, [r7, #20]
 800826a:	e00a      	b.n	8008282 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	681a      	ldr	r2, [r3, #0]
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f022 020e 	bic.w	r2, r2, #14
 800827a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	4a3c      	ldr	r2, [pc, #240]	@ (8008378 <HAL_DMA_Abort+0x214>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d072      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	4a3a      	ldr	r2, [pc, #232]	@ (800837c <HAL_DMA_Abort+0x218>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d06d      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	4a39      	ldr	r2, [pc, #228]	@ (8008380 <HAL_DMA_Abort+0x21c>)
 800829c:	4293      	cmp	r3, r2
 800829e:	d068      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	4a37      	ldr	r2, [pc, #220]	@ (8008384 <HAL_DMA_Abort+0x220>)
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d063      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	4a36      	ldr	r2, [pc, #216]	@ (8008388 <HAL_DMA_Abort+0x224>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d05e      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	4a34      	ldr	r2, [pc, #208]	@ (800838c <HAL_DMA_Abort+0x228>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d059      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	4a33      	ldr	r2, [pc, #204]	@ (8008390 <HAL_DMA_Abort+0x22c>)
 80082c4:	4293      	cmp	r3, r2
 80082c6:	d054      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	4a31      	ldr	r2, [pc, #196]	@ (8008394 <HAL_DMA_Abort+0x230>)
 80082ce:	4293      	cmp	r3, r2
 80082d0:	d04f      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	4a30      	ldr	r2, [pc, #192]	@ (8008398 <HAL_DMA_Abort+0x234>)
 80082d8:	4293      	cmp	r3, r2
 80082da:	d04a      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	4a2e      	ldr	r2, [pc, #184]	@ (800839c <HAL_DMA_Abort+0x238>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d045      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	4a2d      	ldr	r2, [pc, #180]	@ (80083a0 <HAL_DMA_Abort+0x23c>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	d040      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4a2b      	ldr	r2, [pc, #172]	@ (80083a4 <HAL_DMA_Abort+0x240>)
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d03b      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	4a2a      	ldr	r2, [pc, #168]	@ (80083a8 <HAL_DMA_Abort+0x244>)
 8008300:	4293      	cmp	r3, r2
 8008302:	d036      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	4a28      	ldr	r2, [pc, #160]	@ (80083ac <HAL_DMA_Abort+0x248>)
 800830a:	4293      	cmp	r3, r2
 800830c:	d031      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	4a27      	ldr	r2, [pc, #156]	@ (80083b0 <HAL_DMA_Abort+0x24c>)
 8008314:	4293      	cmp	r3, r2
 8008316:	d02c      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	4a25      	ldr	r2, [pc, #148]	@ (80083b4 <HAL_DMA_Abort+0x250>)
 800831e:	4293      	cmp	r3, r2
 8008320:	d027      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	4a24      	ldr	r2, [pc, #144]	@ (80083b8 <HAL_DMA_Abort+0x254>)
 8008328:	4293      	cmp	r3, r2
 800832a:	d022      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4a22      	ldr	r2, [pc, #136]	@ (80083bc <HAL_DMA_Abort+0x258>)
 8008332:	4293      	cmp	r3, r2
 8008334:	d01d      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	4a21      	ldr	r2, [pc, #132]	@ (80083c0 <HAL_DMA_Abort+0x25c>)
 800833c:	4293      	cmp	r3, r2
 800833e:	d018      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	4a1f      	ldr	r2, [pc, #124]	@ (80083c4 <HAL_DMA_Abort+0x260>)
 8008346:	4293      	cmp	r3, r2
 8008348:	d013      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	4a1e      	ldr	r2, [pc, #120]	@ (80083c8 <HAL_DMA_Abort+0x264>)
 8008350:	4293      	cmp	r3, r2
 8008352:	d00e      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	4a1c      	ldr	r2, [pc, #112]	@ (80083cc <HAL_DMA_Abort+0x268>)
 800835a:	4293      	cmp	r3, r2
 800835c:	d009      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	4a1b      	ldr	r2, [pc, #108]	@ (80083d0 <HAL_DMA_Abort+0x26c>)
 8008364:	4293      	cmp	r3, r2
 8008366:	d004      	beq.n	8008372 <HAL_DMA_Abort+0x20e>
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	4a19      	ldr	r2, [pc, #100]	@ (80083d4 <HAL_DMA_Abort+0x270>)
 800836e:	4293      	cmp	r3, r2
 8008370:	d132      	bne.n	80083d8 <HAL_DMA_Abort+0x274>
 8008372:	2301      	movs	r3, #1
 8008374:	e031      	b.n	80083da <HAL_DMA_Abort+0x276>
 8008376:	bf00      	nop
 8008378:	40020010 	.word	0x40020010
 800837c:	40020028 	.word	0x40020028
 8008380:	40020040 	.word	0x40020040
 8008384:	40020058 	.word	0x40020058
 8008388:	40020070 	.word	0x40020070
 800838c:	40020088 	.word	0x40020088
 8008390:	400200a0 	.word	0x400200a0
 8008394:	400200b8 	.word	0x400200b8
 8008398:	40020410 	.word	0x40020410
 800839c:	40020428 	.word	0x40020428
 80083a0:	40020440 	.word	0x40020440
 80083a4:	40020458 	.word	0x40020458
 80083a8:	40020470 	.word	0x40020470
 80083ac:	40020488 	.word	0x40020488
 80083b0:	400204a0 	.word	0x400204a0
 80083b4:	400204b8 	.word	0x400204b8
 80083b8:	58025408 	.word	0x58025408
 80083bc:	5802541c 	.word	0x5802541c
 80083c0:	58025430 	.word	0x58025430
 80083c4:	58025444 	.word	0x58025444
 80083c8:	58025458 	.word	0x58025458
 80083cc:	5802546c 	.word	0x5802546c
 80083d0:	58025480 	.word	0x58025480
 80083d4:	58025494 	.word	0x58025494
 80083d8:	2300      	movs	r3, #0
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d007      	beq.n	80083ee <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083e2:	681a      	ldr	r2, [r3, #0]
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80083ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	4a6d      	ldr	r2, [pc, #436]	@ (80085a8 <HAL_DMA_Abort+0x444>)
 80083f4:	4293      	cmp	r3, r2
 80083f6:	d04a      	beq.n	800848e <HAL_DMA_Abort+0x32a>
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	4a6b      	ldr	r2, [pc, #428]	@ (80085ac <HAL_DMA_Abort+0x448>)
 80083fe:	4293      	cmp	r3, r2
 8008400:	d045      	beq.n	800848e <HAL_DMA_Abort+0x32a>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	4a6a      	ldr	r2, [pc, #424]	@ (80085b0 <HAL_DMA_Abort+0x44c>)
 8008408:	4293      	cmp	r3, r2
 800840a:	d040      	beq.n	800848e <HAL_DMA_Abort+0x32a>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	4a68      	ldr	r2, [pc, #416]	@ (80085b4 <HAL_DMA_Abort+0x450>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d03b      	beq.n	800848e <HAL_DMA_Abort+0x32a>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	4a67      	ldr	r2, [pc, #412]	@ (80085b8 <HAL_DMA_Abort+0x454>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d036      	beq.n	800848e <HAL_DMA_Abort+0x32a>
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	4a65      	ldr	r2, [pc, #404]	@ (80085bc <HAL_DMA_Abort+0x458>)
 8008426:	4293      	cmp	r3, r2
 8008428:	d031      	beq.n	800848e <HAL_DMA_Abort+0x32a>
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	4a64      	ldr	r2, [pc, #400]	@ (80085c0 <HAL_DMA_Abort+0x45c>)
 8008430:	4293      	cmp	r3, r2
 8008432:	d02c      	beq.n	800848e <HAL_DMA_Abort+0x32a>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	4a62      	ldr	r2, [pc, #392]	@ (80085c4 <HAL_DMA_Abort+0x460>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d027      	beq.n	800848e <HAL_DMA_Abort+0x32a>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	4a61      	ldr	r2, [pc, #388]	@ (80085c8 <HAL_DMA_Abort+0x464>)
 8008444:	4293      	cmp	r3, r2
 8008446:	d022      	beq.n	800848e <HAL_DMA_Abort+0x32a>
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	4a5f      	ldr	r2, [pc, #380]	@ (80085cc <HAL_DMA_Abort+0x468>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d01d      	beq.n	800848e <HAL_DMA_Abort+0x32a>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	4a5e      	ldr	r2, [pc, #376]	@ (80085d0 <HAL_DMA_Abort+0x46c>)
 8008458:	4293      	cmp	r3, r2
 800845a:	d018      	beq.n	800848e <HAL_DMA_Abort+0x32a>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	4a5c      	ldr	r2, [pc, #368]	@ (80085d4 <HAL_DMA_Abort+0x470>)
 8008462:	4293      	cmp	r3, r2
 8008464:	d013      	beq.n	800848e <HAL_DMA_Abort+0x32a>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	4a5b      	ldr	r2, [pc, #364]	@ (80085d8 <HAL_DMA_Abort+0x474>)
 800846c:	4293      	cmp	r3, r2
 800846e:	d00e      	beq.n	800848e <HAL_DMA_Abort+0x32a>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	4a59      	ldr	r2, [pc, #356]	@ (80085dc <HAL_DMA_Abort+0x478>)
 8008476:	4293      	cmp	r3, r2
 8008478:	d009      	beq.n	800848e <HAL_DMA_Abort+0x32a>
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	4a58      	ldr	r2, [pc, #352]	@ (80085e0 <HAL_DMA_Abort+0x47c>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d004      	beq.n	800848e <HAL_DMA_Abort+0x32a>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	4a56      	ldr	r2, [pc, #344]	@ (80085e4 <HAL_DMA_Abort+0x480>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d108      	bne.n	80084a0 <HAL_DMA_Abort+0x33c>
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	681a      	ldr	r2, [r3, #0]
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	f022 0201 	bic.w	r2, r2, #1
 800849c:	601a      	str	r2, [r3, #0]
 800849e:	e007      	b.n	80084b0 <HAL_DMA_Abort+0x34c>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	681a      	ldr	r2, [r3, #0]
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f022 0201 	bic.w	r2, r2, #1
 80084ae:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80084b0:	e013      	b.n	80084da <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80084b2:	f7fd fa1f 	bl	80058f4 <HAL_GetTick>
 80084b6:	4602      	mov	r2, r0
 80084b8:	693b      	ldr	r3, [r7, #16]
 80084ba:	1ad3      	subs	r3, r2, r3
 80084bc:	2b05      	cmp	r3, #5
 80084be:	d90c      	bls.n	80084da <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2220      	movs	r2, #32
 80084c4:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	2203      	movs	r2, #3
 80084ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2200      	movs	r2, #0
 80084d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80084d6:	2301      	movs	r3, #1
 80084d8:	e12d      	b.n	8008736 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80084da:	697b      	ldr	r3, [r7, #20]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f003 0301 	and.w	r3, r3, #1
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d1e5      	bne.n	80084b2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	4a2f      	ldr	r2, [pc, #188]	@ (80085a8 <HAL_DMA_Abort+0x444>)
 80084ec:	4293      	cmp	r3, r2
 80084ee:	d04a      	beq.n	8008586 <HAL_DMA_Abort+0x422>
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	4a2d      	ldr	r2, [pc, #180]	@ (80085ac <HAL_DMA_Abort+0x448>)
 80084f6:	4293      	cmp	r3, r2
 80084f8:	d045      	beq.n	8008586 <HAL_DMA_Abort+0x422>
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	4a2c      	ldr	r2, [pc, #176]	@ (80085b0 <HAL_DMA_Abort+0x44c>)
 8008500:	4293      	cmp	r3, r2
 8008502:	d040      	beq.n	8008586 <HAL_DMA_Abort+0x422>
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	4a2a      	ldr	r2, [pc, #168]	@ (80085b4 <HAL_DMA_Abort+0x450>)
 800850a:	4293      	cmp	r3, r2
 800850c:	d03b      	beq.n	8008586 <HAL_DMA_Abort+0x422>
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	4a29      	ldr	r2, [pc, #164]	@ (80085b8 <HAL_DMA_Abort+0x454>)
 8008514:	4293      	cmp	r3, r2
 8008516:	d036      	beq.n	8008586 <HAL_DMA_Abort+0x422>
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	4a27      	ldr	r2, [pc, #156]	@ (80085bc <HAL_DMA_Abort+0x458>)
 800851e:	4293      	cmp	r3, r2
 8008520:	d031      	beq.n	8008586 <HAL_DMA_Abort+0x422>
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	4a26      	ldr	r2, [pc, #152]	@ (80085c0 <HAL_DMA_Abort+0x45c>)
 8008528:	4293      	cmp	r3, r2
 800852a:	d02c      	beq.n	8008586 <HAL_DMA_Abort+0x422>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	4a24      	ldr	r2, [pc, #144]	@ (80085c4 <HAL_DMA_Abort+0x460>)
 8008532:	4293      	cmp	r3, r2
 8008534:	d027      	beq.n	8008586 <HAL_DMA_Abort+0x422>
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	4a23      	ldr	r2, [pc, #140]	@ (80085c8 <HAL_DMA_Abort+0x464>)
 800853c:	4293      	cmp	r3, r2
 800853e:	d022      	beq.n	8008586 <HAL_DMA_Abort+0x422>
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	4a21      	ldr	r2, [pc, #132]	@ (80085cc <HAL_DMA_Abort+0x468>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d01d      	beq.n	8008586 <HAL_DMA_Abort+0x422>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	4a20      	ldr	r2, [pc, #128]	@ (80085d0 <HAL_DMA_Abort+0x46c>)
 8008550:	4293      	cmp	r3, r2
 8008552:	d018      	beq.n	8008586 <HAL_DMA_Abort+0x422>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	4a1e      	ldr	r2, [pc, #120]	@ (80085d4 <HAL_DMA_Abort+0x470>)
 800855a:	4293      	cmp	r3, r2
 800855c:	d013      	beq.n	8008586 <HAL_DMA_Abort+0x422>
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	4a1d      	ldr	r2, [pc, #116]	@ (80085d8 <HAL_DMA_Abort+0x474>)
 8008564:	4293      	cmp	r3, r2
 8008566:	d00e      	beq.n	8008586 <HAL_DMA_Abort+0x422>
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	4a1b      	ldr	r2, [pc, #108]	@ (80085dc <HAL_DMA_Abort+0x478>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d009      	beq.n	8008586 <HAL_DMA_Abort+0x422>
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4a1a      	ldr	r2, [pc, #104]	@ (80085e0 <HAL_DMA_Abort+0x47c>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d004      	beq.n	8008586 <HAL_DMA_Abort+0x422>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4a18      	ldr	r2, [pc, #96]	@ (80085e4 <HAL_DMA_Abort+0x480>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d101      	bne.n	800858a <HAL_DMA_Abort+0x426>
 8008586:	2301      	movs	r3, #1
 8008588:	e000      	b.n	800858c <HAL_DMA_Abort+0x428>
 800858a:	2300      	movs	r3, #0
 800858c:	2b00      	cmp	r3, #0
 800858e:	d02b      	beq.n	80085e8 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008594:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800859a:	f003 031f 	and.w	r3, r3, #31
 800859e:	223f      	movs	r2, #63	@ 0x3f
 80085a0:	409a      	lsls	r2, r3
 80085a2:	68bb      	ldr	r3, [r7, #8]
 80085a4:	609a      	str	r2, [r3, #8]
 80085a6:	e02a      	b.n	80085fe <HAL_DMA_Abort+0x49a>
 80085a8:	40020010 	.word	0x40020010
 80085ac:	40020028 	.word	0x40020028
 80085b0:	40020040 	.word	0x40020040
 80085b4:	40020058 	.word	0x40020058
 80085b8:	40020070 	.word	0x40020070
 80085bc:	40020088 	.word	0x40020088
 80085c0:	400200a0 	.word	0x400200a0
 80085c4:	400200b8 	.word	0x400200b8
 80085c8:	40020410 	.word	0x40020410
 80085cc:	40020428 	.word	0x40020428
 80085d0:	40020440 	.word	0x40020440
 80085d4:	40020458 	.word	0x40020458
 80085d8:	40020470 	.word	0x40020470
 80085dc:	40020488 	.word	0x40020488
 80085e0:	400204a0 	.word	0x400204a0
 80085e4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085ec:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80085f2:	f003 031f 	and.w	r3, r3, #31
 80085f6:	2201      	movs	r2, #1
 80085f8:	409a      	lsls	r2, r3
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4a4f      	ldr	r2, [pc, #316]	@ (8008740 <HAL_DMA_Abort+0x5dc>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d072      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a4d      	ldr	r2, [pc, #308]	@ (8008744 <HAL_DMA_Abort+0x5e0>)
 800860e:	4293      	cmp	r3, r2
 8008610:	d06d      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4a4c      	ldr	r2, [pc, #304]	@ (8008748 <HAL_DMA_Abort+0x5e4>)
 8008618:	4293      	cmp	r3, r2
 800861a:	d068      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4a4a      	ldr	r2, [pc, #296]	@ (800874c <HAL_DMA_Abort+0x5e8>)
 8008622:	4293      	cmp	r3, r2
 8008624:	d063      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a49      	ldr	r2, [pc, #292]	@ (8008750 <HAL_DMA_Abort+0x5ec>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d05e      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4a47      	ldr	r2, [pc, #284]	@ (8008754 <HAL_DMA_Abort+0x5f0>)
 8008636:	4293      	cmp	r3, r2
 8008638:	d059      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	4a46      	ldr	r2, [pc, #280]	@ (8008758 <HAL_DMA_Abort+0x5f4>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d054      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	4a44      	ldr	r2, [pc, #272]	@ (800875c <HAL_DMA_Abort+0x5f8>)
 800864a:	4293      	cmp	r3, r2
 800864c:	d04f      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	4a43      	ldr	r2, [pc, #268]	@ (8008760 <HAL_DMA_Abort+0x5fc>)
 8008654:	4293      	cmp	r3, r2
 8008656:	d04a      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4a41      	ldr	r2, [pc, #260]	@ (8008764 <HAL_DMA_Abort+0x600>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d045      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	4a40      	ldr	r2, [pc, #256]	@ (8008768 <HAL_DMA_Abort+0x604>)
 8008668:	4293      	cmp	r3, r2
 800866a:	d040      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	4a3e      	ldr	r2, [pc, #248]	@ (800876c <HAL_DMA_Abort+0x608>)
 8008672:	4293      	cmp	r3, r2
 8008674:	d03b      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	4a3d      	ldr	r2, [pc, #244]	@ (8008770 <HAL_DMA_Abort+0x60c>)
 800867c:	4293      	cmp	r3, r2
 800867e:	d036      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4a3b      	ldr	r2, [pc, #236]	@ (8008774 <HAL_DMA_Abort+0x610>)
 8008686:	4293      	cmp	r3, r2
 8008688:	d031      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	4a3a      	ldr	r2, [pc, #232]	@ (8008778 <HAL_DMA_Abort+0x614>)
 8008690:	4293      	cmp	r3, r2
 8008692:	d02c      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4a38      	ldr	r2, [pc, #224]	@ (800877c <HAL_DMA_Abort+0x618>)
 800869a:	4293      	cmp	r3, r2
 800869c:	d027      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	4a37      	ldr	r2, [pc, #220]	@ (8008780 <HAL_DMA_Abort+0x61c>)
 80086a4:	4293      	cmp	r3, r2
 80086a6:	d022      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	4a35      	ldr	r2, [pc, #212]	@ (8008784 <HAL_DMA_Abort+0x620>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d01d      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	4a34      	ldr	r2, [pc, #208]	@ (8008788 <HAL_DMA_Abort+0x624>)
 80086b8:	4293      	cmp	r3, r2
 80086ba:	d018      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	4a32      	ldr	r2, [pc, #200]	@ (800878c <HAL_DMA_Abort+0x628>)
 80086c2:	4293      	cmp	r3, r2
 80086c4:	d013      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a31      	ldr	r2, [pc, #196]	@ (8008790 <HAL_DMA_Abort+0x62c>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d00e      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4a2f      	ldr	r2, [pc, #188]	@ (8008794 <HAL_DMA_Abort+0x630>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d009      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4a2e      	ldr	r2, [pc, #184]	@ (8008798 <HAL_DMA_Abort+0x634>)
 80086e0:	4293      	cmp	r3, r2
 80086e2:	d004      	beq.n	80086ee <HAL_DMA_Abort+0x58a>
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	4a2c      	ldr	r2, [pc, #176]	@ (800879c <HAL_DMA_Abort+0x638>)
 80086ea:	4293      	cmp	r3, r2
 80086ec:	d101      	bne.n	80086f2 <HAL_DMA_Abort+0x58e>
 80086ee:	2301      	movs	r3, #1
 80086f0:	e000      	b.n	80086f4 <HAL_DMA_Abort+0x590>
 80086f2:	2300      	movs	r3, #0
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d015      	beq.n	8008724 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80086fc:	687a      	ldr	r2, [r7, #4]
 80086fe:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008700:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008706:	2b00      	cmp	r3, #0
 8008708:	d00c      	beq.n	8008724 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800870e:	681a      	ldr	r2, [r3, #0]
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008714:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008718:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800871e:	687a      	ldr	r2, [r7, #4]
 8008720:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008722:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2201      	movs	r2, #1
 8008728:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2200      	movs	r2, #0
 8008730:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8008734:	2300      	movs	r3, #0
}
 8008736:	4618      	mov	r0, r3
 8008738:	3718      	adds	r7, #24
 800873a:	46bd      	mov	sp, r7
 800873c:	bd80      	pop	{r7, pc}
 800873e:	bf00      	nop
 8008740:	40020010 	.word	0x40020010
 8008744:	40020028 	.word	0x40020028
 8008748:	40020040 	.word	0x40020040
 800874c:	40020058 	.word	0x40020058
 8008750:	40020070 	.word	0x40020070
 8008754:	40020088 	.word	0x40020088
 8008758:	400200a0 	.word	0x400200a0
 800875c:	400200b8 	.word	0x400200b8
 8008760:	40020410 	.word	0x40020410
 8008764:	40020428 	.word	0x40020428
 8008768:	40020440 	.word	0x40020440
 800876c:	40020458 	.word	0x40020458
 8008770:	40020470 	.word	0x40020470
 8008774:	40020488 	.word	0x40020488
 8008778:	400204a0 	.word	0x400204a0
 800877c:	400204b8 	.word	0x400204b8
 8008780:	58025408 	.word	0x58025408
 8008784:	5802541c 	.word	0x5802541c
 8008788:	58025430 	.word	0x58025430
 800878c:	58025444 	.word	0x58025444
 8008790:	58025458 	.word	0x58025458
 8008794:	5802546c 	.word	0x5802546c
 8008798:	58025480 	.word	0x58025480
 800879c:	58025494 	.word	0x58025494

080087a0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b084      	sub	sp, #16
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d101      	bne.n	80087b2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80087ae:	2301      	movs	r3, #1
 80087b0:	e237      	b.n	8008c22 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80087b8:	b2db      	uxtb	r3, r3
 80087ba:	2b02      	cmp	r3, #2
 80087bc:	d004      	beq.n	80087c8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2280      	movs	r2, #128	@ 0x80
 80087c2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80087c4:	2301      	movs	r3, #1
 80087c6:	e22c      	b.n	8008c22 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	4a5c      	ldr	r2, [pc, #368]	@ (8008940 <HAL_DMA_Abort_IT+0x1a0>)
 80087ce:	4293      	cmp	r3, r2
 80087d0:	d04a      	beq.n	8008868 <HAL_DMA_Abort_IT+0xc8>
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	4a5b      	ldr	r2, [pc, #364]	@ (8008944 <HAL_DMA_Abort_IT+0x1a4>)
 80087d8:	4293      	cmp	r3, r2
 80087da:	d045      	beq.n	8008868 <HAL_DMA_Abort_IT+0xc8>
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	4a59      	ldr	r2, [pc, #356]	@ (8008948 <HAL_DMA_Abort_IT+0x1a8>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d040      	beq.n	8008868 <HAL_DMA_Abort_IT+0xc8>
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	4a58      	ldr	r2, [pc, #352]	@ (800894c <HAL_DMA_Abort_IT+0x1ac>)
 80087ec:	4293      	cmp	r3, r2
 80087ee:	d03b      	beq.n	8008868 <HAL_DMA_Abort_IT+0xc8>
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	4a56      	ldr	r2, [pc, #344]	@ (8008950 <HAL_DMA_Abort_IT+0x1b0>)
 80087f6:	4293      	cmp	r3, r2
 80087f8:	d036      	beq.n	8008868 <HAL_DMA_Abort_IT+0xc8>
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	4a55      	ldr	r2, [pc, #340]	@ (8008954 <HAL_DMA_Abort_IT+0x1b4>)
 8008800:	4293      	cmp	r3, r2
 8008802:	d031      	beq.n	8008868 <HAL_DMA_Abort_IT+0xc8>
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	4a53      	ldr	r2, [pc, #332]	@ (8008958 <HAL_DMA_Abort_IT+0x1b8>)
 800880a:	4293      	cmp	r3, r2
 800880c:	d02c      	beq.n	8008868 <HAL_DMA_Abort_IT+0xc8>
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	4a52      	ldr	r2, [pc, #328]	@ (800895c <HAL_DMA_Abort_IT+0x1bc>)
 8008814:	4293      	cmp	r3, r2
 8008816:	d027      	beq.n	8008868 <HAL_DMA_Abort_IT+0xc8>
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	4a50      	ldr	r2, [pc, #320]	@ (8008960 <HAL_DMA_Abort_IT+0x1c0>)
 800881e:	4293      	cmp	r3, r2
 8008820:	d022      	beq.n	8008868 <HAL_DMA_Abort_IT+0xc8>
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	4a4f      	ldr	r2, [pc, #316]	@ (8008964 <HAL_DMA_Abort_IT+0x1c4>)
 8008828:	4293      	cmp	r3, r2
 800882a:	d01d      	beq.n	8008868 <HAL_DMA_Abort_IT+0xc8>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	4a4d      	ldr	r2, [pc, #308]	@ (8008968 <HAL_DMA_Abort_IT+0x1c8>)
 8008832:	4293      	cmp	r3, r2
 8008834:	d018      	beq.n	8008868 <HAL_DMA_Abort_IT+0xc8>
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	4a4c      	ldr	r2, [pc, #304]	@ (800896c <HAL_DMA_Abort_IT+0x1cc>)
 800883c:	4293      	cmp	r3, r2
 800883e:	d013      	beq.n	8008868 <HAL_DMA_Abort_IT+0xc8>
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	4a4a      	ldr	r2, [pc, #296]	@ (8008970 <HAL_DMA_Abort_IT+0x1d0>)
 8008846:	4293      	cmp	r3, r2
 8008848:	d00e      	beq.n	8008868 <HAL_DMA_Abort_IT+0xc8>
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	4a49      	ldr	r2, [pc, #292]	@ (8008974 <HAL_DMA_Abort_IT+0x1d4>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d009      	beq.n	8008868 <HAL_DMA_Abort_IT+0xc8>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	4a47      	ldr	r2, [pc, #284]	@ (8008978 <HAL_DMA_Abort_IT+0x1d8>)
 800885a:	4293      	cmp	r3, r2
 800885c:	d004      	beq.n	8008868 <HAL_DMA_Abort_IT+0xc8>
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	4a46      	ldr	r2, [pc, #280]	@ (800897c <HAL_DMA_Abort_IT+0x1dc>)
 8008864:	4293      	cmp	r3, r2
 8008866:	d101      	bne.n	800886c <HAL_DMA_Abort_IT+0xcc>
 8008868:	2301      	movs	r3, #1
 800886a:	e000      	b.n	800886e <HAL_DMA_Abort_IT+0xce>
 800886c:	2300      	movs	r3, #0
 800886e:	2b00      	cmp	r3, #0
 8008870:	f000 8086 	beq.w	8008980 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2204      	movs	r2, #4
 8008878:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	4a2f      	ldr	r2, [pc, #188]	@ (8008940 <HAL_DMA_Abort_IT+0x1a0>)
 8008882:	4293      	cmp	r3, r2
 8008884:	d04a      	beq.n	800891c <HAL_DMA_Abort_IT+0x17c>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	4a2e      	ldr	r2, [pc, #184]	@ (8008944 <HAL_DMA_Abort_IT+0x1a4>)
 800888c:	4293      	cmp	r3, r2
 800888e:	d045      	beq.n	800891c <HAL_DMA_Abort_IT+0x17c>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	4a2c      	ldr	r2, [pc, #176]	@ (8008948 <HAL_DMA_Abort_IT+0x1a8>)
 8008896:	4293      	cmp	r3, r2
 8008898:	d040      	beq.n	800891c <HAL_DMA_Abort_IT+0x17c>
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	4a2b      	ldr	r2, [pc, #172]	@ (800894c <HAL_DMA_Abort_IT+0x1ac>)
 80088a0:	4293      	cmp	r3, r2
 80088a2:	d03b      	beq.n	800891c <HAL_DMA_Abort_IT+0x17c>
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	4a29      	ldr	r2, [pc, #164]	@ (8008950 <HAL_DMA_Abort_IT+0x1b0>)
 80088aa:	4293      	cmp	r3, r2
 80088ac:	d036      	beq.n	800891c <HAL_DMA_Abort_IT+0x17c>
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	4a28      	ldr	r2, [pc, #160]	@ (8008954 <HAL_DMA_Abort_IT+0x1b4>)
 80088b4:	4293      	cmp	r3, r2
 80088b6:	d031      	beq.n	800891c <HAL_DMA_Abort_IT+0x17c>
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a26      	ldr	r2, [pc, #152]	@ (8008958 <HAL_DMA_Abort_IT+0x1b8>)
 80088be:	4293      	cmp	r3, r2
 80088c0:	d02c      	beq.n	800891c <HAL_DMA_Abort_IT+0x17c>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	4a25      	ldr	r2, [pc, #148]	@ (800895c <HAL_DMA_Abort_IT+0x1bc>)
 80088c8:	4293      	cmp	r3, r2
 80088ca:	d027      	beq.n	800891c <HAL_DMA_Abort_IT+0x17c>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	4a23      	ldr	r2, [pc, #140]	@ (8008960 <HAL_DMA_Abort_IT+0x1c0>)
 80088d2:	4293      	cmp	r3, r2
 80088d4:	d022      	beq.n	800891c <HAL_DMA_Abort_IT+0x17c>
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	4a22      	ldr	r2, [pc, #136]	@ (8008964 <HAL_DMA_Abort_IT+0x1c4>)
 80088dc:	4293      	cmp	r3, r2
 80088de:	d01d      	beq.n	800891c <HAL_DMA_Abort_IT+0x17c>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4a20      	ldr	r2, [pc, #128]	@ (8008968 <HAL_DMA_Abort_IT+0x1c8>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d018      	beq.n	800891c <HAL_DMA_Abort_IT+0x17c>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a1f      	ldr	r2, [pc, #124]	@ (800896c <HAL_DMA_Abort_IT+0x1cc>)
 80088f0:	4293      	cmp	r3, r2
 80088f2:	d013      	beq.n	800891c <HAL_DMA_Abort_IT+0x17c>
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	4a1d      	ldr	r2, [pc, #116]	@ (8008970 <HAL_DMA_Abort_IT+0x1d0>)
 80088fa:	4293      	cmp	r3, r2
 80088fc:	d00e      	beq.n	800891c <HAL_DMA_Abort_IT+0x17c>
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	4a1c      	ldr	r2, [pc, #112]	@ (8008974 <HAL_DMA_Abort_IT+0x1d4>)
 8008904:	4293      	cmp	r3, r2
 8008906:	d009      	beq.n	800891c <HAL_DMA_Abort_IT+0x17c>
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	4a1a      	ldr	r2, [pc, #104]	@ (8008978 <HAL_DMA_Abort_IT+0x1d8>)
 800890e:	4293      	cmp	r3, r2
 8008910:	d004      	beq.n	800891c <HAL_DMA_Abort_IT+0x17c>
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	4a19      	ldr	r2, [pc, #100]	@ (800897c <HAL_DMA_Abort_IT+0x1dc>)
 8008918:	4293      	cmp	r3, r2
 800891a:	d108      	bne.n	800892e <HAL_DMA_Abort_IT+0x18e>
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	681a      	ldr	r2, [r3, #0]
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f022 0201 	bic.w	r2, r2, #1
 800892a:	601a      	str	r2, [r3, #0]
 800892c:	e178      	b.n	8008c20 <HAL_DMA_Abort_IT+0x480>
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	681a      	ldr	r2, [r3, #0]
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f022 0201 	bic.w	r2, r2, #1
 800893c:	601a      	str	r2, [r3, #0]
 800893e:	e16f      	b.n	8008c20 <HAL_DMA_Abort_IT+0x480>
 8008940:	40020010 	.word	0x40020010
 8008944:	40020028 	.word	0x40020028
 8008948:	40020040 	.word	0x40020040
 800894c:	40020058 	.word	0x40020058
 8008950:	40020070 	.word	0x40020070
 8008954:	40020088 	.word	0x40020088
 8008958:	400200a0 	.word	0x400200a0
 800895c:	400200b8 	.word	0x400200b8
 8008960:	40020410 	.word	0x40020410
 8008964:	40020428 	.word	0x40020428
 8008968:	40020440 	.word	0x40020440
 800896c:	40020458 	.word	0x40020458
 8008970:	40020470 	.word	0x40020470
 8008974:	40020488 	.word	0x40020488
 8008978:	400204a0 	.word	0x400204a0
 800897c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	681a      	ldr	r2, [r3, #0]
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	f022 020e 	bic.w	r2, r2, #14
 800898e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	4a6c      	ldr	r2, [pc, #432]	@ (8008b48 <HAL_DMA_Abort_IT+0x3a8>)
 8008996:	4293      	cmp	r3, r2
 8008998:	d04a      	beq.n	8008a30 <HAL_DMA_Abort_IT+0x290>
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	4a6b      	ldr	r2, [pc, #428]	@ (8008b4c <HAL_DMA_Abort_IT+0x3ac>)
 80089a0:	4293      	cmp	r3, r2
 80089a2:	d045      	beq.n	8008a30 <HAL_DMA_Abort_IT+0x290>
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	4a69      	ldr	r2, [pc, #420]	@ (8008b50 <HAL_DMA_Abort_IT+0x3b0>)
 80089aa:	4293      	cmp	r3, r2
 80089ac:	d040      	beq.n	8008a30 <HAL_DMA_Abort_IT+0x290>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	4a68      	ldr	r2, [pc, #416]	@ (8008b54 <HAL_DMA_Abort_IT+0x3b4>)
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d03b      	beq.n	8008a30 <HAL_DMA_Abort_IT+0x290>
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4a66      	ldr	r2, [pc, #408]	@ (8008b58 <HAL_DMA_Abort_IT+0x3b8>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d036      	beq.n	8008a30 <HAL_DMA_Abort_IT+0x290>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4a65      	ldr	r2, [pc, #404]	@ (8008b5c <HAL_DMA_Abort_IT+0x3bc>)
 80089c8:	4293      	cmp	r3, r2
 80089ca:	d031      	beq.n	8008a30 <HAL_DMA_Abort_IT+0x290>
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	4a63      	ldr	r2, [pc, #396]	@ (8008b60 <HAL_DMA_Abort_IT+0x3c0>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d02c      	beq.n	8008a30 <HAL_DMA_Abort_IT+0x290>
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	4a62      	ldr	r2, [pc, #392]	@ (8008b64 <HAL_DMA_Abort_IT+0x3c4>)
 80089dc:	4293      	cmp	r3, r2
 80089de:	d027      	beq.n	8008a30 <HAL_DMA_Abort_IT+0x290>
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	4a60      	ldr	r2, [pc, #384]	@ (8008b68 <HAL_DMA_Abort_IT+0x3c8>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d022      	beq.n	8008a30 <HAL_DMA_Abort_IT+0x290>
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	4a5f      	ldr	r2, [pc, #380]	@ (8008b6c <HAL_DMA_Abort_IT+0x3cc>)
 80089f0:	4293      	cmp	r3, r2
 80089f2:	d01d      	beq.n	8008a30 <HAL_DMA_Abort_IT+0x290>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	4a5d      	ldr	r2, [pc, #372]	@ (8008b70 <HAL_DMA_Abort_IT+0x3d0>)
 80089fa:	4293      	cmp	r3, r2
 80089fc:	d018      	beq.n	8008a30 <HAL_DMA_Abort_IT+0x290>
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	4a5c      	ldr	r2, [pc, #368]	@ (8008b74 <HAL_DMA_Abort_IT+0x3d4>)
 8008a04:	4293      	cmp	r3, r2
 8008a06:	d013      	beq.n	8008a30 <HAL_DMA_Abort_IT+0x290>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	4a5a      	ldr	r2, [pc, #360]	@ (8008b78 <HAL_DMA_Abort_IT+0x3d8>)
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d00e      	beq.n	8008a30 <HAL_DMA_Abort_IT+0x290>
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4a59      	ldr	r2, [pc, #356]	@ (8008b7c <HAL_DMA_Abort_IT+0x3dc>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d009      	beq.n	8008a30 <HAL_DMA_Abort_IT+0x290>
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	4a57      	ldr	r2, [pc, #348]	@ (8008b80 <HAL_DMA_Abort_IT+0x3e0>)
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d004      	beq.n	8008a30 <HAL_DMA_Abort_IT+0x290>
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	4a56      	ldr	r2, [pc, #344]	@ (8008b84 <HAL_DMA_Abort_IT+0x3e4>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d108      	bne.n	8008a42 <HAL_DMA_Abort_IT+0x2a2>
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	681a      	ldr	r2, [r3, #0]
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f022 0201 	bic.w	r2, r2, #1
 8008a3e:	601a      	str	r2, [r3, #0]
 8008a40:	e007      	b.n	8008a52 <HAL_DMA_Abort_IT+0x2b2>
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	681a      	ldr	r2, [r3, #0]
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f022 0201 	bic.w	r2, r2, #1
 8008a50:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	4a3c      	ldr	r2, [pc, #240]	@ (8008b48 <HAL_DMA_Abort_IT+0x3a8>)
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	d072      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4a3a      	ldr	r2, [pc, #232]	@ (8008b4c <HAL_DMA_Abort_IT+0x3ac>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d06d      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	4a39      	ldr	r2, [pc, #228]	@ (8008b50 <HAL_DMA_Abort_IT+0x3b0>)
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	d068      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	4a37      	ldr	r2, [pc, #220]	@ (8008b54 <HAL_DMA_Abort_IT+0x3b4>)
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d063      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	4a36      	ldr	r2, [pc, #216]	@ (8008b58 <HAL_DMA_Abort_IT+0x3b8>)
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d05e      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	4a34      	ldr	r2, [pc, #208]	@ (8008b5c <HAL_DMA_Abort_IT+0x3bc>)
 8008a8a:	4293      	cmp	r3, r2
 8008a8c:	d059      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	4a33      	ldr	r2, [pc, #204]	@ (8008b60 <HAL_DMA_Abort_IT+0x3c0>)
 8008a94:	4293      	cmp	r3, r2
 8008a96:	d054      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	4a31      	ldr	r2, [pc, #196]	@ (8008b64 <HAL_DMA_Abort_IT+0x3c4>)
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	d04f      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	4a30      	ldr	r2, [pc, #192]	@ (8008b68 <HAL_DMA_Abort_IT+0x3c8>)
 8008aa8:	4293      	cmp	r3, r2
 8008aaa:	d04a      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	4a2e      	ldr	r2, [pc, #184]	@ (8008b6c <HAL_DMA_Abort_IT+0x3cc>)
 8008ab2:	4293      	cmp	r3, r2
 8008ab4:	d045      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	4a2d      	ldr	r2, [pc, #180]	@ (8008b70 <HAL_DMA_Abort_IT+0x3d0>)
 8008abc:	4293      	cmp	r3, r2
 8008abe:	d040      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	4a2b      	ldr	r2, [pc, #172]	@ (8008b74 <HAL_DMA_Abort_IT+0x3d4>)
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	d03b      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	4a2a      	ldr	r2, [pc, #168]	@ (8008b78 <HAL_DMA_Abort_IT+0x3d8>)
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	d036      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	4a28      	ldr	r2, [pc, #160]	@ (8008b7c <HAL_DMA_Abort_IT+0x3dc>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d031      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	4a27      	ldr	r2, [pc, #156]	@ (8008b80 <HAL_DMA_Abort_IT+0x3e0>)
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d02c      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	4a25      	ldr	r2, [pc, #148]	@ (8008b84 <HAL_DMA_Abort_IT+0x3e4>)
 8008aee:	4293      	cmp	r3, r2
 8008af0:	d027      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	4a24      	ldr	r2, [pc, #144]	@ (8008b88 <HAL_DMA_Abort_IT+0x3e8>)
 8008af8:	4293      	cmp	r3, r2
 8008afa:	d022      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	4a22      	ldr	r2, [pc, #136]	@ (8008b8c <HAL_DMA_Abort_IT+0x3ec>)
 8008b02:	4293      	cmp	r3, r2
 8008b04:	d01d      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	4a21      	ldr	r2, [pc, #132]	@ (8008b90 <HAL_DMA_Abort_IT+0x3f0>)
 8008b0c:	4293      	cmp	r3, r2
 8008b0e:	d018      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	4a1f      	ldr	r2, [pc, #124]	@ (8008b94 <HAL_DMA_Abort_IT+0x3f4>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d013      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4a1e      	ldr	r2, [pc, #120]	@ (8008b98 <HAL_DMA_Abort_IT+0x3f8>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d00e      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a1c      	ldr	r2, [pc, #112]	@ (8008b9c <HAL_DMA_Abort_IT+0x3fc>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d009      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	4a1b      	ldr	r2, [pc, #108]	@ (8008ba0 <HAL_DMA_Abort_IT+0x400>)
 8008b34:	4293      	cmp	r3, r2
 8008b36:	d004      	beq.n	8008b42 <HAL_DMA_Abort_IT+0x3a2>
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	4a19      	ldr	r2, [pc, #100]	@ (8008ba4 <HAL_DMA_Abort_IT+0x404>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	d132      	bne.n	8008ba8 <HAL_DMA_Abort_IT+0x408>
 8008b42:	2301      	movs	r3, #1
 8008b44:	e031      	b.n	8008baa <HAL_DMA_Abort_IT+0x40a>
 8008b46:	bf00      	nop
 8008b48:	40020010 	.word	0x40020010
 8008b4c:	40020028 	.word	0x40020028
 8008b50:	40020040 	.word	0x40020040
 8008b54:	40020058 	.word	0x40020058
 8008b58:	40020070 	.word	0x40020070
 8008b5c:	40020088 	.word	0x40020088
 8008b60:	400200a0 	.word	0x400200a0
 8008b64:	400200b8 	.word	0x400200b8
 8008b68:	40020410 	.word	0x40020410
 8008b6c:	40020428 	.word	0x40020428
 8008b70:	40020440 	.word	0x40020440
 8008b74:	40020458 	.word	0x40020458
 8008b78:	40020470 	.word	0x40020470
 8008b7c:	40020488 	.word	0x40020488
 8008b80:	400204a0 	.word	0x400204a0
 8008b84:	400204b8 	.word	0x400204b8
 8008b88:	58025408 	.word	0x58025408
 8008b8c:	5802541c 	.word	0x5802541c
 8008b90:	58025430 	.word	0x58025430
 8008b94:	58025444 	.word	0x58025444
 8008b98:	58025458 	.word	0x58025458
 8008b9c:	5802546c 	.word	0x5802546c
 8008ba0:	58025480 	.word	0x58025480
 8008ba4:	58025494 	.word	0x58025494
 8008ba8:	2300      	movs	r3, #0
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d028      	beq.n	8008c00 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008bb2:	681a      	ldr	r2, [r3, #0]
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008bb8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008bbc:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008bc2:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008bc8:	f003 031f 	and.w	r3, r3, #31
 8008bcc:	2201      	movs	r2, #1
 8008bce:	409a      	lsls	r2, r3
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008bd8:	687a      	ldr	r2, [r7, #4]
 8008bda:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8008bdc:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d00c      	beq.n	8008c00 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bea:	681a      	ldr	r2, [r3, #0]
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008bf0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008bf4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008bfa:	687a      	ldr	r2, [r7, #4]
 8008bfc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008bfe:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2201      	movs	r2, #1
 8008c04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d003      	beq.n	8008c20 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c1c:	6878      	ldr	r0, [r7, #4]
 8008c1e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8008c20:	2300      	movs	r3, #0
}
 8008c22:	4618      	mov	r0, r3
 8008c24:	3710      	adds	r7, #16
 8008c26:	46bd      	mov	sp, r7
 8008c28:	bd80      	pop	{r7, pc}
 8008c2a:	bf00      	nop

08008c2c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b08a      	sub	sp, #40	@ 0x28
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8008c34:	2300      	movs	r3, #0
 8008c36:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008c38:	4b67      	ldr	r3, [pc, #412]	@ (8008dd8 <HAL_DMA_IRQHandler+0x1ac>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	4a67      	ldr	r2, [pc, #412]	@ (8008ddc <HAL_DMA_IRQHandler+0x1b0>)
 8008c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8008c42:	0a9b      	lsrs	r3, r3, #10
 8008c44:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c4a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c50:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8008c52:	6a3b      	ldr	r3, [r7, #32]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8008c58:	69fb      	ldr	r3, [r7, #28]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	4a5f      	ldr	r2, [pc, #380]	@ (8008de0 <HAL_DMA_IRQHandler+0x1b4>)
 8008c64:	4293      	cmp	r3, r2
 8008c66:	d04a      	beq.n	8008cfe <HAL_DMA_IRQHandler+0xd2>
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	4a5d      	ldr	r2, [pc, #372]	@ (8008de4 <HAL_DMA_IRQHandler+0x1b8>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d045      	beq.n	8008cfe <HAL_DMA_IRQHandler+0xd2>
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	4a5c      	ldr	r2, [pc, #368]	@ (8008de8 <HAL_DMA_IRQHandler+0x1bc>)
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d040      	beq.n	8008cfe <HAL_DMA_IRQHandler+0xd2>
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	4a5a      	ldr	r2, [pc, #360]	@ (8008dec <HAL_DMA_IRQHandler+0x1c0>)
 8008c82:	4293      	cmp	r3, r2
 8008c84:	d03b      	beq.n	8008cfe <HAL_DMA_IRQHandler+0xd2>
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4a59      	ldr	r2, [pc, #356]	@ (8008df0 <HAL_DMA_IRQHandler+0x1c4>)
 8008c8c:	4293      	cmp	r3, r2
 8008c8e:	d036      	beq.n	8008cfe <HAL_DMA_IRQHandler+0xd2>
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	4a57      	ldr	r2, [pc, #348]	@ (8008df4 <HAL_DMA_IRQHandler+0x1c8>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	d031      	beq.n	8008cfe <HAL_DMA_IRQHandler+0xd2>
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	4a56      	ldr	r2, [pc, #344]	@ (8008df8 <HAL_DMA_IRQHandler+0x1cc>)
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	d02c      	beq.n	8008cfe <HAL_DMA_IRQHandler+0xd2>
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	4a54      	ldr	r2, [pc, #336]	@ (8008dfc <HAL_DMA_IRQHandler+0x1d0>)
 8008caa:	4293      	cmp	r3, r2
 8008cac:	d027      	beq.n	8008cfe <HAL_DMA_IRQHandler+0xd2>
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	4a53      	ldr	r2, [pc, #332]	@ (8008e00 <HAL_DMA_IRQHandler+0x1d4>)
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	d022      	beq.n	8008cfe <HAL_DMA_IRQHandler+0xd2>
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	4a51      	ldr	r2, [pc, #324]	@ (8008e04 <HAL_DMA_IRQHandler+0x1d8>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d01d      	beq.n	8008cfe <HAL_DMA_IRQHandler+0xd2>
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	4a50      	ldr	r2, [pc, #320]	@ (8008e08 <HAL_DMA_IRQHandler+0x1dc>)
 8008cc8:	4293      	cmp	r3, r2
 8008cca:	d018      	beq.n	8008cfe <HAL_DMA_IRQHandler+0xd2>
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	4a4e      	ldr	r2, [pc, #312]	@ (8008e0c <HAL_DMA_IRQHandler+0x1e0>)
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d013      	beq.n	8008cfe <HAL_DMA_IRQHandler+0xd2>
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	4a4d      	ldr	r2, [pc, #308]	@ (8008e10 <HAL_DMA_IRQHandler+0x1e4>)
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d00e      	beq.n	8008cfe <HAL_DMA_IRQHandler+0xd2>
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	4a4b      	ldr	r2, [pc, #300]	@ (8008e14 <HAL_DMA_IRQHandler+0x1e8>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d009      	beq.n	8008cfe <HAL_DMA_IRQHandler+0xd2>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	4a4a      	ldr	r2, [pc, #296]	@ (8008e18 <HAL_DMA_IRQHandler+0x1ec>)
 8008cf0:	4293      	cmp	r3, r2
 8008cf2:	d004      	beq.n	8008cfe <HAL_DMA_IRQHandler+0xd2>
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	4a48      	ldr	r2, [pc, #288]	@ (8008e1c <HAL_DMA_IRQHandler+0x1f0>)
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d101      	bne.n	8008d02 <HAL_DMA_IRQHandler+0xd6>
 8008cfe:	2301      	movs	r3, #1
 8008d00:	e000      	b.n	8008d04 <HAL_DMA_IRQHandler+0xd8>
 8008d02:	2300      	movs	r3, #0
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	f000 842b 	beq.w	8009560 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d0e:	f003 031f 	and.w	r3, r3, #31
 8008d12:	2208      	movs	r2, #8
 8008d14:	409a      	lsls	r2, r3
 8008d16:	69bb      	ldr	r3, [r7, #24]
 8008d18:	4013      	ands	r3, r2
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	f000 80a2 	beq.w	8008e64 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	4a2e      	ldr	r2, [pc, #184]	@ (8008de0 <HAL_DMA_IRQHandler+0x1b4>)
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d04a      	beq.n	8008dc0 <HAL_DMA_IRQHandler+0x194>
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	4a2d      	ldr	r2, [pc, #180]	@ (8008de4 <HAL_DMA_IRQHandler+0x1b8>)
 8008d30:	4293      	cmp	r3, r2
 8008d32:	d045      	beq.n	8008dc0 <HAL_DMA_IRQHandler+0x194>
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	4a2b      	ldr	r2, [pc, #172]	@ (8008de8 <HAL_DMA_IRQHandler+0x1bc>)
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	d040      	beq.n	8008dc0 <HAL_DMA_IRQHandler+0x194>
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	4a2a      	ldr	r2, [pc, #168]	@ (8008dec <HAL_DMA_IRQHandler+0x1c0>)
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d03b      	beq.n	8008dc0 <HAL_DMA_IRQHandler+0x194>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	4a28      	ldr	r2, [pc, #160]	@ (8008df0 <HAL_DMA_IRQHandler+0x1c4>)
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d036      	beq.n	8008dc0 <HAL_DMA_IRQHandler+0x194>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	4a27      	ldr	r2, [pc, #156]	@ (8008df4 <HAL_DMA_IRQHandler+0x1c8>)
 8008d58:	4293      	cmp	r3, r2
 8008d5a:	d031      	beq.n	8008dc0 <HAL_DMA_IRQHandler+0x194>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	4a25      	ldr	r2, [pc, #148]	@ (8008df8 <HAL_DMA_IRQHandler+0x1cc>)
 8008d62:	4293      	cmp	r3, r2
 8008d64:	d02c      	beq.n	8008dc0 <HAL_DMA_IRQHandler+0x194>
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	4a24      	ldr	r2, [pc, #144]	@ (8008dfc <HAL_DMA_IRQHandler+0x1d0>)
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d027      	beq.n	8008dc0 <HAL_DMA_IRQHandler+0x194>
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	4a22      	ldr	r2, [pc, #136]	@ (8008e00 <HAL_DMA_IRQHandler+0x1d4>)
 8008d76:	4293      	cmp	r3, r2
 8008d78:	d022      	beq.n	8008dc0 <HAL_DMA_IRQHandler+0x194>
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	4a21      	ldr	r2, [pc, #132]	@ (8008e04 <HAL_DMA_IRQHandler+0x1d8>)
 8008d80:	4293      	cmp	r3, r2
 8008d82:	d01d      	beq.n	8008dc0 <HAL_DMA_IRQHandler+0x194>
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	4a1f      	ldr	r2, [pc, #124]	@ (8008e08 <HAL_DMA_IRQHandler+0x1dc>)
 8008d8a:	4293      	cmp	r3, r2
 8008d8c:	d018      	beq.n	8008dc0 <HAL_DMA_IRQHandler+0x194>
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	4a1e      	ldr	r2, [pc, #120]	@ (8008e0c <HAL_DMA_IRQHandler+0x1e0>)
 8008d94:	4293      	cmp	r3, r2
 8008d96:	d013      	beq.n	8008dc0 <HAL_DMA_IRQHandler+0x194>
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	4a1c      	ldr	r2, [pc, #112]	@ (8008e10 <HAL_DMA_IRQHandler+0x1e4>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d00e      	beq.n	8008dc0 <HAL_DMA_IRQHandler+0x194>
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	4a1b      	ldr	r2, [pc, #108]	@ (8008e14 <HAL_DMA_IRQHandler+0x1e8>)
 8008da8:	4293      	cmp	r3, r2
 8008daa:	d009      	beq.n	8008dc0 <HAL_DMA_IRQHandler+0x194>
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	4a19      	ldr	r2, [pc, #100]	@ (8008e18 <HAL_DMA_IRQHandler+0x1ec>)
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d004      	beq.n	8008dc0 <HAL_DMA_IRQHandler+0x194>
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	4a18      	ldr	r2, [pc, #96]	@ (8008e1c <HAL_DMA_IRQHandler+0x1f0>)
 8008dbc:	4293      	cmp	r3, r2
 8008dbe:	d12f      	bne.n	8008e20 <HAL_DMA_IRQHandler+0x1f4>
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f003 0304 	and.w	r3, r3, #4
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	bf14      	ite	ne
 8008dce:	2301      	movne	r3, #1
 8008dd0:	2300      	moveq	r3, #0
 8008dd2:	b2db      	uxtb	r3, r3
 8008dd4:	e02e      	b.n	8008e34 <HAL_DMA_IRQHandler+0x208>
 8008dd6:	bf00      	nop
 8008dd8:	2400002c 	.word	0x2400002c
 8008ddc:	1b4e81b5 	.word	0x1b4e81b5
 8008de0:	40020010 	.word	0x40020010
 8008de4:	40020028 	.word	0x40020028
 8008de8:	40020040 	.word	0x40020040
 8008dec:	40020058 	.word	0x40020058
 8008df0:	40020070 	.word	0x40020070
 8008df4:	40020088 	.word	0x40020088
 8008df8:	400200a0 	.word	0x400200a0
 8008dfc:	400200b8 	.word	0x400200b8
 8008e00:	40020410 	.word	0x40020410
 8008e04:	40020428 	.word	0x40020428
 8008e08:	40020440 	.word	0x40020440
 8008e0c:	40020458 	.word	0x40020458
 8008e10:	40020470 	.word	0x40020470
 8008e14:	40020488 	.word	0x40020488
 8008e18:	400204a0 	.word	0x400204a0
 8008e1c:	400204b8 	.word	0x400204b8
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f003 0308 	and.w	r3, r3, #8
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	bf14      	ite	ne
 8008e2e:	2301      	movne	r3, #1
 8008e30:	2300      	moveq	r3, #0
 8008e32:	b2db      	uxtb	r3, r3
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d015      	beq.n	8008e64 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	681a      	ldr	r2, [r3, #0]
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	f022 0204 	bic.w	r2, r2, #4
 8008e46:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e4c:	f003 031f 	and.w	r3, r3, #31
 8008e50:	2208      	movs	r2, #8
 8008e52:	409a      	lsls	r2, r3
 8008e54:	6a3b      	ldr	r3, [r7, #32]
 8008e56:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e5c:	f043 0201 	orr.w	r2, r3, #1
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e68:	f003 031f 	and.w	r3, r3, #31
 8008e6c:	69ba      	ldr	r2, [r7, #24]
 8008e6e:	fa22 f303 	lsr.w	r3, r2, r3
 8008e72:	f003 0301 	and.w	r3, r3, #1
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d06e      	beq.n	8008f58 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	4a69      	ldr	r2, [pc, #420]	@ (8009024 <HAL_DMA_IRQHandler+0x3f8>)
 8008e80:	4293      	cmp	r3, r2
 8008e82:	d04a      	beq.n	8008f1a <HAL_DMA_IRQHandler+0x2ee>
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	4a67      	ldr	r2, [pc, #412]	@ (8009028 <HAL_DMA_IRQHandler+0x3fc>)
 8008e8a:	4293      	cmp	r3, r2
 8008e8c:	d045      	beq.n	8008f1a <HAL_DMA_IRQHandler+0x2ee>
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	4a66      	ldr	r2, [pc, #408]	@ (800902c <HAL_DMA_IRQHandler+0x400>)
 8008e94:	4293      	cmp	r3, r2
 8008e96:	d040      	beq.n	8008f1a <HAL_DMA_IRQHandler+0x2ee>
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	4a64      	ldr	r2, [pc, #400]	@ (8009030 <HAL_DMA_IRQHandler+0x404>)
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	d03b      	beq.n	8008f1a <HAL_DMA_IRQHandler+0x2ee>
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	4a63      	ldr	r2, [pc, #396]	@ (8009034 <HAL_DMA_IRQHandler+0x408>)
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	d036      	beq.n	8008f1a <HAL_DMA_IRQHandler+0x2ee>
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	4a61      	ldr	r2, [pc, #388]	@ (8009038 <HAL_DMA_IRQHandler+0x40c>)
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	d031      	beq.n	8008f1a <HAL_DMA_IRQHandler+0x2ee>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	4a60      	ldr	r2, [pc, #384]	@ (800903c <HAL_DMA_IRQHandler+0x410>)
 8008ebc:	4293      	cmp	r3, r2
 8008ebe:	d02c      	beq.n	8008f1a <HAL_DMA_IRQHandler+0x2ee>
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	4a5e      	ldr	r2, [pc, #376]	@ (8009040 <HAL_DMA_IRQHandler+0x414>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	d027      	beq.n	8008f1a <HAL_DMA_IRQHandler+0x2ee>
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	4a5d      	ldr	r2, [pc, #372]	@ (8009044 <HAL_DMA_IRQHandler+0x418>)
 8008ed0:	4293      	cmp	r3, r2
 8008ed2:	d022      	beq.n	8008f1a <HAL_DMA_IRQHandler+0x2ee>
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	4a5b      	ldr	r2, [pc, #364]	@ (8009048 <HAL_DMA_IRQHandler+0x41c>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	d01d      	beq.n	8008f1a <HAL_DMA_IRQHandler+0x2ee>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	4a5a      	ldr	r2, [pc, #360]	@ (800904c <HAL_DMA_IRQHandler+0x420>)
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	d018      	beq.n	8008f1a <HAL_DMA_IRQHandler+0x2ee>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	4a58      	ldr	r2, [pc, #352]	@ (8009050 <HAL_DMA_IRQHandler+0x424>)
 8008eee:	4293      	cmp	r3, r2
 8008ef0:	d013      	beq.n	8008f1a <HAL_DMA_IRQHandler+0x2ee>
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	4a57      	ldr	r2, [pc, #348]	@ (8009054 <HAL_DMA_IRQHandler+0x428>)
 8008ef8:	4293      	cmp	r3, r2
 8008efa:	d00e      	beq.n	8008f1a <HAL_DMA_IRQHandler+0x2ee>
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	4a55      	ldr	r2, [pc, #340]	@ (8009058 <HAL_DMA_IRQHandler+0x42c>)
 8008f02:	4293      	cmp	r3, r2
 8008f04:	d009      	beq.n	8008f1a <HAL_DMA_IRQHandler+0x2ee>
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	4a54      	ldr	r2, [pc, #336]	@ (800905c <HAL_DMA_IRQHandler+0x430>)
 8008f0c:	4293      	cmp	r3, r2
 8008f0e:	d004      	beq.n	8008f1a <HAL_DMA_IRQHandler+0x2ee>
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	4a52      	ldr	r2, [pc, #328]	@ (8009060 <HAL_DMA_IRQHandler+0x434>)
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d10a      	bne.n	8008f30 <HAL_DMA_IRQHandler+0x304>
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	695b      	ldr	r3, [r3, #20]
 8008f20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	bf14      	ite	ne
 8008f28:	2301      	movne	r3, #1
 8008f2a:	2300      	moveq	r3, #0
 8008f2c:	b2db      	uxtb	r3, r3
 8008f2e:	e003      	b.n	8008f38 <HAL_DMA_IRQHandler+0x30c>
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	2300      	movs	r3, #0
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d00d      	beq.n	8008f58 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f40:	f003 031f 	and.w	r3, r3, #31
 8008f44:	2201      	movs	r2, #1
 8008f46:	409a      	lsls	r2, r3
 8008f48:	6a3b      	ldr	r3, [r7, #32]
 8008f4a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f50:	f043 0202 	orr.w	r2, r3, #2
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f5c:	f003 031f 	and.w	r3, r3, #31
 8008f60:	2204      	movs	r2, #4
 8008f62:	409a      	lsls	r2, r3
 8008f64:	69bb      	ldr	r3, [r7, #24]
 8008f66:	4013      	ands	r3, r2
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	f000 808f 	beq.w	800908c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	4a2c      	ldr	r2, [pc, #176]	@ (8009024 <HAL_DMA_IRQHandler+0x3f8>)
 8008f74:	4293      	cmp	r3, r2
 8008f76:	d04a      	beq.n	800900e <HAL_DMA_IRQHandler+0x3e2>
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	4a2a      	ldr	r2, [pc, #168]	@ (8009028 <HAL_DMA_IRQHandler+0x3fc>)
 8008f7e:	4293      	cmp	r3, r2
 8008f80:	d045      	beq.n	800900e <HAL_DMA_IRQHandler+0x3e2>
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	4a29      	ldr	r2, [pc, #164]	@ (800902c <HAL_DMA_IRQHandler+0x400>)
 8008f88:	4293      	cmp	r3, r2
 8008f8a:	d040      	beq.n	800900e <HAL_DMA_IRQHandler+0x3e2>
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	4a27      	ldr	r2, [pc, #156]	@ (8009030 <HAL_DMA_IRQHandler+0x404>)
 8008f92:	4293      	cmp	r3, r2
 8008f94:	d03b      	beq.n	800900e <HAL_DMA_IRQHandler+0x3e2>
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	4a26      	ldr	r2, [pc, #152]	@ (8009034 <HAL_DMA_IRQHandler+0x408>)
 8008f9c:	4293      	cmp	r3, r2
 8008f9e:	d036      	beq.n	800900e <HAL_DMA_IRQHandler+0x3e2>
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	4a24      	ldr	r2, [pc, #144]	@ (8009038 <HAL_DMA_IRQHandler+0x40c>)
 8008fa6:	4293      	cmp	r3, r2
 8008fa8:	d031      	beq.n	800900e <HAL_DMA_IRQHandler+0x3e2>
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	4a23      	ldr	r2, [pc, #140]	@ (800903c <HAL_DMA_IRQHandler+0x410>)
 8008fb0:	4293      	cmp	r3, r2
 8008fb2:	d02c      	beq.n	800900e <HAL_DMA_IRQHandler+0x3e2>
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	4a21      	ldr	r2, [pc, #132]	@ (8009040 <HAL_DMA_IRQHandler+0x414>)
 8008fba:	4293      	cmp	r3, r2
 8008fbc:	d027      	beq.n	800900e <HAL_DMA_IRQHandler+0x3e2>
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	4a20      	ldr	r2, [pc, #128]	@ (8009044 <HAL_DMA_IRQHandler+0x418>)
 8008fc4:	4293      	cmp	r3, r2
 8008fc6:	d022      	beq.n	800900e <HAL_DMA_IRQHandler+0x3e2>
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	4a1e      	ldr	r2, [pc, #120]	@ (8009048 <HAL_DMA_IRQHandler+0x41c>)
 8008fce:	4293      	cmp	r3, r2
 8008fd0:	d01d      	beq.n	800900e <HAL_DMA_IRQHandler+0x3e2>
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	4a1d      	ldr	r2, [pc, #116]	@ (800904c <HAL_DMA_IRQHandler+0x420>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d018      	beq.n	800900e <HAL_DMA_IRQHandler+0x3e2>
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	4a1b      	ldr	r2, [pc, #108]	@ (8009050 <HAL_DMA_IRQHandler+0x424>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d013      	beq.n	800900e <HAL_DMA_IRQHandler+0x3e2>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	4a1a      	ldr	r2, [pc, #104]	@ (8009054 <HAL_DMA_IRQHandler+0x428>)
 8008fec:	4293      	cmp	r3, r2
 8008fee:	d00e      	beq.n	800900e <HAL_DMA_IRQHandler+0x3e2>
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	4a18      	ldr	r2, [pc, #96]	@ (8009058 <HAL_DMA_IRQHandler+0x42c>)
 8008ff6:	4293      	cmp	r3, r2
 8008ff8:	d009      	beq.n	800900e <HAL_DMA_IRQHandler+0x3e2>
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	4a17      	ldr	r2, [pc, #92]	@ (800905c <HAL_DMA_IRQHandler+0x430>)
 8009000:	4293      	cmp	r3, r2
 8009002:	d004      	beq.n	800900e <HAL_DMA_IRQHandler+0x3e2>
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	4a15      	ldr	r2, [pc, #84]	@ (8009060 <HAL_DMA_IRQHandler+0x434>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d12a      	bne.n	8009064 <HAL_DMA_IRQHandler+0x438>
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	f003 0302 	and.w	r3, r3, #2
 8009018:	2b00      	cmp	r3, #0
 800901a:	bf14      	ite	ne
 800901c:	2301      	movne	r3, #1
 800901e:	2300      	moveq	r3, #0
 8009020:	b2db      	uxtb	r3, r3
 8009022:	e023      	b.n	800906c <HAL_DMA_IRQHandler+0x440>
 8009024:	40020010 	.word	0x40020010
 8009028:	40020028 	.word	0x40020028
 800902c:	40020040 	.word	0x40020040
 8009030:	40020058 	.word	0x40020058
 8009034:	40020070 	.word	0x40020070
 8009038:	40020088 	.word	0x40020088
 800903c:	400200a0 	.word	0x400200a0
 8009040:	400200b8 	.word	0x400200b8
 8009044:	40020410 	.word	0x40020410
 8009048:	40020428 	.word	0x40020428
 800904c:	40020440 	.word	0x40020440
 8009050:	40020458 	.word	0x40020458
 8009054:	40020470 	.word	0x40020470
 8009058:	40020488 	.word	0x40020488
 800905c:	400204a0 	.word	0x400204a0
 8009060:	400204b8 	.word	0x400204b8
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	2300      	movs	r3, #0
 800906c:	2b00      	cmp	r3, #0
 800906e:	d00d      	beq.n	800908c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009074:	f003 031f 	and.w	r3, r3, #31
 8009078:	2204      	movs	r2, #4
 800907a:	409a      	lsls	r2, r3
 800907c:	6a3b      	ldr	r3, [r7, #32]
 800907e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009084:	f043 0204 	orr.w	r2, r3, #4
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009090:	f003 031f 	and.w	r3, r3, #31
 8009094:	2210      	movs	r2, #16
 8009096:	409a      	lsls	r2, r3
 8009098:	69bb      	ldr	r3, [r7, #24]
 800909a:	4013      	ands	r3, r2
 800909c:	2b00      	cmp	r3, #0
 800909e:	f000 80a6 	beq.w	80091ee <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	4a85      	ldr	r2, [pc, #532]	@ (80092bc <HAL_DMA_IRQHandler+0x690>)
 80090a8:	4293      	cmp	r3, r2
 80090aa:	d04a      	beq.n	8009142 <HAL_DMA_IRQHandler+0x516>
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	4a83      	ldr	r2, [pc, #524]	@ (80092c0 <HAL_DMA_IRQHandler+0x694>)
 80090b2:	4293      	cmp	r3, r2
 80090b4:	d045      	beq.n	8009142 <HAL_DMA_IRQHandler+0x516>
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	4a82      	ldr	r2, [pc, #520]	@ (80092c4 <HAL_DMA_IRQHandler+0x698>)
 80090bc:	4293      	cmp	r3, r2
 80090be:	d040      	beq.n	8009142 <HAL_DMA_IRQHandler+0x516>
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	4a80      	ldr	r2, [pc, #512]	@ (80092c8 <HAL_DMA_IRQHandler+0x69c>)
 80090c6:	4293      	cmp	r3, r2
 80090c8:	d03b      	beq.n	8009142 <HAL_DMA_IRQHandler+0x516>
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	4a7f      	ldr	r2, [pc, #508]	@ (80092cc <HAL_DMA_IRQHandler+0x6a0>)
 80090d0:	4293      	cmp	r3, r2
 80090d2:	d036      	beq.n	8009142 <HAL_DMA_IRQHandler+0x516>
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	4a7d      	ldr	r2, [pc, #500]	@ (80092d0 <HAL_DMA_IRQHandler+0x6a4>)
 80090da:	4293      	cmp	r3, r2
 80090dc:	d031      	beq.n	8009142 <HAL_DMA_IRQHandler+0x516>
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	4a7c      	ldr	r2, [pc, #496]	@ (80092d4 <HAL_DMA_IRQHandler+0x6a8>)
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d02c      	beq.n	8009142 <HAL_DMA_IRQHandler+0x516>
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	4a7a      	ldr	r2, [pc, #488]	@ (80092d8 <HAL_DMA_IRQHandler+0x6ac>)
 80090ee:	4293      	cmp	r3, r2
 80090f0:	d027      	beq.n	8009142 <HAL_DMA_IRQHandler+0x516>
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	4a79      	ldr	r2, [pc, #484]	@ (80092dc <HAL_DMA_IRQHandler+0x6b0>)
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d022      	beq.n	8009142 <HAL_DMA_IRQHandler+0x516>
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	4a77      	ldr	r2, [pc, #476]	@ (80092e0 <HAL_DMA_IRQHandler+0x6b4>)
 8009102:	4293      	cmp	r3, r2
 8009104:	d01d      	beq.n	8009142 <HAL_DMA_IRQHandler+0x516>
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	4a76      	ldr	r2, [pc, #472]	@ (80092e4 <HAL_DMA_IRQHandler+0x6b8>)
 800910c:	4293      	cmp	r3, r2
 800910e:	d018      	beq.n	8009142 <HAL_DMA_IRQHandler+0x516>
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	4a74      	ldr	r2, [pc, #464]	@ (80092e8 <HAL_DMA_IRQHandler+0x6bc>)
 8009116:	4293      	cmp	r3, r2
 8009118:	d013      	beq.n	8009142 <HAL_DMA_IRQHandler+0x516>
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	4a73      	ldr	r2, [pc, #460]	@ (80092ec <HAL_DMA_IRQHandler+0x6c0>)
 8009120:	4293      	cmp	r3, r2
 8009122:	d00e      	beq.n	8009142 <HAL_DMA_IRQHandler+0x516>
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	4a71      	ldr	r2, [pc, #452]	@ (80092f0 <HAL_DMA_IRQHandler+0x6c4>)
 800912a:	4293      	cmp	r3, r2
 800912c:	d009      	beq.n	8009142 <HAL_DMA_IRQHandler+0x516>
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	4a70      	ldr	r2, [pc, #448]	@ (80092f4 <HAL_DMA_IRQHandler+0x6c8>)
 8009134:	4293      	cmp	r3, r2
 8009136:	d004      	beq.n	8009142 <HAL_DMA_IRQHandler+0x516>
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	4a6e      	ldr	r2, [pc, #440]	@ (80092f8 <HAL_DMA_IRQHandler+0x6cc>)
 800913e:	4293      	cmp	r3, r2
 8009140:	d10a      	bne.n	8009158 <HAL_DMA_IRQHandler+0x52c>
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	f003 0308 	and.w	r3, r3, #8
 800914c:	2b00      	cmp	r3, #0
 800914e:	bf14      	ite	ne
 8009150:	2301      	movne	r3, #1
 8009152:	2300      	moveq	r3, #0
 8009154:	b2db      	uxtb	r3, r3
 8009156:	e009      	b.n	800916c <HAL_DMA_IRQHandler+0x540>
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f003 0304 	and.w	r3, r3, #4
 8009162:	2b00      	cmp	r3, #0
 8009164:	bf14      	ite	ne
 8009166:	2301      	movne	r3, #1
 8009168:	2300      	moveq	r3, #0
 800916a:	b2db      	uxtb	r3, r3
 800916c:	2b00      	cmp	r3, #0
 800916e:	d03e      	beq.n	80091ee <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009174:	f003 031f 	and.w	r3, r3, #31
 8009178:	2210      	movs	r2, #16
 800917a:	409a      	lsls	r2, r3
 800917c:	6a3b      	ldr	r3, [r7, #32]
 800917e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800918a:	2b00      	cmp	r3, #0
 800918c:	d018      	beq.n	80091c0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009198:	2b00      	cmp	r3, #0
 800919a:	d108      	bne.n	80091ae <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d024      	beq.n	80091ee <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091a8:	6878      	ldr	r0, [r7, #4]
 80091aa:	4798      	blx	r3
 80091ac:	e01f      	b.n	80091ee <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d01b      	beq.n	80091ee <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80091ba:	6878      	ldr	r0, [r7, #4]
 80091bc:	4798      	blx	r3
 80091be:	e016      	b.n	80091ee <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d107      	bne.n	80091de <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	681a      	ldr	r2, [r3, #0]
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f022 0208 	bic.w	r2, r2, #8
 80091dc:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d003      	beq.n	80091ee <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091ea:	6878      	ldr	r0, [r7, #4]
 80091ec:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091f2:	f003 031f 	and.w	r3, r3, #31
 80091f6:	2220      	movs	r2, #32
 80091f8:	409a      	lsls	r2, r3
 80091fa:	69bb      	ldr	r3, [r7, #24]
 80091fc:	4013      	ands	r3, r2
 80091fe:	2b00      	cmp	r3, #0
 8009200:	f000 8110 	beq.w	8009424 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	4a2c      	ldr	r2, [pc, #176]	@ (80092bc <HAL_DMA_IRQHandler+0x690>)
 800920a:	4293      	cmp	r3, r2
 800920c:	d04a      	beq.n	80092a4 <HAL_DMA_IRQHandler+0x678>
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	4a2b      	ldr	r2, [pc, #172]	@ (80092c0 <HAL_DMA_IRQHandler+0x694>)
 8009214:	4293      	cmp	r3, r2
 8009216:	d045      	beq.n	80092a4 <HAL_DMA_IRQHandler+0x678>
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	4a29      	ldr	r2, [pc, #164]	@ (80092c4 <HAL_DMA_IRQHandler+0x698>)
 800921e:	4293      	cmp	r3, r2
 8009220:	d040      	beq.n	80092a4 <HAL_DMA_IRQHandler+0x678>
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	4a28      	ldr	r2, [pc, #160]	@ (80092c8 <HAL_DMA_IRQHandler+0x69c>)
 8009228:	4293      	cmp	r3, r2
 800922a:	d03b      	beq.n	80092a4 <HAL_DMA_IRQHandler+0x678>
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	4a26      	ldr	r2, [pc, #152]	@ (80092cc <HAL_DMA_IRQHandler+0x6a0>)
 8009232:	4293      	cmp	r3, r2
 8009234:	d036      	beq.n	80092a4 <HAL_DMA_IRQHandler+0x678>
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	4a25      	ldr	r2, [pc, #148]	@ (80092d0 <HAL_DMA_IRQHandler+0x6a4>)
 800923c:	4293      	cmp	r3, r2
 800923e:	d031      	beq.n	80092a4 <HAL_DMA_IRQHandler+0x678>
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	4a23      	ldr	r2, [pc, #140]	@ (80092d4 <HAL_DMA_IRQHandler+0x6a8>)
 8009246:	4293      	cmp	r3, r2
 8009248:	d02c      	beq.n	80092a4 <HAL_DMA_IRQHandler+0x678>
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	4a22      	ldr	r2, [pc, #136]	@ (80092d8 <HAL_DMA_IRQHandler+0x6ac>)
 8009250:	4293      	cmp	r3, r2
 8009252:	d027      	beq.n	80092a4 <HAL_DMA_IRQHandler+0x678>
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	4a20      	ldr	r2, [pc, #128]	@ (80092dc <HAL_DMA_IRQHandler+0x6b0>)
 800925a:	4293      	cmp	r3, r2
 800925c:	d022      	beq.n	80092a4 <HAL_DMA_IRQHandler+0x678>
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	4a1f      	ldr	r2, [pc, #124]	@ (80092e0 <HAL_DMA_IRQHandler+0x6b4>)
 8009264:	4293      	cmp	r3, r2
 8009266:	d01d      	beq.n	80092a4 <HAL_DMA_IRQHandler+0x678>
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	4a1d      	ldr	r2, [pc, #116]	@ (80092e4 <HAL_DMA_IRQHandler+0x6b8>)
 800926e:	4293      	cmp	r3, r2
 8009270:	d018      	beq.n	80092a4 <HAL_DMA_IRQHandler+0x678>
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	4a1c      	ldr	r2, [pc, #112]	@ (80092e8 <HAL_DMA_IRQHandler+0x6bc>)
 8009278:	4293      	cmp	r3, r2
 800927a:	d013      	beq.n	80092a4 <HAL_DMA_IRQHandler+0x678>
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	4a1a      	ldr	r2, [pc, #104]	@ (80092ec <HAL_DMA_IRQHandler+0x6c0>)
 8009282:	4293      	cmp	r3, r2
 8009284:	d00e      	beq.n	80092a4 <HAL_DMA_IRQHandler+0x678>
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	4a19      	ldr	r2, [pc, #100]	@ (80092f0 <HAL_DMA_IRQHandler+0x6c4>)
 800928c:	4293      	cmp	r3, r2
 800928e:	d009      	beq.n	80092a4 <HAL_DMA_IRQHandler+0x678>
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	4a17      	ldr	r2, [pc, #92]	@ (80092f4 <HAL_DMA_IRQHandler+0x6c8>)
 8009296:	4293      	cmp	r3, r2
 8009298:	d004      	beq.n	80092a4 <HAL_DMA_IRQHandler+0x678>
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	4a16      	ldr	r2, [pc, #88]	@ (80092f8 <HAL_DMA_IRQHandler+0x6cc>)
 80092a0:	4293      	cmp	r3, r2
 80092a2:	d12b      	bne.n	80092fc <HAL_DMA_IRQHandler+0x6d0>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	f003 0310 	and.w	r3, r3, #16
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	bf14      	ite	ne
 80092b2:	2301      	movne	r3, #1
 80092b4:	2300      	moveq	r3, #0
 80092b6:	b2db      	uxtb	r3, r3
 80092b8:	e02a      	b.n	8009310 <HAL_DMA_IRQHandler+0x6e4>
 80092ba:	bf00      	nop
 80092bc:	40020010 	.word	0x40020010
 80092c0:	40020028 	.word	0x40020028
 80092c4:	40020040 	.word	0x40020040
 80092c8:	40020058 	.word	0x40020058
 80092cc:	40020070 	.word	0x40020070
 80092d0:	40020088 	.word	0x40020088
 80092d4:	400200a0 	.word	0x400200a0
 80092d8:	400200b8 	.word	0x400200b8
 80092dc:	40020410 	.word	0x40020410
 80092e0:	40020428 	.word	0x40020428
 80092e4:	40020440 	.word	0x40020440
 80092e8:	40020458 	.word	0x40020458
 80092ec:	40020470 	.word	0x40020470
 80092f0:	40020488 	.word	0x40020488
 80092f4:	400204a0 	.word	0x400204a0
 80092f8:	400204b8 	.word	0x400204b8
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	f003 0302 	and.w	r3, r3, #2
 8009306:	2b00      	cmp	r3, #0
 8009308:	bf14      	ite	ne
 800930a:	2301      	movne	r3, #1
 800930c:	2300      	moveq	r3, #0
 800930e:	b2db      	uxtb	r3, r3
 8009310:	2b00      	cmp	r3, #0
 8009312:	f000 8087 	beq.w	8009424 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800931a:	f003 031f 	and.w	r3, r3, #31
 800931e:	2220      	movs	r2, #32
 8009320:	409a      	lsls	r2, r3
 8009322:	6a3b      	ldr	r3, [r7, #32]
 8009324:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800932c:	b2db      	uxtb	r3, r3
 800932e:	2b04      	cmp	r3, #4
 8009330:	d139      	bne.n	80093a6 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	681a      	ldr	r2, [r3, #0]
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f022 0216 	bic.w	r2, r2, #22
 8009340:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	695a      	ldr	r2, [r3, #20]
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009350:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009356:	2b00      	cmp	r3, #0
 8009358:	d103      	bne.n	8009362 <HAL_DMA_IRQHandler+0x736>
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800935e:	2b00      	cmp	r3, #0
 8009360:	d007      	beq.n	8009372 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	681a      	ldr	r2, [r3, #0]
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	f022 0208 	bic.w	r2, r2, #8
 8009370:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009376:	f003 031f 	and.w	r3, r3, #31
 800937a:	223f      	movs	r2, #63	@ 0x3f
 800937c:	409a      	lsls	r2, r3
 800937e:	6a3b      	ldr	r3, [r7, #32]
 8009380:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2201      	movs	r2, #1
 8009386:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	2200      	movs	r2, #0
 800938e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009396:	2b00      	cmp	r3, #0
 8009398:	f000 834a 	beq.w	8009a30 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093a0:	6878      	ldr	r0, [r7, #4]
 80093a2:	4798      	blx	r3
          }
          return;
 80093a4:	e344      	b.n	8009a30 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d018      	beq.n	80093e6 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d108      	bne.n	80093d4 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d02c      	beq.n	8009424 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	4798      	blx	r3
 80093d2:	e027      	b.n	8009424 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d023      	beq.n	8009424 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80093e0:	6878      	ldr	r0, [r7, #4]
 80093e2:	4798      	blx	r3
 80093e4:	e01e      	b.n	8009424 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d10f      	bne.n	8009414 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	681a      	ldr	r2, [r3, #0]
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f022 0210 	bic.w	r2, r2, #16
 8009402:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	2201      	movs	r2, #1
 8009408:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	2200      	movs	r2, #0
 8009410:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009418:	2b00      	cmp	r3, #0
 800941a:	d003      	beq.n	8009424 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009420:	6878      	ldr	r0, [r7, #4]
 8009422:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009428:	2b00      	cmp	r3, #0
 800942a:	f000 8306 	beq.w	8009a3a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009432:	f003 0301 	and.w	r3, r3, #1
 8009436:	2b00      	cmp	r3, #0
 8009438:	f000 8088 	beq.w	800954c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	2204      	movs	r2, #4
 8009440:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	4a7a      	ldr	r2, [pc, #488]	@ (8009634 <HAL_DMA_IRQHandler+0xa08>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d04a      	beq.n	80094e4 <HAL_DMA_IRQHandler+0x8b8>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	4a79      	ldr	r2, [pc, #484]	@ (8009638 <HAL_DMA_IRQHandler+0xa0c>)
 8009454:	4293      	cmp	r3, r2
 8009456:	d045      	beq.n	80094e4 <HAL_DMA_IRQHandler+0x8b8>
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	4a77      	ldr	r2, [pc, #476]	@ (800963c <HAL_DMA_IRQHandler+0xa10>)
 800945e:	4293      	cmp	r3, r2
 8009460:	d040      	beq.n	80094e4 <HAL_DMA_IRQHandler+0x8b8>
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	4a76      	ldr	r2, [pc, #472]	@ (8009640 <HAL_DMA_IRQHandler+0xa14>)
 8009468:	4293      	cmp	r3, r2
 800946a:	d03b      	beq.n	80094e4 <HAL_DMA_IRQHandler+0x8b8>
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	4a74      	ldr	r2, [pc, #464]	@ (8009644 <HAL_DMA_IRQHandler+0xa18>)
 8009472:	4293      	cmp	r3, r2
 8009474:	d036      	beq.n	80094e4 <HAL_DMA_IRQHandler+0x8b8>
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	4a73      	ldr	r2, [pc, #460]	@ (8009648 <HAL_DMA_IRQHandler+0xa1c>)
 800947c:	4293      	cmp	r3, r2
 800947e:	d031      	beq.n	80094e4 <HAL_DMA_IRQHandler+0x8b8>
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	4a71      	ldr	r2, [pc, #452]	@ (800964c <HAL_DMA_IRQHandler+0xa20>)
 8009486:	4293      	cmp	r3, r2
 8009488:	d02c      	beq.n	80094e4 <HAL_DMA_IRQHandler+0x8b8>
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	4a70      	ldr	r2, [pc, #448]	@ (8009650 <HAL_DMA_IRQHandler+0xa24>)
 8009490:	4293      	cmp	r3, r2
 8009492:	d027      	beq.n	80094e4 <HAL_DMA_IRQHandler+0x8b8>
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	4a6e      	ldr	r2, [pc, #440]	@ (8009654 <HAL_DMA_IRQHandler+0xa28>)
 800949a:	4293      	cmp	r3, r2
 800949c:	d022      	beq.n	80094e4 <HAL_DMA_IRQHandler+0x8b8>
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	4a6d      	ldr	r2, [pc, #436]	@ (8009658 <HAL_DMA_IRQHandler+0xa2c>)
 80094a4:	4293      	cmp	r3, r2
 80094a6:	d01d      	beq.n	80094e4 <HAL_DMA_IRQHandler+0x8b8>
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	4a6b      	ldr	r2, [pc, #428]	@ (800965c <HAL_DMA_IRQHandler+0xa30>)
 80094ae:	4293      	cmp	r3, r2
 80094b0:	d018      	beq.n	80094e4 <HAL_DMA_IRQHandler+0x8b8>
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	4a6a      	ldr	r2, [pc, #424]	@ (8009660 <HAL_DMA_IRQHandler+0xa34>)
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d013      	beq.n	80094e4 <HAL_DMA_IRQHandler+0x8b8>
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	4a68      	ldr	r2, [pc, #416]	@ (8009664 <HAL_DMA_IRQHandler+0xa38>)
 80094c2:	4293      	cmp	r3, r2
 80094c4:	d00e      	beq.n	80094e4 <HAL_DMA_IRQHandler+0x8b8>
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	4a67      	ldr	r2, [pc, #412]	@ (8009668 <HAL_DMA_IRQHandler+0xa3c>)
 80094cc:	4293      	cmp	r3, r2
 80094ce:	d009      	beq.n	80094e4 <HAL_DMA_IRQHandler+0x8b8>
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	4a65      	ldr	r2, [pc, #404]	@ (800966c <HAL_DMA_IRQHandler+0xa40>)
 80094d6:	4293      	cmp	r3, r2
 80094d8:	d004      	beq.n	80094e4 <HAL_DMA_IRQHandler+0x8b8>
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	4a64      	ldr	r2, [pc, #400]	@ (8009670 <HAL_DMA_IRQHandler+0xa44>)
 80094e0:	4293      	cmp	r3, r2
 80094e2:	d108      	bne.n	80094f6 <HAL_DMA_IRQHandler+0x8ca>
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	681a      	ldr	r2, [r3, #0]
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f022 0201 	bic.w	r2, r2, #1
 80094f2:	601a      	str	r2, [r3, #0]
 80094f4:	e007      	b.n	8009506 <HAL_DMA_IRQHandler+0x8da>
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	681a      	ldr	r2, [r3, #0]
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f022 0201 	bic.w	r2, r2, #1
 8009504:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	3301      	adds	r3, #1
 800950a:	60fb      	str	r3, [r7, #12]
 800950c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800950e:	429a      	cmp	r2, r3
 8009510:	d307      	bcc.n	8009522 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	f003 0301 	and.w	r3, r3, #1
 800951c:	2b00      	cmp	r3, #0
 800951e:	d1f2      	bne.n	8009506 <HAL_DMA_IRQHandler+0x8da>
 8009520:	e000      	b.n	8009524 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8009522:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	f003 0301 	and.w	r3, r3, #1
 800952e:	2b00      	cmp	r3, #0
 8009530:	d004      	beq.n	800953c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	2203      	movs	r2, #3
 8009536:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800953a:	e003      	b.n	8009544 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2201      	movs	r2, #1
 8009540:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2200      	movs	r2, #0
 8009548:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009550:	2b00      	cmp	r3, #0
 8009552:	f000 8272 	beq.w	8009a3a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	4798      	blx	r3
 800955e:	e26c      	b.n	8009a3a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	4a43      	ldr	r2, [pc, #268]	@ (8009674 <HAL_DMA_IRQHandler+0xa48>)
 8009566:	4293      	cmp	r3, r2
 8009568:	d022      	beq.n	80095b0 <HAL_DMA_IRQHandler+0x984>
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	4a42      	ldr	r2, [pc, #264]	@ (8009678 <HAL_DMA_IRQHandler+0xa4c>)
 8009570:	4293      	cmp	r3, r2
 8009572:	d01d      	beq.n	80095b0 <HAL_DMA_IRQHandler+0x984>
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	4a40      	ldr	r2, [pc, #256]	@ (800967c <HAL_DMA_IRQHandler+0xa50>)
 800957a:	4293      	cmp	r3, r2
 800957c:	d018      	beq.n	80095b0 <HAL_DMA_IRQHandler+0x984>
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	4a3f      	ldr	r2, [pc, #252]	@ (8009680 <HAL_DMA_IRQHandler+0xa54>)
 8009584:	4293      	cmp	r3, r2
 8009586:	d013      	beq.n	80095b0 <HAL_DMA_IRQHandler+0x984>
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	4a3d      	ldr	r2, [pc, #244]	@ (8009684 <HAL_DMA_IRQHandler+0xa58>)
 800958e:	4293      	cmp	r3, r2
 8009590:	d00e      	beq.n	80095b0 <HAL_DMA_IRQHandler+0x984>
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	4a3c      	ldr	r2, [pc, #240]	@ (8009688 <HAL_DMA_IRQHandler+0xa5c>)
 8009598:	4293      	cmp	r3, r2
 800959a:	d009      	beq.n	80095b0 <HAL_DMA_IRQHandler+0x984>
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	4a3a      	ldr	r2, [pc, #232]	@ (800968c <HAL_DMA_IRQHandler+0xa60>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d004      	beq.n	80095b0 <HAL_DMA_IRQHandler+0x984>
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	4a39      	ldr	r2, [pc, #228]	@ (8009690 <HAL_DMA_IRQHandler+0xa64>)
 80095ac:	4293      	cmp	r3, r2
 80095ae:	d101      	bne.n	80095b4 <HAL_DMA_IRQHandler+0x988>
 80095b0:	2301      	movs	r3, #1
 80095b2:	e000      	b.n	80095b6 <HAL_DMA_IRQHandler+0x98a>
 80095b4:	2300      	movs	r3, #0
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	f000 823f 	beq.w	8009a3a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095c8:	f003 031f 	and.w	r3, r3, #31
 80095cc:	2204      	movs	r2, #4
 80095ce:	409a      	lsls	r2, r3
 80095d0:	697b      	ldr	r3, [r7, #20]
 80095d2:	4013      	ands	r3, r2
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	f000 80cd 	beq.w	8009774 <HAL_DMA_IRQHandler+0xb48>
 80095da:	693b      	ldr	r3, [r7, #16]
 80095dc:	f003 0304 	and.w	r3, r3, #4
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	f000 80c7 	beq.w	8009774 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80095ea:	f003 031f 	and.w	r3, r3, #31
 80095ee:	2204      	movs	r2, #4
 80095f0:	409a      	lsls	r2, r3
 80095f2:	69fb      	ldr	r3, [r7, #28]
 80095f4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80095f6:	693b      	ldr	r3, [r7, #16]
 80095f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d049      	beq.n	8009694 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009600:	693b      	ldr	r3, [r7, #16]
 8009602:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009606:	2b00      	cmp	r3, #0
 8009608:	d109      	bne.n	800961e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800960e:	2b00      	cmp	r3, #0
 8009610:	f000 8210 	beq.w	8009a34 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009618:	6878      	ldr	r0, [r7, #4]
 800961a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800961c:	e20a      	b.n	8009a34 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009622:	2b00      	cmp	r3, #0
 8009624:	f000 8206 	beq.w	8009a34 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009630:	e200      	b.n	8009a34 <HAL_DMA_IRQHandler+0xe08>
 8009632:	bf00      	nop
 8009634:	40020010 	.word	0x40020010
 8009638:	40020028 	.word	0x40020028
 800963c:	40020040 	.word	0x40020040
 8009640:	40020058 	.word	0x40020058
 8009644:	40020070 	.word	0x40020070
 8009648:	40020088 	.word	0x40020088
 800964c:	400200a0 	.word	0x400200a0
 8009650:	400200b8 	.word	0x400200b8
 8009654:	40020410 	.word	0x40020410
 8009658:	40020428 	.word	0x40020428
 800965c:	40020440 	.word	0x40020440
 8009660:	40020458 	.word	0x40020458
 8009664:	40020470 	.word	0x40020470
 8009668:	40020488 	.word	0x40020488
 800966c:	400204a0 	.word	0x400204a0
 8009670:	400204b8 	.word	0x400204b8
 8009674:	58025408 	.word	0x58025408
 8009678:	5802541c 	.word	0x5802541c
 800967c:	58025430 	.word	0x58025430
 8009680:	58025444 	.word	0x58025444
 8009684:	58025458 	.word	0x58025458
 8009688:	5802546c 	.word	0x5802546c
 800968c:	58025480 	.word	0x58025480
 8009690:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009694:	693b      	ldr	r3, [r7, #16]
 8009696:	f003 0320 	and.w	r3, r3, #32
 800969a:	2b00      	cmp	r3, #0
 800969c:	d160      	bne.n	8009760 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	4a7f      	ldr	r2, [pc, #508]	@ (80098a0 <HAL_DMA_IRQHandler+0xc74>)
 80096a4:	4293      	cmp	r3, r2
 80096a6:	d04a      	beq.n	800973e <HAL_DMA_IRQHandler+0xb12>
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	4a7d      	ldr	r2, [pc, #500]	@ (80098a4 <HAL_DMA_IRQHandler+0xc78>)
 80096ae:	4293      	cmp	r3, r2
 80096b0:	d045      	beq.n	800973e <HAL_DMA_IRQHandler+0xb12>
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	4a7c      	ldr	r2, [pc, #496]	@ (80098a8 <HAL_DMA_IRQHandler+0xc7c>)
 80096b8:	4293      	cmp	r3, r2
 80096ba:	d040      	beq.n	800973e <HAL_DMA_IRQHandler+0xb12>
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	4a7a      	ldr	r2, [pc, #488]	@ (80098ac <HAL_DMA_IRQHandler+0xc80>)
 80096c2:	4293      	cmp	r3, r2
 80096c4:	d03b      	beq.n	800973e <HAL_DMA_IRQHandler+0xb12>
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	4a79      	ldr	r2, [pc, #484]	@ (80098b0 <HAL_DMA_IRQHandler+0xc84>)
 80096cc:	4293      	cmp	r3, r2
 80096ce:	d036      	beq.n	800973e <HAL_DMA_IRQHandler+0xb12>
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	4a77      	ldr	r2, [pc, #476]	@ (80098b4 <HAL_DMA_IRQHandler+0xc88>)
 80096d6:	4293      	cmp	r3, r2
 80096d8:	d031      	beq.n	800973e <HAL_DMA_IRQHandler+0xb12>
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	4a76      	ldr	r2, [pc, #472]	@ (80098b8 <HAL_DMA_IRQHandler+0xc8c>)
 80096e0:	4293      	cmp	r3, r2
 80096e2:	d02c      	beq.n	800973e <HAL_DMA_IRQHandler+0xb12>
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	4a74      	ldr	r2, [pc, #464]	@ (80098bc <HAL_DMA_IRQHandler+0xc90>)
 80096ea:	4293      	cmp	r3, r2
 80096ec:	d027      	beq.n	800973e <HAL_DMA_IRQHandler+0xb12>
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	4a73      	ldr	r2, [pc, #460]	@ (80098c0 <HAL_DMA_IRQHandler+0xc94>)
 80096f4:	4293      	cmp	r3, r2
 80096f6:	d022      	beq.n	800973e <HAL_DMA_IRQHandler+0xb12>
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	4a71      	ldr	r2, [pc, #452]	@ (80098c4 <HAL_DMA_IRQHandler+0xc98>)
 80096fe:	4293      	cmp	r3, r2
 8009700:	d01d      	beq.n	800973e <HAL_DMA_IRQHandler+0xb12>
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	4a70      	ldr	r2, [pc, #448]	@ (80098c8 <HAL_DMA_IRQHandler+0xc9c>)
 8009708:	4293      	cmp	r3, r2
 800970a:	d018      	beq.n	800973e <HAL_DMA_IRQHandler+0xb12>
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	4a6e      	ldr	r2, [pc, #440]	@ (80098cc <HAL_DMA_IRQHandler+0xca0>)
 8009712:	4293      	cmp	r3, r2
 8009714:	d013      	beq.n	800973e <HAL_DMA_IRQHandler+0xb12>
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	4a6d      	ldr	r2, [pc, #436]	@ (80098d0 <HAL_DMA_IRQHandler+0xca4>)
 800971c:	4293      	cmp	r3, r2
 800971e:	d00e      	beq.n	800973e <HAL_DMA_IRQHandler+0xb12>
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	4a6b      	ldr	r2, [pc, #428]	@ (80098d4 <HAL_DMA_IRQHandler+0xca8>)
 8009726:	4293      	cmp	r3, r2
 8009728:	d009      	beq.n	800973e <HAL_DMA_IRQHandler+0xb12>
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	4a6a      	ldr	r2, [pc, #424]	@ (80098d8 <HAL_DMA_IRQHandler+0xcac>)
 8009730:	4293      	cmp	r3, r2
 8009732:	d004      	beq.n	800973e <HAL_DMA_IRQHandler+0xb12>
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	4a68      	ldr	r2, [pc, #416]	@ (80098dc <HAL_DMA_IRQHandler+0xcb0>)
 800973a:	4293      	cmp	r3, r2
 800973c:	d108      	bne.n	8009750 <HAL_DMA_IRQHandler+0xb24>
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	681a      	ldr	r2, [r3, #0]
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	f022 0208 	bic.w	r2, r2, #8
 800974c:	601a      	str	r2, [r3, #0]
 800974e:	e007      	b.n	8009760 <HAL_DMA_IRQHandler+0xb34>
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	681a      	ldr	r2, [r3, #0]
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	f022 0204 	bic.w	r2, r2, #4
 800975e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009764:	2b00      	cmp	r3, #0
 8009766:	f000 8165 	beq.w	8009a34 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800976e:	6878      	ldr	r0, [r7, #4]
 8009770:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009772:	e15f      	b.n	8009a34 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009778:	f003 031f 	and.w	r3, r3, #31
 800977c:	2202      	movs	r2, #2
 800977e:	409a      	lsls	r2, r3
 8009780:	697b      	ldr	r3, [r7, #20]
 8009782:	4013      	ands	r3, r2
 8009784:	2b00      	cmp	r3, #0
 8009786:	f000 80c5 	beq.w	8009914 <HAL_DMA_IRQHandler+0xce8>
 800978a:	693b      	ldr	r3, [r7, #16]
 800978c:	f003 0302 	and.w	r3, r3, #2
 8009790:	2b00      	cmp	r3, #0
 8009792:	f000 80bf 	beq.w	8009914 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800979a:	f003 031f 	and.w	r3, r3, #31
 800979e:	2202      	movs	r2, #2
 80097a0:	409a      	lsls	r2, r3
 80097a2:	69fb      	ldr	r3, [r7, #28]
 80097a4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80097a6:	693b      	ldr	r3, [r7, #16]
 80097a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d018      	beq.n	80097e2 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80097b0:	693b      	ldr	r3, [r7, #16]
 80097b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d109      	bne.n	80097ce <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097be:	2b00      	cmp	r3, #0
 80097c0:	f000 813a 	beq.w	8009a38 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80097cc:	e134      	b.n	8009a38 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	f000 8130 	beq.w	8009a38 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097dc:	6878      	ldr	r0, [r7, #4]
 80097de:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80097e0:	e12a      	b.n	8009a38 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80097e2:	693b      	ldr	r3, [r7, #16]
 80097e4:	f003 0320 	and.w	r3, r3, #32
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	f040 8089 	bne.w	8009900 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	4a2b      	ldr	r2, [pc, #172]	@ (80098a0 <HAL_DMA_IRQHandler+0xc74>)
 80097f4:	4293      	cmp	r3, r2
 80097f6:	d04a      	beq.n	800988e <HAL_DMA_IRQHandler+0xc62>
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	4a29      	ldr	r2, [pc, #164]	@ (80098a4 <HAL_DMA_IRQHandler+0xc78>)
 80097fe:	4293      	cmp	r3, r2
 8009800:	d045      	beq.n	800988e <HAL_DMA_IRQHandler+0xc62>
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	4a28      	ldr	r2, [pc, #160]	@ (80098a8 <HAL_DMA_IRQHandler+0xc7c>)
 8009808:	4293      	cmp	r3, r2
 800980a:	d040      	beq.n	800988e <HAL_DMA_IRQHandler+0xc62>
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	4a26      	ldr	r2, [pc, #152]	@ (80098ac <HAL_DMA_IRQHandler+0xc80>)
 8009812:	4293      	cmp	r3, r2
 8009814:	d03b      	beq.n	800988e <HAL_DMA_IRQHandler+0xc62>
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	4a25      	ldr	r2, [pc, #148]	@ (80098b0 <HAL_DMA_IRQHandler+0xc84>)
 800981c:	4293      	cmp	r3, r2
 800981e:	d036      	beq.n	800988e <HAL_DMA_IRQHandler+0xc62>
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	4a23      	ldr	r2, [pc, #140]	@ (80098b4 <HAL_DMA_IRQHandler+0xc88>)
 8009826:	4293      	cmp	r3, r2
 8009828:	d031      	beq.n	800988e <HAL_DMA_IRQHandler+0xc62>
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	4a22      	ldr	r2, [pc, #136]	@ (80098b8 <HAL_DMA_IRQHandler+0xc8c>)
 8009830:	4293      	cmp	r3, r2
 8009832:	d02c      	beq.n	800988e <HAL_DMA_IRQHandler+0xc62>
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	4a20      	ldr	r2, [pc, #128]	@ (80098bc <HAL_DMA_IRQHandler+0xc90>)
 800983a:	4293      	cmp	r3, r2
 800983c:	d027      	beq.n	800988e <HAL_DMA_IRQHandler+0xc62>
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	4a1f      	ldr	r2, [pc, #124]	@ (80098c0 <HAL_DMA_IRQHandler+0xc94>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d022      	beq.n	800988e <HAL_DMA_IRQHandler+0xc62>
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	4a1d      	ldr	r2, [pc, #116]	@ (80098c4 <HAL_DMA_IRQHandler+0xc98>)
 800984e:	4293      	cmp	r3, r2
 8009850:	d01d      	beq.n	800988e <HAL_DMA_IRQHandler+0xc62>
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	4a1c      	ldr	r2, [pc, #112]	@ (80098c8 <HAL_DMA_IRQHandler+0xc9c>)
 8009858:	4293      	cmp	r3, r2
 800985a:	d018      	beq.n	800988e <HAL_DMA_IRQHandler+0xc62>
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	4a1a      	ldr	r2, [pc, #104]	@ (80098cc <HAL_DMA_IRQHandler+0xca0>)
 8009862:	4293      	cmp	r3, r2
 8009864:	d013      	beq.n	800988e <HAL_DMA_IRQHandler+0xc62>
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	4a19      	ldr	r2, [pc, #100]	@ (80098d0 <HAL_DMA_IRQHandler+0xca4>)
 800986c:	4293      	cmp	r3, r2
 800986e:	d00e      	beq.n	800988e <HAL_DMA_IRQHandler+0xc62>
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	4a17      	ldr	r2, [pc, #92]	@ (80098d4 <HAL_DMA_IRQHandler+0xca8>)
 8009876:	4293      	cmp	r3, r2
 8009878:	d009      	beq.n	800988e <HAL_DMA_IRQHandler+0xc62>
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	4a16      	ldr	r2, [pc, #88]	@ (80098d8 <HAL_DMA_IRQHandler+0xcac>)
 8009880:	4293      	cmp	r3, r2
 8009882:	d004      	beq.n	800988e <HAL_DMA_IRQHandler+0xc62>
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	4a14      	ldr	r2, [pc, #80]	@ (80098dc <HAL_DMA_IRQHandler+0xcb0>)
 800988a:	4293      	cmp	r3, r2
 800988c:	d128      	bne.n	80098e0 <HAL_DMA_IRQHandler+0xcb4>
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	681a      	ldr	r2, [r3, #0]
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	f022 0214 	bic.w	r2, r2, #20
 800989c:	601a      	str	r2, [r3, #0]
 800989e:	e027      	b.n	80098f0 <HAL_DMA_IRQHandler+0xcc4>
 80098a0:	40020010 	.word	0x40020010
 80098a4:	40020028 	.word	0x40020028
 80098a8:	40020040 	.word	0x40020040
 80098ac:	40020058 	.word	0x40020058
 80098b0:	40020070 	.word	0x40020070
 80098b4:	40020088 	.word	0x40020088
 80098b8:	400200a0 	.word	0x400200a0
 80098bc:	400200b8 	.word	0x400200b8
 80098c0:	40020410 	.word	0x40020410
 80098c4:	40020428 	.word	0x40020428
 80098c8:	40020440 	.word	0x40020440
 80098cc:	40020458 	.word	0x40020458
 80098d0:	40020470 	.word	0x40020470
 80098d4:	40020488 	.word	0x40020488
 80098d8:	400204a0 	.word	0x400204a0
 80098dc:	400204b8 	.word	0x400204b8
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	681a      	ldr	r2, [r3, #0]
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	f022 020a 	bic.w	r2, r2, #10
 80098ee:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2201      	movs	r2, #1
 80098f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2200      	movs	r2, #0
 80098fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009904:	2b00      	cmp	r3, #0
 8009906:	f000 8097 	beq.w	8009a38 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009912:	e091      	b.n	8009a38 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009918:	f003 031f 	and.w	r3, r3, #31
 800991c:	2208      	movs	r2, #8
 800991e:	409a      	lsls	r2, r3
 8009920:	697b      	ldr	r3, [r7, #20]
 8009922:	4013      	ands	r3, r2
 8009924:	2b00      	cmp	r3, #0
 8009926:	f000 8088 	beq.w	8009a3a <HAL_DMA_IRQHandler+0xe0e>
 800992a:	693b      	ldr	r3, [r7, #16]
 800992c:	f003 0308 	and.w	r3, r3, #8
 8009930:	2b00      	cmp	r3, #0
 8009932:	f000 8082 	beq.w	8009a3a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	4a41      	ldr	r2, [pc, #260]	@ (8009a40 <HAL_DMA_IRQHandler+0xe14>)
 800993c:	4293      	cmp	r3, r2
 800993e:	d04a      	beq.n	80099d6 <HAL_DMA_IRQHandler+0xdaa>
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	4a3f      	ldr	r2, [pc, #252]	@ (8009a44 <HAL_DMA_IRQHandler+0xe18>)
 8009946:	4293      	cmp	r3, r2
 8009948:	d045      	beq.n	80099d6 <HAL_DMA_IRQHandler+0xdaa>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	4a3e      	ldr	r2, [pc, #248]	@ (8009a48 <HAL_DMA_IRQHandler+0xe1c>)
 8009950:	4293      	cmp	r3, r2
 8009952:	d040      	beq.n	80099d6 <HAL_DMA_IRQHandler+0xdaa>
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	4a3c      	ldr	r2, [pc, #240]	@ (8009a4c <HAL_DMA_IRQHandler+0xe20>)
 800995a:	4293      	cmp	r3, r2
 800995c:	d03b      	beq.n	80099d6 <HAL_DMA_IRQHandler+0xdaa>
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	4a3b      	ldr	r2, [pc, #236]	@ (8009a50 <HAL_DMA_IRQHandler+0xe24>)
 8009964:	4293      	cmp	r3, r2
 8009966:	d036      	beq.n	80099d6 <HAL_DMA_IRQHandler+0xdaa>
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	4a39      	ldr	r2, [pc, #228]	@ (8009a54 <HAL_DMA_IRQHandler+0xe28>)
 800996e:	4293      	cmp	r3, r2
 8009970:	d031      	beq.n	80099d6 <HAL_DMA_IRQHandler+0xdaa>
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	4a38      	ldr	r2, [pc, #224]	@ (8009a58 <HAL_DMA_IRQHandler+0xe2c>)
 8009978:	4293      	cmp	r3, r2
 800997a:	d02c      	beq.n	80099d6 <HAL_DMA_IRQHandler+0xdaa>
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	4a36      	ldr	r2, [pc, #216]	@ (8009a5c <HAL_DMA_IRQHandler+0xe30>)
 8009982:	4293      	cmp	r3, r2
 8009984:	d027      	beq.n	80099d6 <HAL_DMA_IRQHandler+0xdaa>
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	4a35      	ldr	r2, [pc, #212]	@ (8009a60 <HAL_DMA_IRQHandler+0xe34>)
 800998c:	4293      	cmp	r3, r2
 800998e:	d022      	beq.n	80099d6 <HAL_DMA_IRQHandler+0xdaa>
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	4a33      	ldr	r2, [pc, #204]	@ (8009a64 <HAL_DMA_IRQHandler+0xe38>)
 8009996:	4293      	cmp	r3, r2
 8009998:	d01d      	beq.n	80099d6 <HAL_DMA_IRQHandler+0xdaa>
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	4a32      	ldr	r2, [pc, #200]	@ (8009a68 <HAL_DMA_IRQHandler+0xe3c>)
 80099a0:	4293      	cmp	r3, r2
 80099a2:	d018      	beq.n	80099d6 <HAL_DMA_IRQHandler+0xdaa>
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	4a30      	ldr	r2, [pc, #192]	@ (8009a6c <HAL_DMA_IRQHandler+0xe40>)
 80099aa:	4293      	cmp	r3, r2
 80099ac:	d013      	beq.n	80099d6 <HAL_DMA_IRQHandler+0xdaa>
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	4a2f      	ldr	r2, [pc, #188]	@ (8009a70 <HAL_DMA_IRQHandler+0xe44>)
 80099b4:	4293      	cmp	r3, r2
 80099b6:	d00e      	beq.n	80099d6 <HAL_DMA_IRQHandler+0xdaa>
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	4a2d      	ldr	r2, [pc, #180]	@ (8009a74 <HAL_DMA_IRQHandler+0xe48>)
 80099be:	4293      	cmp	r3, r2
 80099c0:	d009      	beq.n	80099d6 <HAL_DMA_IRQHandler+0xdaa>
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	4a2c      	ldr	r2, [pc, #176]	@ (8009a78 <HAL_DMA_IRQHandler+0xe4c>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d004      	beq.n	80099d6 <HAL_DMA_IRQHandler+0xdaa>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	4a2a      	ldr	r2, [pc, #168]	@ (8009a7c <HAL_DMA_IRQHandler+0xe50>)
 80099d2:	4293      	cmp	r3, r2
 80099d4:	d108      	bne.n	80099e8 <HAL_DMA_IRQHandler+0xdbc>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	681a      	ldr	r2, [r3, #0]
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f022 021c 	bic.w	r2, r2, #28
 80099e4:	601a      	str	r2, [r3, #0]
 80099e6:	e007      	b.n	80099f8 <HAL_DMA_IRQHandler+0xdcc>
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	681a      	ldr	r2, [r3, #0]
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	f022 020e 	bic.w	r2, r2, #14
 80099f6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80099fc:	f003 031f 	and.w	r3, r3, #31
 8009a00:	2201      	movs	r2, #1
 8009a02:	409a      	lsls	r2, r3
 8009a04:	69fb      	ldr	r3, [r7, #28]
 8009a06:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2201      	movs	r2, #1
 8009a0c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	2201      	movs	r2, #1
 8009a12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	2200      	movs	r2, #0
 8009a1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d009      	beq.n	8009a3a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	4798      	blx	r3
 8009a2e:	e004      	b.n	8009a3a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8009a30:	bf00      	nop
 8009a32:	e002      	b.n	8009a3a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009a34:	bf00      	nop
 8009a36:	e000      	b.n	8009a3a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009a38:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8009a3a:	3728      	adds	r7, #40	@ 0x28
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	bd80      	pop	{r7, pc}
 8009a40:	40020010 	.word	0x40020010
 8009a44:	40020028 	.word	0x40020028
 8009a48:	40020040 	.word	0x40020040
 8009a4c:	40020058 	.word	0x40020058
 8009a50:	40020070 	.word	0x40020070
 8009a54:	40020088 	.word	0x40020088
 8009a58:	400200a0 	.word	0x400200a0
 8009a5c:	400200b8 	.word	0x400200b8
 8009a60:	40020410 	.word	0x40020410
 8009a64:	40020428 	.word	0x40020428
 8009a68:	40020440 	.word	0x40020440
 8009a6c:	40020458 	.word	0x40020458
 8009a70:	40020470 	.word	0x40020470
 8009a74:	40020488 	.word	0x40020488
 8009a78:	400204a0 	.word	0x400204a0
 8009a7c:	400204b8 	.word	0x400204b8

08009a80 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009a80:	b480      	push	{r7}
 8009a82:	b087      	sub	sp, #28
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	60f8      	str	r0, [r7, #12]
 8009a88:	60b9      	str	r1, [r7, #8]
 8009a8a:	607a      	str	r2, [r7, #4]
 8009a8c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a92:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a98:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	4a7f      	ldr	r2, [pc, #508]	@ (8009c9c <DMA_SetConfig+0x21c>)
 8009aa0:	4293      	cmp	r3, r2
 8009aa2:	d072      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	4a7d      	ldr	r2, [pc, #500]	@ (8009ca0 <DMA_SetConfig+0x220>)
 8009aaa:	4293      	cmp	r3, r2
 8009aac:	d06d      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	4a7c      	ldr	r2, [pc, #496]	@ (8009ca4 <DMA_SetConfig+0x224>)
 8009ab4:	4293      	cmp	r3, r2
 8009ab6:	d068      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	4a7a      	ldr	r2, [pc, #488]	@ (8009ca8 <DMA_SetConfig+0x228>)
 8009abe:	4293      	cmp	r3, r2
 8009ac0:	d063      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	4a79      	ldr	r2, [pc, #484]	@ (8009cac <DMA_SetConfig+0x22c>)
 8009ac8:	4293      	cmp	r3, r2
 8009aca:	d05e      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	4a77      	ldr	r2, [pc, #476]	@ (8009cb0 <DMA_SetConfig+0x230>)
 8009ad2:	4293      	cmp	r3, r2
 8009ad4:	d059      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	4a76      	ldr	r2, [pc, #472]	@ (8009cb4 <DMA_SetConfig+0x234>)
 8009adc:	4293      	cmp	r3, r2
 8009ade:	d054      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	4a74      	ldr	r2, [pc, #464]	@ (8009cb8 <DMA_SetConfig+0x238>)
 8009ae6:	4293      	cmp	r3, r2
 8009ae8:	d04f      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009aea:	68fb      	ldr	r3, [r7, #12]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	4a73      	ldr	r2, [pc, #460]	@ (8009cbc <DMA_SetConfig+0x23c>)
 8009af0:	4293      	cmp	r3, r2
 8009af2:	d04a      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	4a71      	ldr	r2, [pc, #452]	@ (8009cc0 <DMA_SetConfig+0x240>)
 8009afa:	4293      	cmp	r3, r2
 8009afc:	d045      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	4a70      	ldr	r2, [pc, #448]	@ (8009cc4 <DMA_SetConfig+0x244>)
 8009b04:	4293      	cmp	r3, r2
 8009b06:	d040      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	4a6e      	ldr	r2, [pc, #440]	@ (8009cc8 <DMA_SetConfig+0x248>)
 8009b0e:	4293      	cmp	r3, r2
 8009b10:	d03b      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	4a6d      	ldr	r2, [pc, #436]	@ (8009ccc <DMA_SetConfig+0x24c>)
 8009b18:	4293      	cmp	r3, r2
 8009b1a:	d036      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	4a6b      	ldr	r2, [pc, #428]	@ (8009cd0 <DMA_SetConfig+0x250>)
 8009b22:	4293      	cmp	r3, r2
 8009b24:	d031      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	4a6a      	ldr	r2, [pc, #424]	@ (8009cd4 <DMA_SetConfig+0x254>)
 8009b2c:	4293      	cmp	r3, r2
 8009b2e:	d02c      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4a68      	ldr	r2, [pc, #416]	@ (8009cd8 <DMA_SetConfig+0x258>)
 8009b36:	4293      	cmp	r3, r2
 8009b38:	d027      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	4a67      	ldr	r2, [pc, #412]	@ (8009cdc <DMA_SetConfig+0x25c>)
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d022      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	4a65      	ldr	r2, [pc, #404]	@ (8009ce0 <DMA_SetConfig+0x260>)
 8009b4a:	4293      	cmp	r3, r2
 8009b4c:	d01d      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	4a64      	ldr	r2, [pc, #400]	@ (8009ce4 <DMA_SetConfig+0x264>)
 8009b54:	4293      	cmp	r3, r2
 8009b56:	d018      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	4a62      	ldr	r2, [pc, #392]	@ (8009ce8 <DMA_SetConfig+0x268>)
 8009b5e:	4293      	cmp	r3, r2
 8009b60:	d013      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	4a61      	ldr	r2, [pc, #388]	@ (8009cec <DMA_SetConfig+0x26c>)
 8009b68:	4293      	cmp	r3, r2
 8009b6a:	d00e      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	4a5f      	ldr	r2, [pc, #380]	@ (8009cf0 <DMA_SetConfig+0x270>)
 8009b72:	4293      	cmp	r3, r2
 8009b74:	d009      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	4a5e      	ldr	r2, [pc, #376]	@ (8009cf4 <DMA_SetConfig+0x274>)
 8009b7c:	4293      	cmp	r3, r2
 8009b7e:	d004      	beq.n	8009b8a <DMA_SetConfig+0x10a>
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	4a5c      	ldr	r2, [pc, #368]	@ (8009cf8 <DMA_SetConfig+0x278>)
 8009b86:	4293      	cmp	r3, r2
 8009b88:	d101      	bne.n	8009b8e <DMA_SetConfig+0x10e>
 8009b8a:	2301      	movs	r3, #1
 8009b8c:	e000      	b.n	8009b90 <DMA_SetConfig+0x110>
 8009b8e:	2300      	movs	r3, #0
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d00d      	beq.n	8009bb0 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009b98:	68fa      	ldr	r2, [r7, #12]
 8009b9a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8009b9c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d004      	beq.n	8009bb0 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009baa:	68fa      	ldr	r2, [r7, #12]
 8009bac:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8009bae:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	4a39      	ldr	r2, [pc, #228]	@ (8009c9c <DMA_SetConfig+0x21c>)
 8009bb6:	4293      	cmp	r3, r2
 8009bb8:	d04a      	beq.n	8009c50 <DMA_SetConfig+0x1d0>
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	4a38      	ldr	r2, [pc, #224]	@ (8009ca0 <DMA_SetConfig+0x220>)
 8009bc0:	4293      	cmp	r3, r2
 8009bc2:	d045      	beq.n	8009c50 <DMA_SetConfig+0x1d0>
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	4a36      	ldr	r2, [pc, #216]	@ (8009ca4 <DMA_SetConfig+0x224>)
 8009bca:	4293      	cmp	r3, r2
 8009bcc:	d040      	beq.n	8009c50 <DMA_SetConfig+0x1d0>
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	4a35      	ldr	r2, [pc, #212]	@ (8009ca8 <DMA_SetConfig+0x228>)
 8009bd4:	4293      	cmp	r3, r2
 8009bd6:	d03b      	beq.n	8009c50 <DMA_SetConfig+0x1d0>
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	4a33      	ldr	r2, [pc, #204]	@ (8009cac <DMA_SetConfig+0x22c>)
 8009bde:	4293      	cmp	r3, r2
 8009be0:	d036      	beq.n	8009c50 <DMA_SetConfig+0x1d0>
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	4a32      	ldr	r2, [pc, #200]	@ (8009cb0 <DMA_SetConfig+0x230>)
 8009be8:	4293      	cmp	r3, r2
 8009bea:	d031      	beq.n	8009c50 <DMA_SetConfig+0x1d0>
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	4a30      	ldr	r2, [pc, #192]	@ (8009cb4 <DMA_SetConfig+0x234>)
 8009bf2:	4293      	cmp	r3, r2
 8009bf4:	d02c      	beq.n	8009c50 <DMA_SetConfig+0x1d0>
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	681b      	ldr	r3, [r3, #0]
 8009bfa:	4a2f      	ldr	r2, [pc, #188]	@ (8009cb8 <DMA_SetConfig+0x238>)
 8009bfc:	4293      	cmp	r3, r2
 8009bfe:	d027      	beq.n	8009c50 <DMA_SetConfig+0x1d0>
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	4a2d      	ldr	r2, [pc, #180]	@ (8009cbc <DMA_SetConfig+0x23c>)
 8009c06:	4293      	cmp	r3, r2
 8009c08:	d022      	beq.n	8009c50 <DMA_SetConfig+0x1d0>
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	4a2c      	ldr	r2, [pc, #176]	@ (8009cc0 <DMA_SetConfig+0x240>)
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d01d      	beq.n	8009c50 <DMA_SetConfig+0x1d0>
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	4a2a      	ldr	r2, [pc, #168]	@ (8009cc4 <DMA_SetConfig+0x244>)
 8009c1a:	4293      	cmp	r3, r2
 8009c1c:	d018      	beq.n	8009c50 <DMA_SetConfig+0x1d0>
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	4a29      	ldr	r2, [pc, #164]	@ (8009cc8 <DMA_SetConfig+0x248>)
 8009c24:	4293      	cmp	r3, r2
 8009c26:	d013      	beq.n	8009c50 <DMA_SetConfig+0x1d0>
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	4a27      	ldr	r2, [pc, #156]	@ (8009ccc <DMA_SetConfig+0x24c>)
 8009c2e:	4293      	cmp	r3, r2
 8009c30:	d00e      	beq.n	8009c50 <DMA_SetConfig+0x1d0>
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	4a26      	ldr	r2, [pc, #152]	@ (8009cd0 <DMA_SetConfig+0x250>)
 8009c38:	4293      	cmp	r3, r2
 8009c3a:	d009      	beq.n	8009c50 <DMA_SetConfig+0x1d0>
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	4a24      	ldr	r2, [pc, #144]	@ (8009cd4 <DMA_SetConfig+0x254>)
 8009c42:	4293      	cmp	r3, r2
 8009c44:	d004      	beq.n	8009c50 <DMA_SetConfig+0x1d0>
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	4a23      	ldr	r2, [pc, #140]	@ (8009cd8 <DMA_SetConfig+0x258>)
 8009c4c:	4293      	cmp	r3, r2
 8009c4e:	d101      	bne.n	8009c54 <DMA_SetConfig+0x1d4>
 8009c50:	2301      	movs	r3, #1
 8009c52:	e000      	b.n	8009c56 <DMA_SetConfig+0x1d6>
 8009c54:	2300      	movs	r3, #0
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d059      	beq.n	8009d0e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009c5e:	f003 031f 	and.w	r3, r3, #31
 8009c62:	223f      	movs	r2, #63	@ 0x3f
 8009c64:	409a      	lsls	r2, r3
 8009c66:	697b      	ldr	r3, [r7, #20]
 8009c68:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	681a      	ldr	r2, [r3, #0]
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009c78:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	683a      	ldr	r2, [r7, #0]
 8009c80:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	689b      	ldr	r3, [r3, #8]
 8009c86:	2b40      	cmp	r3, #64	@ 0x40
 8009c88:	d138      	bne.n	8009cfc <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	687a      	ldr	r2, [r7, #4]
 8009c90:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	68ba      	ldr	r2, [r7, #8]
 8009c98:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8009c9a:	e086      	b.n	8009daa <DMA_SetConfig+0x32a>
 8009c9c:	40020010 	.word	0x40020010
 8009ca0:	40020028 	.word	0x40020028
 8009ca4:	40020040 	.word	0x40020040
 8009ca8:	40020058 	.word	0x40020058
 8009cac:	40020070 	.word	0x40020070
 8009cb0:	40020088 	.word	0x40020088
 8009cb4:	400200a0 	.word	0x400200a0
 8009cb8:	400200b8 	.word	0x400200b8
 8009cbc:	40020410 	.word	0x40020410
 8009cc0:	40020428 	.word	0x40020428
 8009cc4:	40020440 	.word	0x40020440
 8009cc8:	40020458 	.word	0x40020458
 8009ccc:	40020470 	.word	0x40020470
 8009cd0:	40020488 	.word	0x40020488
 8009cd4:	400204a0 	.word	0x400204a0
 8009cd8:	400204b8 	.word	0x400204b8
 8009cdc:	58025408 	.word	0x58025408
 8009ce0:	5802541c 	.word	0x5802541c
 8009ce4:	58025430 	.word	0x58025430
 8009ce8:	58025444 	.word	0x58025444
 8009cec:	58025458 	.word	0x58025458
 8009cf0:	5802546c 	.word	0x5802546c
 8009cf4:	58025480 	.word	0x58025480
 8009cf8:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	68ba      	ldr	r2, [r7, #8]
 8009d02:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	687a      	ldr	r2, [r7, #4]
 8009d0a:	60da      	str	r2, [r3, #12]
}
 8009d0c:	e04d      	b.n	8009daa <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	4a29      	ldr	r2, [pc, #164]	@ (8009db8 <DMA_SetConfig+0x338>)
 8009d14:	4293      	cmp	r3, r2
 8009d16:	d022      	beq.n	8009d5e <DMA_SetConfig+0x2de>
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	4a27      	ldr	r2, [pc, #156]	@ (8009dbc <DMA_SetConfig+0x33c>)
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	d01d      	beq.n	8009d5e <DMA_SetConfig+0x2de>
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	4a26      	ldr	r2, [pc, #152]	@ (8009dc0 <DMA_SetConfig+0x340>)
 8009d28:	4293      	cmp	r3, r2
 8009d2a:	d018      	beq.n	8009d5e <DMA_SetConfig+0x2de>
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	4a24      	ldr	r2, [pc, #144]	@ (8009dc4 <DMA_SetConfig+0x344>)
 8009d32:	4293      	cmp	r3, r2
 8009d34:	d013      	beq.n	8009d5e <DMA_SetConfig+0x2de>
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	4a23      	ldr	r2, [pc, #140]	@ (8009dc8 <DMA_SetConfig+0x348>)
 8009d3c:	4293      	cmp	r3, r2
 8009d3e:	d00e      	beq.n	8009d5e <DMA_SetConfig+0x2de>
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	4a21      	ldr	r2, [pc, #132]	@ (8009dcc <DMA_SetConfig+0x34c>)
 8009d46:	4293      	cmp	r3, r2
 8009d48:	d009      	beq.n	8009d5e <DMA_SetConfig+0x2de>
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	4a20      	ldr	r2, [pc, #128]	@ (8009dd0 <DMA_SetConfig+0x350>)
 8009d50:	4293      	cmp	r3, r2
 8009d52:	d004      	beq.n	8009d5e <DMA_SetConfig+0x2de>
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	4a1e      	ldr	r2, [pc, #120]	@ (8009dd4 <DMA_SetConfig+0x354>)
 8009d5a:	4293      	cmp	r3, r2
 8009d5c:	d101      	bne.n	8009d62 <DMA_SetConfig+0x2e2>
 8009d5e:	2301      	movs	r3, #1
 8009d60:	e000      	b.n	8009d64 <DMA_SetConfig+0x2e4>
 8009d62:	2300      	movs	r3, #0
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d020      	beq.n	8009daa <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009d6c:	f003 031f 	and.w	r3, r3, #31
 8009d70:	2201      	movs	r2, #1
 8009d72:	409a      	lsls	r2, r3
 8009d74:	693b      	ldr	r3, [r7, #16]
 8009d76:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	683a      	ldr	r2, [r7, #0]
 8009d7e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	689b      	ldr	r3, [r3, #8]
 8009d84:	2b40      	cmp	r3, #64	@ 0x40
 8009d86:	d108      	bne.n	8009d9a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	687a      	ldr	r2, [r7, #4]
 8009d8e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	68ba      	ldr	r2, [r7, #8]
 8009d96:	60da      	str	r2, [r3, #12]
}
 8009d98:	e007      	b.n	8009daa <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	68ba      	ldr	r2, [r7, #8]
 8009da0:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	687a      	ldr	r2, [r7, #4]
 8009da8:	60da      	str	r2, [r3, #12]
}
 8009daa:	bf00      	nop
 8009dac:	371c      	adds	r7, #28
 8009dae:	46bd      	mov	sp, r7
 8009db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db4:	4770      	bx	lr
 8009db6:	bf00      	nop
 8009db8:	58025408 	.word	0x58025408
 8009dbc:	5802541c 	.word	0x5802541c
 8009dc0:	58025430 	.word	0x58025430
 8009dc4:	58025444 	.word	0x58025444
 8009dc8:	58025458 	.word	0x58025458
 8009dcc:	5802546c 	.word	0x5802546c
 8009dd0:	58025480 	.word	0x58025480
 8009dd4:	58025494 	.word	0x58025494

08009dd8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b085      	sub	sp, #20
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	4a42      	ldr	r2, [pc, #264]	@ (8009ef0 <DMA_CalcBaseAndBitshift+0x118>)
 8009de6:	4293      	cmp	r3, r2
 8009de8:	d04a      	beq.n	8009e80 <DMA_CalcBaseAndBitshift+0xa8>
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	4a41      	ldr	r2, [pc, #260]	@ (8009ef4 <DMA_CalcBaseAndBitshift+0x11c>)
 8009df0:	4293      	cmp	r3, r2
 8009df2:	d045      	beq.n	8009e80 <DMA_CalcBaseAndBitshift+0xa8>
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	4a3f      	ldr	r2, [pc, #252]	@ (8009ef8 <DMA_CalcBaseAndBitshift+0x120>)
 8009dfa:	4293      	cmp	r3, r2
 8009dfc:	d040      	beq.n	8009e80 <DMA_CalcBaseAndBitshift+0xa8>
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	4a3e      	ldr	r2, [pc, #248]	@ (8009efc <DMA_CalcBaseAndBitshift+0x124>)
 8009e04:	4293      	cmp	r3, r2
 8009e06:	d03b      	beq.n	8009e80 <DMA_CalcBaseAndBitshift+0xa8>
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	4a3c      	ldr	r2, [pc, #240]	@ (8009f00 <DMA_CalcBaseAndBitshift+0x128>)
 8009e0e:	4293      	cmp	r3, r2
 8009e10:	d036      	beq.n	8009e80 <DMA_CalcBaseAndBitshift+0xa8>
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	4a3b      	ldr	r2, [pc, #236]	@ (8009f04 <DMA_CalcBaseAndBitshift+0x12c>)
 8009e18:	4293      	cmp	r3, r2
 8009e1a:	d031      	beq.n	8009e80 <DMA_CalcBaseAndBitshift+0xa8>
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	4a39      	ldr	r2, [pc, #228]	@ (8009f08 <DMA_CalcBaseAndBitshift+0x130>)
 8009e22:	4293      	cmp	r3, r2
 8009e24:	d02c      	beq.n	8009e80 <DMA_CalcBaseAndBitshift+0xa8>
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	4a38      	ldr	r2, [pc, #224]	@ (8009f0c <DMA_CalcBaseAndBitshift+0x134>)
 8009e2c:	4293      	cmp	r3, r2
 8009e2e:	d027      	beq.n	8009e80 <DMA_CalcBaseAndBitshift+0xa8>
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	4a36      	ldr	r2, [pc, #216]	@ (8009f10 <DMA_CalcBaseAndBitshift+0x138>)
 8009e36:	4293      	cmp	r3, r2
 8009e38:	d022      	beq.n	8009e80 <DMA_CalcBaseAndBitshift+0xa8>
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	4a35      	ldr	r2, [pc, #212]	@ (8009f14 <DMA_CalcBaseAndBitshift+0x13c>)
 8009e40:	4293      	cmp	r3, r2
 8009e42:	d01d      	beq.n	8009e80 <DMA_CalcBaseAndBitshift+0xa8>
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	4a33      	ldr	r2, [pc, #204]	@ (8009f18 <DMA_CalcBaseAndBitshift+0x140>)
 8009e4a:	4293      	cmp	r3, r2
 8009e4c:	d018      	beq.n	8009e80 <DMA_CalcBaseAndBitshift+0xa8>
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	4a32      	ldr	r2, [pc, #200]	@ (8009f1c <DMA_CalcBaseAndBitshift+0x144>)
 8009e54:	4293      	cmp	r3, r2
 8009e56:	d013      	beq.n	8009e80 <DMA_CalcBaseAndBitshift+0xa8>
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	4a30      	ldr	r2, [pc, #192]	@ (8009f20 <DMA_CalcBaseAndBitshift+0x148>)
 8009e5e:	4293      	cmp	r3, r2
 8009e60:	d00e      	beq.n	8009e80 <DMA_CalcBaseAndBitshift+0xa8>
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	4a2f      	ldr	r2, [pc, #188]	@ (8009f24 <DMA_CalcBaseAndBitshift+0x14c>)
 8009e68:	4293      	cmp	r3, r2
 8009e6a:	d009      	beq.n	8009e80 <DMA_CalcBaseAndBitshift+0xa8>
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	4a2d      	ldr	r2, [pc, #180]	@ (8009f28 <DMA_CalcBaseAndBitshift+0x150>)
 8009e72:	4293      	cmp	r3, r2
 8009e74:	d004      	beq.n	8009e80 <DMA_CalcBaseAndBitshift+0xa8>
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	4a2c      	ldr	r2, [pc, #176]	@ (8009f2c <DMA_CalcBaseAndBitshift+0x154>)
 8009e7c:	4293      	cmp	r3, r2
 8009e7e:	d101      	bne.n	8009e84 <DMA_CalcBaseAndBitshift+0xac>
 8009e80:	2301      	movs	r3, #1
 8009e82:	e000      	b.n	8009e86 <DMA_CalcBaseAndBitshift+0xae>
 8009e84:	2300      	movs	r3, #0
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	d024      	beq.n	8009ed4 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	b2db      	uxtb	r3, r3
 8009e90:	3b10      	subs	r3, #16
 8009e92:	4a27      	ldr	r2, [pc, #156]	@ (8009f30 <DMA_CalcBaseAndBitshift+0x158>)
 8009e94:	fba2 2303 	umull	r2, r3, r2, r3
 8009e98:	091b      	lsrs	r3, r3, #4
 8009e9a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	f003 0307 	and.w	r3, r3, #7
 8009ea2:	4a24      	ldr	r2, [pc, #144]	@ (8009f34 <DMA_CalcBaseAndBitshift+0x15c>)
 8009ea4:	5cd3      	ldrb	r3, [r2, r3]
 8009ea6:	461a      	mov	r2, r3
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	2b03      	cmp	r3, #3
 8009eb0:	d908      	bls.n	8009ec4 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	461a      	mov	r2, r3
 8009eb8:	4b1f      	ldr	r3, [pc, #124]	@ (8009f38 <DMA_CalcBaseAndBitshift+0x160>)
 8009eba:	4013      	ands	r3, r2
 8009ebc:	1d1a      	adds	r2, r3, #4
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	659a      	str	r2, [r3, #88]	@ 0x58
 8009ec2:	e00d      	b.n	8009ee0 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	461a      	mov	r2, r3
 8009eca:	4b1b      	ldr	r3, [pc, #108]	@ (8009f38 <DMA_CalcBaseAndBitshift+0x160>)
 8009ecc:	4013      	ands	r3, r2
 8009ece:	687a      	ldr	r2, [r7, #4]
 8009ed0:	6593      	str	r3, [r2, #88]	@ 0x58
 8009ed2:	e005      	b.n	8009ee0 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8009ee4:	4618      	mov	r0, r3
 8009ee6:	3714      	adds	r7, #20
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eee:	4770      	bx	lr
 8009ef0:	40020010 	.word	0x40020010
 8009ef4:	40020028 	.word	0x40020028
 8009ef8:	40020040 	.word	0x40020040
 8009efc:	40020058 	.word	0x40020058
 8009f00:	40020070 	.word	0x40020070
 8009f04:	40020088 	.word	0x40020088
 8009f08:	400200a0 	.word	0x400200a0
 8009f0c:	400200b8 	.word	0x400200b8
 8009f10:	40020410 	.word	0x40020410
 8009f14:	40020428 	.word	0x40020428
 8009f18:	40020440 	.word	0x40020440
 8009f1c:	40020458 	.word	0x40020458
 8009f20:	40020470 	.word	0x40020470
 8009f24:	40020488 	.word	0x40020488
 8009f28:	400204a0 	.word	0x400204a0
 8009f2c:	400204b8 	.word	0x400204b8
 8009f30:	aaaaaaab 	.word	0xaaaaaaab
 8009f34:	08016cc0 	.word	0x08016cc0
 8009f38:	fffffc00 	.word	0xfffffc00

08009f3c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8009f3c:	b480      	push	{r7}
 8009f3e:	b085      	sub	sp, #20
 8009f40:	af00      	add	r7, sp, #0
 8009f42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009f44:	2300      	movs	r3, #0
 8009f46:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	699b      	ldr	r3, [r3, #24]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d120      	bne.n	8009f92 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f54:	2b03      	cmp	r3, #3
 8009f56:	d858      	bhi.n	800a00a <DMA_CheckFifoParam+0xce>
 8009f58:	a201      	add	r2, pc, #4	@ (adr r2, 8009f60 <DMA_CheckFifoParam+0x24>)
 8009f5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f5e:	bf00      	nop
 8009f60:	08009f71 	.word	0x08009f71
 8009f64:	08009f83 	.word	0x08009f83
 8009f68:	08009f71 	.word	0x08009f71
 8009f6c:	0800a00b 	.word	0x0800a00b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f74:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009f78:	2b00      	cmp	r3, #0
 8009f7a:	d048      	beq.n	800a00e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009f80:	e045      	b.n	800a00e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f86:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009f8a:	d142      	bne.n	800a012 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8009f8c:	2301      	movs	r3, #1
 8009f8e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009f90:	e03f      	b.n	800a012 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	699b      	ldr	r3, [r3, #24]
 8009f96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009f9a:	d123      	bne.n	8009fe4 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fa0:	2b03      	cmp	r3, #3
 8009fa2:	d838      	bhi.n	800a016 <DMA_CheckFifoParam+0xda>
 8009fa4:	a201      	add	r2, pc, #4	@ (adr r2, 8009fac <DMA_CheckFifoParam+0x70>)
 8009fa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009faa:	bf00      	nop
 8009fac:	08009fbd 	.word	0x08009fbd
 8009fb0:	08009fc3 	.word	0x08009fc3
 8009fb4:	08009fbd 	.word	0x08009fbd
 8009fb8:	08009fd5 	.word	0x08009fd5
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	73fb      	strb	r3, [r7, #15]
        break;
 8009fc0:	e030      	b.n	800a024 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fc6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d025      	beq.n	800a01a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8009fce:	2301      	movs	r3, #1
 8009fd0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009fd2:	e022      	b.n	800a01a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fd8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009fdc:	d11f      	bne.n	800a01e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8009fde:	2301      	movs	r3, #1
 8009fe0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009fe2:	e01c      	b.n	800a01e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fe8:	2b02      	cmp	r3, #2
 8009fea:	d902      	bls.n	8009ff2 <DMA_CheckFifoParam+0xb6>
 8009fec:	2b03      	cmp	r3, #3
 8009fee:	d003      	beq.n	8009ff8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8009ff0:	e018      	b.n	800a024 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8009ff2:	2301      	movs	r3, #1
 8009ff4:	73fb      	strb	r3, [r7, #15]
        break;
 8009ff6:	e015      	b.n	800a024 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ffc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a000:	2b00      	cmp	r3, #0
 800a002:	d00e      	beq.n	800a022 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 800a004:	2301      	movs	r3, #1
 800a006:	73fb      	strb	r3, [r7, #15]
    break;
 800a008:	e00b      	b.n	800a022 <DMA_CheckFifoParam+0xe6>
        break;
 800a00a:	bf00      	nop
 800a00c:	e00a      	b.n	800a024 <DMA_CheckFifoParam+0xe8>
        break;
 800a00e:	bf00      	nop
 800a010:	e008      	b.n	800a024 <DMA_CheckFifoParam+0xe8>
        break;
 800a012:	bf00      	nop
 800a014:	e006      	b.n	800a024 <DMA_CheckFifoParam+0xe8>
        break;
 800a016:	bf00      	nop
 800a018:	e004      	b.n	800a024 <DMA_CheckFifoParam+0xe8>
        break;
 800a01a:	bf00      	nop
 800a01c:	e002      	b.n	800a024 <DMA_CheckFifoParam+0xe8>
        break;
 800a01e:	bf00      	nop
 800a020:	e000      	b.n	800a024 <DMA_CheckFifoParam+0xe8>
    break;
 800a022:	bf00      	nop
    }
  }

  return status;
 800a024:	7bfb      	ldrb	r3, [r7, #15]
}
 800a026:	4618      	mov	r0, r3
 800a028:	3714      	adds	r7, #20
 800a02a:	46bd      	mov	sp, r7
 800a02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a030:	4770      	bx	lr
 800a032:	bf00      	nop

0800a034 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a034:	b480      	push	{r7}
 800a036:	b085      	sub	sp, #20
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	4a38      	ldr	r2, [pc, #224]	@ (800a128 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 800a048:	4293      	cmp	r3, r2
 800a04a:	d022      	beq.n	800a092 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	4a36      	ldr	r2, [pc, #216]	@ (800a12c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800a052:	4293      	cmp	r3, r2
 800a054:	d01d      	beq.n	800a092 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	4a35      	ldr	r2, [pc, #212]	@ (800a130 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 800a05c:	4293      	cmp	r3, r2
 800a05e:	d018      	beq.n	800a092 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	4a33      	ldr	r2, [pc, #204]	@ (800a134 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 800a066:	4293      	cmp	r3, r2
 800a068:	d013      	beq.n	800a092 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	4a32      	ldr	r2, [pc, #200]	@ (800a138 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 800a070:	4293      	cmp	r3, r2
 800a072:	d00e      	beq.n	800a092 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	4a30      	ldr	r2, [pc, #192]	@ (800a13c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 800a07a:	4293      	cmp	r3, r2
 800a07c:	d009      	beq.n	800a092 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	4a2f      	ldr	r2, [pc, #188]	@ (800a140 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 800a084:	4293      	cmp	r3, r2
 800a086:	d004      	beq.n	800a092 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	4a2d      	ldr	r2, [pc, #180]	@ (800a144 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800a08e:	4293      	cmp	r3, r2
 800a090:	d101      	bne.n	800a096 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 800a092:	2301      	movs	r3, #1
 800a094:	e000      	b.n	800a098 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 800a096:	2300      	movs	r3, #0
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d01a      	beq.n	800a0d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	b2db      	uxtb	r3, r3
 800a0a2:	3b08      	subs	r3, #8
 800a0a4:	4a28      	ldr	r2, [pc, #160]	@ (800a148 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 800a0a6:	fba2 2303 	umull	r2, r3, r2, r3
 800a0aa:	091b      	lsrs	r3, r3, #4
 800a0ac:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800a0ae:	68fa      	ldr	r2, [r7, #12]
 800a0b0:	4b26      	ldr	r3, [pc, #152]	@ (800a14c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 800a0b2:	4413      	add	r3, r2
 800a0b4:	009b      	lsls	r3, r3, #2
 800a0b6:	461a      	mov	r2, r3
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	4a24      	ldr	r2, [pc, #144]	@ (800a150 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800a0c0:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	f003 031f 	and.w	r3, r3, #31
 800a0c8:	2201      	movs	r2, #1
 800a0ca:	409a      	lsls	r2, r3
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800a0d0:	e024      	b.n	800a11c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	b2db      	uxtb	r3, r3
 800a0d8:	3b10      	subs	r3, #16
 800a0da:	4a1e      	ldr	r2, [pc, #120]	@ (800a154 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800a0dc:	fba2 2303 	umull	r2, r3, r2, r3
 800a0e0:	091b      	lsrs	r3, r3, #4
 800a0e2:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800a0e4:	68bb      	ldr	r3, [r7, #8]
 800a0e6:	4a1c      	ldr	r2, [pc, #112]	@ (800a158 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 800a0e8:	4293      	cmp	r3, r2
 800a0ea:	d806      	bhi.n	800a0fa <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800a0ec:	68bb      	ldr	r3, [r7, #8]
 800a0ee:	4a1b      	ldr	r2, [pc, #108]	@ (800a15c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800a0f0:	4293      	cmp	r3, r2
 800a0f2:	d902      	bls.n	800a0fa <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	3308      	adds	r3, #8
 800a0f8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800a0fa:	68fa      	ldr	r2, [r7, #12]
 800a0fc:	4b18      	ldr	r3, [pc, #96]	@ (800a160 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800a0fe:	4413      	add	r3, r2
 800a100:	009b      	lsls	r3, r3, #2
 800a102:	461a      	mov	r2, r3
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	4a16      	ldr	r2, [pc, #88]	@ (800a164 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800a10c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	f003 031f 	and.w	r3, r3, #31
 800a114:	2201      	movs	r2, #1
 800a116:	409a      	lsls	r2, r3
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a11c:	bf00      	nop
 800a11e:	3714      	adds	r7, #20
 800a120:	46bd      	mov	sp, r7
 800a122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a126:	4770      	bx	lr
 800a128:	58025408 	.word	0x58025408
 800a12c:	5802541c 	.word	0x5802541c
 800a130:	58025430 	.word	0x58025430
 800a134:	58025444 	.word	0x58025444
 800a138:	58025458 	.word	0x58025458
 800a13c:	5802546c 	.word	0x5802546c
 800a140:	58025480 	.word	0x58025480
 800a144:	58025494 	.word	0x58025494
 800a148:	cccccccd 	.word	0xcccccccd
 800a14c:	16009600 	.word	0x16009600
 800a150:	58025880 	.word	0x58025880
 800a154:	aaaaaaab 	.word	0xaaaaaaab
 800a158:	400204b8 	.word	0x400204b8
 800a15c:	4002040f 	.word	0x4002040f
 800a160:	10008200 	.word	0x10008200
 800a164:	40020880 	.word	0x40020880

0800a168 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a168:	b480      	push	{r7}
 800a16a:	b085      	sub	sp, #20
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	685b      	ldr	r3, [r3, #4]
 800a174:	b2db      	uxtb	r3, r3
 800a176:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d04a      	beq.n	800a214 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	2b08      	cmp	r3, #8
 800a182:	d847      	bhi.n	800a214 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	4a25      	ldr	r2, [pc, #148]	@ (800a220 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800a18a:	4293      	cmp	r3, r2
 800a18c:	d022      	beq.n	800a1d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	4a24      	ldr	r2, [pc, #144]	@ (800a224 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800a194:	4293      	cmp	r3, r2
 800a196:	d01d      	beq.n	800a1d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	4a22      	ldr	r2, [pc, #136]	@ (800a228 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800a19e:	4293      	cmp	r3, r2
 800a1a0:	d018      	beq.n	800a1d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	4a21      	ldr	r2, [pc, #132]	@ (800a22c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800a1a8:	4293      	cmp	r3, r2
 800a1aa:	d013      	beq.n	800a1d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	4a1f      	ldr	r2, [pc, #124]	@ (800a230 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800a1b2:	4293      	cmp	r3, r2
 800a1b4:	d00e      	beq.n	800a1d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	4a1e      	ldr	r2, [pc, #120]	@ (800a234 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800a1bc:	4293      	cmp	r3, r2
 800a1be:	d009      	beq.n	800a1d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	4a1c      	ldr	r2, [pc, #112]	@ (800a238 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800a1c6:	4293      	cmp	r3, r2
 800a1c8:	d004      	beq.n	800a1d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	4a1b      	ldr	r2, [pc, #108]	@ (800a23c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800a1d0:	4293      	cmp	r3, r2
 800a1d2:	d101      	bne.n	800a1d8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800a1d4:	2301      	movs	r3, #1
 800a1d6:	e000      	b.n	800a1da <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800a1d8:	2300      	movs	r3, #0
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d00a      	beq.n	800a1f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800a1de:	68fa      	ldr	r2, [r7, #12]
 800a1e0:	4b17      	ldr	r3, [pc, #92]	@ (800a240 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800a1e2:	4413      	add	r3, r2
 800a1e4:	009b      	lsls	r3, r3, #2
 800a1e6:	461a      	mov	r2, r3
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	4a15      	ldr	r2, [pc, #84]	@ (800a244 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800a1f0:	671a      	str	r2, [r3, #112]	@ 0x70
 800a1f2:	e009      	b.n	800a208 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a1f4:	68fa      	ldr	r2, [r7, #12]
 800a1f6:	4b14      	ldr	r3, [pc, #80]	@ (800a248 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800a1f8:	4413      	add	r3, r2
 800a1fa:	009b      	lsls	r3, r3, #2
 800a1fc:	461a      	mov	r2, r3
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	4a11      	ldr	r2, [pc, #68]	@ (800a24c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800a206:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	3b01      	subs	r3, #1
 800a20c:	2201      	movs	r2, #1
 800a20e:	409a      	lsls	r2, r3
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 800a214:	bf00      	nop
 800a216:	3714      	adds	r7, #20
 800a218:	46bd      	mov	sp, r7
 800a21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21e:	4770      	bx	lr
 800a220:	58025408 	.word	0x58025408
 800a224:	5802541c 	.word	0x5802541c
 800a228:	58025430 	.word	0x58025430
 800a22c:	58025444 	.word	0x58025444
 800a230:	58025458 	.word	0x58025458
 800a234:	5802546c 	.word	0x5802546c
 800a238:	58025480 	.word	0x58025480
 800a23c:	58025494 	.word	0x58025494
 800a240:	1600963f 	.word	0x1600963f
 800a244:	58025940 	.word	0x58025940
 800a248:	1000823f 	.word	0x1000823f
 800a24c:	40020940 	.word	0x40020940

0800a250 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800a250:	b480      	push	{r7}
 800a252:	b089      	sub	sp, #36	@ 0x24
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
 800a258:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a25a:	2300      	movs	r3, #0
 800a25c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800a25e:	4b89      	ldr	r3, [pc, #548]	@ (800a484 <HAL_GPIO_Init+0x234>)
 800a260:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a262:	e194      	b.n	800a58e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a264:	683b      	ldr	r3, [r7, #0]
 800a266:	681a      	ldr	r2, [r3, #0]
 800a268:	2101      	movs	r1, #1
 800a26a:	69fb      	ldr	r3, [r7, #28]
 800a26c:	fa01 f303 	lsl.w	r3, r1, r3
 800a270:	4013      	ands	r3, r2
 800a272:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800a274:	693b      	ldr	r3, [r7, #16]
 800a276:	2b00      	cmp	r3, #0
 800a278:	f000 8186 	beq.w	800a588 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a27c:	683b      	ldr	r3, [r7, #0]
 800a27e:	685b      	ldr	r3, [r3, #4]
 800a280:	f003 0303 	and.w	r3, r3, #3
 800a284:	2b01      	cmp	r3, #1
 800a286:	d005      	beq.n	800a294 <HAL_GPIO_Init+0x44>
 800a288:	683b      	ldr	r3, [r7, #0]
 800a28a:	685b      	ldr	r3, [r3, #4]
 800a28c:	f003 0303 	and.w	r3, r3, #3
 800a290:	2b02      	cmp	r3, #2
 800a292:	d130      	bne.n	800a2f6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	689b      	ldr	r3, [r3, #8]
 800a298:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a29a:	69fb      	ldr	r3, [r7, #28]
 800a29c:	005b      	lsls	r3, r3, #1
 800a29e:	2203      	movs	r2, #3
 800a2a0:	fa02 f303 	lsl.w	r3, r2, r3
 800a2a4:	43db      	mvns	r3, r3
 800a2a6:	69ba      	ldr	r2, [r7, #24]
 800a2a8:	4013      	ands	r3, r2
 800a2aa:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	68da      	ldr	r2, [r3, #12]
 800a2b0:	69fb      	ldr	r3, [r7, #28]
 800a2b2:	005b      	lsls	r3, r3, #1
 800a2b4:	fa02 f303 	lsl.w	r3, r2, r3
 800a2b8:	69ba      	ldr	r2, [r7, #24]
 800a2ba:	4313      	orrs	r3, r2
 800a2bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	69ba      	ldr	r2, [r7, #24]
 800a2c2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	685b      	ldr	r3, [r3, #4]
 800a2c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a2ca:	2201      	movs	r2, #1
 800a2cc:	69fb      	ldr	r3, [r7, #28]
 800a2ce:	fa02 f303 	lsl.w	r3, r2, r3
 800a2d2:	43db      	mvns	r3, r3
 800a2d4:	69ba      	ldr	r2, [r7, #24]
 800a2d6:	4013      	ands	r3, r2
 800a2d8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	685b      	ldr	r3, [r3, #4]
 800a2de:	091b      	lsrs	r3, r3, #4
 800a2e0:	f003 0201 	and.w	r2, r3, #1
 800a2e4:	69fb      	ldr	r3, [r7, #28]
 800a2e6:	fa02 f303 	lsl.w	r3, r2, r3
 800a2ea:	69ba      	ldr	r2, [r7, #24]
 800a2ec:	4313      	orrs	r3, r2
 800a2ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	69ba      	ldr	r2, [r7, #24]
 800a2f4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a2f6:	683b      	ldr	r3, [r7, #0]
 800a2f8:	685b      	ldr	r3, [r3, #4]
 800a2fa:	f003 0303 	and.w	r3, r3, #3
 800a2fe:	2b03      	cmp	r3, #3
 800a300:	d017      	beq.n	800a332 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	68db      	ldr	r3, [r3, #12]
 800a306:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a308:	69fb      	ldr	r3, [r7, #28]
 800a30a:	005b      	lsls	r3, r3, #1
 800a30c:	2203      	movs	r2, #3
 800a30e:	fa02 f303 	lsl.w	r3, r2, r3
 800a312:	43db      	mvns	r3, r3
 800a314:	69ba      	ldr	r2, [r7, #24]
 800a316:	4013      	ands	r3, r2
 800a318:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	689a      	ldr	r2, [r3, #8]
 800a31e:	69fb      	ldr	r3, [r7, #28]
 800a320:	005b      	lsls	r3, r3, #1
 800a322:	fa02 f303 	lsl.w	r3, r2, r3
 800a326:	69ba      	ldr	r2, [r7, #24]
 800a328:	4313      	orrs	r3, r2
 800a32a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	69ba      	ldr	r2, [r7, #24]
 800a330:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a332:	683b      	ldr	r3, [r7, #0]
 800a334:	685b      	ldr	r3, [r3, #4]
 800a336:	f003 0303 	and.w	r3, r3, #3
 800a33a:	2b02      	cmp	r3, #2
 800a33c:	d123      	bne.n	800a386 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a33e:	69fb      	ldr	r3, [r7, #28]
 800a340:	08da      	lsrs	r2, r3, #3
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	3208      	adds	r2, #8
 800a346:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a34a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a34c:	69fb      	ldr	r3, [r7, #28]
 800a34e:	f003 0307 	and.w	r3, r3, #7
 800a352:	009b      	lsls	r3, r3, #2
 800a354:	220f      	movs	r2, #15
 800a356:	fa02 f303 	lsl.w	r3, r2, r3
 800a35a:	43db      	mvns	r3, r3
 800a35c:	69ba      	ldr	r2, [r7, #24]
 800a35e:	4013      	ands	r3, r2
 800a360:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a362:	683b      	ldr	r3, [r7, #0]
 800a364:	691a      	ldr	r2, [r3, #16]
 800a366:	69fb      	ldr	r3, [r7, #28]
 800a368:	f003 0307 	and.w	r3, r3, #7
 800a36c:	009b      	lsls	r3, r3, #2
 800a36e:	fa02 f303 	lsl.w	r3, r2, r3
 800a372:	69ba      	ldr	r2, [r7, #24]
 800a374:	4313      	orrs	r3, r2
 800a376:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800a378:	69fb      	ldr	r3, [r7, #28]
 800a37a:	08da      	lsrs	r2, r3, #3
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	3208      	adds	r2, #8
 800a380:	69b9      	ldr	r1, [r7, #24]
 800a382:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a38c:	69fb      	ldr	r3, [r7, #28]
 800a38e:	005b      	lsls	r3, r3, #1
 800a390:	2203      	movs	r2, #3
 800a392:	fa02 f303 	lsl.w	r3, r2, r3
 800a396:	43db      	mvns	r3, r3
 800a398:	69ba      	ldr	r2, [r7, #24]
 800a39a:	4013      	ands	r3, r2
 800a39c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a39e:	683b      	ldr	r3, [r7, #0]
 800a3a0:	685b      	ldr	r3, [r3, #4]
 800a3a2:	f003 0203 	and.w	r2, r3, #3
 800a3a6:	69fb      	ldr	r3, [r7, #28]
 800a3a8:	005b      	lsls	r3, r3, #1
 800a3aa:	fa02 f303 	lsl.w	r3, r2, r3
 800a3ae:	69ba      	ldr	r2, [r7, #24]
 800a3b0:	4313      	orrs	r3, r2
 800a3b2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	69ba      	ldr	r2, [r7, #24]
 800a3b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800a3ba:	683b      	ldr	r3, [r7, #0]
 800a3bc:	685b      	ldr	r3, [r3, #4]
 800a3be:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	f000 80e0 	beq.w	800a588 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a3c8:	4b2f      	ldr	r3, [pc, #188]	@ (800a488 <HAL_GPIO_Init+0x238>)
 800a3ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a3ce:	4a2e      	ldr	r2, [pc, #184]	@ (800a488 <HAL_GPIO_Init+0x238>)
 800a3d0:	f043 0302 	orr.w	r3, r3, #2
 800a3d4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800a3d8:	4b2b      	ldr	r3, [pc, #172]	@ (800a488 <HAL_GPIO_Init+0x238>)
 800a3da:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800a3de:	f003 0302 	and.w	r3, r3, #2
 800a3e2:	60fb      	str	r3, [r7, #12]
 800a3e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a3e6:	4a29      	ldr	r2, [pc, #164]	@ (800a48c <HAL_GPIO_Init+0x23c>)
 800a3e8:	69fb      	ldr	r3, [r7, #28]
 800a3ea:	089b      	lsrs	r3, r3, #2
 800a3ec:	3302      	adds	r3, #2
 800a3ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a3f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a3f4:	69fb      	ldr	r3, [r7, #28]
 800a3f6:	f003 0303 	and.w	r3, r3, #3
 800a3fa:	009b      	lsls	r3, r3, #2
 800a3fc:	220f      	movs	r2, #15
 800a3fe:	fa02 f303 	lsl.w	r3, r2, r3
 800a402:	43db      	mvns	r3, r3
 800a404:	69ba      	ldr	r2, [r7, #24]
 800a406:	4013      	ands	r3, r2
 800a408:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	4a20      	ldr	r2, [pc, #128]	@ (800a490 <HAL_GPIO_Init+0x240>)
 800a40e:	4293      	cmp	r3, r2
 800a410:	d052      	beq.n	800a4b8 <HAL_GPIO_Init+0x268>
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	4a1f      	ldr	r2, [pc, #124]	@ (800a494 <HAL_GPIO_Init+0x244>)
 800a416:	4293      	cmp	r3, r2
 800a418:	d031      	beq.n	800a47e <HAL_GPIO_Init+0x22e>
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	4a1e      	ldr	r2, [pc, #120]	@ (800a498 <HAL_GPIO_Init+0x248>)
 800a41e:	4293      	cmp	r3, r2
 800a420:	d02b      	beq.n	800a47a <HAL_GPIO_Init+0x22a>
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	4a1d      	ldr	r2, [pc, #116]	@ (800a49c <HAL_GPIO_Init+0x24c>)
 800a426:	4293      	cmp	r3, r2
 800a428:	d025      	beq.n	800a476 <HAL_GPIO_Init+0x226>
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	4a1c      	ldr	r2, [pc, #112]	@ (800a4a0 <HAL_GPIO_Init+0x250>)
 800a42e:	4293      	cmp	r3, r2
 800a430:	d01f      	beq.n	800a472 <HAL_GPIO_Init+0x222>
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	4a1b      	ldr	r2, [pc, #108]	@ (800a4a4 <HAL_GPIO_Init+0x254>)
 800a436:	4293      	cmp	r3, r2
 800a438:	d019      	beq.n	800a46e <HAL_GPIO_Init+0x21e>
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	4a1a      	ldr	r2, [pc, #104]	@ (800a4a8 <HAL_GPIO_Init+0x258>)
 800a43e:	4293      	cmp	r3, r2
 800a440:	d013      	beq.n	800a46a <HAL_GPIO_Init+0x21a>
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	4a19      	ldr	r2, [pc, #100]	@ (800a4ac <HAL_GPIO_Init+0x25c>)
 800a446:	4293      	cmp	r3, r2
 800a448:	d00d      	beq.n	800a466 <HAL_GPIO_Init+0x216>
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	4a18      	ldr	r2, [pc, #96]	@ (800a4b0 <HAL_GPIO_Init+0x260>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d007      	beq.n	800a462 <HAL_GPIO_Init+0x212>
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	4a17      	ldr	r2, [pc, #92]	@ (800a4b4 <HAL_GPIO_Init+0x264>)
 800a456:	4293      	cmp	r3, r2
 800a458:	d101      	bne.n	800a45e <HAL_GPIO_Init+0x20e>
 800a45a:	2309      	movs	r3, #9
 800a45c:	e02d      	b.n	800a4ba <HAL_GPIO_Init+0x26a>
 800a45e:	230a      	movs	r3, #10
 800a460:	e02b      	b.n	800a4ba <HAL_GPIO_Init+0x26a>
 800a462:	2308      	movs	r3, #8
 800a464:	e029      	b.n	800a4ba <HAL_GPIO_Init+0x26a>
 800a466:	2307      	movs	r3, #7
 800a468:	e027      	b.n	800a4ba <HAL_GPIO_Init+0x26a>
 800a46a:	2306      	movs	r3, #6
 800a46c:	e025      	b.n	800a4ba <HAL_GPIO_Init+0x26a>
 800a46e:	2305      	movs	r3, #5
 800a470:	e023      	b.n	800a4ba <HAL_GPIO_Init+0x26a>
 800a472:	2304      	movs	r3, #4
 800a474:	e021      	b.n	800a4ba <HAL_GPIO_Init+0x26a>
 800a476:	2303      	movs	r3, #3
 800a478:	e01f      	b.n	800a4ba <HAL_GPIO_Init+0x26a>
 800a47a:	2302      	movs	r3, #2
 800a47c:	e01d      	b.n	800a4ba <HAL_GPIO_Init+0x26a>
 800a47e:	2301      	movs	r3, #1
 800a480:	e01b      	b.n	800a4ba <HAL_GPIO_Init+0x26a>
 800a482:	bf00      	nop
 800a484:	58000080 	.word	0x58000080
 800a488:	58024400 	.word	0x58024400
 800a48c:	58000400 	.word	0x58000400
 800a490:	58020000 	.word	0x58020000
 800a494:	58020400 	.word	0x58020400
 800a498:	58020800 	.word	0x58020800
 800a49c:	58020c00 	.word	0x58020c00
 800a4a0:	58021000 	.word	0x58021000
 800a4a4:	58021400 	.word	0x58021400
 800a4a8:	58021800 	.word	0x58021800
 800a4ac:	58021c00 	.word	0x58021c00
 800a4b0:	58022000 	.word	0x58022000
 800a4b4:	58022400 	.word	0x58022400
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	69fa      	ldr	r2, [r7, #28]
 800a4bc:	f002 0203 	and.w	r2, r2, #3
 800a4c0:	0092      	lsls	r2, r2, #2
 800a4c2:	4093      	lsls	r3, r2
 800a4c4:	69ba      	ldr	r2, [r7, #24]
 800a4c6:	4313      	orrs	r3, r2
 800a4c8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800a4ca:	4938      	ldr	r1, [pc, #224]	@ (800a5ac <HAL_GPIO_Init+0x35c>)
 800a4cc:	69fb      	ldr	r3, [r7, #28]
 800a4ce:	089b      	lsrs	r3, r3, #2
 800a4d0:	3302      	adds	r3, #2
 800a4d2:	69ba      	ldr	r2, [r7, #24]
 800a4d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a4d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a4e0:	693b      	ldr	r3, [r7, #16]
 800a4e2:	43db      	mvns	r3, r3
 800a4e4:	69ba      	ldr	r2, [r7, #24]
 800a4e6:	4013      	ands	r3, r2
 800a4e8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	685b      	ldr	r3, [r3, #4]
 800a4ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d003      	beq.n	800a4fe <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800a4f6:	69ba      	ldr	r2, [r7, #24]
 800a4f8:	693b      	ldr	r3, [r7, #16]
 800a4fa:	4313      	orrs	r3, r2
 800a4fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800a4fe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a502:	69bb      	ldr	r3, [r7, #24]
 800a504:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800a506:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a50a:	685b      	ldr	r3, [r3, #4]
 800a50c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a50e:	693b      	ldr	r3, [r7, #16]
 800a510:	43db      	mvns	r3, r3
 800a512:	69ba      	ldr	r2, [r7, #24]
 800a514:	4013      	ands	r3, r2
 800a516:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800a518:	683b      	ldr	r3, [r7, #0]
 800a51a:	685b      	ldr	r3, [r3, #4]
 800a51c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a520:	2b00      	cmp	r3, #0
 800a522:	d003      	beq.n	800a52c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800a524:	69ba      	ldr	r2, [r7, #24]
 800a526:	693b      	ldr	r3, [r7, #16]
 800a528:	4313      	orrs	r3, r2
 800a52a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800a52c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a530:	69bb      	ldr	r3, [r7, #24]
 800a532:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800a534:	697b      	ldr	r3, [r7, #20]
 800a536:	685b      	ldr	r3, [r3, #4]
 800a538:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a53a:	693b      	ldr	r3, [r7, #16]
 800a53c:	43db      	mvns	r3, r3
 800a53e:	69ba      	ldr	r2, [r7, #24]
 800a540:	4013      	ands	r3, r2
 800a542:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800a544:	683b      	ldr	r3, [r7, #0]
 800a546:	685b      	ldr	r3, [r3, #4]
 800a548:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d003      	beq.n	800a558 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800a550:	69ba      	ldr	r2, [r7, #24]
 800a552:	693b      	ldr	r3, [r7, #16]
 800a554:	4313      	orrs	r3, r2
 800a556:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800a558:	697b      	ldr	r3, [r7, #20]
 800a55a:	69ba      	ldr	r2, [r7, #24]
 800a55c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800a55e:	697b      	ldr	r3, [r7, #20]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800a564:	693b      	ldr	r3, [r7, #16]
 800a566:	43db      	mvns	r3, r3
 800a568:	69ba      	ldr	r2, [r7, #24]
 800a56a:	4013      	ands	r3, r2
 800a56c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800a56e:	683b      	ldr	r3, [r7, #0]
 800a570:	685b      	ldr	r3, [r3, #4]
 800a572:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a576:	2b00      	cmp	r3, #0
 800a578:	d003      	beq.n	800a582 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800a57a:	69ba      	ldr	r2, [r7, #24]
 800a57c:	693b      	ldr	r3, [r7, #16]
 800a57e:	4313      	orrs	r3, r2
 800a580:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800a582:	697b      	ldr	r3, [r7, #20]
 800a584:	69ba      	ldr	r2, [r7, #24]
 800a586:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800a588:	69fb      	ldr	r3, [r7, #28]
 800a58a:	3301      	adds	r3, #1
 800a58c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	681a      	ldr	r2, [r3, #0]
 800a592:	69fb      	ldr	r3, [r7, #28]
 800a594:	fa22 f303 	lsr.w	r3, r2, r3
 800a598:	2b00      	cmp	r3, #0
 800a59a:	f47f ae63 	bne.w	800a264 <HAL_GPIO_Init+0x14>
  }
}
 800a59e:	bf00      	nop
 800a5a0:	bf00      	nop
 800a5a2:	3724      	adds	r7, #36	@ 0x24
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5aa:	4770      	bx	lr
 800a5ac:	58000400 	.word	0x58000400

0800a5b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800a5b0:	b480      	push	{r7}
 800a5b2:	b083      	sub	sp, #12
 800a5b4:	af00      	add	r7, sp, #0
 800a5b6:	6078      	str	r0, [r7, #4]
 800a5b8:	460b      	mov	r3, r1
 800a5ba:	807b      	strh	r3, [r7, #2]
 800a5bc:	4613      	mov	r3, r2
 800a5be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800a5c0:	787b      	ldrb	r3, [r7, #1]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d003      	beq.n	800a5ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800a5c6:	887a      	ldrh	r2, [r7, #2]
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800a5cc:	e003      	b.n	800a5d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800a5ce:	887b      	ldrh	r3, [r7, #2]
 800a5d0:	041a      	lsls	r2, r3, #16
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	619a      	str	r2, [r3, #24]
}
 800a5d6:	bf00      	nop
 800a5d8:	370c      	adds	r7, #12
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e0:	4770      	bx	lr
	...

0800a5e4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b084      	sub	sp, #16
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a5ec:	4b19      	ldr	r3, [pc, #100]	@ (800a654 <HAL_PWREx_ConfigSupply+0x70>)
 800a5ee:	68db      	ldr	r3, [r3, #12]
 800a5f0:	f003 0304 	and.w	r3, r3, #4
 800a5f4:	2b04      	cmp	r3, #4
 800a5f6:	d00a      	beq.n	800a60e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a5f8:	4b16      	ldr	r3, [pc, #88]	@ (800a654 <HAL_PWREx_ConfigSupply+0x70>)
 800a5fa:	68db      	ldr	r3, [r3, #12]
 800a5fc:	f003 0307 	and.w	r3, r3, #7
 800a600:	687a      	ldr	r2, [r7, #4]
 800a602:	429a      	cmp	r2, r3
 800a604:	d001      	beq.n	800a60a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800a606:	2301      	movs	r3, #1
 800a608:	e01f      	b.n	800a64a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800a60a:	2300      	movs	r3, #0
 800a60c:	e01d      	b.n	800a64a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800a60e:	4b11      	ldr	r3, [pc, #68]	@ (800a654 <HAL_PWREx_ConfigSupply+0x70>)
 800a610:	68db      	ldr	r3, [r3, #12]
 800a612:	f023 0207 	bic.w	r2, r3, #7
 800a616:	490f      	ldr	r1, [pc, #60]	@ (800a654 <HAL_PWREx_ConfigSupply+0x70>)
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	4313      	orrs	r3, r2
 800a61c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800a61e:	f7fb f969 	bl	80058f4 <HAL_GetTick>
 800a622:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a624:	e009      	b.n	800a63a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a626:	f7fb f965 	bl	80058f4 <HAL_GetTick>
 800a62a:	4602      	mov	r2, r0
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	1ad3      	subs	r3, r2, r3
 800a630:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a634:	d901      	bls.n	800a63a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800a636:	2301      	movs	r3, #1
 800a638:	e007      	b.n	800a64a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a63a:	4b06      	ldr	r3, [pc, #24]	@ (800a654 <HAL_PWREx_ConfigSupply+0x70>)
 800a63c:	685b      	ldr	r3, [r3, #4]
 800a63e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a642:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a646:	d1ee      	bne.n	800a626 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800a648:	2300      	movs	r3, #0
}
 800a64a:	4618      	mov	r0, r3
 800a64c:	3710      	adds	r7, #16
 800a64e:	46bd      	mov	sp, r7
 800a650:	bd80      	pop	{r7, pc}
 800a652:	bf00      	nop
 800a654:	58024800 	.word	0x58024800

0800a658 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b08c      	sub	sp, #48	@ 0x30
 800a65c:	af00      	add	r7, sp, #0
 800a65e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	2b00      	cmp	r3, #0
 800a664:	d102      	bne.n	800a66c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a666:	2301      	movs	r3, #1
 800a668:	f000 bc48 	b.w	800aefc <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	f003 0301 	and.w	r3, r3, #1
 800a674:	2b00      	cmp	r3, #0
 800a676:	f000 8088 	beq.w	800a78a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a67a:	4b99      	ldr	r3, [pc, #612]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a67c:	691b      	ldr	r3, [r3, #16]
 800a67e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a682:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a684:	4b96      	ldr	r3, [pc, #600]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a686:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a688:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a68a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a68c:	2b10      	cmp	r3, #16
 800a68e:	d007      	beq.n	800a6a0 <HAL_RCC_OscConfig+0x48>
 800a690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a692:	2b18      	cmp	r3, #24
 800a694:	d111      	bne.n	800a6ba <HAL_RCC_OscConfig+0x62>
 800a696:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a698:	f003 0303 	and.w	r3, r3, #3
 800a69c:	2b02      	cmp	r3, #2
 800a69e:	d10c      	bne.n	800a6ba <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a6a0:	4b8f      	ldr	r3, [pc, #572]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d06d      	beq.n	800a788 <HAL_RCC_OscConfig+0x130>
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	685b      	ldr	r3, [r3, #4]
 800a6b0:	2b00      	cmp	r3, #0
 800a6b2:	d169      	bne.n	800a788 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800a6b4:	2301      	movs	r3, #1
 800a6b6:	f000 bc21 	b.w	800aefc <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	685b      	ldr	r3, [r3, #4]
 800a6be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a6c2:	d106      	bne.n	800a6d2 <HAL_RCC_OscConfig+0x7a>
 800a6c4:	4b86      	ldr	r3, [pc, #536]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	4a85      	ldr	r2, [pc, #532]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a6ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a6ce:	6013      	str	r3, [r2, #0]
 800a6d0:	e02e      	b.n	800a730 <HAL_RCC_OscConfig+0xd8>
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	685b      	ldr	r3, [r3, #4]
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d10c      	bne.n	800a6f4 <HAL_RCC_OscConfig+0x9c>
 800a6da:	4b81      	ldr	r3, [pc, #516]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a6dc:	681b      	ldr	r3, [r3, #0]
 800a6de:	4a80      	ldr	r2, [pc, #512]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a6e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a6e4:	6013      	str	r3, [r2, #0]
 800a6e6:	4b7e      	ldr	r3, [pc, #504]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	4a7d      	ldr	r2, [pc, #500]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a6ec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a6f0:	6013      	str	r3, [r2, #0]
 800a6f2:	e01d      	b.n	800a730 <HAL_RCC_OscConfig+0xd8>
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	685b      	ldr	r3, [r3, #4]
 800a6f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800a6fc:	d10c      	bne.n	800a718 <HAL_RCC_OscConfig+0xc0>
 800a6fe:	4b78      	ldr	r3, [pc, #480]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	4a77      	ldr	r2, [pc, #476]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a704:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800a708:	6013      	str	r3, [r2, #0]
 800a70a:	4b75      	ldr	r3, [pc, #468]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	4a74      	ldr	r2, [pc, #464]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a710:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a714:	6013      	str	r3, [r2, #0]
 800a716:	e00b      	b.n	800a730 <HAL_RCC_OscConfig+0xd8>
 800a718:	4b71      	ldr	r3, [pc, #452]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	4a70      	ldr	r2, [pc, #448]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a71e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a722:	6013      	str	r3, [r2, #0]
 800a724:	4b6e      	ldr	r3, [pc, #440]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	4a6d      	ldr	r2, [pc, #436]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a72a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800a72e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	685b      	ldr	r3, [r3, #4]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d013      	beq.n	800a760 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a738:	f7fb f8dc 	bl	80058f4 <HAL_GetTick>
 800a73c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a73e:	e008      	b.n	800a752 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a740:	f7fb f8d8 	bl	80058f4 <HAL_GetTick>
 800a744:	4602      	mov	r2, r0
 800a746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a748:	1ad3      	subs	r3, r2, r3
 800a74a:	2b64      	cmp	r3, #100	@ 0x64
 800a74c:	d901      	bls.n	800a752 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a74e:	2303      	movs	r3, #3
 800a750:	e3d4      	b.n	800aefc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a752:	4b63      	ldr	r3, [pc, #396]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d0f0      	beq.n	800a740 <HAL_RCC_OscConfig+0xe8>
 800a75e:	e014      	b.n	800a78a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a760:	f7fb f8c8 	bl	80058f4 <HAL_GetTick>
 800a764:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a766:	e008      	b.n	800a77a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a768:	f7fb f8c4 	bl	80058f4 <HAL_GetTick>
 800a76c:	4602      	mov	r2, r0
 800a76e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a770:	1ad3      	subs	r3, r2, r3
 800a772:	2b64      	cmp	r3, #100	@ 0x64
 800a774:	d901      	bls.n	800a77a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800a776:	2303      	movs	r3, #3
 800a778:	e3c0      	b.n	800aefc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a77a:	4b59      	ldr	r3, [pc, #356]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a782:	2b00      	cmp	r3, #0
 800a784:	d1f0      	bne.n	800a768 <HAL_RCC_OscConfig+0x110>
 800a786:	e000      	b.n	800a78a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a788:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	f003 0302 	and.w	r3, r3, #2
 800a792:	2b00      	cmp	r3, #0
 800a794:	f000 80ca 	beq.w	800a92c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a798:	4b51      	ldr	r3, [pc, #324]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a79a:	691b      	ldr	r3, [r3, #16]
 800a79c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a7a0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a7a2:	4b4f      	ldr	r3, [pc, #316]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a7a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7a6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a7a8:	6a3b      	ldr	r3, [r7, #32]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d007      	beq.n	800a7be <HAL_RCC_OscConfig+0x166>
 800a7ae:	6a3b      	ldr	r3, [r7, #32]
 800a7b0:	2b18      	cmp	r3, #24
 800a7b2:	d156      	bne.n	800a862 <HAL_RCC_OscConfig+0x20a>
 800a7b4:	69fb      	ldr	r3, [r7, #28]
 800a7b6:	f003 0303 	and.w	r3, r3, #3
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d151      	bne.n	800a862 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a7be:	4b48      	ldr	r3, [pc, #288]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	f003 0304 	and.w	r3, r3, #4
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d005      	beq.n	800a7d6 <HAL_RCC_OscConfig+0x17e>
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	68db      	ldr	r3, [r3, #12]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d101      	bne.n	800a7d6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800a7d2:	2301      	movs	r3, #1
 800a7d4:	e392      	b.n	800aefc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a7d6:	4b42      	ldr	r3, [pc, #264]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	f023 0219 	bic.w	r2, r3, #25
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	68db      	ldr	r3, [r3, #12]
 800a7e2:	493f      	ldr	r1, [pc, #252]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a7e4:	4313      	orrs	r3, r2
 800a7e6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a7e8:	f7fb f884 	bl	80058f4 <HAL_GetTick>
 800a7ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a7ee:	e008      	b.n	800a802 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a7f0:	f7fb f880 	bl	80058f4 <HAL_GetTick>
 800a7f4:	4602      	mov	r2, r0
 800a7f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7f8:	1ad3      	subs	r3, r2, r3
 800a7fa:	2b02      	cmp	r3, #2
 800a7fc:	d901      	bls.n	800a802 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800a7fe:	2303      	movs	r3, #3
 800a800:	e37c      	b.n	800aefc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a802:	4b37      	ldr	r3, [pc, #220]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	f003 0304 	and.w	r3, r3, #4
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d0f0      	beq.n	800a7f0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a80e:	f7fb f8a1 	bl	8005954 <HAL_GetREVID>
 800a812:	4603      	mov	r3, r0
 800a814:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a818:	4293      	cmp	r3, r2
 800a81a:	d817      	bhi.n	800a84c <HAL_RCC_OscConfig+0x1f4>
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	691b      	ldr	r3, [r3, #16]
 800a820:	2b40      	cmp	r3, #64	@ 0x40
 800a822:	d108      	bne.n	800a836 <HAL_RCC_OscConfig+0x1de>
 800a824:	4b2e      	ldr	r3, [pc, #184]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a826:	685b      	ldr	r3, [r3, #4]
 800a828:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800a82c:	4a2c      	ldr	r2, [pc, #176]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a82e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a832:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a834:	e07a      	b.n	800a92c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a836:	4b2a      	ldr	r3, [pc, #168]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a838:	685b      	ldr	r3, [r3, #4]
 800a83a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	691b      	ldr	r3, [r3, #16]
 800a842:	031b      	lsls	r3, r3, #12
 800a844:	4926      	ldr	r1, [pc, #152]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a846:	4313      	orrs	r3, r2
 800a848:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a84a:	e06f      	b.n	800a92c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a84c:	4b24      	ldr	r3, [pc, #144]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a84e:	685b      	ldr	r3, [r3, #4]
 800a850:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	691b      	ldr	r3, [r3, #16]
 800a858:	061b      	lsls	r3, r3, #24
 800a85a:	4921      	ldr	r1, [pc, #132]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a85c:	4313      	orrs	r3, r2
 800a85e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a860:	e064      	b.n	800a92c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	68db      	ldr	r3, [r3, #12]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d047      	beq.n	800a8fa <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a86a:	4b1d      	ldr	r3, [pc, #116]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	f023 0219 	bic.w	r2, r3, #25
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	68db      	ldr	r3, [r3, #12]
 800a876:	491a      	ldr	r1, [pc, #104]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a878:	4313      	orrs	r3, r2
 800a87a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a87c:	f7fb f83a 	bl	80058f4 <HAL_GetTick>
 800a880:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a882:	e008      	b.n	800a896 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a884:	f7fb f836 	bl	80058f4 <HAL_GetTick>
 800a888:	4602      	mov	r2, r0
 800a88a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a88c:	1ad3      	subs	r3, r2, r3
 800a88e:	2b02      	cmp	r3, #2
 800a890:	d901      	bls.n	800a896 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800a892:	2303      	movs	r3, #3
 800a894:	e332      	b.n	800aefc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a896:	4b12      	ldr	r3, [pc, #72]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	f003 0304 	and.w	r3, r3, #4
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d0f0      	beq.n	800a884 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a8a2:	f7fb f857 	bl	8005954 <HAL_GetREVID>
 800a8a6:	4603      	mov	r3, r0
 800a8a8:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a8ac:	4293      	cmp	r3, r2
 800a8ae:	d819      	bhi.n	800a8e4 <HAL_RCC_OscConfig+0x28c>
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	691b      	ldr	r3, [r3, #16]
 800a8b4:	2b40      	cmp	r3, #64	@ 0x40
 800a8b6:	d108      	bne.n	800a8ca <HAL_RCC_OscConfig+0x272>
 800a8b8:	4b09      	ldr	r3, [pc, #36]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a8ba:	685b      	ldr	r3, [r3, #4]
 800a8bc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800a8c0:	4a07      	ldr	r2, [pc, #28]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a8c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a8c6:	6053      	str	r3, [r2, #4]
 800a8c8:	e030      	b.n	800a92c <HAL_RCC_OscConfig+0x2d4>
 800a8ca:	4b05      	ldr	r3, [pc, #20]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a8cc:	685b      	ldr	r3, [r3, #4]
 800a8ce:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	691b      	ldr	r3, [r3, #16]
 800a8d6:	031b      	lsls	r3, r3, #12
 800a8d8:	4901      	ldr	r1, [pc, #4]	@ (800a8e0 <HAL_RCC_OscConfig+0x288>)
 800a8da:	4313      	orrs	r3, r2
 800a8dc:	604b      	str	r3, [r1, #4]
 800a8de:	e025      	b.n	800a92c <HAL_RCC_OscConfig+0x2d4>
 800a8e0:	58024400 	.word	0x58024400
 800a8e4:	4b9a      	ldr	r3, [pc, #616]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800a8e6:	685b      	ldr	r3, [r3, #4]
 800a8e8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	691b      	ldr	r3, [r3, #16]
 800a8f0:	061b      	lsls	r3, r3, #24
 800a8f2:	4997      	ldr	r1, [pc, #604]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800a8f4:	4313      	orrs	r3, r2
 800a8f6:	604b      	str	r3, [r1, #4]
 800a8f8:	e018      	b.n	800a92c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a8fa:	4b95      	ldr	r3, [pc, #596]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	4a94      	ldr	r2, [pc, #592]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800a900:	f023 0301 	bic.w	r3, r3, #1
 800a904:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a906:	f7fa fff5 	bl	80058f4 <HAL_GetTick>
 800a90a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a90c:	e008      	b.n	800a920 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a90e:	f7fa fff1 	bl	80058f4 <HAL_GetTick>
 800a912:	4602      	mov	r2, r0
 800a914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a916:	1ad3      	subs	r3, r2, r3
 800a918:	2b02      	cmp	r3, #2
 800a91a:	d901      	bls.n	800a920 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800a91c:	2303      	movs	r3, #3
 800a91e:	e2ed      	b.n	800aefc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a920:	4b8b      	ldr	r3, [pc, #556]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	f003 0304 	and.w	r3, r3, #4
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d1f0      	bne.n	800a90e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	f003 0310 	and.w	r3, r3, #16
 800a934:	2b00      	cmp	r3, #0
 800a936:	f000 80a9 	beq.w	800aa8c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a93a:	4b85      	ldr	r3, [pc, #532]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800a93c:	691b      	ldr	r3, [r3, #16]
 800a93e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a942:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a944:	4b82      	ldr	r3, [pc, #520]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800a946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a948:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a94a:	69bb      	ldr	r3, [r7, #24]
 800a94c:	2b08      	cmp	r3, #8
 800a94e:	d007      	beq.n	800a960 <HAL_RCC_OscConfig+0x308>
 800a950:	69bb      	ldr	r3, [r7, #24]
 800a952:	2b18      	cmp	r3, #24
 800a954:	d13a      	bne.n	800a9cc <HAL_RCC_OscConfig+0x374>
 800a956:	697b      	ldr	r3, [r7, #20]
 800a958:	f003 0303 	and.w	r3, r3, #3
 800a95c:	2b01      	cmp	r3, #1
 800a95e:	d135      	bne.n	800a9cc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a960:	4b7b      	ldr	r3, [pc, #492]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d005      	beq.n	800a978 <HAL_RCC_OscConfig+0x320>
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	69db      	ldr	r3, [r3, #28]
 800a970:	2b80      	cmp	r3, #128	@ 0x80
 800a972:	d001      	beq.n	800a978 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800a974:	2301      	movs	r3, #1
 800a976:	e2c1      	b.n	800aefc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a978:	f7fa ffec 	bl	8005954 <HAL_GetREVID>
 800a97c:	4603      	mov	r3, r0
 800a97e:	f241 0203 	movw	r2, #4099	@ 0x1003
 800a982:	4293      	cmp	r3, r2
 800a984:	d817      	bhi.n	800a9b6 <HAL_RCC_OscConfig+0x35e>
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	6a1b      	ldr	r3, [r3, #32]
 800a98a:	2b20      	cmp	r3, #32
 800a98c:	d108      	bne.n	800a9a0 <HAL_RCC_OscConfig+0x348>
 800a98e:	4b70      	ldr	r3, [pc, #448]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800a990:	685b      	ldr	r3, [r3, #4]
 800a992:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800a996:	4a6e      	ldr	r2, [pc, #440]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800a998:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a99c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a99e:	e075      	b.n	800aa8c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a9a0:	4b6b      	ldr	r3, [pc, #428]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800a9a2:	685b      	ldr	r3, [r3, #4]
 800a9a4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	6a1b      	ldr	r3, [r3, #32]
 800a9ac:	069b      	lsls	r3, r3, #26
 800a9ae:	4968      	ldr	r1, [pc, #416]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800a9b0:	4313      	orrs	r3, r2
 800a9b2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a9b4:	e06a      	b.n	800aa8c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a9b6:	4b66      	ldr	r3, [pc, #408]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800a9b8:	68db      	ldr	r3, [r3, #12]
 800a9ba:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	6a1b      	ldr	r3, [r3, #32]
 800a9c2:	061b      	lsls	r3, r3, #24
 800a9c4:	4962      	ldr	r1, [pc, #392]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800a9c6:	4313      	orrs	r3, r2
 800a9c8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a9ca:	e05f      	b.n	800aa8c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	69db      	ldr	r3, [r3, #28]
 800a9d0:	2b00      	cmp	r3, #0
 800a9d2:	d042      	beq.n	800aa5a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800a9d4:	4b5e      	ldr	r3, [pc, #376]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	4a5d      	ldr	r2, [pc, #372]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800a9da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a9de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9e0:	f7fa ff88 	bl	80058f4 <HAL_GetTick>
 800a9e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a9e6:	e008      	b.n	800a9fa <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800a9e8:	f7fa ff84 	bl	80058f4 <HAL_GetTick>
 800a9ec:	4602      	mov	r2, r0
 800a9ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9f0:	1ad3      	subs	r3, r2, r3
 800a9f2:	2b02      	cmp	r3, #2
 800a9f4:	d901      	bls.n	800a9fa <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800a9f6:	2303      	movs	r3, #3
 800a9f8:	e280      	b.n	800aefc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a9fa:	4b55      	ldr	r3, [pc, #340]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d0f0      	beq.n	800a9e8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800aa06:	f7fa ffa5 	bl	8005954 <HAL_GetREVID>
 800aa0a:	4603      	mov	r3, r0
 800aa0c:	f241 0203 	movw	r2, #4099	@ 0x1003
 800aa10:	4293      	cmp	r3, r2
 800aa12:	d817      	bhi.n	800aa44 <HAL_RCC_OscConfig+0x3ec>
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	6a1b      	ldr	r3, [r3, #32]
 800aa18:	2b20      	cmp	r3, #32
 800aa1a:	d108      	bne.n	800aa2e <HAL_RCC_OscConfig+0x3d6>
 800aa1c:	4b4c      	ldr	r3, [pc, #304]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800aa1e:	685b      	ldr	r3, [r3, #4]
 800aa20:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800aa24:	4a4a      	ldr	r2, [pc, #296]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800aa26:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800aa2a:	6053      	str	r3, [r2, #4]
 800aa2c:	e02e      	b.n	800aa8c <HAL_RCC_OscConfig+0x434>
 800aa2e:	4b48      	ldr	r3, [pc, #288]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800aa30:	685b      	ldr	r3, [r3, #4]
 800aa32:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	6a1b      	ldr	r3, [r3, #32]
 800aa3a:	069b      	lsls	r3, r3, #26
 800aa3c:	4944      	ldr	r1, [pc, #272]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800aa3e:	4313      	orrs	r3, r2
 800aa40:	604b      	str	r3, [r1, #4]
 800aa42:	e023      	b.n	800aa8c <HAL_RCC_OscConfig+0x434>
 800aa44:	4b42      	ldr	r3, [pc, #264]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800aa46:	68db      	ldr	r3, [r3, #12]
 800aa48:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	6a1b      	ldr	r3, [r3, #32]
 800aa50:	061b      	lsls	r3, r3, #24
 800aa52:	493f      	ldr	r1, [pc, #252]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800aa54:	4313      	orrs	r3, r2
 800aa56:	60cb      	str	r3, [r1, #12]
 800aa58:	e018      	b.n	800aa8c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800aa5a:	4b3d      	ldr	r3, [pc, #244]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	4a3c      	ldr	r2, [pc, #240]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800aa60:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800aa64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa66:	f7fa ff45 	bl	80058f4 <HAL_GetTick>
 800aa6a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800aa6c:	e008      	b.n	800aa80 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800aa6e:	f7fa ff41 	bl	80058f4 <HAL_GetTick>
 800aa72:	4602      	mov	r2, r0
 800aa74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa76:	1ad3      	subs	r3, r2, r3
 800aa78:	2b02      	cmp	r3, #2
 800aa7a:	d901      	bls.n	800aa80 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800aa7c:	2303      	movs	r3, #3
 800aa7e:	e23d      	b.n	800aefc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800aa80:	4b33      	ldr	r3, [pc, #204]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d1f0      	bne.n	800aa6e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	f003 0308 	and.w	r3, r3, #8
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d036      	beq.n	800ab06 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	695b      	ldr	r3, [r3, #20]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d019      	beq.n	800aad4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800aaa0:	4b2b      	ldr	r3, [pc, #172]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800aaa2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aaa4:	4a2a      	ldr	r2, [pc, #168]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800aaa6:	f043 0301 	orr.w	r3, r3, #1
 800aaaa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aaac:	f7fa ff22 	bl	80058f4 <HAL_GetTick>
 800aab0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800aab2:	e008      	b.n	800aac6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800aab4:	f7fa ff1e 	bl	80058f4 <HAL_GetTick>
 800aab8:	4602      	mov	r2, r0
 800aaba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aabc:	1ad3      	subs	r3, r2, r3
 800aabe:	2b02      	cmp	r3, #2
 800aac0:	d901      	bls.n	800aac6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800aac2:	2303      	movs	r3, #3
 800aac4:	e21a      	b.n	800aefc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800aac6:	4b22      	ldr	r3, [pc, #136]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800aac8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aaca:	f003 0302 	and.w	r3, r3, #2
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d0f0      	beq.n	800aab4 <HAL_RCC_OscConfig+0x45c>
 800aad2:	e018      	b.n	800ab06 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800aad4:	4b1e      	ldr	r3, [pc, #120]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800aad6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aad8:	4a1d      	ldr	r2, [pc, #116]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800aada:	f023 0301 	bic.w	r3, r3, #1
 800aade:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aae0:	f7fa ff08 	bl	80058f4 <HAL_GetTick>
 800aae4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800aae6:	e008      	b.n	800aafa <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800aae8:	f7fa ff04 	bl	80058f4 <HAL_GetTick>
 800aaec:	4602      	mov	r2, r0
 800aaee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaf0:	1ad3      	subs	r3, r2, r3
 800aaf2:	2b02      	cmp	r3, #2
 800aaf4:	d901      	bls.n	800aafa <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800aaf6:	2303      	movs	r3, #3
 800aaf8:	e200      	b.n	800aefc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800aafa:	4b15      	ldr	r3, [pc, #84]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800aafc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800aafe:	f003 0302 	and.w	r3, r3, #2
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d1f0      	bne.n	800aae8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	f003 0320 	and.w	r3, r3, #32
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d039      	beq.n	800ab86 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	699b      	ldr	r3, [r3, #24]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d01c      	beq.n	800ab54 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ab1a:	4b0d      	ldr	r3, [pc, #52]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	4a0c      	ldr	r2, [pc, #48]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800ab20:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800ab24:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800ab26:	f7fa fee5 	bl	80058f4 <HAL_GetTick>
 800ab2a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800ab2c:	e008      	b.n	800ab40 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ab2e:	f7fa fee1 	bl	80058f4 <HAL_GetTick>
 800ab32:	4602      	mov	r2, r0
 800ab34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab36:	1ad3      	subs	r3, r2, r3
 800ab38:	2b02      	cmp	r3, #2
 800ab3a:	d901      	bls.n	800ab40 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800ab3c:	2303      	movs	r3, #3
 800ab3e:	e1dd      	b.n	800aefc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800ab40:	4b03      	ldr	r3, [pc, #12]	@ (800ab50 <HAL_RCC_OscConfig+0x4f8>)
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	d0f0      	beq.n	800ab2e <HAL_RCC_OscConfig+0x4d6>
 800ab4c:	e01b      	b.n	800ab86 <HAL_RCC_OscConfig+0x52e>
 800ab4e:	bf00      	nop
 800ab50:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800ab54:	4b9b      	ldr	r3, [pc, #620]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	4a9a      	ldr	r2, [pc, #616]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ab5a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ab5e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800ab60:	f7fa fec8 	bl	80058f4 <HAL_GetTick>
 800ab64:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ab66:	e008      	b.n	800ab7a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800ab68:	f7fa fec4 	bl	80058f4 <HAL_GetTick>
 800ab6c:	4602      	mov	r2, r0
 800ab6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab70:	1ad3      	subs	r3, r2, r3
 800ab72:	2b02      	cmp	r3, #2
 800ab74:	d901      	bls.n	800ab7a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800ab76:	2303      	movs	r3, #3
 800ab78:	e1c0      	b.n	800aefc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800ab7a:	4b92      	ldr	r3, [pc, #584]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d1f0      	bne.n	800ab68 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	f003 0304 	and.w	r3, r3, #4
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	f000 8081 	beq.w	800ac96 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800ab94:	4b8c      	ldr	r3, [pc, #560]	@ (800adc8 <HAL_RCC_OscConfig+0x770>)
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	4a8b      	ldr	r2, [pc, #556]	@ (800adc8 <HAL_RCC_OscConfig+0x770>)
 800ab9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ab9e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800aba0:	f7fa fea8 	bl	80058f4 <HAL_GetTick>
 800aba4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800aba6:	e008      	b.n	800abba <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aba8:	f7fa fea4 	bl	80058f4 <HAL_GetTick>
 800abac:	4602      	mov	r2, r0
 800abae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abb0:	1ad3      	subs	r3, r2, r3
 800abb2:	2b64      	cmp	r3, #100	@ 0x64
 800abb4:	d901      	bls.n	800abba <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800abb6:	2303      	movs	r3, #3
 800abb8:	e1a0      	b.n	800aefc <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800abba:	4b83      	ldr	r3, [pc, #524]	@ (800adc8 <HAL_RCC_OscConfig+0x770>)
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d0f0      	beq.n	800aba8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	689b      	ldr	r3, [r3, #8]
 800abca:	2b01      	cmp	r3, #1
 800abcc:	d106      	bne.n	800abdc <HAL_RCC_OscConfig+0x584>
 800abce:	4b7d      	ldr	r3, [pc, #500]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800abd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800abd2:	4a7c      	ldr	r2, [pc, #496]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800abd4:	f043 0301 	orr.w	r3, r3, #1
 800abd8:	6713      	str	r3, [r2, #112]	@ 0x70
 800abda:	e02d      	b.n	800ac38 <HAL_RCC_OscConfig+0x5e0>
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	689b      	ldr	r3, [r3, #8]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d10c      	bne.n	800abfe <HAL_RCC_OscConfig+0x5a6>
 800abe4:	4b77      	ldr	r3, [pc, #476]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800abe6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800abe8:	4a76      	ldr	r2, [pc, #472]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800abea:	f023 0301 	bic.w	r3, r3, #1
 800abee:	6713      	str	r3, [r2, #112]	@ 0x70
 800abf0:	4b74      	ldr	r3, [pc, #464]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800abf2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800abf4:	4a73      	ldr	r2, [pc, #460]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800abf6:	f023 0304 	bic.w	r3, r3, #4
 800abfa:	6713      	str	r3, [r2, #112]	@ 0x70
 800abfc:	e01c      	b.n	800ac38 <HAL_RCC_OscConfig+0x5e0>
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	689b      	ldr	r3, [r3, #8]
 800ac02:	2b05      	cmp	r3, #5
 800ac04:	d10c      	bne.n	800ac20 <HAL_RCC_OscConfig+0x5c8>
 800ac06:	4b6f      	ldr	r3, [pc, #444]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ac08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ac0a:	4a6e      	ldr	r2, [pc, #440]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ac0c:	f043 0304 	orr.w	r3, r3, #4
 800ac10:	6713      	str	r3, [r2, #112]	@ 0x70
 800ac12:	4b6c      	ldr	r3, [pc, #432]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ac14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ac16:	4a6b      	ldr	r2, [pc, #428]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ac18:	f043 0301 	orr.w	r3, r3, #1
 800ac1c:	6713      	str	r3, [r2, #112]	@ 0x70
 800ac1e:	e00b      	b.n	800ac38 <HAL_RCC_OscConfig+0x5e0>
 800ac20:	4b68      	ldr	r3, [pc, #416]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ac22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ac24:	4a67      	ldr	r2, [pc, #412]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ac26:	f023 0301 	bic.w	r3, r3, #1
 800ac2a:	6713      	str	r3, [r2, #112]	@ 0x70
 800ac2c:	4b65      	ldr	r3, [pc, #404]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ac2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ac30:	4a64      	ldr	r2, [pc, #400]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ac32:	f023 0304 	bic.w	r3, r3, #4
 800ac36:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	689b      	ldr	r3, [r3, #8]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d015      	beq.n	800ac6c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac40:	f7fa fe58 	bl	80058f4 <HAL_GetTick>
 800ac44:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ac46:	e00a      	b.n	800ac5e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ac48:	f7fa fe54 	bl	80058f4 <HAL_GetTick>
 800ac4c:	4602      	mov	r2, r0
 800ac4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac50:	1ad3      	subs	r3, r2, r3
 800ac52:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ac56:	4293      	cmp	r3, r2
 800ac58:	d901      	bls.n	800ac5e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800ac5a:	2303      	movs	r3, #3
 800ac5c:	e14e      	b.n	800aefc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ac5e:	4b59      	ldr	r3, [pc, #356]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ac60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ac62:	f003 0302 	and.w	r3, r3, #2
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d0ee      	beq.n	800ac48 <HAL_RCC_OscConfig+0x5f0>
 800ac6a:	e014      	b.n	800ac96 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac6c:	f7fa fe42 	bl	80058f4 <HAL_GetTick>
 800ac70:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ac72:	e00a      	b.n	800ac8a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ac74:	f7fa fe3e 	bl	80058f4 <HAL_GetTick>
 800ac78:	4602      	mov	r2, r0
 800ac7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac7c:	1ad3      	subs	r3, r2, r3
 800ac7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ac82:	4293      	cmp	r3, r2
 800ac84:	d901      	bls.n	800ac8a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800ac86:	2303      	movs	r3, #3
 800ac88:	e138      	b.n	800aefc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ac8a:	4b4e      	ldr	r3, [pc, #312]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ac8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ac8e:	f003 0302 	and.w	r3, r3, #2
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d1ee      	bne.n	800ac74 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	f000 812d 	beq.w	800aefa <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800aca0:	4b48      	ldr	r3, [pc, #288]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800aca2:	691b      	ldr	r3, [r3, #16]
 800aca4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800aca8:	2b18      	cmp	r3, #24
 800acaa:	f000 80bd 	beq.w	800ae28 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acb2:	2b02      	cmp	r3, #2
 800acb4:	f040 809e 	bne.w	800adf4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800acb8:	4b42      	ldr	r3, [pc, #264]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	4a41      	ldr	r2, [pc, #260]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800acbe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800acc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800acc4:	f7fa fe16 	bl	80058f4 <HAL_GetTick>
 800acc8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800acca:	e008      	b.n	800acde <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800accc:	f7fa fe12 	bl	80058f4 <HAL_GetTick>
 800acd0:	4602      	mov	r2, r0
 800acd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acd4:	1ad3      	subs	r3, r2, r3
 800acd6:	2b02      	cmp	r3, #2
 800acd8:	d901      	bls.n	800acde <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800acda:	2303      	movs	r3, #3
 800acdc:	e10e      	b.n	800aefc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800acde:	4b39      	ldr	r3, [pc, #228]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d1f0      	bne.n	800accc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800acea:	4b36      	ldr	r3, [pc, #216]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800acec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800acee:	4b37      	ldr	r3, [pc, #220]	@ (800adcc <HAL_RCC_OscConfig+0x774>)
 800acf0:	4013      	ands	r3, r2
 800acf2:	687a      	ldr	r2, [r7, #4]
 800acf4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800acf6:	687a      	ldr	r2, [r7, #4]
 800acf8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800acfa:	0112      	lsls	r2, r2, #4
 800acfc:	430a      	orrs	r2, r1
 800acfe:	4931      	ldr	r1, [pc, #196]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ad00:	4313      	orrs	r3, r2
 800ad02:	628b      	str	r3, [r1, #40]	@ 0x28
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ad08:	3b01      	subs	r3, #1
 800ad0a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ad12:	3b01      	subs	r3, #1
 800ad14:	025b      	lsls	r3, r3, #9
 800ad16:	b29b      	uxth	r3, r3
 800ad18:	431a      	orrs	r2, r3
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ad1e:	3b01      	subs	r3, #1
 800ad20:	041b      	lsls	r3, r3, #16
 800ad22:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ad26:	431a      	orrs	r2, r3
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ad2c:	3b01      	subs	r3, #1
 800ad2e:	061b      	lsls	r3, r3, #24
 800ad30:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ad34:	4923      	ldr	r1, [pc, #140]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ad36:	4313      	orrs	r3, r2
 800ad38:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800ad3a:	4b22      	ldr	r3, [pc, #136]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ad3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad3e:	4a21      	ldr	r2, [pc, #132]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ad40:	f023 0301 	bic.w	r3, r3, #1
 800ad44:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800ad46:	4b1f      	ldr	r3, [pc, #124]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ad48:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ad4a:	4b21      	ldr	r3, [pc, #132]	@ (800add0 <HAL_RCC_OscConfig+0x778>)
 800ad4c:	4013      	ands	r3, r2
 800ad4e:	687a      	ldr	r2, [r7, #4]
 800ad50:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800ad52:	00d2      	lsls	r2, r2, #3
 800ad54:	491b      	ldr	r1, [pc, #108]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ad56:	4313      	orrs	r3, r2
 800ad58:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800ad5a:	4b1a      	ldr	r3, [pc, #104]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ad5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad5e:	f023 020c 	bic.w	r2, r3, #12
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ad66:	4917      	ldr	r1, [pc, #92]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ad68:	4313      	orrs	r3, r2
 800ad6a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800ad6c:	4b15      	ldr	r3, [pc, #84]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ad6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad70:	f023 0202 	bic.w	r2, r3, #2
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ad78:	4912      	ldr	r1, [pc, #72]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ad7a:	4313      	orrs	r3, r2
 800ad7c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800ad7e:	4b11      	ldr	r3, [pc, #68]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ad80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad82:	4a10      	ldr	r2, [pc, #64]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ad84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ad88:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ad8a:	4b0e      	ldr	r3, [pc, #56]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ad8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad8e:	4a0d      	ldr	r2, [pc, #52]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ad90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ad94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800ad96:	4b0b      	ldr	r3, [pc, #44]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ad98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad9a:	4a0a      	ldr	r2, [pc, #40]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ad9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ada0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800ada2:	4b08      	ldr	r3, [pc, #32]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ada4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ada6:	4a07      	ldr	r2, [pc, #28]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800ada8:	f043 0301 	orr.w	r3, r3, #1
 800adac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800adae:	4b05      	ldr	r3, [pc, #20]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	4a04      	ldr	r2, [pc, #16]	@ (800adc4 <HAL_RCC_OscConfig+0x76c>)
 800adb4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800adb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800adba:	f7fa fd9b 	bl	80058f4 <HAL_GetTick>
 800adbe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800adc0:	e011      	b.n	800ade6 <HAL_RCC_OscConfig+0x78e>
 800adc2:	bf00      	nop
 800adc4:	58024400 	.word	0x58024400
 800adc8:	58024800 	.word	0x58024800
 800adcc:	fffffc0c 	.word	0xfffffc0c
 800add0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800add4:	f7fa fd8e 	bl	80058f4 <HAL_GetTick>
 800add8:	4602      	mov	r2, r0
 800adda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800addc:	1ad3      	subs	r3, r2, r3
 800adde:	2b02      	cmp	r3, #2
 800ade0:	d901      	bls.n	800ade6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800ade2:	2303      	movs	r3, #3
 800ade4:	e08a      	b.n	800aefc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ade6:	4b47      	ldr	r3, [pc, #284]	@ (800af04 <HAL_RCC_OscConfig+0x8ac>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d0f0      	beq.n	800add4 <HAL_RCC_OscConfig+0x77c>
 800adf2:	e082      	b.n	800aefa <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800adf4:	4b43      	ldr	r3, [pc, #268]	@ (800af04 <HAL_RCC_OscConfig+0x8ac>)
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	4a42      	ldr	r2, [pc, #264]	@ (800af04 <HAL_RCC_OscConfig+0x8ac>)
 800adfa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800adfe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae00:	f7fa fd78 	bl	80058f4 <HAL_GetTick>
 800ae04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ae06:	e008      	b.n	800ae1a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800ae08:	f7fa fd74 	bl	80058f4 <HAL_GetTick>
 800ae0c:	4602      	mov	r2, r0
 800ae0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae10:	1ad3      	subs	r3, r2, r3
 800ae12:	2b02      	cmp	r3, #2
 800ae14:	d901      	bls.n	800ae1a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800ae16:	2303      	movs	r3, #3
 800ae18:	e070      	b.n	800aefc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ae1a:	4b3a      	ldr	r3, [pc, #232]	@ (800af04 <HAL_RCC_OscConfig+0x8ac>)
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d1f0      	bne.n	800ae08 <HAL_RCC_OscConfig+0x7b0>
 800ae26:	e068      	b.n	800aefa <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800ae28:	4b36      	ldr	r3, [pc, #216]	@ (800af04 <HAL_RCC_OscConfig+0x8ac>)
 800ae2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae2c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800ae2e:	4b35      	ldr	r3, [pc, #212]	@ (800af04 <HAL_RCC_OscConfig+0x8ac>)
 800ae30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae32:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae38:	2b01      	cmp	r3, #1
 800ae3a:	d031      	beq.n	800aea0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ae3c:	693b      	ldr	r3, [r7, #16]
 800ae3e:	f003 0203 	and.w	r2, r3, #3
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ae46:	429a      	cmp	r2, r3
 800ae48:	d12a      	bne.n	800aea0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ae4a:	693b      	ldr	r3, [r7, #16]
 800ae4c:	091b      	lsrs	r3, r3, #4
 800ae4e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ae56:	429a      	cmp	r2, r3
 800ae58:	d122      	bne.n	800aea0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae64:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ae66:	429a      	cmp	r2, r3
 800ae68:	d11a      	bne.n	800aea0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ae6a:	68fb      	ldr	r3, [r7, #12]
 800ae6c:	0a5b      	lsrs	r3, r3, #9
 800ae6e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae76:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ae78:	429a      	cmp	r2, r3
 800ae7a:	d111      	bne.n	800aea0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	0c1b      	lsrs	r3, r3, #16
 800ae80:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae88:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ae8a:	429a      	cmp	r2, r3
 800ae8c:	d108      	bne.n	800aea0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	0e1b      	lsrs	r3, r3, #24
 800ae92:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ae9a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800ae9c:	429a      	cmp	r2, r3
 800ae9e:	d001      	beq.n	800aea4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800aea0:	2301      	movs	r3, #1
 800aea2:	e02b      	b.n	800aefc <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800aea4:	4b17      	ldr	r3, [pc, #92]	@ (800af04 <HAL_RCC_OscConfig+0x8ac>)
 800aea6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aea8:	08db      	lsrs	r3, r3, #3
 800aeaa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800aeae:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aeb4:	693a      	ldr	r2, [r7, #16]
 800aeb6:	429a      	cmp	r2, r3
 800aeb8:	d01f      	beq.n	800aefa <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800aeba:	4b12      	ldr	r3, [pc, #72]	@ (800af04 <HAL_RCC_OscConfig+0x8ac>)
 800aebc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aebe:	4a11      	ldr	r2, [pc, #68]	@ (800af04 <HAL_RCC_OscConfig+0x8ac>)
 800aec0:	f023 0301 	bic.w	r3, r3, #1
 800aec4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800aec6:	f7fa fd15 	bl	80058f4 <HAL_GetTick>
 800aeca:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800aecc:	bf00      	nop
 800aece:	f7fa fd11 	bl	80058f4 <HAL_GetTick>
 800aed2:	4602      	mov	r2, r0
 800aed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aed6:	4293      	cmp	r3, r2
 800aed8:	d0f9      	beq.n	800aece <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800aeda:	4b0a      	ldr	r3, [pc, #40]	@ (800af04 <HAL_RCC_OscConfig+0x8ac>)
 800aedc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800aede:	4b0a      	ldr	r3, [pc, #40]	@ (800af08 <HAL_RCC_OscConfig+0x8b0>)
 800aee0:	4013      	ands	r3, r2
 800aee2:	687a      	ldr	r2, [r7, #4]
 800aee4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800aee6:	00d2      	lsls	r2, r2, #3
 800aee8:	4906      	ldr	r1, [pc, #24]	@ (800af04 <HAL_RCC_OscConfig+0x8ac>)
 800aeea:	4313      	orrs	r3, r2
 800aeec:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800aeee:	4b05      	ldr	r3, [pc, #20]	@ (800af04 <HAL_RCC_OscConfig+0x8ac>)
 800aef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aef2:	4a04      	ldr	r2, [pc, #16]	@ (800af04 <HAL_RCC_OscConfig+0x8ac>)
 800aef4:	f043 0301 	orr.w	r3, r3, #1
 800aef8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800aefa:	2300      	movs	r3, #0
}
 800aefc:	4618      	mov	r0, r3
 800aefe:	3730      	adds	r7, #48	@ 0x30
 800af00:	46bd      	mov	sp, r7
 800af02:	bd80      	pop	{r7, pc}
 800af04:	58024400 	.word	0x58024400
 800af08:	ffff0007 	.word	0xffff0007

0800af0c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800af0c:	b580      	push	{r7, lr}
 800af0e:	b086      	sub	sp, #24
 800af10:	af00      	add	r7, sp, #0
 800af12:	6078      	str	r0, [r7, #4]
 800af14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d101      	bne.n	800af20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800af1c:	2301      	movs	r3, #1
 800af1e:	e19c      	b.n	800b25a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800af20:	4b8a      	ldr	r3, [pc, #552]	@ (800b14c <HAL_RCC_ClockConfig+0x240>)
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	f003 030f 	and.w	r3, r3, #15
 800af28:	683a      	ldr	r2, [r7, #0]
 800af2a:	429a      	cmp	r2, r3
 800af2c:	d910      	bls.n	800af50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800af2e:	4b87      	ldr	r3, [pc, #540]	@ (800b14c <HAL_RCC_ClockConfig+0x240>)
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	f023 020f 	bic.w	r2, r3, #15
 800af36:	4985      	ldr	r1, [pc, #532]	@ (800b14c <HAL_RCC_ClockConfig+0x240>)
 800af38:	683b      	ldr	r3, [r7, #0]
 800af3a:	4313      	orrs	r3, r2
 800af3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800af3e:	4b83      	ldr	r3, [pc, #524]	@ (800b14c <HAL_RCC_ClockConfig+0x240>)
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	f003 030f 	and.w	r3, r3, #15
 800af46:	683a      	ldr	r2, [r7, #0]
 800af48:	429a      	cmp	r2, r3
 800af4a:	d001      	beq.n	800af50 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800af4c:	2301      	movs	r3, #1
 800af4e:	e184      	b.n	800b25a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	f003 0304 	and.w	r3, r3, #4
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d010      	beq.n	800af7e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	691a      	ldr	r2, [r3, #16]
 800af60:	4b7b      	ldr	r3, [pc, #492]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800af62:	699b      	ldr	r3, [r3, #24]
 800af64:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800af68:	429a      	cmp	r2, r3
 800af6a:	d908      	bls.n	800af7e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800af6c:	4b78      	ldr	r3, [pc, #480]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800af6e:	699b      	ldr	r3, [r3, #24]
 800af70:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	691b      	ldr	r3, [r3, #16]
 800af78:	4975      	ldr	r1, [pc, #468]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800af7a:	4313      	orrs	r3, r2
 800af7c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	f003 0308 	and.w	r3, r3, #8
 800af86:	2b00      	cmp	r3, #0
 800af88:	d010      	beq.n	800afac <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	695a      	ldr	r2, [r3, #20]
 800af8e:	4b70      	ldr	r3, [pc, #448]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800af90:	69db      	ldr	r3, [r3, #28]
 800af92:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800af96:	429a      	cmp	r2, r3
 800af98:	d908      	bls.n	800afac <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800af9a:	4b6d      	ldr	r3, [pc, #436]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800af9c:	69db      	ldr	r3, [r3, #28]
 800af9e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	695b      	ldr	r3, [r3, #20]
 800afa6:	496a      	ldr	r1, [pc, #424]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800afa8:	4313      	orrs	r3, r2
 800afaa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	f003 0310 	and.w	r3, r3, #16
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d010      	beq.n	800afda <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	699a      	ldr	r2, [r3, #24]
 800afbc:	4b64      	ldr	r3, [pc, #400]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800afbe:	69db      	ldr	r3, [r3, #28]
 800afc0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800afc4:	429a      	cmp	r2, r3
 800afc6:	d908      	bls.n	800afda <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800afc8:	4b61      	ldr	r3, [pc, #388]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800afca:	69db      	ldr	r3, [r3, #28]
 800afcc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	699b      	ldr	r3, [r3, #24]
 800afd4:	495e      	ldr	r1, [pc, #376]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800afd6:	4313      	orrs	r3, r2
 800afd8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	f003 0320 	and.w	r3, r3, #32
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d010      	beq.n	800b008 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	69da      	ldr	r2, [r3, #28]
 800afea:	4b59      	ldr	r3, [pc, #356]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800afec:	6a1b      	ldr	r3, [r3, #32]
 800afee:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800aff2:	429a      	cmp	r2, r3
 800aff4:	d908      	bls.n	800b008 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800aff6:	4b56      	ldr	r3, [pc, #344]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800aff8:	6a1b      	ldr	r3, [r3, #32]
 800affa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	69db      	ldr	r3, [r3, #28]
 800b002:	4953      	ldr	r1, [pc, #332]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800b004:	4313      	orrs	r3, r2
 800b006:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	f003 0302 	and.w	r3, r3, #2
 800b010:	2b00      	cmp	r3, #0
 800b012:	d010      	beq.n	800b036 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	68da      	ldr	r2, [r3, #12]
 800b018:	4b4d      	ldr	r3, [pc, #308]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800b01a:	699b      	ldr	r3, [r3, #24]
 800b01c:	f003 030f 	and.w	r3, r3, #15
 800b020:	429a      	cmp	r2, r3
 800b022:	d908      	bls.n	800b036 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b024:	4b4a      	ldr	r3, [pc, #296]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800b026:	699b      	ldr	r3, [r3, #24]
 800b028:	f023 020f 	bic.w	r2, r3, #15
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	68db      	ldr	r3, [r3, #12]
 800b030:	4947      	ldr	r1, [pc, #284]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800b032:	4313      	orrs	r3, r2
 800b034:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	f003 0301 	and.w	r3, r3, #1
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d055      	beq.n	800b0ee <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800b042:	4b43      	ldr	r3, [pc, #268]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800b044:	699b      	ldr	r3, [r3, #24]
 800b046:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	689b      	ldr	r3, [r3, #8]
 800b04e:	4940      	ldr	r1, [pc, #256]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800b050:	4313      	orrs	r3, r2
 800b052:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	685b      	ldr	r3, [r3, #4]
 800b058:	2b02      	cmp	r3, #2
 800b05a:	d107      	bne.n	800b06c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b05c:	4b3c      	ldr	r3, [pc, #240]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b064:	2b00      	cmp	r3, #0
 800b066:	d121      	bne.n	800b0ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b068:	2301      	movs	r3, #1
 800b06a:	e0f6      	b.n	800b25a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	685b      	ldr	r3, [r3, #4]
 800b070:	2b03      	cmp	r3, #3
 800b072:	d107      	bne.n	800b084 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b074:	4b36      	ldr	r3, [pc, #216]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d115      	bne.n	800b0ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b080:	2301      	movs	r3, #1
 800b082:	e0ea      	b.n	800b25a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	685b      	ldr	r3, [r3, #4]
 800b088:	2b01      	cmp	r3, #1
 800b08a:	d107      	bne.n	800b09c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b08c:	4b30      	ldr	r3, [pc, #192]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b094:	2b00      	cmp	r3, #0
 800b096:	d109      	bne.n	800b0ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b098:	2301      	movs	r3, #1
 800b09a:	e0de      	b.n	800b25a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b09c:	4b2c      	ldr	r3, [pc, #176]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	f003 0304 	and.w	r3, r3, #4
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d101      	bne.n	800b0ac <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800b0a8:	2301      	movs	r3, #1
 800b0aa:	e0d6      	b.n	800b25a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b0ac:	4b28      	ldr	r3, [pc, #160]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800b0ae:	691b      	ldr	r3, [r3, #16]
 800b0b0:	f023 0207 	bic.w	r2, r3, #7
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	685b      	ldr	r3, [r3, #4]
 800b0b8:	4925      	ldr	r1, [pc, #148]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800b0ba:	4313      	orrs	r3, r2
 800b0bc:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b0be:	f7fa fc19 	bl	80058f4 <HAL_GetTick>
 800b0c2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b0c4:	e00a      	b.n	800b0dc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b0c6:	f7fa fc15 	bl	80058f4 <HAL_GetTick>
 800b0ca:	4602      	mov	r2, r0
 800b0cc:	697b      	ldr	r3, [r7, #20]
 800b0ce:	1ad3      	subs	r3, r2, r3
 800b0d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b0d4:	4293      	cmp	r3, r2
 800b0d6:	d901      	bls.n	800b0dc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800b0d8:	2303      	movs	r3, #3
 800b0da:	e0be      	b.n	800b25a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b0dc:	4b1c      	ldr	r3, [pc, #112]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800b0de:	691b      	ldr	r3, [r3, #16]
 800b0e0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	685b      	ldr	r3, [r3, #4]
 800b0e8:	00db      	lsls	r3, r3, #3
 800b0ea:	429a      	cmp	r2, r3
 800b0ec:	d1eb      	bne.n	800b0c6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	f003 0302 	and.w	r3, r3, #2
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d010      	beq.n	800b11c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	68da      	ldr	r2, [r3, #12]
 800b0fe:	4b14      	ldr	r3, [pc, #80]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800b100:	699b      	ldr	r3, [r3, #24]
 800b102:	f003 030f 	and.w	r3, r3, #15
 800b106:	429a      	cmp	r2, r3
 800b108:	d208      	bcs.n	800b11c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b10a:	4b11      	ldr	r3, [pc, #68]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800b10c:	699b      	ldr	r3, [r3, #24]
 800b10e:	f023 020f 	bic.w	r2, r3, #15
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	68db      	ldr	r3, [r3, #12]
 800b116:	490e      	ldr	r1, [pc, #56]	@ (800b150 <HAL_RCC_ClockConfig+0x244>)
 800b118:	4313      	orrs	r3, r2
 800b11a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b11c:	4b0b      	ldr	r3, [pc, #44]	@ (800b14c <HAL_RCC_ClockConfig+0x240>)
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	f003 030f 	and.w	r3, r3, #15
 800b124:	683a      	ldr	r2, [r7, #0]
 800b126:	429a      	cmp	r2, r3
 800b128:	d214      	bcs.n	800b154 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b12a:	4b08      	ldr	r3, [pc, #32]	@ (800b14c <HAL_RCC_ClockConfig+0x240>)
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	f023 020f 	bic.w	r2, r3, #15
 800b132:	4906      	ldr	r1, [pc, #24]	@ (800b14c <HAL_RCC_ClockConfig+0x240>)
 800b134:	683b      	ldr	r3, [r7, #0]
 800b136:	4313      	orrs	r3, r2
 800b138:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b13a:	4b04      	ldr	r3, [pc, #16]	@ (800b14c <HAL_RCC_ClockConfig+0x240>)
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	f003 030f 	and.w	r3, r3, #15
 800b142:	683a      	ldr	r2, [r7, #0]
 800b144:	429a      	cmp	r2, r3
 800b146:	d005      	beq.n	800b154 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800b148:	2301      	movs	r3, #1
 800b14a:	e086      	b.n	800b25a <HAL_RCC_ClockConfig+0x34e>
 800b14c:	52002000 	.word	0x52002000
 800b150:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	681b      	ldr	r3, [r3, #0]
 800b158:	f003 0304 	and.w	r3, r3, #4
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d010      	beq.n	800b182 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	691a      	ldr	r2, [r3, #16]
 800b164:	4b3f      	ldr	r3, [pc, #252]	@ (800b264 <HAL_RCC_ClockConfig+0x358>)
 800b166:	699b      	ldr	r3, [r3, #24]
 800b168:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b16c:	429a      	cmp	r2, r3
 800b16e:	d208      	bcs.n	800b182 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b170:	4b3c      	ldr	r3, [pc, #240]	@ (800b264 <HAL_RCC_ClockConfig+0x358>)
 800b172:	699b      	ldr	r3, [r3, #24]
 800b174:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	691b      	ldr	r3, [r3, #16]
 800b17c:	4939      	ldr	r1, [pc, #228]	@ (800b264 <HAL_RCC_ClockConfig+0x358>)
 800b17e:	4313      	orrs	r3, r2
 800b180:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	f003 0308 	and.w	r3, r3, #8
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d010      	beq.n	800b1b0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	695a      	ldr	r2, [r3, #20]
 800b192:	4b34      	ldr	r3, [pc, #208]	@ (800b264 <HAL_RCC_ClockConfig+0x358>)
 800b194:	69db      	ldr	r3, [r3, #28]
 800b196:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b19a:	429a      	cmp	r2, r3
 800b19c:	d208      	bcs.n	800b1b0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b19e:	4b31      	ldr	r3, [pc, #196]	@ (800b264 <HAL_RCC_ClockConfig+0x358>)
 800b1a0:	69db      	ldr	r3, [r3, #28]
 800b1a2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	695b      	ldr	r3, [r3, #20]
 800b1aa:	492e      	ldr	r1, [pc, #184]	@ (800b264 <HAL_RCC_ClockConfig+0x358>)
 800b1ac:	4313      	orrs	r3, r2
 800b1ae:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	f003 0310 	and.w	r3, r3, #16
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d010      	beq.n	800b1de <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	699a      	ldr	r2, [r3, #24]
 800b1c0:	4b28      	ldr	r3, [pc, #160]	@ (800b264 <HAL_RCC_ClockConfig+0x358>)
 800b1c2:	69db      	ldr	r3, [r3, #28]
 800b1c4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800b1c8:	429a      	cmp	r2, r3
 800b1ca:	d208      	bcs.n	800b1de <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b1cc:	4b25      	ldr	r3, [pc, #148]	@ (800b264 <HAL_RCC_ClockConfig+0x358>)
 800b1ce:	69db      	ldr	r3, [r3, #28]
 800b1d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	699b      	ldr	r3, [r3, #24]
 800b1d8:	4922      	ldr	r1, [pc, #136]	@ (800b264 <HAL_RCC_ClockConfig+0x358>)
 800b1da:	4313      	orrs	r3, r2
 800b1dc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	f003 0320 	and.w	r3, r3, #32
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d010      	beq.n	800b20c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	69da      	ldr	r2, [r3, #28]
 800b1ee:	4b1d      	ldr	r3, [pc, #116]	@ (800b264 <HAL_RCC_ClockConfig+0x358>)
 800b1f0:	6a1b      	ldr	r3, [r3, #32]
 800b1f2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800b1f6:	429a      	cmp	r2, r3
 800b1f8:	d208      	bcs.n	800b20c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800b1fa:	4b1a      	ldr	r3, [pc, #104]	@ (800b264 <HAL_RCC_ClockConfig+0x358>)
 800b1fc:	6a1b      	ldr	r3, [r3, #32]
 800b1fe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	69db      	ldr	r3, [r3, #28]
 800b206:	4917      	ldr	r1, [pc, #92]	@ (800b264 <HAL_RCC_ClockConfig+0x358>)
 800b208:	4313      	orrs	r3, r2
 800b20a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800b20c:	f000 f834 	bl	800b278 <HAL_RCC_GetSysClockFreq>
 800b210:	4602      	mov	r2, r0
 800b212:	4b14      	ldr	r3, [pc, #80]	@ (800b264 <HAL_RCC_ClockConfig+0x358>)
 800b214:	699b      	ldr	r3, [r3, #24]
 800b216:	0a1b      	lsrs	r3, r3, #8
 800b218:	f003 030f 	and.w	r3, r3, #15
 800b21c:	4912      	ldr	r1, [pc, #72]	@ (800b268 <HAL_RCC_ClockConfig+0x35c>)
 800b21e:	5ccb      	ldrb	r3, [r1, r3]
 800b220:	f003 031f 	and.w	r3, r3, #31
 800b224:	fa22 f303 	lsr.w	r3, r2, r3
 800b228:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b22a:	4b0e      	ldr	r3, [pc, #56]	@ (800b264 <HAL_RCC_ClockConfig+0x358>)
 800b22c:	699b      	ldr	r3, [r3, #24]
 800b22e:	f003 030f 	and.w	r3, r3, #15
 800b232:	4a0d      	ldr	r2, [pc, #52]	@ (800b268 <HAL_RCC_ClockConfig+0x35c>)
 800b234:	5cd3      	ldrb	r3, [r2, r3]
 800b236:	f003 031f 	and.w	r3, r3, #31
 800b23a:	693a      	ldr	r2, [r7, #16]
 800b23c:	fa22 f303 	lsr.w	r3, r2, r3
 800b240:	4a0a      	ldr	r2, [pc, #40]	@ (800b26c <HAL_RCC_ClockConfig+0x360>)
 800b242:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b244:	4a0a      	ldr	r2, [pc, #40]	@ (800b270 <HAL_RCC_ClockConfig+0x364>)
 800b246:	693b      	ldr	r3, [r7, #16]
 800b248:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800b24a:	4b0a      	ldr	r3, [pc, #40]	@ (800b274 <HAL_RCC_ClockConfig+0x368>)
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	4618      	mov	r0, r3
 800b250:	f7fa fb06 	bl	8005860 <HAL_InitTick>
 800b254:	4603      	mov	r3, r0
 800b256:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800b258:	7bfb      	ldrb	r3, [r7, #15]
}
 800b25a:	4618      	mov	r0, r3
 800b25c:	3718      	adds	r7, #24
 800b25e:	46bd      	mov	sp, r7
 800b260:	bd80      	pop	{r7, pc}
 800b262:	bf00      	nop
 800b264:	58024400 	.word	0x58024400
 800b268:	08016cb0 	.word	0x08016cb0
 800b26c:	24000030 	.word	0x24000030
 800b270:	2400002c 	.word	0x2400002c
 800b274:	24000038 	.word	0x24000038

0800b278 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b278:	b480      	push	{r7}
 800b27a:	b089      	sub	sp, #36	@ 0x24
 800b27c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b27e:	4bb3      	ldr	r3, [pc, #716]	@ (800b54c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b280:	691b      	ldr	r3, [r3, #16]
 800b282:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b286:	2b18      	cmp	r3, #24
 800b288:	f200 8155 	bhi.w	800b536 <HAL_RCC_GetSysClockFreq+0x2be>
 800b28c:	a201      	add	r2, pc, #4	@ (adr r2, 800b294 <HAL_RCC_GetSysClockFreq+0x1c>)
 800b28e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b292:	bf00      	nop
 800b294:	0800b2f9 	.word	0x0800b2f9
 800b298:	0800b537 	.word	0x0800b537
 800b29c:	0800b537 	.word	0x0800b537
 800b2a0:	0800b537 	.word	0x0800b537
 800b2a4:	0800b537 	.word	0x0800b537
 800b2a8:	0800b537 	.word	0x0800b537
 800b2ac:	0800b537 	.word	0x0800b537
 800b2b0:	0800b537 	.word	0x0800b537
 800b2b4:	0800b31f 	.word	0x0800b31f
 800b2b8:	0800b537 	.word	0x0800b537
 800b2bc:	0800b537 	.word	0x0800b537
 800b2c0:	0800b537 	.word	0x0800b537
 800b2c4:	0800b537 	.word	0x0800b537
 800b2c8:	0800b537 	.word	0x0800b537
 800b2cc:	0800b537 	.word	0x0800b537
 800b2d0:	0800b537 	.word	0x0800b537
 800b2d4:	0800b325 	.word	0x0800b325
 800b2d8:	0800b537 	.word	0x0800b537
 800b2dc:	0800b537 	.word	0x0800b537
 800b2e0:	0800b537 	.word	0x0800b537
 800b2e4:	0800b537 	.word	0x0800b537
 800b2e8:	0800b537 	.word	0x0800b537
 800b2ec:	0800b537 	.word	0x0800b537
 800b2f0:	0800b537 	.word	0x0800b537
 800b2f4:	0800b32b 	.word	0x0800b32b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b2f8:	4b94      	ldr	r3, [pc, #592]	@ (800b54c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b2fa:	681b      	ldr	r3, [r3, #0]
 800b2fc:	f003 0320 	and.w	r3, r3, #32
 800b300:	2b00      	cmp	r3, #0
 800b302:	d009      	beq.n	800b318 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b304:	4b91      	ldr	r3, [pc, #580]	@ (800b54c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	08db      	lsrs	r3, r3, #3
 800b30a:	f003 0303 	and.w	r3, r3, #3
 800b30e:	4a90      	ldr	r2, [pc, #576]	@ (800b550 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b310:	fa22 f303 	lsr.w	r3, r2, r3
 800b314:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800b316:	e111      	b.n	800b53c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800b318:	4b8d      	ldr	r3, [pc, #564]	@ (800b550 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b31a:	61bb      	str	r3, [r7, #24]
      break;
 800b31c:	e10e      	b.n	800b53c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800b31e:	4b8d      	ldr	r3, [pc, #564]	@ (800b554 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b320:	61bb      	str	r3, [r7, #24]
      break;
 800b322:	e10b      	b.n	800b53c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800b324:	4b8c      	ldr	r3, [pc, #560]	@ (800b558 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800b326:	61bb      	str	r3, [r7, #24]
      break;
 800b328:	e108      	b.n	800b53c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b32a:	4b88      	ldr	r3, [pc, #544]	@ (800b54c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b32c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b32e:	f003 0303 	and.w	r3, r3, #3
 800b332:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800b334:	4b85      	ldr	r3, [pc, #532]	@ (800b54c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b336:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b338:	091b      	lsrs	r3, r3, #4
 800b33a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b33e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800b340:	4b82      	ldr	r3, [pc, #520]	@ (800b54c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b344:	f003 0301 	and.w	r3, r3, #1
 800b348:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800b34a:	4b80      	ldr	r3, [pc, #512]	@ (800b54c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b34c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b34e:	08db      	lsrs	r3, r3, #3
 800b350:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b354:	68fa      	ldr	r2, [r7, #12]
 800b356:	fb02 f303 	mul.w	r3, r2, r3
 800b35a:	ee07 3a90 	vmov	s15, r3
 800b35e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b362:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800b366:	693b      	ldr	r3, [r7, #16]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	f000 80e1 	beq.w	800b530 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800b36e:	697b      	ldr	r3, [r7, #20]
 800b370:	2b02      	cmp	r3, #2
 800b372:	f000 8083 	beq.w	800b47c <HAL_RCC_GetSysClockFreq+0x204>
 800b376:	697b      	ldr	r3, [r7, #20]
 800b378:	2b02      	cmp	r3, #2
 800b37a:	f200 80a1 	bhi.w	800b4c0 <HAL_RCC_GetSysClockFreq+0x248>
 800b37e:	697b      	ldr	r3, [r7, #20]
 800b380:	2b00      	cmp	r3, #0
 800b382:	d003      	beq.n	800b38c <HAL_RCC_GetSysClockFreq+0x114>
 800b384:	697b      	ldr	r3, [r7, #20]
 800b386:	2b01      	cmp	r3, #1
 800b388:	d056      	beq.n	800b438 <HAL_RCC_GetSysClockFreq+0x1c0>
 800b38a:	e099      	b.n	800b4c0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b38c:	4b6f      	ldr	r3, [pc, #444]	@ (800b54c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	f003 0320 	and.w	r3, r3, #32
 800b394:	2b00      	cmp	r3, #0
 800b396:	d02d      	beq.n	800b3f4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800b398:	4b6c      	ldr	r3, [pc, #432]	@ (800b54c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	08db      	lsrs	r3, r3, #3
 800b39e:	f003 0303 	and.w	r3, r3, #3
 800b3a2:	4a6b      	ldr	r2, [pc, #428]	@ (800b550 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b3a4:	fa22 f303 	lsr.w	r3, r2, r3
 800b3a8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	ee07 3a90 	vmov	s15, r3
 800b3b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b3b4:	693b      	ldr	r3, [r7, #16]
 800b3b6:	ee07 3a90 	vmov	s15, r3
 800b3ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b3c2:	4b62      	ldr	r3, [pc, #392]	@ (800b54c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b3c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3ca:	ee07 3a90 	vmov	s15, r3
 800b3ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b3d2:	ed97 6a02 	vldr	s12, [r7, #8]
 800b3d6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800b55c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b3da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b3de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b3e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b3e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b3ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3ee:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800b3f2:	e087      	b.n	800b504 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b3f4:	693b      	ldr	r3, [r7, #16]
 800b3f6:	ee07 3a90 	vmov	s15, r3
 800b3fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3fe:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800b560 <HAL_RCC_GetSysClockFreq+0x2e8>
 800b402:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b406:	4b51      	ldr	r3, [pc, #324]	@ (800b54c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b40a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b40e:	ee07 3a90 	vmov	s15, r3
 800b412:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b416:	ed97 6a02 	vldr	s12, [r7, #8]
 800b41a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800b55c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b41e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b422:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b426:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b42a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b42e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b432:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b436:	e065      	b.n	800b504 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b438:	693b      	ldr	r3, [r7, #16]
 800b43a:	ee07 3a90 	vmov	s15, r3
 800b43e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b442:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800b564 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b446:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b44a:	4b40      	ldr	r3, [pc, #256]	@ (800b54c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b44c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b44e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b452:	ee07 3a90 	vmov	s15, r3
 800b456:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b45a:	ed97 6a02 	vldr	s12, [r7, #8]
 800b45e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800b55c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b462:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b466:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b46a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b46e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b472:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b476:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b47a:	e043      	b.n	800b504 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b47c:	693b      	ldr	r3, [r7, #16]
 800b47e:	ee07 3a90 	vmov	s15, r3
 800b482:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b486:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800b568 <HAL_RCC_GetSysClockFreq+0x2f0>
 800b48a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b48e:	4b2f      	ldr	r3, [pc, #188]	@ (800b54c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b492:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b496:	ee07 3a90 	vmov	s15, r3
 800b49a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b49e:	ed97 6a02 	vldr	s12, [r7, #8]
 800b4a2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800b55c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b4a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b4aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b4ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b4b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b4b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b4ba:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b4be:	e021      	b.n	800b504 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800b4c0:	693b      	ldr	r3, [r7, #16]
 800b4c2:	ee07 3a90 	vmov	s15, r3
 800b4c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4ca:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800b564 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b4ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b4d2:	4b1e      	ldr	r3, [pc, #120]	@ (800b54c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b4d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4da:	ee07 3a90 	vmov	s15, r3
 800b4de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b4e2:	ed97 6a02 	vldr	s12, [r7, #8]
 800b4e6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800b55c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b4ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b4ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b4f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b4f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b4fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b4fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800b502:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800b504:	4b11      	ldr	r3, [pc, #68]	@ (800b54c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b506:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b508:	0a5b      	lsrs	r3, r3, #9
 800b50a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b50e:	3301      	adds	r3, #1
 800b510:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800b512:	683b      	ldr	r3, [r7, #0]
 800b514:	ee07 3a90 	vmov	s15, r3
 800b518:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b51c:	edd7 6a07 	vldr	s13, [r7, #28]
 800b520:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b524:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b528:	ee17 3a90 	vmov	r3, s15
 800b52c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800b52e:	e005      	b.n	800b53c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800b530:	2300      	movs	r3, #0
 800b532:	61bb      	str	r3, [r7, #24]
      break;
 800b534:	e002      	b.n	800b53c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800b536:	4b07      	ldr	r3, [pc, #28]	@ (800b554 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b538:	61bb      	str	r3, [r7, #24]
      break;
 800b53a:	bf00      	nop
  }

  return sysclockfreq;
 800b53c:	69bb      	ldr	r3, [r7, #24]
}
 800b53e:	4618      	mov	r0, r3
 800b540:	3724      	adds	r7, #36	@ 0x24
 800b542:	46bd      	mov	sp, r7
 800b544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b548:	4770      	bx	lr
 800b54a:	bf00      	nop
 800b54c:	58024400 	.word	0x58024400
 800b550:	03d09000 	.word	0x03d09000
 800b554:	003d0900 	.word	0x003d0900
 800b558:	017d7840 	.word	0x017d7840
 800b55c:	46000000 	.word	0x46000000
 800b560:	4c742400 	.word	0x4c742400
 800b564:	4a742400 	.word	0x4a742400
 800b568:	4bbebc20 	.word	0x4bbebc20

0800b56c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b56c:	b580      	push	{r7, lr}
 800b56e:	b082      	sub	sp, #8
 800b570:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b572:	f7ff fe81 	bl	800b278 <HAL_RCC_GetSysClockFreq>
 800b576:	4602      	mov	r2, r0
 800b578:	4b10      	ldr	r3, [pc, #64]	@ (800b5bc <HAL_RCC_GetHCLKFreq+0x50>)
 800b57a:	699b      	ldr	r3, [r3, #24]
 800b57c:	0a1b      	lsrs	r3, r3, #8
 800b57e:	f003 030f 	and.w	r3, r3, #15
 800b582:	490f      	ldr	r1, [pc, #60]	@ (800b5c0 <HAL_RCC_GetHCLKFreq+0x54>)
 800b584:	5ccb      	ldrb	r3, [r1, r3]
 800b586:	f003 031f 	and.w	r3, r3, #31
 800b58a:	fa22 f303 	lsr.w	r3, r2, r3
 800b58e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b590:	4b0a      	ldr	r3, [pc, #40]	@ (800b5bc <HAL_RCC_GetHCLKFreq+0x50>)
 800b592:	699b      	ldr	r3, [r3, #24]
 800b594:	f003 030f 	and.w	r3, r3, #15
 800b598:	4a09      	ldr	r2, [pc, #36]	@ (800b5c0 <HAL_RCC_GetHCLKFreq+0x54>)
 800b59a:	5cd3      	ldrb	r3, [r2, r3]
 800b59c:	f003 031f 	and.w	r3, r3, #31
 800b5a0:	687a      	ldr	r2, [r7, #4]
 800b5a2:	fa22 f303 	lsr.w	r3, r2, r3
 800b5a6:	4a07      	ldr	r2, [pc, #28]	@ (800b5c4 <HAL_RCC_GetHCLKFreq+0x58>)
 800b5a8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b5aa:	4a07      	ldr	r2, [pc, #28]	@ (800b5c8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800b5b0:	4b04      	ldr	r3, [pc, #16]	@ (800b5c4 <HAL_RCC_GetHCLKFreq+0x58>)
 800b5b2:	681b      	ldr	r3, [r3, #0]
}
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	3708      	adds	r7, #8
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	bd80      	pop	{r7, pc}
 800b5bc:	58024400 	.word	0x58024400
 800b5c0:	08016cb0 	.word	0x08016cb0
 800b5c4:	24000030 	.word	0x24000030
 800b5c8:	2400002c 	.word	0x2400002c

0800b5cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800b5d0:	f7ff ffcc 	bl	800b56c <HAL_RCC_GetHCLKFreq>
 800b5d4:	4602      	mov	r2, r0
 800b5d6:	4b06      	ldr	r3, [pc, #24]	@ (800b5f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b5d8:	69db      	ldr	r3, [r3, #28]
 800b5da:	091b      	lsrs	r3, r3, #4
 800b5dc:	f003 0307 	and.w	r3, r3, #7
 800b5e0:	4904      	ldr	r1, [pc, #16]	@ (800b5f4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b5e2:	5ccb      	ldrb	r3, [r1, r3]
 800b5e4:	f003 031f 	and.w	r3, r3, #31
 800b5e8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	bd80      	pop	{r7, pc}
 800b5f0:	58024400 	.word	0x58024400
 800b5f4:	08016cb0 	.word	0x08016cb0

0800b5f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b5f8:	b580      	push	{r7, lr}
 800b5fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800b5fc:	f7ff ffb6 	bl	800b56c <HAL_RCC_GetHCLKFreq>
 800b600:	4602      	mov	r2, r0
 800b602:	4b06      	ldr	r3, [pc, #24]	@ (800b61c <HAL_RCC_GetPCLK2Freq+0x24>)
 800b604:	69db      	ldr	r3, [r3, #28]
 800b606:	0a1b      	lsrs	r3, r3, #8
 800b608:	f003 0307 	and.w	r3, r3, #7
 800b60c:	4904      	ldr	r1, [pc, #16]	@ (800b620 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b60e:	5ccb      	ldrb	r3, [r1, r3]
 800b610:	f003 031f 	and.w	r3, r3, #31
 800b614:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800b618:	4618      	mov	r0, r3
 800b61a:	bd80      	pop	{r7, pc}
 800b61c:	58024400 	.word	0x58024400
 800b620:	08016cb0 	.word	0x08016cb0

0800b624 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b624:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b628:	b0ca      	sub	sp, #296	@ 0x128
 800b62a:	af00      	add	r7, sp, #0
 800b62c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b630:	2300      	movs	r3, #0
 800b632:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b636:	2300      	movs	r3, #0
 800b638:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b63c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b640:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b644:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800b648:	2500      	movs	r5, #0
 800b64a:	ea54 0305 	orrs.w	r3, r4, r5
 800b64e:	d049      	beq.n	800b6e4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800b650:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b654:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b656:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b65a:	d02f      	beq.n	800b6bc <HAL_RCCEx_PeriphCLKConfig+0x98>
 800b65c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b660:	d828      	bhi.n	800b6b4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b662:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b666:	d01a      	beq.n	800b69e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800b668:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b66c:	d822      	bhi.n	800b6b4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d003      	beq.n	800b67a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800b672:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b676:	d007      	beq.n	800b688 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b678:	e01c      	b.n	800b6b4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b67a:	4bb8      	ldr	r3, [pc, #736]	@ (800b95c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b67c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b67e:	4ab7      	ldr	r2, [pc, #732]	@ (800b95c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b680:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b684:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b686:	e01a      	b.n	800b6be <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b688:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b68c:	3308      	adds	r3, #8
 800b68e:	2102      	movs	r1, #2
 800b690:	4618      	mov	r0, r3
 800b692:	f002 fb61 	bl	800dd58 <RCCEx_PLL2_Config>
 800b696:	4603      	mov	r3, r0
 800b698:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b69c:	e00f      	b.n	800b6be <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b69e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6a2:	3328      	adds	r3, #40	@ 0x28
 800b6a4:	2102      	movs	r1, #2
 800b6a6:	4618      	mov	r0, r3
 800b6a8:	f002 fc08 	bl	800debc <RCCEx_PLL3_Config>
 800b6ac:	4603      	mov	r3, r0
 800b6ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800b6b2:	e004      	b.n	800b6be <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b6b4:	2301      	movs	r3, #1
 800b6b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b6ba:	e000      	b.n	800b6be <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800b6bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b6be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d10a      	bne.n	800b6dc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b6c6:	4ba5      	ldr	r3, [pc, #660]	@ (800b95c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b6c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b6ca:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800b6ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6d2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800b6d4:	4aa1      	ldr	r2, [pc, #644]	@ (800b95c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b6d6:	430b      	orrs	r3, r1
 800b6d8:	6513      	str	r3, [r2, #80]	@ 0x50
 800b6da:	e003      	b.n	800b6e4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b6dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b6e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b6e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ec:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800b6f0:	f04f 0900 	mov.w	r9, #0
 800b6f4:	ea58 0309 	orrs.w	r3, r8, r9
 800b6f8:	d047      	beq.n	800b78a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800b6fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b6fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b700:	2b04      	cmp	r3, #4
 800b702:	d82a      	bhi.n	800b75a <HAL_RCCEx_PeriphCLKConfig+0x136>
 800b704:	a201      	add	r2, pc, #4	@ (adr r2, 800b70c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800b706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b70a:	bf00      	nop
 800b70c:	0800b721 	.word	0x0800b721
 800b710:	0800b72f 	.word	0x0800b72f
 800b714:	0800b745 	.word	0x0800b745
 800b718:	0800b763 	.word	0x0800b763
 800b71c:	0800b763 	.word	0x0800b763
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b720:	4b8e      	ldr	r3, [pc, #568]	@ (800b95c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b724:	4a8d      	ldr	r2, [pc, #564]	@ (800b95c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b726:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b72a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b72c:	e01a      	b.n	800b764 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b72e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b732:	3308      	adds	r3, #8
 800b734:	2100      	movs	r1, #0
 800b736:	4618      	mov	r0, r3
 800b738:	f002 fb0e 	bl	800dd58 <RCCEx_PLL2_Config>
 800b73c:	4603      	mov	r3, r0
 800b73e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b742:	e00f      	b.n	800b764 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b748:	3328      	adds	r3, #40	@ 0x28
 800b74a:	2100      	movs	r1, #0
 800b74c:	4618      	mov	r0, r3
 800b74e:	f002 fbb5 	bl	800debc <RCCEx_PLL3_Config>
 800b752:	4603      	mov	r3, r0
 800b754:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b758:	e004      	b.n	800b764 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b75a:	2301      	movs	r3, #1
 800b75c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b760:	e000      	b.n	800b764 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800b762:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b764:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d10a      	bne.n	800b782 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b76c:	4b7b      	ldr	r3, [pc, #492]	@ (800b95c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b76e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b770:	f023 0107 	bic.w	r1, r3, #7
 800b774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b77a:	4a78      	ldr	r2, [pc, #480]	@ (800b95c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b77c:	430b      	orrs	r3, r1
 800b77e:	6513      	str	r3, [r2, #80]	@ 0x50
 800b780:	e003      	b.n	800b78a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b782:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b786:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800b78a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b78e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b792:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800b796:	f04f 0b00 	mov.w	fp, #0
 800b79a:	ea5a 030b 	orrs.w	r3, sl, fp
 800b79e:	d04c      	beq.n	800b83a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800b7a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b7a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b7aa:	d030      	beq.n	800b80e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800b7ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b7b0:	d829      	bhi.n	800b806 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b7b2:	2bc0      	cmp	r3, #192	@ 0xc0
 800b7b4:	d02d      	beq.n	800b812 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800b7b6:	2bc0      	cmp	r3, #192	@ 0xc0
 800b7b8:	d825      	bhi.n	800b806 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b7ba:	2b80      	cmp	r3, #128	@ 0x80
 800b7bc:	d018      	beq.n	800b7f0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800b7be:	2b80      	cmp	r3, #128	@ 0x80
 800b7c0:	d821      	bhi.n	800b806 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800b7c2:	2b00      	cmp	r3, #0
 800b7c4:	d002      	beq.n	800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800b7c6:	2b40      	cmp	r3, #64	@ 0x40
 800b7c8:	d007      	beq.n	800b7da <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800b7ca:	e01c      	b.n	800b806 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b7cc:	4b63      	ldr	r3, [pc, #396]	@ (800b95c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b7ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7d0:	4a62      	ldr	r2, [pc, #392]	@ (800b95c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b7d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b7d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b7d8:	e01c      	b.n	800b814 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b7da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7de:	3308      	adds	r3, #8
 800b7e0:	2100      	movs	r1, #0
 800b7e2:	4618      	mov	r0, r3
 800b7e4:	f002 fab8 	bl	800dd58 <RCCEx_PLL2_Config>
 800b7e8:	4603      	mov	r3, r0
 800b7ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b7ee:	e011      	b.n	800b814 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b7f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b7f4:	3328      	adds	r3, #40	@ 0x28
 800b7f6:	2100      	movs	r1, #0
 800b7f8:	4618      	mov	r0, r3
 800b7fa:	f002 fb5f 	bl	800debc <RCCEx_PLL3_Config>
 800b7fe:	4603      	mov	r3, r0
 800b800:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800b804:	e006      	b.n	800b814 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b806:	2301      	movs	r3, #1
 800b808:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b80c:	e002      	b.n	800b814 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800b80e:	bf00      	nop
 800b810:	e000      	b.n	800b814 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800b812:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b814:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d10a      	bne.n	800b832 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800b81c:	4b4f      	ldr	r3, [pc, #316]	@ (800b95c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b81e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b820:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800b824:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b828:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b82a:	4a4c      	ldr	r2, [pc, #304]	@ (800b95c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b82c:	430b      	orrs	r3, r1
 800b82e:	6513      	str	r3, [r2, #80]	@ 0x50
 800b830:	e003      	b.n	800b83a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b832:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b836:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b83a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b83e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b842:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800b846:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800b84a:	2300      	movs	r3, #0
 800b84c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800b850:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800b854:	460b      	mov	r3, r1
 800b856:	4313      	orrs	r3, r2
 800b858:	d053      	beq.n	800b902 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800b85a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b85e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b862:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b866:	d035      	beq.n	800b8d4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800b868:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b86c:	d82e      	bhi.n	800b8cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b86e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b872:	d031      	beq.n	800b8d8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800b874:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800b878:	d828      	bhi.n	800b8cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b87a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b87e:	d01a      	beq.n	800b8b6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 800b880:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b884:	d822      	bhi.n	800b8cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800b886:	2b00      	cmp	r3, #0
 800b888:	d003      	beq.n	800b892 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800b88a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b88e:	d007      	beq.n	800b8a0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800b890:	e01c      	b.n	800b8cc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b892:	4b32      	ldr	r3, [pc, #200]	@ (800b95c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b896:	4a31      	ldr	r2, [pc, #196]	@ (800b95c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b898:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b89c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b89e:	e01c      	b.n	800b8da <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b8a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8a4:	3308      	adds	r3, #8
 800b8a6:	2100      	movs	r1, #0
 800b8a8:	4618      	mov	r0, r3
 800b8aa:	f002 fa55 	bl	800dd58 <RCCEx_PLL2_Config>
 800b8ae:	4603      	mov	r3, r0
 800b8b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b8b4:	e011      	b.n	800b8da <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b8b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8ba:	3328      	adds	r3, #40	@ 0x28
 800b8bc:	2100      	movs	r1, #0
 800b8be:	4618      	mov	r0, r3
 800b8c0:	f002 fafc 	bl	800debc <RCCEx_PLL3_Config>
 800b8c4:	4603      	mov	r3, r0
 800b8c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b8ca:	e006      	b.n	800b8da <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b8cc:	2301      	movs	r3, #1
 800b8ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b8d2:	e002      	b.n	800b8da <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800b8d4:	bf00      	nop
 800b8d6:	e000      	b.n	800b8da <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800b8d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b8da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d10b      	bne.n	800b8fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800b8e2:	4b1e      	ldr	r3, [pc, #120]	@ (800b95c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b8e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b8e6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800b8ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b8ee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800b8f2:	4a1a      	ldr	r2, [pc, #104]	@ (800b95c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800b8f4:	430b      	orrs	r3, r1
 800b8f6:	6593      	str	r3, [r2, #88]	@ 0x58
 800b8f8:	e003      	b.n	800b902 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b8fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b8fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b90a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800b90e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800b912:	2300      	movs	r3, #0
 800b914:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800b918:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800b91c:	460b      	mov	r3, r1
 800b91e:	4313      	orrs	r3, r2
 800b920:	d056      	beq.n	800b9d0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800b922:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b926:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b92a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b92e:	d038      	beq.n	800b9a2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800b930:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b934:	d831      	bhi.n	800b99a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b936:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b93a:	d034      	beq.n	800b9a6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800b93c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b940:	d82b      	bhi.n	800b99a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b942:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b946:	d01d      	beq.n	800b984 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800b948:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b94c:	d825      	bhi.n	800b99a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d006      	beq.n	800b960 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800b952:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b956:	d00a      	beq.n	800b96e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800b958:	e01f      	b.n	800b99a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800b95a:	bf00      	nop
 800b95c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b960:	4ba2      	ldr	r3, [pc, #648]	@ (800bbec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b964:	4aa1      	ldr	r2, [pc, #644]	@ (800bbec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b966:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800b96a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b96c:	e01c      	b.n	800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b96e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b972:	3308      	adds	r3, #8
 800b974:	2100      	movs	r1, #0
 800b976:	4618      	mov	r0, r3
 800b978:	f002 f9ee 	bl	800dd58 <RCCEx_PLL2_Config>
 800b97c:	4603      	mov	r3, r0
 800b97e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800b982:	e011      	b.n	800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b984:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b988:	3328      	adds	r3, #40	@ 0x28
 800b98a:	2100      	movs	r1, #0
 800b98c:	4618      	mov	r0, r3
 800b98e:	f002 fa95 	bl	800debc <RCCEx_PLL3_Config>
 800b992:	4603      	mov	r3, r0
 800b994:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800b998:	e006      	b.n	800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800b99a:	2301      	movs	r3, #1
 800b99c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800b9a0:	e002      	b.n	800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800b9a2:	bf00      	nop
 800b9a4:	e000      	b.n	800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800b9a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b9a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d10b      	bne.n	800b9c8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800b9b0:	4b8e      	ldr	r3, [pc, #568]	@ (800bbec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b9b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800b9b4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800b9b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9bc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800b9c0:	4a8a      	ldr	r2, [pc, #552]	@ (800bbec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800b9c2:	430b      	orrs	r3, r1
 800b9c4:	6593      	str	r3, [r2, #88]	@ 0x58
 800b9c6:	e003      	b.n	800b9d0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800b9cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b9d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9d8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800b9dc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800b9e0:	2300      	movs	r3, #0
 800b9e2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800b9e6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800b9ea:	460b      	mov	r3, r1
 800b9ec:	4313      	orrs	r3, r2
 800b9ee:	d03a      	beq.n	800ba66 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800b9f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800b9f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b9f6:	2b30      	cmp	r3, #48	@ 0x30
 800b9f8:	d01f      	beq.n	800ba3a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800b9fa:	2b30      	cmp	r3, #48	@ 0x30
 800b9fc:	d819      	bhi.n	800ba32 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800b9fe:	2b20      	cmp	r3, #32
 800ba00:	d00c      	beq.n	800ba1c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800ba02:	2b20      	cmp	r3, #32
 800ba04:	d815      	bhi.n	800ba32 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d019      	beq.n	800ba3e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800ba0a:	2b10      	cmp	r3, #16
 800ba0c:	d111      	bne.n	800ba32 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba0e:	4b77      	ldr	r3, [pc, #476]	@ (800bbec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ba10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba12:	4a76      	ldr	r2, [pc, #472]	@ (800bbec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ba14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ba18:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800ba1a:	e011      	b.n	800ba40 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ba1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba20:	3308      	adds	r3, #8
 800ba22:	2102      	movs	r1, #2
 800ba24:	4618      	mov	r0, r3
 800ba26:	f002 f997 	bl	800dd58 <RCCEx_PLL2_Config>
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800ba30:	e006      	b.n	800ba40 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800ba32:	2301      	movs	r3, #1
 800ba34:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ba38:	e002      	b.n	800ba40 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800ba3a:	bf00      	nop
 800ba3c:	e000      	b.n	800ba40 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800ba3e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ba40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d10a      	bne.n	800ba5e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800ba48:	4b68      	ldr	r3, [pc, #416]	@ (800bbec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ba4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ba4c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800ba50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ba56:	4a65      	ldr	r2, [pc, #404]	@ (800bbec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800ba58:	430b      	orrs	r3, r1
 800ba5a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800ba5c:	e003      	b.n	800ba66 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ba62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800ba66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba6e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800ba72:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800ba76:	2300      	movs	r3, #0
 800ba78:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800ba7c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800ba80:	460b      	mov	r3, r1
 800ba82:	4313      	orrs	r3, r2
 800ba84:	d051      	beq.n	800bb2a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800ba86:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ba8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ba8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ba90:	d035      	beq.n	800bafe <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800ba92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ba96:	d82e      	bhi.n	800baf6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800ba98:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800ba9c:	d031      	beq.n	800bb02 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800ba9e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800baa2:	d828      	bhi.n	800baf6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800baa4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800baa8:	d01a      	beq.n	800bae0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800baaa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800baae:	d822      	bhi.n	800baf6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d003      	beq.n	800babc <HAL_RCCEx_PeriphCLKConfig+0x498>
 800bab4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bab8:	d007      	beq.n	800baca <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800baba:	e01c      	b.n	800baf6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800babc:	4b4b      	ldr	r3, [pc, #300]	@ (800bbec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800babe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bac0:	4a4a      	ldr	r2, [pc, #296]	@ (800bbec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bac2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bac6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800bac8:	e01c      	b.n	800bb04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800baca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bace:	3308      	adds	r3, #8
 800bad0:	2100      	movs	r1, #0
 800bad2:	4618      	mov	r0, r3
 800bad4:	f002 f940 	bl	800dd58 <RCCEx_PLL2_Config>
 800bad8:	4603      	mov	r3, r0
 800bada:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800bade:	e011      	b.n	800bb04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800bae0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bae4:	3328      	adds	r3, #40	@ 0x28
 800bae6:	2100      	movs	r1, #0
 800bae8:	4618      	mov	r0, r3
 800baea:	f002 f9e7 	bl	800debc <RCCEx_PLL3_Config>
 800baee:	4603      	mov	r3, r0
 800baf0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800baf4:	e006      	b.n	800bb04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800baf6:	2301      	movs	r3, #1
 800baf8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bafc:	e002      	b.n	800bb04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800bafe:	bf00      	nop
 800bb00:	e000      	b.n	800bb04 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800bb02:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bb04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d10a      	bne.n	800bb22 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800bb0c:	4b37      	ldr	r3, [pc, #220]	@ (800bbec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bb0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb10:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800bb14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bb1a:	4a34      	ldr	r2, [pc, #208]	@ (800bbec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bb1c:	430b      	orrs	r3, r1
 800bb1e:	6513      	str	r3, [r2, #80]	@ 0x50
 800bb20:	e003      	b.n	800bb2a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bb26:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800bb2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb32:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800bb36:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800bb3a:	2300      	movs	r3, #0
 800bb3c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800bb40:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800bb44:	460b      	mov	r3, r1
 800bb46:	4313      	orrs	r3, r2
 800bb48:	d056      	beq.n	800bbf8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800bb4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bb50:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bb54:	d033      	beq.n	800bbbe <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800bb56:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800bb5a:	d82c      	bhi.n	800bbb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800bb5c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bb60:	d02f      	beq.n	800bbc2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800bb62:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bb66:	d826      	bhi.n	800bbb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800bb68:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800bb6c:	d02b      	beq.n	800bbc6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800bb6e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800bb72:	d820      	bhi.n	800bbb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800bb74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bb78:	d012      	beq.n	800bba0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800bb7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bb7e:	d81a      	bhi.n	800bbb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d022      	beq.n	800bbca <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800bb84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bb88:	d115      	bne.n	800bbb6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bb8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bb8e:	3308      	adds	r3, #8
 800bb90:	2101      	movs	r1, #1
 800bb92:	4618      	mov	r0, r3
 800bb94:	f002 f8e0 	bl	800dd58 <RCCEx_PLL2_Config>
 800bb98:	4603      	mov	r3, r0
 800bb9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800bb9e:	e015      	b.n	800bbcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bba0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bba4:	3328      	adds	r3, #40	@ 0x28
 800bba6:	2101      	movs	r1, #1
 800bba8:	4618      	mov	r0, r3
 800bbaa:	f002 f987 	bl	800debc <RCCEx_PLL3_Config>
 800bbae:	4603      	mov	r3, r0
 800bbb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800bbb4:	e00a      	b.n	800bbcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bbb6:	2301      	movs	r3, #1
 800bbb8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bbbc:	e006      	b.n	800bbcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800bbbe:	bf00      	nop
 800bbc0:	e004      	b.n	800bbcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800bbc2:	bf00      	nop
 800bbc4:	e002      	b.n	800bbcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800bbc6:	bf00      	nop
 800bbc8:	e000      	b.n	800bbcc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800bbca:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bbcc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bbd0:	2b00      	cmp	r3, #0
 800bbd2:	d10d      	bne.n	800bbf0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800bbd4:	4b05      	ldr	r3, [pc, #20]	@ (800bbec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bbd6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bbd8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800bbdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bbe0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bbe2:	4a02      	ldr	r2, [pc, #8]	@ (800bbec <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800bbe4:	430b      	orrs	r3, r1
 800bbe6:	6513      	str	r3, [r2, #80]	@ 0x50
 800bbe8:	e006      	b.n	800bbf8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800bbea:	bf00      	nop
 800bbec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bbf0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bbf4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800bbf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bbfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc00:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800bc04:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800bc08:	2300      	movs	r3, #0
 800bc0a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800bc0e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800bc12:	460b      	mov	r3, r1
 800bc14:	4313      	orrs	r3, r2
 800bc16:	d055      	beq.n	800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800bc18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc1c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800bc20:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bc24:	d033      	beq.n	800bc8e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800bc26:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bc2a:	d82c      	bhi.n	800bc86 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800bc2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bc30:	d02f      	beq.n	800bc92 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800bc32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bc36:	d826      	bhi.n	800bc86 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800bc38:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800bc3c:	d02b      	beq.n	800bc96 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800bc3e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800bc42:	d820      	bhi.n	800bc86 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800bc44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bc48:	d012      	beq.n	800bc70 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800bc4a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bc4e:	d81a      	bhi.n	800bc86 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d022      	beq.n	800bc9a <HAL_RCCEx_PeriphCLKConfig+0x676>
 800bc54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bc58:	d115      	bne.n	800bc86 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bc5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc5e:	3308      	adds	r3, #8
 800bc60:	2101      	movs	r1, #1
 800bc62:	4618      	mov	r0, r3
 800bc64:	f002 f878 	bl	800dd58 <RCCEx_PLL2_Config>
 800bc68:	4603      	mov	r3, r0
 800bc6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800bc6e:	e015      	b.n	800bc9c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bc70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bc74:	3328      	adds	r3, #40	@ 0x28
 800bc76:	2101      	movs	r1, #1
 800bc78:	4618      	mov	r0, r3
 800bc7a:	f002 f91f 	bl	800debc <RCCEx_PLL3_Config>
 800bc7e:	4603      	mov	r3, r0
 800bc80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800bc84:	e00a      	b.n	800bc9c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800bc86:	2301      	movs	r3, #1
 800bc88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bc8c:	e006      	b.n	800bc9c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800bc8e:	bf00      	nop
 800bc90:	e004      	b.n	800bc9c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800bc92:	bf00      	nop
 800bc94:	e002      	b.n	800bc9c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800bc96:	bf00      	nop
 800bc98:	e000      	b.n	800bc9c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800bc9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bc9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d10b      	bne.n	800bcbc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800bca4:	4ba3      	ldr	r3, [pc, #652]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bca6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bca8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800bcac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcb0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800bcb4:	4a9f      	ldr	r2, [pc, #636]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bcb6:	430b      	orrs	r3, r1
 800bcb8:	6593      	str	r3, [r2, #88]	@ 0x58
 800bcba:	e003      	b.n	800bcc4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bcbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bcc0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800bcc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bcc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bccc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800bcd0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800bcda:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800bcde:	460b      	mov	r3, r1
 800bce0:	4313      	orrs	r3, r2
 800bce2:	d037      	beq.n	800bd54 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800bce4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bce8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bcea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bcee:	d00e      	beq.n	800bd0e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800bcf0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bcf4:	d816      	bhi.n	800bd24 <HAL_RCCEx_PeriphCLKConfig+0x700>
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d018      	beq.n	800bd2c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800bcfa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bcfe:	d111      	bne.n	800bd24 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bd00:	4b8c      	ldr	r3, [pc, #560]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bd02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd04:	4a8b      	ldr	r2, [pc, #556]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bd06:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bd0a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800bd0c:	e00f      	b.n	800bd2e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800bd0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd12:	3308      	adds	r3, #8
 800bd14:	2101      	movs	r1, #1
 800bd16:	4618      	mov	r0, r3
 800bd18:	f002 f81e 	bl	800dd58 <RCCEx_PLL2_Config>
 800bd1c:	4603      	mov	r3, r0
 800bd1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800bd22:	e004      	b.n	800bd2e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800bd24:	2301      	movs	r3, #1
 800bd26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bd2a:	e000      	b.n	800bd2e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800bd2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bd2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d10a      	bne.n	800bd4c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800bd36:	4b7f      	ldr	r3, [pc, #508]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bd38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bd3a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800bd3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bd44:	4a7b      	ldr	r2, [pc, #492]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bd46:	430b      	orrs	r3, r1
 800bd48:	6513      	str	r3, [r2, #80]	@ 0x50
 800bd4a:	e003      	b.n	800bd54 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd4c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bd50:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800bd54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd5c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800bd60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bd64:	2300      	movs	r3, #0
 800bd66:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800bd6a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800bd6e:	460b      	mov	r3, r1
 800bd70:	4313      	orrs	r3, r2
 800bd72:	d039      	beq.n	800bde8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800bd74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bd78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bd7a:	2b03      	cmp	r3, #3
 800bd7c:	d81c      	bhi.n	800bdb8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800bd7e:	a201      	add	r2, pc, #4	@ (adr r2, 800bd84 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800bd80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd84:	0800bdc1 	.word	0x0800bdc1
 800bd88:	0800bd95 	.word	0x0800bd95
 800bd8c:	0800bda3 	.word	0x0800bda3
 800bd90:	0800bdc1 	.word	0x0800bdc1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bd94:	4b67      	ldr	r3, [pc, #412]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bd96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd98:	4a66      	ldr	r2, [pc, #408]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bd9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bd9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800bda0:	e00f      	b.n	800bdc2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bda2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bda6:	3308      	adds	r3, #8
 800bda8:	2102      	movs	r1, #2
 800bdaa:	4618      	mov	r0, r3
 800bdac:	f001 ffd4 	bl	800dd58 <RCCEx_PLL2_Config>
 800bdb0:	4603      	mov	r3, r0
 800bdb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800bdb6:	e004      	b.n	800bdc2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800bdb8:	2301      	movs	r3, #1
 800bdba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800bdbe:	e000      	b.n	800bdc2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800bdc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800bdc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d10a      	bne.n	800bde0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800bdca:	4b5a      	ldr	r3, [pc, #360]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bdcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bdce:	f023 0103 	bic.w	r1, r3, #3
 800bdd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bdd6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bdd8:	4a56      	ldr	r2, [pc, #344]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bdda:	430b      	orrs	r3, r1
 800bddc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800bdde:	e003      	b.n	800bde8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bde0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bde4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800bde8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bdec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdf0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800bdf4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800bdfe:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800be02:	460b      	mov	r3, r1
 800be04:	4313      	orrs	r3, r2
 800be06:	f000 809f 	beq.w	800bf48 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800be0a:	4b4b      	ldr	r3, [pc, #300]	@ (800bf38 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	4a4a      	ldr	r2, [pc, #296]	@ (800bf38 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800be10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800be14:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800be16:	f7f9 fd6d 	bl	80058f4 <HAL_GetTick>
 800be1a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800be1e:	e00b      	b.n	800be38 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800be20:	f7f9 fd68 	bl	80058f4 <HAL_GetTick>
 800be24:	4602      	mov	r2, r0
 800be26:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800be2a:	1ad3      	subs	r3, r2, r3
 800be2c:	2b64      	cmp	r3, #100	@ 0x64
 800be2e:	d903      	bls.n	800be38 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800be30:	2303      	movs	r3, #3
 800be32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800be36:	e005      	b.n	800be44 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800be38:	4b3f      	ldr	r3, [pc, #252]	@ (800bf38 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800be40:	2b00      	cmp	r3, #0
 800be42:	d0ed      	beq.n	800be20 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800be44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d179      	bne.n	800bf40 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800be4c:	4b39      	ldr	r3, [pc, #228]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800be4e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800be50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be54:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800be58:	4053      	eors	r3, r2
 800be5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d015      	beq.n	800be8e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800be62:	4b34      	ldr	r3, [pc, #208]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800be64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800be6a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800be6e:	4b31      	ldr	r3, [pc, #196]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800be70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be72:	4a30      	ldr	r2, [pc, #192]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800be74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800be78:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800be7a:	4b2e      	ldr	r3, [pc, #184]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800be7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800be7e:	4a2d      	ldr	r2, [pc, #180]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800be80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800be84:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800be86:	4a2b      	ldr	r2, [pc, #172]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800be88:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800be8c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800be8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800be92:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800be96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800be9a:	d118      	bne.n	800bece <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be9c:	f7f9 fd2a 	bl	80058f4 <HAL_GetTick>
 800bea0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bea4:	e00d      	b.n	800bec2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bea6:	f7f9 fd25 	bl	80058f4 <HAL_GetTick>
 800beaa:	4602      	mov	r2, r0
 800beac:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800beb0:	1ad2      	subs	r2, r2, r3
 800beb2:	f241 3388 	movw	r3, #5000	@ 0x1388
 800beb6:	429a      	cmp	r2, r3
 800beb8:	d903      	bls.n	800bec2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800beba:	2303      	movs	r3, #3
 800bebc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800bec0:	e005      	b.n	800bece <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bec2:	4b1c      	ldr	r3, [pc, #112]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bec4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bec6:	f003 0302 	and.w	r3, r3, #2
 800beca:	2b00      	cmp	r3, #0
 800becc:	d0eb      	beq.n	800bea6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800bece:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d129      	bne.n	800bf2a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bed6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800beda:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bede:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bee2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bee6:	d10e      	bne.n	800bf06 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800bee8:	4b12      	ldr	r3, [pc, #72]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800beea:	691b      	ldr	r3, [r3, #16]
 800beec:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800bef0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bef4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bef8:	091a      	lsrs	r2, r3, #4
 800befa:	4b10      	ldr	r3, [pc, #64]	@ (800bf3c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800befc:	4013      	ands	r3, r2
 800befe:	4a0d      	ldr	r2, [pc, #52]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bf00:	430b      	orrs	r3, r1
 800bf02:	6113      	str	r3, [r2, #16]
 800bf04:	e005      	b.n	800bf12 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800bf06:	4b0b      	ldr	r3, [pc, #44]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bf08:	691b      	ldr	r3, [r3, #16]
 800bf0a:	4a0a      	ldr	r2, [pc, #40]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bf0c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800bf10:	6113      	str	r3, [r2, #16]
 800bf12:	4b08      	ldr	r3, [pc, #32]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bf14:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800bf16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf1a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800bf1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bf22:	4a04      	ldr	r2, [pc, #16]	@ (800bf34 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800bf24:	430b      	orrs	r3, r1
 800bf26:	6713      	str	r3, [r2, #112]	@ 0x70
 800bf28:	e00e      	b.n	800bf48 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800bf2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bf2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800bf32:	e009      	b.n	800bf48 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800bf34:	58024400 	.word	0x58024400
 800bf38:	58024800 	.word	0x58024800
 800bf3c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800bf44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800bf48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf50:	f002 0301 	and.w	r3, r2, #1
 800bf54:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800bf58:	2300      	movs	r3, #0
 800bf5a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800bf5e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800bf62:	460b      	mov	r3, r1
 800bf64:	4313      	orrs	r3, r2
 800bf66:	f000 8089 	beq.w	800c07c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800bf6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800bf6e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bf70:	2b28      	cmp	r3, #40	@ 0x28
 800bf72:	d86b      	bhi.n	800c04c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800bf74:	a201      	add	r2, pc, #4	@ (adr r2, 800bf7c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800bf76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf7a:	bf00      	nop
 800bf7c:	0800c055 	.word	0x0800c055
 800bf80:	0800c04d 	.word	0x0800c04d
 800bf84:	0800c04d 	.word	0x0800c04d
 800bf88:	0800c04d 	.word	0x0800c04d
 800bf8c:	0800c04d 	.word	0x0800c04d
 800bf90:	0800c04d 	.word	0x0800c04d
 800bf94:	0800c04d 	.word	0x0800c04d
 800bf98:	0800c04d 	.word	0x0800c04d
 800bf9c:	0800c021 	.word	0x0800c021
 800bfa0:	0800c04d 	.word	0x0800c04d
 800bfa4:	0800c04d 	.word	0x0800c04d
 800bfa8:	0800c04d 	.word	0x0800c04d
 800bfac:	0800c04d 	.word	0x0800c04d
 800bfb0:	0800c04d 	.word	0x0800c04d
 800bfb4:	0800c04d 	.word	0x0800c04d
 800bfb8:	0800c04d 	.word	0x0800c04d
 800bfbc:	0800c037 	.word	0x0800c037
 800bfc0:	0800c04d 	.word	0x0800c04d
 800bfc4:	0800c04d 	.word	0x0800c04d
 800bfc8:	0800c04d 	.word	0x0800c04d
 800bfcc:	0800c04d 	.word	0x0800c04d
 800bfd0:	0800c04d 	.word	0x0800c04d
 800bfd4:	0800c04d 	.word	0x0800c04d
 800bfd8:	0800c04d 	.word	0x0800c04d
 800bfdc:	0800c055 	.word	0x0800c055
 800bfe0:	0800c04d 	.word	0x0800c04d
 800bfe4:	0800c04d 	.word	0x0800c04d
 800bfe8:	0800c04d 	.word	0x0800c04d
 800bfec:	0800c04d 	.word	0x0800c04d
 800bff0:	0800c04d 	.word	0x0800c04d
 800bff4:	0800c04d 	.word	0x0800c04d
 800bff8:	0800c04d 	.word	0x0800c04d
 800bffc:	0800c055 	.word	0x0800c055
 800c000:	0800c04d 	.word	0x0800c04d
 800c004:	0800c04d 	.word	0x0800c04d
 800c008:	0800c04d 	.word	0x0800c04d
 800c00c:	0800c04d 	.word	0x0800c04d
 800c010:	0800c04d 	.word	0x0800c04d
 800c014:	0800c04d 	.word	0x0800c04d
 800c018:	0800c04d 	.word	0x0800c04d
 800c01c:	0800c055 	.word	0x0800c055
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c020:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c024:	3308      	adds	r3, #8
 800c026:	2101      	movs	r1, #1
 800c028:	4618      	mov	r0, r3
 800c02a:	f001 fe95 	bl	800dd58 <RCCEx_PLL2_Config>
 800c02e:	4603      	mov	r3, r0
 800c030:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800c034:	e00f      	b.n	800c056 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c036:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c03a:	3328      	adds	r3, #40	@ 0x28
 800c03c:	2101      	movs	r1, #1
 800c03e:	4618      	mov	r0, r3
 800c040:	f001 ff3c 	bl	800debc <RCCEx_PLL3_Config>
 800c044:	4603      	mov	r3, r0
 800c046:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800c04a:	e004      	b.n	800c056 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c04c:	2301      	movs	r3, #1
 800c04e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c052:	e000      	b.n	800c056 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800c054:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c056:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d10a      	bne.n	800c074 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800c05e:	4bbf      	ldr	r3, [pc, #764]	@ (800c35c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c060:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c062:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800c066:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c06a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c06c:	4abb      	ldr	r2, [pc, #748]	@ (800c35c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c06e:	430b      	orrs	r3, r1
 800c070:	6553      	str	r3, [r2, #84]	@ 0x54
 800c072:	e003      	b.n	800c07c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c074:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c078:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800c07c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c080:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c084:	f002 0302 	and.w	r3, r2, #2
 800c088:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c08c:	2300      	movs	r3, #0
 800c08e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800c092:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800c096:	460b      	mov	r3, r1
 800c098:	4313      	orrs	r3, r2
 800c09a:	d041      	beq.n	800c120 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800c09c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c0a2:	2b05      	cmp	r3, #5
 800c0a4:	d824      	bhi.n	800c0f0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800c0a6:	a201      	add	r2, pc, #4	@ (adr r2, 800c0ac <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800c0a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0ac:	0800c0f9 	.word	0x0800c0f9
 800c0b0:	0800c0c5 	.word	0x0800c0c5
 800c0b4:	0800c0db 	.word	0x0800c0db
 800c0b8:	0800c0f9 	.word	0x0800c0f9
 800c0bc:	0800c0f9 	.word	0x0800c0f9
 800c0c0:	0800c0f9 	.word	0x0800c0f9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c0c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0c8:	3308      	adds	r3, #8
 800c0ca:	2101      	movs	r1, #1
 800c0cc:	4618      	mov	r0, r3
 800c0ce:	f001 fe43 	bl	800dd58 <RCCEx_PLL2_Config>
 800c0d2:	4603      	mov	r3, r0
 800c0d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800c0d8:	e00f      	b.n	800c0fa <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c0da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c0de:	3328      	adds	r3, #40	@ 0x28
 800c0e0:	2101      	movs	r1, #1
 800c0e2:	4618      	mov	r0, r3
 800c0e4:	f001 feea 	bl	800debc <RCCEx_PLL3_Config>
 800c0e8:	4603      	mov	r3, r0
 800c0ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800c0ee:	e004      	b.n	800c0fa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c0f0:	2301      	movs	r3, #1
 800c0f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c0f6:	e000      	b.n	800c0fa <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800c0f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c0fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d10a      	bne.n	800c118 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800c102:	4b96      	ldr	r3, [pc, #600]	@ (800c35c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c104:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c106:	f023 0107 	bic.w	r1, r3, #7
 800c10a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c10e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c110:	4a92      	ldr	r2, [pc, #584]	@ (800c35c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c112:	430b      	orrs	r3, r1
 800c114:	6553      	str	r3, [r2, #84]	@ 0x54
 800c116:	e003      	b.n	800c120 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c118:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c11c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c120:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c124:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c128:	f002 0304 	and.w	r3, r2, #4
 800c12c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c130:	2300      	movs	r3, #0
 800c132:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c136:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800c13a:	460b      	mov	r3, r1
 800c13c:	4313      	orrs	r3, r2
 800c13e:	d044      	beq.n	800c1ca <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800c140:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c144:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c148:	2b05      	cmp	r3, #5
 800c14a:	d825      	bhi.n	800c198 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800c14c:	a201      	add	r2, pc, #4	@ (adr r2, 800c154 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800c14e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c152:	bf00      	nop
 800c154:	0800c1a1 	.word	0x0800c1a1
 800c158:	0800c16d 	.word	0x0800c16d
 800c15c:	0800c183 	.word	0x0800c183
 800c160:	0800c1a1 	.word	0x0800c1a1
 800c164:	0800c1a1 	.word	0x0800c1a1
 800c168:	0800c1a1 	.word	0x0800c1a1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c16c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c170:	3308      	adds	r3, #8
 800c172:	2101      	movs	r1, #1
 800c174:	4618      	mov	r0, r3
 800c176:	f001 fdef 	bl	800dd58 <RCCEx_PLL2_Config>
 800c17a:	4603      	mov	r3, r0
 800c17c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800c180:	e00f      	b.n	800c1a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c182:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c186:	3328      	adds	r3, #40	@ 0x28
 800c188:	2101      	movs	r1, #1
 800c18a:	4618      	mov	r0, r3
 800c18c:	f001 fe96 	bl	800debc <RCCEx_PLL3_Config>
 800c190:	4603      	mov	r3, r0
 800c192:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800c196:	e004      	b.n	800c1a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c198:	2301      	movs	r3, #1
 800c19a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c19e:	e000      	b.n	800c1a2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800c1a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c1a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d10b      	bne.n	800c1c2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c1aa:	4b6c      	ldr	r3, [pc, #432]	@ (800c35c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c1ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c1ae:	f023 0107 	bic.w	r1, r3, #7
 800c1b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c1ba:	4a68      	ldr	r2, [pc, #416]	@ (800c35c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c1bc:	430b      	orrs	r3, r1
 800c1be:	6593      	str	r3, [r2, #88]	@ 0x58
 800c1c0:	e003      	b.n	800c1ca <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c1c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c1c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c1ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1d2:	f002 0320 	and.w	r3, r2, #32
 800c1d6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800c1da:	2300      	movs	r3, #0
 800c1dc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c1e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800c1e4:	460b      	mov	r3, r1
 800c1e6:	4313      	orrs	r3, r2
 800c1e8:	d055      	beq.n	800c296 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800c1ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c1ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c1f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c1f6:	d033      	beq.n	800c260 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800c1f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c1fc:	d82c      	bhi.n	800c258 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800c1fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c202:	d02f      	beq.n	800c264 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800c204:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c208:	d826      	bhi.n	800c258 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800c20a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c20e:	d02b      	beq.n	800c268 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800c210:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800c214:	d820      	bhi.n	800c258 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800c216:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c21a:	d012      	beq.n	800c242 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800c21c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c220:	d81a      	bhi.n	800c258 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800c222:	2b00      	cmp	r3, #0
 800c224:	d022      	beq.n	800c26c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800c226:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c22a:	d115      	bne.n	800c258 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c22c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c230:	3308      	adds	r3, #8
 800c232:	2100      	movs	r1, #0
 800c234:	4618      	mov	r0, r3
 800c236:	f001 fd8f 	bl	800dd58 <RCCEx_PLL2_Config>
 800c23a:	4603      	mov	r3, r0
 800c23c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800c240:	e015      	b.n	800c26e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c242:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c246:	3328      	adds	r3, #40	@ 0x28
 800c248:	2102      	movs	r1, #2
 800c24a:	4618      	mov	r0, r3
 800c24c:	f001 fe36 	bl	800debc <RCCEx_PLL3_Config>
 800c250:	4603      	mov	r3, r0
 800c252:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800c256:	e00a      	b.n	800c26e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c258:	2301      	movs	r3, #1
 800c25a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c25e:	e006      	b.n	800c26e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800c260:	bf00      	nop
 800c262:	e004      	b.n	800c26e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800c264:	bf00      	nop
 800c266:	e002      	b.n	800c26e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800c268:	bf00      	nop
 800c26a:	e000      	b.n	800c26e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800c26c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c26e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c272:	2b00      	cmp	r3, #0
 800c274:	d10b      	bne.n	800c28e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c276:	4b39      	ldr	r3, [pc, #228]	@ (800c35c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c278:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c27a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800c27e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c282:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c286:	4a35      	ldr	r2, [pc, #212]	@ (800c35c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c288:	430b      	orrs	r3, r1
 800c28a:	6553      	str	r3, [r2, #84]	@ 0x54
 800c28c:	e003      	b.n	800c296 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c28e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c292:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800c296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c29a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c29e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800c2a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800c2ac:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800c2b0:	460b      	mov	r3, r1
 800c2b2:	4313      	orrs	r3, r2
 800c2b4:	d058      	beq.n	800c368 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800c2b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c2be:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800c2c2:	d033      	beq.n	800c32c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800c2c4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800c2c8:	d82c      	bhi.n	800c324 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800c2ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c2ce:	d02f      	beq.n	800c330 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800c2d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c2d4:	d826      	bhi.n	800c324 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800c2d6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c2da:	d02b      	beq.n	800c334 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800c2dc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c2e0:	d820      	bhi.n	800c324 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800c2e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c2e6:	d012      	beq.n	800c30e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800c2e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c2ec:	d81a      	bhi.n	800c324 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d022      	beq.n	800c338 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800c2f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c2f6:	d115      	bne.n	800c324 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c2f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c2fc:	3308      	adds	r3, #8
 800c2fe:	2100      	movs	r1, #0
 800c300:	4618      	mov	r0, r3
 800c302:	f001 fd29 	bl	800dd58 <RCCEx_PLL2_Config>
 800c306:	4603      	mov	r3, r0
 800c308:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800c30c:	e015      	b.n	800c33a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c30e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c312:	3328      	adds	r3, #40	@ 0x28
 800c314:	2102      	movs	r1, #2
 800c316:	4618      	mov	r0, r3
 800c318:	f001 fdd0 	bl	800debc <RCCEx_PLL3_Config>
 800c31c:	4603      	mov	r3, r0
 800c31e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800c322:	e00a      	b.n	800c33a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c324:	2301      	movs	r3, #1
 800c326:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c32a:	e006      	b.n	800c33a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c32c:	bf00      	nop
 800c32e:	e004      	b.n	800c33a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c330:	bf00      	nop
 800c332:	e002      	b.n	800c33a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c334:	bf00      	nop
 800c336:	e000      	b.n	800c33a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800c338:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c33a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d10e      	bne.n	800c360 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c342:	4b06      	ldr	r3, [pc, #24]	@ (800c35c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c346:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800c34a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c34e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800c352:	4a02      	ldr	r2, [pc, #8]	@ (800c35c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800c354:	430b      	orrs	r3, r1
 800c356:	6593      	str	r3, [r2, #88]	@ 0x58
 800c358:	e006      	b.n	800c368 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800c35a:	bf00      	nop
 800c35c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c360:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c364:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800c368:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c36c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c370:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800c374:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800c378:	2300      	movs	r3, #0
 800c37a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800c37e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800c382:	460b      	mov	r3, r1
 800c384:	4313      	orrs	r3, r2
 800c386:	d055      	beq.n	800c434 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800c388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c38c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c390:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800c394:	d033      	beq.n	800c3fe <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800c396:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800c39a:	d82c      	bhi.n	800c3f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c39c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c3a0:	d02f      	beq.n	800c402 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800c3a2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c3a6:	d826      	bhi.n	800c3f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c3a8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800c3ac:	d02b      	beq.n	800c406 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800c3ae:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800c3b2:	d820      	bhi.n	800c3f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c3b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c3b8:	d012      	beq.n	800c3e0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800c3ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800c3be:	d81a      	bhi.n	800c3f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d022      	beq.n	800c40a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800c3c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c3c8:	d115      	bne.n	800c3f6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c3ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3ce:	3308      	adds	r3, #8
 800c3d0:	2100      	movs	r1, #0
 800c3d2:	4618      	mov	r0, r3
 800c3d4:	f001 fcc0 	bl	800dd58 <RCCEx_PLL2_Config>
 800c3d8:	4603      	mov	r3, r0
 800c3da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c3de:	e015      	b.n	800c40c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c3e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c3e4:	3328      	adds	r3, #40	@ 0x28
 800c3e6:	2102      	movs	r1, #2
 800c3e8:	4618      	mov	r0, r3
 800c3ea:	f001 fd67 	bl	800debc <RCCEx_PLL3_Config>
 800c3ee:	4603      	mov	r3, r0
 800c3f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800c3f4:	e00a      	b.n	800c40c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c3f6:	2301      	movs	r3, #1
 800c3f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c3fc:	e006      	b.n	800c40c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c3fe:	bf00      	nop
 800c400:	e004      	b.n	800c40c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c402:	bf00      	nop
 800c404:	e002      	b.n	800c40c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c406:	bf00      	nop
 800c408:	e000      	b.n	800c40c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800c40a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c40c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c410:	2b00      	cmp	r3, #0
 800c412:	d10b      	bne.n	800c42c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800c414:	4ba1      	ldr	r3, [pc, #644]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c416:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c418:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800c41c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c420:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800c424:	4a9d      	ldr	r2, [pc, #628]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c426:	430b      	orrs	r3, r1
 800c428:	6593      	str	r3, [r2, #88]	@ 0x58
 800c42a:	e003      	b.n	800c434 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c42c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c430:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800c434:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c43c:	f002 0308 	and.w	r3, r2, #8
 800c440:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800c444:	2300      	movs	r3, #0
 800c446:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c44a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800c44e:	460b      	mov	r3, r1
 800c450:	4313      	orrs	r3, r2
 800c452:	d01e      	beq.n	800c492 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800c454:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c458:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c45c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c460:	d10c      	bne.n	800c47c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c462:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c466:	3328      	adds	r3, #40	@ 0x28
 800c468:	2102      	movs	r1, #2
 800c46a:	4618      	mov	r0, r3
 800c46c:	f001 fd26 	bl	800debc <RCCEx_PLL3_Config>
 800c470:	4603      	mov	r3, r0
 800c472:	2b00      	cmp	r3, #0
 800c474:	d002      	beq.n	800c47c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800c476:	2301      	movs	r3, #1
 800c478:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800c47c:	4b87      	ldr	r3, [pc, #540]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c47e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c480:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c484:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c488:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c48c:	4a83      	ldr	r2, [pc, #524]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c48e:	430b      	orrs	r3, r1
 800c490:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c49a:	f002 0310 	and.w	r3, r2, #16
 800c49e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800c4a8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800c4ac:	460b      	mov	r3, r1
 800c4ae:	4313      	orrs	r3, r2
 800c4b0:	d01e      	beq.n	800c4f0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800c4b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c4ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c4be:	d10c      	bne.n	800c4da <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c4c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4c4:	3328      	adds	r3, #40	@ 0x28
 800c4c6:	2102      	movs	r1, #2
 800c4c8:	4618      	mov	r0, r3
 800c4ca:	f001 fcf7 	bl	800debc <RCCEx_PLL3_Config>
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d002      	beq.n	800c4da <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800c4d4:	2301      	movs	r3, #1
 800c4d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c4da:	4b70      	ldr	r3, [pc, #448]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c4dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c4de:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c4e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c4ea:	4a6c      	ldr	r2, [pc, #432]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c4ec:	430b      	orrs	r3, r1
 800c4ee:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c4f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c4f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4f8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800c4fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c500:	2300      	movs	r3, #0
 800c502:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c506:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800c50a:	460b      	mov	r3, r1
 800c50c:	4313      	orrs	r3, r2
 800c50e:	d03e      	beq.n	800c58e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800c510:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c514:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c518:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c51c:	d022      	beq.n	800c564 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800c51e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c522:	d81b      	bhi.n	800c55c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800c524:	2b00      	cmp	r3, #0
 800c526:	d003      	beq.n	800c530 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800c528:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c52c:	d00b      	beq.n	800c546 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800c52e:	e015      	b.n	800c55c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c530:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c534:	3308      	adds	r3, #8
 800c536:	2100      	movs	r1, #0
 800c538:	4618      	mov	r0, r3
 800c53a:	f001 fc0d 	bl	800dd58 <RCCEx_PLL2_Config>
 800c53e:	4603      	mov	r3, r0
 800c540:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c544:	e00f      	b.n	800c566 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c546:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c54a:	3328      	adds	r3, #40	@ 0x28
 800c54c:	2102      	movs	r1, #2
 800c54e:	4618      	mov	r0, r3
 800c550:	f001 fcb4 	bl	800debc <RCCEx_PLL3_Config>
 800c554:	4603      	mov	r3, r0
 800c556:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800c55a:	e004      	b.n	800c566 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c55c:	2301      	movs	r3, #1
 800c55e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c562:	e000      	b.n	800c566 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800c564:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c566:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	d10b      	bne.n	800c586 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c56e:	4b4b      	ldr	r3, [pc, #300]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c570:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c572:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800c576:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c57a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800c57e:	4a47      	ldr	r2, [pc, #284]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c580:	430b      	orrs	r3, r1
 800c582:	6593      	str	r3, [r2, #88]	@ 0x58
 800c584:	e003      	b.n	800c58e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c586:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c58a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c58e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c592:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c596:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800c59a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c59c:	2300      	movs	r3, #0
 800c59e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c5a0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800c5a4:	460b      	mov	r3, r1
 800c5a6:	4313      	orrs	r3, r2
 800c5a8:	d03b      	beq.n	800c622 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800c5aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c5b2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c5b6:	d01f      	beq.n	800c5f8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800c5b8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800c5bc:	d818      	bhi.n	800c5f0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800c5be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c5c2:	d003      	beq.n	800c5cc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800c5c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c5c8:	d007      	beq.n	800c5da <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800c5ca:	e011      	b.n	800c5f0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c5cc:	4b33      	ldr	r3, [pc, #204]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c5ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5d0:	4a32      	ldr	r2, [pc, #200]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c5d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c5d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800c5d8:	e00f      	b.n	800c5fa <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c5da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c5de:	3328      	adds	r3, #40	@ 0x28
 800c5e0:	2101      	movs	r1, #1
 800c5e2:	4618      	mov	r0, r3
 800c5e4:	f001 fc6a 	bl	800debc <RCCEx_PLL3_Config>
 800c5e8:	4603      	mov	r3, r0
 800c5ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800c5ee:	e004      	b.n	800c5fa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c5f0:	2301      	movs	r3, #1
 800c5f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c5f6:	e000      	b.n	800c5fa <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800c5f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c5fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c5fe:	2b00      	cmp	r3, #0
 800c600:	d10b      	bne.n	800c61a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c602:	4b26      	ldr	r3, [pc, #152]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c604:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c606:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800c60a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c60e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c612:	4a22      	ldr	r2, [pc, #136]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c614:	430b      	orrs	r3, r1
 800c616:	6553      	str	r3, [r2, #84]	@ 0x54
 800c618:	e003      	b.n	800c622 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c61a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c61e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800c622:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c62a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800c62e:	673b      	str	r3, [r7, #112]	@ 0x70
 800c630:	2300      	movs	r3, #0
 800c632:	677b      	str	r3, [r7, #116]	@ 0x74
 800c634:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800c638:	460b      	mov	r3, r1
 800c63a:	4313      	orrs	r3, r2
 800c63c:	d034      	beq.n	800c6a8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800c63e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c642:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c644:	2b00      	cmp	r3, #0
 800c646:	d003      	beq.n	800c650 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800c648:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c64c:	d007      	beq.n	800c65e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800c64e:	e011      	b.n	800c674 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c650:	4b12      	ldr	r3, [pc, #72]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c654:	4a11      	ldr	r2, [pc, #68]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c656:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c65a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c65c:	e00e      	b.n	800c67c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c65e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c662:	3308      	adds	r3, #8
 800c664:	2102      	movs	r1, #2
 800c666:	4618      	mov	r0, r3
 800c668:	f001 fb76 	bl	800dd58 <RCCEx_PLL2_Config>
 800c66c:	4603      	mov	r3, r0
 800c66e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800c672:	e003      	b.n	800c67c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800c674:	2301      	movs	r3, #1
 800c676:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c67a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c67c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c680:	2b00      	cmp	r3, #0
 800c682:	d10d      	bne.n	800c6a0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800c684:	4b05      	ldr	r3, [pc, #20]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c686:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c688:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c68c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c690:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c692:	4a02      	ldr	r2, [pc, #8]	@ (800c69c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800c694:	430b      	orrs	r3, r1
 800c696:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c698:	e006      	b.n	800c6a8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800c69a:	bf00      	nop
 800c69c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c6a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c6a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c6a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6b0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800c6b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c6b6:	2300      	movs	r3, #0
 800c6b8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800c6ba:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800c6be:	460b      	mov	r3, r1
 800c6c0:	4313      	orrs	r3, r2
 800c6c2:	d00c      	beq.n	800c6de <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800c6c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6c8:	3328      	adds	r3, #40	@ 0x28
 800c6ca:	2102      	movs	r1, #2
 800c6cc:	4618      	mov	r0, r3
 800c6ce:	f001 fbf5 	bl	800debc <RCCEx_PLL3_Config>
 800c6d2:	4603      	mov	r3, r0
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d002      	beq.n	800c6de <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800c6d8:	2301      	movs	r3, #1
 800c6da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800c6de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6e6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800c6ea:	663b      	str	r3, [r7, #96]	@ 0x60
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	667b      	str	r3, [r7, #100]	@ 0x64
 800c6f0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800c6f4:	460b      	mov	r3, r1
 800c6f6:	4313      	orrs	r3, r2
 800c6f8:	d038      	beq.n	800c76c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800c6fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c6fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c702:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c706:	d018      	beq.n	800c73a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800c708:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c70c:	d811      	bhi.n	800c732 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800c70e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c712:	d014      	beq.n	800c73e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800c714:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c718:	d80b      	bhi.n	800c732 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800c71a:	2b00      	cmp	r3, #0
 800c71c:	d011      	beq.n	800c742 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800c71e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c722:	d106      	bne.n	800c732 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c724:	4bc3      	ldr	r3, [pc, #780]	@ (800ca34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c726:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c728:	4ac2      	ldr	r2, [pc, #776]	@ (800ca34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c72a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800c72e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800c730:	e008      	b.n	800c744 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800c732:	2301      	movs	r3, #1
 800c734:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800c738:	e004      	b.n	800c744 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c73a:	bf00      	nop
 800c73c:	e002      	b.n	800c744 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c73e:	bf00      	nop
 800c740:	e000      	b.n	800c744 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800c742:	bf00      	nop
    }

    if (ret == HAL_OK)
 800c744:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d10b      	bne.n	800c764 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c74c:	4bb9      	ldr	r3, [pc, #740]	@ (800ca34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c74e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c750:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c754:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c758:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c75c:	4ab5      	ldr	r2, [pc, #724]	@ (800ca34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c75e:	430b      	orrs	r3, r1
 800c760:	6553      	str	r3, [r2, #84]	@ 0x54
 800c762:	e003      	b.n	800c76c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c764:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c768:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c76c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c770:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c774:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800c778:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c77a:	2300      	movs	r3, #0
 800c77c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c77e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800c782:	460b      	mov	r3, r1
 800c784:	4313      	orrs	r3, r2
 800c786:	d009      	beq.n	800c79c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c788:	4baa      	ldr	r3, [pc, #680]	@ (800ca34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c78a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c78c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800c790:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c794:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c796:	4aa7      	ldr	r2, [pc, #668]	@ (800ca34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c798:	430b      	orrs	r3, r1
 800c79a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800c79c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7a4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800c7a8:	653b      	str	r3, [r7, #80]	@ 0x50
 800c7aa:	2300      	movs	r3, #0
 800c7ac:	657b      	str	r3, [r7, #84]	@ 0x54
 800c7ae:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800c7b2:	460b      	mov	r3, r1
 800c7b4:	4313      	orrs	r3, r2
 800c7b6:	d00a      	beq.n	800c7ce <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800c7b8:	4b9e      	ldr	r3, [pc, #632]	@ (800ca34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c7ba:	691b      	ldr	r3, [r3, #16]
 800c7bc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800c7c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7c4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800c7c8:	4a9a      	ldr	r2, [pc, #616]	@ (800ca34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c7ca:	430b      	orrs	r3, r1
 800c7cc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c7ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7d6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800c7da:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c7dc:	2300      	movs	r3, #0
 800c7de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c7e0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800c7e4:	460b      	mov	r3, r1
 800c7e6:	4313      	orrs	r3, r2
 800c7e8:	d009      	beq.n	800c7fe <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c7ea:	4b92      	ldr	r3, [pc, #584]	@ (800ca34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c7ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c7ee:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800c7f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c7f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c7f8:	4a8e      	ldr	r2, [pc, #568]	@ (800ca34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c7fa:	430b      	orrs	r3, r1
 800c7fc:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800c7fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c802:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c806:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800c80a:	643b      	str	r3, [r7, #64]	@ 0x40
 800c80c:	2300      	movs	r3, #0
 800c80e:	647b      	str	r3, [r7, #68]	@ 0x44
 800c810:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800c814:	460b      	mov	r3, r1
 800c816:	4313      	orrs	r3, r2
 800c818:	d00e      	beq.n	800c838 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c81a:	4b86      	ldr	r3, [pc, #536]	@ (800ca34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c81c:	691b      	ldr	r3, [r3, #16]
 800c81e:	4a85      	ldr	r2, [pc, #532]	@ (800ca34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c820:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800c824:	6113      	str	r3, [r2, #16]
 800c826:	4b83      	ldr	r3, [pc, #524]	@ (800ca34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c828:	6919      	ldr	r1, [r3, #16]
 800c82a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c82e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800c832:	4a80      	ldr	r2, [pc, #512]	@ (800ca34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c834:	430b      	orrs	r3, r1
 800c836:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c838:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c83c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c840:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800c844:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c846:	2300      	movs	r3, #0
 800c848:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c84a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800c84e:	460b      	mov	r3, r1
 800c850:	4313      	orrs	r3, r2
 800c852:	d009      	beq.n	800c868 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800c854:	4b77      	ldr	r3, [pc, #476]	@ (800ca34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c856:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c858:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800c85c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c860:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c862:	4a74      	ldr	r2, [pc, #464]	@ (800ca34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c864:	430b      	orrs	r3, r1
 800c866:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c868:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c86c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c870:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800c874:	633b      	str	r3, [r7, #48]	@ 0x30
 800c876:	2300      	movs	r3, #0
 800c878:	637b      	str	r3, [r7, #52]	@ 0x34
 800c87a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800c87e:	460b      	mov	r3, r1
 800c880:	4313      	orrs	r3, r2
 800c882:	d00a      	beq.n	800c89a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c884:	4b6b      	ldr	r3, [pc, #428]	@ (800ca34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c886:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c888:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800c88c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c890:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c894:	4a67      	ldr	r2, [pc, #412]	@ (800ca34 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800c896:	430b      	orrs	r3, r1
 800c898:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800c89a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c89e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8a2:	2100      	movs	r1, #0
 800c8a4:	62b9      	str	r1, [r7, #40]	@ 0x28
 800c8a6:	f003 0301 	and.w	r3, r3, #1
 800c8aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c8ac:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800c8b0:	460b      	mov	r3, r1
 800c8b2:	4313      	orrs	r3, r2
 800c8b4:	d011      	beq.n	800c8da <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800c8b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8ba:	3308      	adds	r3, #8
 800c8bc:	2100      	movs	r1, #0
 800c8be:	4618      	mov	r0, r3
 800c8c0:	f001 fa4a 	bl	800dd58 <RCCEx_PLL2_Config>
 800c8c4:	4603      	mov	r3, r0
 800c8c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c8ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d003      	beq.n	800c8da <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c8d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c8d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800c8da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8e2:	2100      	movs	r1, #0
 800c8e4:	6239      	str	r1, [r7, #32]
 800c8e6:	f003 0302 	and.w	r3, r3, #2
 800c8ea:	627b      	str	r3, [r7, #36]	@ 0x24
 800c8ec:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800c8f0:	460b      	mov	r3, r1
 800c8f2:	4313      	orrs	r3, r2
 800c8f4:	d011      	beq.n	800c91a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800c8f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c8fa:	3308      	adds	r3, #8
 800c8fc:	2101      	movs	r1, #1
 800c8fe:	4618      	mov	r0, r3
 800c900:	f001 fa2a 	bl	800dd58 <RCCEx_PLL2_Config>
 800c904:	4603      	mov	r3, r0
 800c906:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c90a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d003      	beq.n	800c91a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c912:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c916:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800c91a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c91e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c922:	2100      	movs	r1, #0
 800c924:	61b9      	str	r1, [r7, #24]
 800c926:	f003 0304 	and.w	r3, r3, #4
 800c92a:	61fb      	str	r3, [r7, #28]
 800c92c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800c930:	460b      	mov	r3, r1
 800c932:	4313      	orrs	r3, r2
 800c934:	d011      	beq.n	800c95a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800c936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c93a:	3308      	adds	r3, #8
 800c93c:	2102      	movs	r1, #2
 800c93e:	4618      	mov	r0, r3
 800c940:	f001 fa0a 	bl	800dd58 <RCCEx_PLL2_Config>
 800c944:	4603      	mov	r3, r0
 800c946:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c94a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d003      	beq.n	800c95a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c952:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c956:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800c95a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c95e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c962:	2100      	movs	r1, #0
 800c964:	6139      	str	r1, [r7, #16]
 800c966:	f003 0308 	and.w	r3, r3, #8
 800c96a:	617b      	str	r3, [r7, #20]
 800c96c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800c970:	460b      	mov	r3, r1
 800c972:	4313      	orrs	r3, r2
 800c974:	d011      	beq.n	800c99a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800c976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c97a:	3328      	adds	r3, #40	@ 0x28
 800c97c:	2100      	movs	r1, #0
 800c97e:	4618      	mov	r0, r3
 800c980:	f001 fa9c 	bl	800debc <RCCEx_PLL3_Config>
 800c984:	4603      	mov	r3, r0
 800c986:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800c98a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d003      	beq.n	800c99a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c992:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c996:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800c99a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c99e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9a2:	2100      	movs	r1, #0
 800c9a4:	60b9      	str	r1, [r7, #8]
 800c9a6:	f003 0310 	and.w	r3, r3, #16
 800c9aa:	60fb      	str	r3, [r7, #12]
 800c9ac:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800c9b0:	460b      	mov	r3, r1
 800c9b2:	4313      	orrs	r3, r2
 800c9b4:	d011      	beq.n	800c9da <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800c9b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9ba:	3328      	adds	r3, #40	@ 0x28
 800c9bc:	2101      	movs	r1, #1
 800c9be:	4618      	mov	r0, r3
 800c9c0:	f001 fa7c 	bl	800debc <RCCEx_PLL3_Config>
 800c9c4:	4603      	mov	r3, r0
 800c9c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800c9ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d003      	beq.n	800c9da <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c9d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800c9d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800c9da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9e2:	2100      	movs	r1, #0
 800c9e4:	6039      	str	r1, [r7, #0]
 800c9e6:	f003 0320 	and.w	r3, r3, #32
 800c9ea:	607b      	str	r3, [r7, #4]
 800c9ec:	e9d7 1200 	ldrd	r1, r2, [r7]
 800c9f0:	460b      	mov	r3, r1
 800c9f2:	4313      	orrs	r3, r2
 800c9f4:	d011      	beq.n	800ca1a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800c9f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800c9fa:	3328      	adds	r3, #40	@ 0x28
 800c9fc:	2102      	movs	r1, #2
 800c9fe:	4618      	mov	r0, r3
 800ca00:	f001 fa5c 	bl	800debc <RCCEx_PLL3_Config>
 800ca04:	4603      	mov	r3, r0
 800ca06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800ca0a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d003      	beq.n	800ca1a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ca12:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ca16:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800ca1a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d101      	bne.n	800ca26 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800ca22:	2300      	movs	r3, #0
 800ca24:	e000      	b.n	800ca28 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800ca26:	2301      	movs	r3, #1
}
 800ca28:	4618      	mov	r0, r3
 800ca2a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800ca2e:	46bd      	mov	sp, r7
 800ca30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ca34:	58024400 	.word	0x58024400

0800ca38 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800ca38:	b580      	push	{r7, lr}
 800ca3a:	b090      	sub	sp, #64	@ 0x40
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800ca42:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ca46:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 800ca4a:	430b      	orrs	r3, r1
 800ca4c:	f040 8094 	bne.w	800cb78 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800ca50:	4b9e      	ldr	r3, [pc, #632]	@ (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ca52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ca54:	f003 0307 	and.w	r3, r3, #7
 800ca58:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800ca5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca5c:	2b04      	cmp	r3, #4
 800ca5e:	f200 8087 	bhi.w	800cb70 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800ca62:	a201      	add	r2, pc, #4	@ (adr r2, 800ca68 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800ca64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca68:	0800ca7d 	.word	0x0800ca7d
 800ca6c:	0800caa5 	.word	0x0800caa5
 800ca70:	0800cacd 	.word	0x0800cacd
 800ca74:	0800cb69 	.word	0x0800cb69
 800ca78:	0800caf5 	.word	0x0800caf5
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ca7c:	4b93      	ldr	r3, [pc, #588]	@ (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ca84:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ca88:	d108      	bne.n	800ca9c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ca8a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ca8e:	4618      	mov	r0, r3
 800ca90:	f001 f810 	bl	800dab4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ca94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ca98:	f000 bd45 	b.w	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ca9c:	2300      	movs	r3, #0
 800ca9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800caa0:	f000 bd41 	b.w	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800caa4:	4b89      	ldr	r3, [pc, #548]	@ (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800caac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cab0:	d108      	bne.n	800cac4 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cab2:	f107 0318 	add.w	r3, r7, #24
 800cab6:	4618      	mov	r0, r3
 800cab8:	f000 fd54 	bl	800d564 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cabc:	69bb      	ldr	r3, [r7, #24]
 800cabe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cac0:	f000 bd31 	b.w	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cac4:	2300      	movs	r3, #0
 800cac6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cac8:	f000 bd2d 	b.w	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cacc:	4b7f      	ldr	r3, [pc, #508]	@ (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cad4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cad8:	d108      	bne.n	800caec <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cada:	f107 030c 	add.w	r3, r7, #12
 800cade:	4618      	mov	r0, r3
 800cae0:	f000 fe94 	bl	800d80c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cae4:	68fb      	ldr	r3, [r7, #12]
 800cae6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cae8:	f000 bd1d 	b.w	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800caec:	2300      	movs	r3, #0
 800caee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800caf0:	f000 bd19 	b.w	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800caf4:	4b75      	ldr	r3, [pc, #468]	@ (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800caf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800caf8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800cafc:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cafe:	4b73      	ldr	r3, [pc, #460]	@ (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	f003 0304 	and.w	r3, r3, #4
 800cb06:	2b04      	cmp	r3, #4
 800cb08:	d10c      	bne.n	800cb24 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800cb0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d109      	bne.n	800cb24 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cb10:	4b6e      	ldr	r3, [pc, #440]	@ (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	08db      	lsrs	r3, r3, #3
 800cb16:	f003 0303 	and.w	r3, r3, #3
 800cb1a:	4a6d      	ldr	r2, [pc, #436]	@ (800ccd0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800cb1c:	fa22 f303 	lsr.w	r3, r2, r3
 800cb20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cb22:	e01f      	b.n	800cb64 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cb24:	4b69      	ldr	r3, [pc, #420]	@ (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cb2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cb30:	d106      	bne.n	800cb40 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800cb32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb34:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cb38:	d102      	bne.n	800cb40 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cb3a:	4b66      	ldr	r3, [pc, #408]	@ (800ccd4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800cb3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cb3e:	e011      	b.n	800cb64 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cb40:	4b62      	ldr	r3, [pc, #392]	@ (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cb48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cb4c:	d106      	bne.n	800cb5c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800cb4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb50:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cb54:	d102      	bne.n	800cb5c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cb56:	4b60      	ldr	r3, [pc, #384]	@ (800ccd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800cb58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cb5a:	e003      	b.n	800cb64 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800cb60:	f000 bce1 	b.w	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cb64:	f000 bcdf 	b.w	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800cb68:	4b5c      	ldr	r3, [pc, #368]	@ (800ccdc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800cb6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cb6c:	f000 bcdb 	b.w	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800cb70:	2300      	movs	r3, #0
 800cb72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cb74:	f000 bcd7 	b.w	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800cb78:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cb7c:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800cb80:	430b      	orrs	r3, r1
 800cb82:	f040 80ad 	bne.w	800cce0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 800cb86:	4b51      	ldr	r3, [pc, #324]	@ (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cb88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cb8a:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800cb8e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800cb90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cb96:	d056      	beq.n	800cc46 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 800cb98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cb9e:	f200 8090 	bhi.w	800ccc2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800cba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cba4:	2bc0      	cmp	r3, #192	@ 0xc0
 800cba6:	f000 8088 	beq.w	800ccba <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 800cbaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbac:	2bc0      	cmp	r3, #192	@ 0xc0
 800cbae:	f200 8088 	bhi.w	800ccc2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800cbb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbb4:	2b80      	cmp	r3, #128	@ 0x80
 800cbb6:	d032      	beq.n	800cc1e <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800cbb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbba:	2b80      	cmp	r3, #128	@ 0x80
 800cbbc:	f200 8081 	bhi.w	800ccc2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 800cbc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d003      	beq.n	800cbce <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 800cbc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cbc8:	2b40      	cmp	r3, #64	@ 0x40
 800cbca:	d014      	beq.n	800cbf6 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 800cbcc:	e079      	b.n	800ccc2 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cbce:	4b3f      	ldr	r3, [pc, #252]	@ (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cbd6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cbda:	d108      	bne.n	800cbee <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cbdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cbe0:	4618      	mov	r0, r3
 800cbe2:	f000 ff67 	bl	800dab4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cbe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbe8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cbea:	f000 bc9c 	b.w	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cbee:	2300      	movs	r3, #0
 800cbf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cbf2:	f000 bc98 	b.w	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cbf6:	4b35      	ldr	r3, [pc, #212]	@ (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cbfe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cc02:	d108      	bne.n	800cc16 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cc04:	f107 0318 	add.w	r3, r7, #24
 800cc08:	4618      	mov	r0, r3
 800cc0a:	f000 fcab 	bl	800d564 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cc0e:	69bb      	ldr	r3, [r7, #24]
 800cc10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc12:	f000 bc88 	b.w	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cc16:	2300      	movs	r3, #0
 800cc18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cc1a:	f000 bc84 	b.w	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cc1e:	4b2b      	ldr	r3, [pc, #172]	@ (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cc26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cc2a:	d108      	bne.n	800cc3e <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cc2c:	f107 030c 	add.w	r3, r7, #12
 800cc30:	4618      	mov	r0, r3
 800cc32:	f000 fdeb 	bl	800d80c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cc3a:	f000 bc74 	b.w	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cc3e:	2300      	movs	r3, #0
 800cc40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cc42:	f000 bc70 	b.w	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cc46:	4b21      	ldr	r3, [pc, #132]	@ (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cc48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cc4a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800cc4e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cc50:	4b1e      	ldr	r3, [pc, #120]	@ (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	f003 0304 	and.w	r3, r3, #4
 800cc58:	2b04      	cmp	r3, #4
 800cc5a:	d10c      	bne.n	800cc76 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 800cc5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d109      	bne.n	800cc76 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cc62:	4b1a      	ldr	r3, [pc, #104]	@ (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	08db      	lsrs	r3, r3, #3
 800cc68:	f003 0303 	and.w	r3, r3, #3
 800cc6c:	4a18      	ldr	r2, [pc, #96]	@ (800ccd0 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800cc6e:	fa22 f303 	lsr.w	r3, r2, r3
 800cc72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cc74:	e01f      	b.n	800ccb6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cc76:	4b15      	ldr	r3, [pc, #84]	@ (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cc78:	681b      	ldr	r3, [r3, #0]
 800cc7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cc7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cc82:	d106      	bne.n	800cc92 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800cc84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc86:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cc8a:	d102      	bne.n	800cc92 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cc8c:	4b11      	ldr	r3, [pc, #68]	@ (800ccd4 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 800cc8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cc90:	e011      	b.n	800ccb6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cc92:	4b0e      	ldr	r3, [pc, #56]	@ (800cccc <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800cc94:	681b      	ldr	r3, [r3, #0]
 800cc96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cc9a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cc9e:	d106      	bne.n	800ccae <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 800cca0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cca2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cca6:	d102      	bne.n	800ccae <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cca8:	4b0b      	ldr	r3, [pc, #44]	@ (800ccd8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 800ccaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ccac:	e003      	b.n	800ccb6 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ccae:	2300      	movs	r3, #0
 800ccb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ccb2:	f000 bc38 	b.w	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ccb6:	f000 bc36 	b.w	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ccba:	4b08      	ldr	r3, [pc, #32]	@ (800ccdc <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 800ccbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ccbe:	f000 bc32 	b.w	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800ccc2:	2300      	movs	r3, #0
 800ccc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ccc6:	f000 bc2e 	b.w	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ccca:	bf00      	nop
 800cccc:	58024400 	.word	0x58024400
 800ccd0:	03d09000 	.word	0x03d09000
 800ccd4:	003d0900 	.word	0x003d0900
 800ccd8:	017d7840 	.word	0x017d7840
 800ccdc:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800cce0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cce4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800cce8:	430b      	orrs	r3, r1
 800ccea:	f040 809c 	bne.w	800ce26 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800ccee:	4b9e      	ldr	r3, [pc, #632]	@ (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ccf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ccf2:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800ccf6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800ccf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ccfa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ccfe:	d054      	beq.n	800cdaa <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 800cd00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd02:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800cd06:	f200 808b 	bhi.w	800ce20 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800cd0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd0c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800cd10:	f000 8083 	beq.w	800ce1a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800cd14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd16:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800cd1a:	f200 8081 	bhi.w	800ce20 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800cd1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd20:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cd24:	d02f      	beq.n	800cd86 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800cd26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd28:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cd2c:	d878      	bhi.n	800ce20 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 800cd2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d004      	beq.n	800cd3e <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800cd34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd36:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cd3a:	d012      	beq.n	800cd62 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 800cd3c:	e070      	b.n	800ce20 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cd3e:	4b8a      	ldr	r3, [pc, #552]	@ (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cd46:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cd4a:	d107      	bne.n	800cd5c <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cd4c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cd50:	4618      	mov	r0, r3
 800cd52:	f000 feaf 	bl	800dab4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cd56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd5a:	e3e4      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cd5c:	2300      	movs	r3, #0
 800cd5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cd60:	e3e1      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cd62:	4b81      	ldr	r3, [pc, #516]	@ (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cd6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cd6e:	d107      	bne.n	800cd80 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cd70:	f107 0318 	add.w	r3, r7, #24
 800cd74:	4618      	mov	r0, r3
 800cd76:	f000 fbf5 	bl	800d564 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cd7a:	69bb      	ldr	r3, [r7, #24]
 800cd7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cd7e:	e3d2      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cd80:	2300      	movs	r3, #0
 800cd82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cd84:	e3cf      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cd86:	4b78      	ldr	r3, [pc, #480]	@ (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800cd8e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cd92:	d107      	bne.n	800cda4 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cd94:	f107 030c 	add.w	r3, r7, #12
 800cd98:	4618      	mov	r0, r3
 800cd9a:	f000 fd37 	bl	800d80c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cda2:	e3c0      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cda4:	2300      	movs	r3, #0
 800cda6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cda8:	e3bd      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cdaa:	4b6f      	ldr	r3, [pc, #444]	@ (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cdac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cdae:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800cdb2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cdb4:	4b6c      	ldr	r3, [pc, #432]	@ (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	f003 0304 	and.w	r3, r3, #4
 800cdbc:	2b04      	cmp	r3, #4
 800cdbe:	d10c      	bne.n	800cdda <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 800cdc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d109      	bne.n	800cdda <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cdc6:	4b68      	ldr	r3, [pc, #416]	@ (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	08db      	lsrs	r3, r3, #3
 800cdcc:	f003 0303 	and.w	r3, r3, #3
 800cdd0:	4a66      	ldr	r2, [pc, #408]	@ (800cf6c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800cdd2:	fa22 f303 	lsr.w	r3, r2, r3
 800cdd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cdd8:	e01e      	b.n	800ce18 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cdda:	4b63      	ldr	r3, [pc, #396]	@ (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cde2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cde6:	d106      	bne.n	800cdf6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 800cde8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cdea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cdee:	d102      	bne.n	800cdf6 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cdf0:	4b5f      	ldr	r3, [pc, #380]	@ (800cf70 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800cdf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cdf4:	e010      	b.n	800ce18 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cdf6:	4b5c      	ldr	r3, [pc, #368]	@ (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cdfe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ce02:	d106      	bne.n	800ce12 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 800ce04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce06:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ce0a:	d102      	bne.n	800ce12 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800ce0c:	4b59      	ldr	r3, [pc, #356]	@ (800cf74 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800ce0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ce10:	e002      	b.n	800ce18 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800ce12:	2300      	movs	r3, #0
 800ce14:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800ce16:	e386      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800ce18:	e385      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800ce1a:	4b57      	ldr	r3, [pc, #348]	@ (800cf78 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800ce1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce1e:	e382      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800ce20:	2300      	movs	r3, #0
 800ce22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800ce24:	e37f      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800ce26:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ce2a:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 800ce2e:	430b      	orrs	r3, r1
 800ce30:	f040 80a7 	bne.w	800cf82 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800ce34:	4b4c      	ldr	r3, [pc, #304]	@ (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ce36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ce38:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800ce3c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 800ce3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce40:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ce44:	d055      	beq.n	800cef2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 800ce46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce48:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ce4c:	f200 8096 	bhi.w	800cf7c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800ce50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce52:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ce56:	f000 8084 	beq.w	800cf62 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 800ce5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce5c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ce60:	f200 808c 	bhi.w	800cf7c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800ce64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce66:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ce6a:	d030      	beq.n	800cece <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 800ce6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce6e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ce72:	f200 8083 	bhi.w	800cf7c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 800ce76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce78:	2b00      	cmp	r3, #0
 800ce7a:	d004      	beq.n	800ce86 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800ce7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce7e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ce82:	d012      	beq.n	800ceaa <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800ce84:	e07a      	b.n	800cf7c <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ce86:	4b38      	ldr	r3, [pc, #224]	@ (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800ce8e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ce92:	d107      	bne.n	800cea4 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ce94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800ce98:	4618      	mov	r0, r3
 800ce9a:	f000 fe0b 	bl	800dab4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ce9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cea0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cea2:	e340      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cea4:	2300      	movs	r3, #0
 800cea6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cea8:	e33d      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ceaa:	4b2f      	ldr	r3, [pc, #188]	@ (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ceb2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ceb6:	d107      	bne.n	800cec8 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ceb8:	f107 0318 	add.w	r3, r7, #24
 800cebc:	4618      	mov	r0, r3
 800cebe:	f000 fb51 	bl	800d564 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800cec2:	69bb      	ldr	r3, [r7, #24]
 800cec4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cec6:	e32e      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cec8:	2300      	movs	r3, #0
 800ceca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cecc:	e32b      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cece:	4b26      	ldr	r3, [pc, #152]	@ (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ced6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ceda:	d107      	bne.n	800ceec <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cedc:	f107 030c 	add.w	r3, r7, #12
 800cee0:	4618      	mov	r0, r3
 800cee2:	f000 fc93 	bl	800d80c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800cee6:	68fb      	ldr	r3, [r7, #12]
 800cee8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800ceea:	e31c      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800ceec:	2300      	movs	r3, #0
 800ceee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cef0:	e319      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800cef2:	4b1d      	ldr	r3, [pc, #116]	@ (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800cef6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800cefa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800cefc:	4b1a      	ldr	r3, [pc, #104]	@ (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	f003 0304 	and.w	r3, r3, #4
 800cf04:	2b04      	cmp	r3, #4
 800cf06:	d10c      	bne.n	800cf22 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800cf08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d109      	bne.n	800cf22 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cf0e:	4b16      	ldr	r3, [pc, #88]	@ (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	08db      	lsrs	r3, r3, #3
 800cf14:	f003 0303 	and.w	r3, r3, #3
 800cf18:	4a14      	ldr	r2, [pc, #80]	@ (800cf6c <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800cf1a:	fa22 f303 	lsr.w	r3, r2, r3
 800cf1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cf20:	e01e      	b.n	800cf60 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800cf22:	4b11      	ldr	r3, [pc, #68]	@ (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cf24:	681b      	ldr	r3, [r3, #0]
 800cf26:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cf2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cf2e:	d106      	bne.n	800cf3e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 800cf30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cf36:	d102      	bne.n	800cf3e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800cf38:	4b0d      	ldr	r3, [pc, #52]	@ (800cf70 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 800cf3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cf3c:	e010      	b.n	800cf60 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cf3e:	4b0a      	ldr	r3, [pc, #40]	@ (800cf68 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cf46:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800cf4a:	d106      	bne.n	800cf5a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 800cf4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cf52:	d102      	bne.n	800cf5a <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800cf54:	4b07      	ldr	r3, [pc, #28]	@ (800cf74 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 800cf56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cf58:	e002      	b.n	800cf60 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800cf5a:	2300      	movs	r3, #0
 800cf5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800cf5e:	e2e2      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cf60:	e2e1      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800cf62:	4b05      	ldr	r3, [pc, #20]	@ (800cf78 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 800cf64:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf66:	e2de      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800cf68:	58024400 	.word	0x58024400
 800cf6c:	03d09000 	.word	0x03d09000
 800cf70:	003d0900 	.word	0x003d0900
 800cf74:	017d7840 	.word	0x017d7840
 800cf78:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 800cf7c:	2300      	movs	r3, #0
 800cf7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf80:	e2d1      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800cf82:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cf86:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800cf8a:	430b      	orrs	r3, r1
 800cf8c:	f040 809c 	bne.w	800d0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800cf90:	4b93      	ldr	r3, [pc, #588]	@ (800d1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cf92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800cf94:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800cf98:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800cf9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf9c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cfa0:	d054      	beq.n	800d04c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800cfa2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfa4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800cfa8:	f200 808b 	bhi.w	800d0c2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800cfac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cfb2:	f000 8083 	beq.w	800d0bc <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 800cfb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfb8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800cfbc:	f200 8081 	bhi.w	800d0c2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800cfc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cfc6:	d02f      	beq.n	800d028 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 800cfc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cfce:	d878      	bhi.n	800d0c2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 800cfd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d004      	beq.n	800cfe0 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 800cfd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cfdc:	d012      	beq.n	800d004 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 800cfde:	e070      	b.n	800d0c2 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cfe0:	4b7f      	ldr	r3, [pc, #508]	@ (800d1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800cfe2:	681b      	ldr	r3, [r3, #0]
 800cfe4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800cfe8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800cfec:	d107      	bne.n	800cffe <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cfee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cff2:	4618      	mov	r0, r3
 800cff4:	f000 fd5e 	bl	800dab4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800cffc:	e293      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800cffe:	2300      	movs	r3, #0
 800d000:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d002:	e290      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d004:	4b76      	ldr	r3, [pc, #472]	@ (800d1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d00c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d010:	d107      	bne.n	800d022 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d012:	f107 0318 	add.w	r3, r7, #24
 800d016:	4618      	mov	r0, r3
 800d018:	f000 faa4 	bl	800d564 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d01c:	69bb      	ldr	r3, [r7, #24]
 800d01e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d020:	e281      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d022:	2300      	movs	r3, #0
 800d024:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d026:	e27e      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d028:	4b6d      	ldr	r3, [pc, #436]	@ (800d1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d02a:	681b      	ldr	r3, [r3, #0]
 800d02c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d030:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d034:	d107      	bne.n	800d046 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d036:	f107 030c 	add.w	r3, r7, #12
 800d03a:	4618      	mov	r0, r3
 800d03c:	f000 fbe6 	bl	800d80c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d044:	e26f      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d046:	2300      	movs	r3, #0
 800d048:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d04a:	e26c      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d04c:	4b64      	ldr	r3, [pc, #400]	@ (800d1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d04e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d050:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d054:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d056:	4b62      	ldr	r3, [pc, #392]	@ (800d1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	f003 0304 	and.w	r3, r3, #4
 800d05e:	2b04      	cmp	r3, #4
 800d060:	d10c      	bne.n	800d07c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 800d062:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d064:	2b00      	cmp	r3, #0
 800d066:	d109      	bne.n	800d07c <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d068:	4b5d      	ldr	r3, [pc, #372]	@ (800d1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	08db      	lsrs	r3, r3, #3
 800d06e:	f003 0303 	and.w	r3, r3, #3
 800d072:	4a5c      	ldr	r2, [pc, #368]	@ (800d1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800d074:	fa22 f303 	lsr.w	r3, r2, r3
 800d078:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d07a:	e01e      	b.n	800d0ba <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d07c:	4b58      	ldr	r3, [pc, #352]	@ (800d1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d084:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d088:	d106      	bne.n	800d098 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 800d08a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d08c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d090:	d102      	bne.n	800d098 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d092:	4b55      	ldr	r3, [pc, #340]	@ (800d1e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800d094:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d096:	e010      	b.n	800d0ba <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d098:	4b51      	ldr	r3, [pc, #324]	@ (800d1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d0a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d0a4:	d106      	bne.n	800d0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 800d0a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d0ac:	d102      	bne.n	800d0b4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d0ae:	4b4f      	ldr	r3, [pc, #316]	@ (800d1ec <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800d0b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d0b2:	e002      	b.n	800d0ba <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d0b4:	2300      	movs	r3, #0
 800d0b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d0b8:	e235      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d0ba:	e234      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800d0bc:	4b4c      	ldr	r3, [pc, #304]	@ (800d1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 800d0be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d0c0:	e231      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800d0c2:	2300      	movs	r3, #0
 800d0c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d0c6:	e22e      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800d0c8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d0cc:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800d0d0:	430b      	orrs	r3, r1
 800d0d2:	f040 808f 	bne.w	800d1f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800d0d6:	4b42      	ldr	r3, [pc, #264]	@ (800d1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d0d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d0da:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800d0de:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 800d0e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0e2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d0e6:	d06b      	beq.n	800d1c0 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 800d0e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0ea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d0ee:	d874      	bhi.n	800d1da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800d0f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d0f6:	d056      	beq.n	800d1a6 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 800d0f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800d0fe:	d86c      	bhi.n	800d1da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800d100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d102:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d106:	d03b      	beq.n	800d180 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 800d108:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d10a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800d10e:	d864      	bhi.n	800d1da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800d110:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d112:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d116:	d021      	beq.n	800d15c <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 800d118:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d11a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d11e:	d85c      	bhi.n	800d1da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 800d120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d122:	2b00      	cmp	r3, #0
 800d124:	d004      	beq.n	800d130 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 800d126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d128:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d12c:	d004      	beq.n	800d138 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 800d12e:	e054      	b.n	800d1da <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800d130:	f7fe fa4c 	bl	800b5cc <HAL_RCC_GetPCLK1Freq>
 800d134:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d136:	e1f6      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d138:	4b29      	ldr	r3, [pc, #164]	@ (800d1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d140:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d144:	d107      	bne.n	800d156 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d146:	f107 0318 	add.w	r3, r7, #24
 800d14a:	4618      	mov	r0, r3
 800d14c:	f000 fa0a 	bl	800d564 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d150:	69fb      	ldr	r3, [r7, #28]
 800d152:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d154:	e1e7      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d156:	2300      	movs	r3, #0
 800d158:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d15a:	e1e4      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d15c:	4b20      	ldr	r3, [pc, #128]	@ (800d1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d164:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d168:	d107      	bne.n	800d17a <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d16a:	f107 030c 	add.w	r3, r7, #12
 800d16e:	4618      	mov	r0, r3
 800d170:	f000 fb4c 	bl	800d80c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d174:	693b      	ldr	r3, [r7, #16]
 800d176:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d178:	e1d5      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d17a:	2300      	movs	r3, #0
 800d17c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d17e:	e1d2      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d180:	4b17      	ldr	r3, [pc, #92]	@ (800d1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	f003 0304 	and.w	r3, r3, #4
 800d188:	2b04      	cmp	r3, #4
 800d18a:	d109      	bne.n	800d1a0 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d18c:	4b14      	ldr	r3, [pc, #80]	@ (800d1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	08db      	lsrs	r3, r3, #3
 800d192:	f003 0303 	and.w	r3, r3, #3
 800d196:	4a13      	ldr	r2, [pc, #76]	@ (800d1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 800d198:	fa22 f303 	lsr.w	r3, r2, r3
 800d19c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d19e:	e1c2      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d1a0:	2300      	movs	r3, #0
 800d1a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d1a4:	e1bf      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800d1a6:	4b0e      	ldr	r3, [pc, #56]	@ (800d1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d1ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d1b2:	d102      	bne.n	800d1ba <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 800d1b4:	4b0c      	ldr	r3, [pc, #48]	@ (800d1e8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 800d1b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d1b8:	e1b5      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d1ba:	2300      	movs	r3, #0
 800d1bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d1be:	e1b2      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d1c0:	4b07      	ldr	r3, [pc, #28]	@ (800d1e0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d1c8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d1cc:	d102      	bne.n	800d1d4 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 800d1ce:	4b07      	ldr	r3, [pc, #28]	@ (800d1ec <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 800d1d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d1d2:	e1a8      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d1d8:	e1a5      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800d1da:	2300      	movs	r3, #0
 800d1dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d1de:	e1a2      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d1e0:	58024400 	.word	0x58024400
 800d1e4:	03d09000 	.word	0x03d09000
 800d1e8:	003d0900 	.word	0x003d0900
 800d1ec:	017d7840 	.word	0x017d7840
 800d1f0:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800d1f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d1f8:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800d1fc:	430b      	orrs	r3, r1
 800d1fe:	d173      	bne.n	800d2e8 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800d200:	4b9c      	ldr	r3, [pc, #624]	@ (800d474 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d202:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d204:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800d208:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800d20a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d20c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d210:	d02f      	beq.n	800d272 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800d212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d214:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d218:	d863      	bhi.n	800d2e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800d21a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d004      	beq.n	800d22a <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 800d220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d222:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d226:	d012      	beq.n	800d24e <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 800d228:	e05b      	b.n	800d2e2 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d22a:	4b92      	ldr	r3, [pc, #584]	@ (800d474 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d232:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d236:	d107      	bne.n	800d248 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d238:	f107 0318 	add.w	r3, r7, #24
 800d23c:	4618      	mov	r0, r3
 800d23e:	f000 f991 	bl	800d564 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800d242:	69bb      	ldr	r3, [r7, #24]
 800d244:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d246:	e16e      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d248:	2300      	movs	r3, #0
 800d24a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d24c:	e16b      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d24e:	4b89      	ldr	r3, [pc, #548]	@ (800d474 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d250:	681b      	ldr	r3, [r3, #0]
 800d252:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d256:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d25a:	d107      	bne.n	800d26c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d25c:	f107 030c 	add.w	r3, r7, #12
 800d260:	4618      	mov	r0, r3
 800d262:	f000 fad3 	bl	800d80c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800d266:	697b      	ldr	r3, [r7, #20]
 800d268:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d26a:	e15c      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d26c:	2300      	movs	r3, #0
 800d26e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d270:	e159      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800d272:	4b80      	ldr	r3, [pc, #512]	@ (800d474 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d274:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d276:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d27a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800d27c:	4b7d      	ldr	r3, [pc, #500]	@ (800d474 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	f003 0304 	and.w	r3, r3, #4
 800d284:	2b04      	cmp	r3, #4
 800d286:	d10c      	bne.n	800d2a2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 800d288:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d109      	bne.n	800d2a2 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d28e:	4b79      	ldr	r3, [pc, #484]	@ (800d474 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	08db      	lsrs	r3, r3, #3
 800d294:	f003 0303 	and.w	r3, r3, #3
 800d298:	4a77      	ldr	r2, [pc, #476]	@ (800d478 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800d29a:	fa22 f303 	lsr.w	r3, r2, r3
 800d29e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d2a0:	e01e      	b.n	800d2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800d2a2:	4b74      	ldr	r3, [pc, #464]	@ (800d474 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d2aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d2ae:	d106      	bne.n	800d2be <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 800d2b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d2b6:	d102      	bne.n	800d2be <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800d2b8:	4b70      	ldr	r3, [pc, #448]	@ (800d47c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800d2ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d2bc:	e010      	b.n	800d2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800d2be:	4b6d      	ldr	r3, [pc, #436]	@ (800d474 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d2c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d2ca:	d106      	bne.n	800d2da <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 800d2cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d2d2:	d102      	bne.n	800d2da <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800d2d4:	4b6a      	ldr	r3, [pc, #424]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800d2d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d2d8:	e002      	b.n	800d2e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800d2da:	2300      	movs	r3, #0
 800d2dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800d2de:	e122      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d2e0:	e121      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d2e6:	e11e      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800d2e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d2ec:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 800d2f0:	430b      	orrs	r3, r1
 800d2f2:	d133      	bne.n	800d35c <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800d2f4:	4b5f      	ldr	r3, [pc, #380]	@ (800d474 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d2f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d2f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d2fc:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800d2fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d300:	2b00      	cmp	r3, #0
 800d302:	d004      	beq.n	800d30e <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800d304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d306:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d30a:	d012      	beq.n	800d332 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 800d30c:	e023      	b.n	800d356 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d30e:	4b59      	ldr	r3, [pc, #356]	@ (800d474 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d316:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d31a:	d107      	bne.n	800d32c <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d31c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d320:	4618      	mov	r0, r3
 800d322:	f000 fbc7 	bl	800dab4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d328:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d32a:	e0fc      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d32c:	2300      	movs	r3, #0
 800d32e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d330:	e0f9      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d332:	4b50      	ldr	r3, [pc, #320]	@ (800d474 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d33a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d33e:	d107      	bne.n	800d350 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d340:	f107 0318 	add.w	r3, r7, #24
 800d344:	4618      	mov	r0, r3
 800d346:	f000 f90d 	bl	800d564 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800d34a:	6a3b      	ldr	r3, [r7, #32]
 800d34c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d34e:	e0ea      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d350:	2300      	movs	r3, #0
 800d352:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d354:	e0e7      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 800d356:	2300      	movs	r3, #0
 800d358:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d35a:	e0e4      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800d35c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d360:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800d364:	430b      	orrs	r3, r1
 800d366:	f040 808d 	bne.w	800d484 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800d36a:	4b42      	ldr	r3, [pc, #264]	@ (800d474 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d36c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d36e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800d372:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800d374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d376:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d37a:	d06b      	beq.n	800d454 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 800d37c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d37e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d382:	d874      	bhi.n	800d46e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800d384:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d386:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d38a:	d056      	beq.n	800d43a <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800d38c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d38e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d392:	d86c      	bhi.n	800d46e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800d394:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d396:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d39a:	d03b      	beq.n	800d414 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800d39c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d39e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800d3a2:	d864      	bhi.n	800d46e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800d3a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d3aa:	d021      	beq.n	800d3f0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800d3ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d3b2:	d85c      	bhi.n	800d46e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 800d3b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	d004      	beq.n	800d3c4 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 800d3ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d3c0:	d004      	beq.n	800d3cc <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 800d3c2:	e054      	b.n	800d46e <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800d3c4:	f000 f8b8 	bl	800d538 <HAL_RCCEx_GetD3PCLK1Freq>
 800d3c8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800d3ca:	e0ac      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d3cc:	4b29      	ldr	r3, [pc, #164]	@ (800d474 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d3d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d3d8:	d107      	bne.n	800d3ea <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d3da:	f107 0318 	add.w	r3, r7, #24
 800d3de:	4618      	mov	r0, r3
 800d3e0:	f000 f8c0 	bl	800d564 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d3e4:	69fb      	ldr	r3, [r7, #28]
 800d3e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d3e8:	e09d      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d3ea:	2300      	movs	r3, #0
 800d3ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d3ee:	e09a      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800d3f0:	4b20      	ldr	r3, [pc, #128]	@ (800d474 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d3f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d3fc:	d107      	bne.n	800d40e <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800d3fe:	f107 030c 	add.w	r3, r7, #12
 800d402:	4618      	mov	r0, r3
 800d404:	f000 fa02 	bl	800d80c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800d408:	693b      	ldr	r3, [r7, #16]
 800d40a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d40c:	e08b      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d40e:	2300      	movs	r3, #0
 800d410:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d412:	e088      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800d414:	4b17      	ldr	r3, [pc, #92]	@ (800d474 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	f003 0304 	and.w	r3, r3, #4
 800d41c:	2b04      	cmp	r3, #4
 800d41e:	d109      	bne.n	800d434 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d420:	4b14      	ldr	r3, [pc, #80]	@ (800d474 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	08db      	lsrs	r3, r3, #3
 800d426:	f003 0303 	and.w	r3, r3, #3
 800d42a:	4a13      	ldr	r2, [pc, #76]	@ (800d478 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 800d42c:	fa22 f303 	lsr.w	r3, r2, r3
 800d430:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d432:	e078      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d434:	2300      	movs	r3, #0
 800d436:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d438:	e075      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800d43a:	4b0e      	ldr	r3, [pc, #56]	@ (800d474 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d43c:	681b      	ldr	r3, [r3, #0]
 800d43e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d442:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d446:	d102      	bne.n	800d44e <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 800d448:	4b0c      	ldr	r3, [pc, #48]	@ (800d47c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 800d44a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d44c:	e06b      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d44e:	2300      	movs	r3, #0
 800d450:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d452:	e068      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d454:	4b07      	ldr	r3, [pc, #28]	@ (800d474 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d45c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d460:	d102      	bne.n	800d468 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800d462:	4b07      	ldr	r3, [pc, #28]	@ (800d480 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800d464:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d466:	e05e      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d468:	2300      	movs	r3, #0
 800d46a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d46c:	e05b      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800d46e:	2300      	movs	r3, #0
 800d470:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d472:	e058      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800d474:	58024400 	.word	0x58024400
 800d478:	03d09000 	.word	0x03d09000
 800d47c:	003d0900 	.word	0x003d0900
 800d480:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800d484:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d488:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800d48c:	430b      	orrs	r3, r1
 800d48e:	d148      	bne.n	800d522 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800d490:	4b27      	ldr	r3, [pc, #156]	@ (800d530 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800d492:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d494:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800d498:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800d49a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d49c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d4a0:	d02a      	beq.n	800d4f8 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 800d4a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4a4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d4a8:	d838      	bhi.n	800d51c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800d4aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d004      	beq.n	800d4ba <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 800d4b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d4b2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d4b6:	d00d      	beq.n	800d4d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 800d4b8:	e030      	b.n	800d51c <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800d4ba:	4b1d      	ldr	r3, [pc, #116]	@ (800d530 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d4c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800d4c6:	d102      	bne.n	800d4ce <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 800d4c8:	4b1a      	ldr	r3, [pc, #104]	@ (800d534 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 800d4ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d4cc:	e02b      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d4ce:	2300      	movs	r3, #0
 800d4d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d4d2:	e028      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800d4d4:	4b16      	ldr	r3, [pc, #88]	@ (800d530 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d4dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800d4e0:	d107      	bne.n	800d4f2 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800d4e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	f000 fae4 	bl	800dab4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800d4ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d4ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d4f0:	e019      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d4f2:	2300      	movs	r3, #0
 800d4f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d4f6:	e016      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800d4f8:	4b0d      	ldr	r3, [pc, #52]	@ (800d530 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d500:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d504:	d107      	bne.n	800d516 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800d506:	f107 0318 	add.w	r3, r7, #24
 800d50a:	4618      	mov	r0, r3
 800d50c:	f000 f82a 	bl	800d564 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800d510:	69fb      	ldr	r3, [r7, #28]
 800d512:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800d514:	e007      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800d516:	2300      	movs	r3, #0
 800d518:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d51a:	e004      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 800d51c:	2300      	movs	r3, #0
 800d51e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800d520:	e001      	b.n	800d526 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800d522:	2300      	movs	r3, #0
 800d524:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800d526:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800d528:	4618      	mov	r0, r3
 800d52a:	3740      	adds	r7, #64	@ 0x40
 800d52c:	46bd      	mov	sp, r7
 800d52e:	bd80      	pop	{r7, pc}
 800d530:	58024400 	.word	0x58024400
 800d534:	017d7840 	.word	0x017d7840

0800d538 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800d538:	b580      	push	{r7, lr}
 800d53a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800d53c:	f7fe f816 	bl	800b56c <HAL_RCC_GetHCLKFreq>
 800d540:	4602      	mov	r2, r0
 800d542:	4b06      	ldr	r3, [pc, #24]	@ (800d55c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800d544:	6a1b      	ldr	r3, [r3, #32]
 800d546:	091b      	lsrs	r3, r3, #4
 800d548:	f003 0307 	and.w	r3, r3, #7
 800d54c:	4904      	ldr	r1, [pc, #16]	@ (800d560 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800d54e:	5ccb      	ldrb	r3, [r1, r3]
 800d550:	f003 031f 	and.w	r3, r3, #31
 800d554:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800d558:	4618      	mov	r0, r3
 800d55a:	bd80      	pop	{r7, pc}
 800d55c:	58024400 	.word	0x58024400
 800d560:	08016cb0 	.word	0x08016cb0

0800d564 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800d564:	b480      	push	{r7}
 800d566:	b089      	sub	sp, #36	@ 0x24
 800d568:	af00      	add	r7, sp, #0
 800d56a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d56c:	4ba1      	ldr	r3, [pc, #644]	@ (800d7f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d56e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d570:	f003 0303 	and.w	r3, r3, #3
 800d574:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800d576:	4b9f      	ldr	r3, [pc, #636]	@ (800d7f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d57a:	0b1b      	lsrs	r3, r3, #12
 800d57c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d580:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800d582:	4b9c      	ldr	r3, [pc, #624]	@ (800d7f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d586:	091b      	lsrs	r3, r3, #4
 800d588:	f003 0301 	and.w	r3, r3, #1
 800d58c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800d58e:	4b99      	ldr	r3, [pc, #612]	@ (800d7f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d590:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d592:	08db      	lsrs	r3, r3, #3
 800d594:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d598:	693a      	ldr	r2, [r7, #16]
 800d59a:	fb02 f303 	mul.w	r3, r2, r3
 800d59e:	ee07 3a90 	vmov	s15, r3
 800d5a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d5a6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800d5aa:	697b      	ldr	r3, [r7, #20]
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	f000 8111 	beq.w	800d7d4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800d5b2:	69bb      	ldr	r3, [r7, #24]
 800d5b4:	2b02      	cmp	r3, #2
 800d5b6:	f000 8083 	beq.w	800d6c0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800d5ba:	69bb      	ldr	r3, [r7, #24]
 800d5bc:	2b02      	cmp	r3, #2
 800d5be:	f200 80a1 	bhi.w	800d704 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800d5c2:	69bb      	ldr	r3, [r7, #24]
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d003      	beq.n	800d5d0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800d5c8:	69bb      	ldr	r3, [r7, #24]
 800d5ca:	2b01      	cmp	r3, #1
 800d5cc:	d056      	beq.n	800d67c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800d5ce:	e099      	b.n	800d704 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d5d0:	4b88      	ldr	r3, [pc, #544]	@ (800d7f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d5d2:	681b      	ldr	r3, [r3, #0]
 800d5d4:	f003 0320 	and.w	r3, r3, #32
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d02d      	beq.n	800d638 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d5dc:	4b85      	ldr	r3, [pc, #532]	@ (800d7f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d5de:	681b      	ldr	r3, [r3, #0]
 800d5e0:	08db      	lsrs	r3, r3, #3
 800d5e2:	f003 0303 	and.w	r3, r3, #3
 800d5e6:	4a84      	ldr	r2, [pc, #528]	@ (800d7f8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800d5e8:	fa22 f303 	lsr.w	r3, r2, r3
 800d5ec:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d5ee:	68bb      	ldr	r3, [r7, #8]
 800d5f0:	ee07 3a90 	vmov	s15, r3
 800d5f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d5f8:	697b      	ldr	r3, [r7, #20]
 800d5fa:	ee07 3a90 	vmov	s15, r3
 800d5fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d602:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d606:	4b7b      	ldr	r3, [pc, #492]	@ (800d7f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d608:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d60a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d60e:	ee07 3a90 	vmov	s15, r3
 800d612:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d616:	ed97 6a03 	vldr	s12, [r7, #12]
 800d61a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800d7fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d61e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d622:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d626:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d62a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d62e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d632:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d636:	e087      	b.n	800d748 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d638:	697b      	ldr	r3, [r7, #20]
 800d63a:	ee07 3a90 	vmov	s15, r3
 800d63e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d642:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800d800 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800d646:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d64a:	4b6a      	ldr	r3, [pc, #424]	@ (800d7f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d64c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d64e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d652:	ee07 3a90 	vmov	s15, r3
 800d656:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d65a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d65e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800d7fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d662:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d666:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d66a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d66e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d672:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d676:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d67a:	e065      	b.n	800d748 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d67c:	697b      	ldr	r3, [r7, #20]
 800d67e:	ee07 3a90 	vmov	s15, r3
 800d682:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d686:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800d804 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d68a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d68e:	4b59      	ldr	r3, [pc, #356]	@ (800d7f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d692:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d696:	ee07 3a90 	vmov	s15, r3
 800d69a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d69e:	ed97 6a03 	vldr	s12, [r7, #12]
 800d6a2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800d7fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d6a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d6aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d6ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d6b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d6b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d6ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d6be:	e043      	b.n	800d748 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d6c0:	697b      	ldr	r3, [r7, #20]
 800d6c2:	ee07 3a90 	vmov	s15, r3
 800d6c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d6ca:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800d808 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800d6ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d6d2:	4b48      	ldr	r3, [pc, #288]	@ (800d7f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d6d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d6d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d6da:	ee07 3a90 	vmov	s15, r3
 800d6de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d6e2:	ed97 6a03 	vldr	s12, [r7, #12]
 800d6e6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800d7fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d6ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d6ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d6f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d6f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d6fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d6fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d702:	e021      	b.n	800d748 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800d704:	697b      	ldr	r3, [r7, #20]
 800d706:	ee07 3a90 	vmov	s15, r3
 800d70a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d70e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800d804 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800d712:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d716:	4b37      	ldr	r3, [pc, #220]	@ (800d7f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d71a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d71e:	ee07 3a90 	vmov	s15, r3
 800d722:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d726:	ed97 6a03 	vldr	s12, [r7, #12]
 800d72a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800d7fc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800d72e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d732:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d736:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d73a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d73e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d742:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d746:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800d748:	4b2a      	ldr	r3, [pc, #168]	@ (800d7f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d74a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d74c:	0a5b      	lsrs	r3, r3, #9
 800d74e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d752:	ee07 3a90 	vmov	s15, r3
 800d756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d75a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d75e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d762:	edd7 6a07 	vldr	s13, [r7, #28]
 800d766:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d76a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d76e:	ee17 2a90 	vmov	r2, s15
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800d776:	4b1f      	ldr	r3, [pc, #124]	@ (800d7f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d77a:	0c1b      	lsrs	r3, r3, #16
 800d77c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d780:	ee07 3a90 	vmov	s15, r3
 800d784:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d788:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d78c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d790:	edd7 6a07 	vldr	s13, [r7, #28]
 800d794:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d798:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d79c:	ee17 2a90 	vmov	r2, s15
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800d7a4:	4b13      	ldr	r3, [pc, #76]	@ (800d7f4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800d7a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7a8:	0e1b      	lsrs	r3, r3, #24
 800d7aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d7ae:	ee07 3a90 	vmov	s15, r3
 800d7b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d7b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d7ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d7be:	edd7 6a07 	vldr	s13, [r7, #28]
 800d7c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d7c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d7ca:	ee17 2a90 	vmov	r2, s15
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800d7d2:	e008      	b.n	800d7e6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	2200      	movs	r2, #0
 800d7d8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	2200      	movs	r2, #0
 800d7de:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	2200      	movs	r2, #0
 800d7e4:	609a      	str	r2, [r3, #8]
}
 800d7e6:	bf00      	nop
 800d7e8:	3724      	adds	r7, #36	@ 0x24
 800d7ea:	46bd      	mov	sp, r7
 800d7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f0:	4770      	bx	lr
 800d7f2:	bf00      	nop
 800d7f4:	58024400 	.word	0x58024400
 800d7f8:	03d09000 	.word	0x03d09000
 800d7fc:	46000000 	.word	0x46000000
 800d800:	4c742400 	.word	0x4c742400
 800d804:	4a742400 	.word	0x4a742400
 800d808:	4bbebc20 	.word	0x4bbebc20

0800d80c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800d80c:	b480      	push	{r7}
 800d80e:	b089      	sub	sp, #36	@ 0x24
 800d810:	af00      	add	r7, sp, #0
 800d812:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d814:	4ba1      	ldr	r3, [pc, #644]	@ (800da9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d818:	f003 0303 	and.w	r3, r3, #3
 800d81c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800d81e:	4b9f      	ldr	r3, [pc, #636]	@ (800da9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d820:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d822:	0d1b      	lsrs	r3, r3, #20
 800d824:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d828:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800d82a:	4b9c      	ldr	r3, [pc, #624]	@ (800da9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d82c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d82e:	0a1b      	lsrs	r3, r3, #8
 800d830:	f003 0301 	and.w	r3, r3, #1
 800d834:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800d836:	4b99      	ldr	r3, [pc, #612]	@ (800da9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d83a:	08db      	lsrs	r3, r3, #3
 800d83c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d840:	693a      	ldr	r2, [r7, #16]
 800d842:	fb02 f303 	mul.w	r3, r2, r3
 800d846:	ee07 3a90 	vmov	s15, r3
 800d84a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d84e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800d852:	697b      	ldr	r3, [r7, #20]
 800d854:	2b00      	cmp	r3, #0
 800d856:	f000 8111 	beq.w	800da7c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800d85a:	69bb      	ldr	r3, [r7, #24]
 800d85c:	2b02      	cmp	r3, #2
 800d85e:	f000 8083 	beq.w	800d968 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800d862:	69bb      	ldr	r3, [r7, #24]
 800d864:	2b02      	cmp	r3, #2
 800d866:	f200 80a1 	bhi.w	800d9ac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800d86a:	69bb      	ldr	r3, [r7, #24]
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d003      	beq.n	800d878 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800d870:	69bb      	ldr	r3, [r7, #24]
 800d872:	2b01      	cmp	r3, #1
 800d874:	d056      	beq.n	800d924 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800d876:	e099      	b.n	800d9ac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d878:	4b88      	ldr	r3, [pc, #544]	@ (800da9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	f003 0320 	and.w	r3, r3, #32
 800d880:	2b00      	cmp	r3, #0
 800d882:	d02d      	beq.n	800d8e0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d884:	4b85      	ldr	r3, [pc, #532]	@ (800da9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	08db      	lsrs	r3, r3, #3
 800d88a:	f003 0303 	and.w	r3, r3, #3
 800d88e:	4a84      	ldr	r2, [pc, #528]	@ (800daa0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800d890:	fa22 f303 	lsr.w	r3, r2, r3
 800d894:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d896:	68bb      	ldr	r3, [r7, #8]
 800d898:	ee07 3a90 	vmov	s15, r3
 800d89c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d8a0:	697b      	ldr	r3, [r7, #20]
 800d8a2:	ee07 3a90 	vmov	s15, r3
 800d8a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d8aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d8ae:	4b7b      	ldr	r3, [pc, #492]	@ (800da9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d8b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d8b6:	ee07 3a90 	vmov	s15, r3
 800d8ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d8be:	ed97 6a03 	vldr	s12, [r7, #12]
 800d8c2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800daa4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d8c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d8ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d8ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d8d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d8d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d8da:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800d8de:	e087      	b.n	800d9f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d8e0:	697b      	ldr	r3, [r7, #20]
 800d8e2:	ee07 3a90 	vmov	s15, r3
 800d8e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d8ea:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800daa8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800d8ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d8f2:	4b6a      	ldr	r3, [pc, #424]	@ (800da9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d8f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d8fa:	ee07 3a90 	vmov	s15, r3
 800d8fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d902:	ed97 6a03 	vldr	s12, [r7, #12]
 800d906:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800daa4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d90a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d90e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d912:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d916:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d91a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d91e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d922:	e065      	b.n	800d9f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d924:	697b      	ldr	r3, [r7, #20]
 800d926:	ee07 3a90 	vmov	s15, r3
 800d92a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d92e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800daac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d932:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d936:	4b59      	ldr	r3, [pc, #356]	@ (800da9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d93a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d93e:	ee07 3a90 	vmov	s15, r3
 800d942:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d946:	ed97 6a03 	vldr	s12, [r7, #12]
 800d94a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800daa4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d94e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d952:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d956:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d95a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d95e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d962:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d966:	e043      	b.n	800d9f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d968:	697b      	ldr	r3, [r7, #20]
 800d96a:	ee07 3a90 	vmov	s15, r3
 800d96e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d972:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800dab0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800d976:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d97a:	4b48      	ldr	r3, [pc, #288]	@ (800da9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d97c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d97e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d982:	ee07 3a90 	vmov	s15, r3
 800d986:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d98a:	ed97 6a03 	vldr	s12, [r7, #12]
 800d98e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800daa4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d992:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d996:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d99a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d99e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d9a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d9a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d9aa:	e021      	b.n	800d9f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800d9ac:	697b      	ldr	r3, [r7, #20]
 800d9ae:	ee07 3a90 	vmov	s15, r3
 800d9b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d9b6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800daac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d9ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d9be:	4b37      	ldr	r3, [pc, #220]	@ (800da9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d9c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d9c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d9c6:	ee07 3a90 	vmov	s15, r3
 800d9ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d9ce:	ed97 6a03 	vldr	s12, [r7, #12]
 800d9d2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800daa4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d9d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d9da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d9de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d9e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d9e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d9ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800d9ee:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800d9f0:	4b2a      	ldr	r3, [pc, #168]	@ (800da9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d9f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d9f4:	0a5b      	lsrs	r3, r3, #9
 800d9f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d9fa:	ee07 3a90 	vmov	s15, r3
 800d9fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da02:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800da06:	ee37 7a87 	vadd.f32	s14, s15, s14
 800da0a:	edd7 6a07 	vldr	s13, [r7, #28]
 800da0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800da12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800da16:	ee17 2a90 	vmov	r2, s15
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800da1e:	4b1f      	ldr	r3, [pc, #124]	@ (800da9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800da20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da22:	0c1b      	lsrs	r3, r3, #16
 800da24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800da28:	ee07 3a90 	vmov	s15, r3
 800da2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da30:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800da34:	ee37 7a87 	vadd.f32	s14, s15, s14
 800da38:	edd7 6a07 	vldr	s13, [r7, #28]
 800da3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800da40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800da44:	ee17 2a90 	vmov	r2, s15
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800da4c:	4b13      	ldr	r3, [pc, #76]	@ (800da9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800da4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da50:	0e1b      	lsrs	r3, r3, #24
 800da52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800da56:	ee07 3a90 	vmov	s15, r3
 800da5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da5e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800da62:	ee37 7a87 	vadd.f32	s14, s15, s14
 800da66:	edd7 6a07 	vldr	s13, [r7, #28]
 800da6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800da6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800da72:	ee17 2a90 	vmov	r2, s15
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800da7a:	e008      	b.n	800da8e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	2200      	movs	r2, #0
 800da80:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	2200      	movs	r2, #0
 800da86:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	2200      	movs	r2, #0
 800da8c:	609a      	str	r2, [r3, #8]
}
 800da8e:	bf00      	nop
 800da90:	3724      	adds	r7, #36	@ 0x24
 800da92:	46bd      	mov	sp, r7
 800da94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da98:	4770      	bx	lr
 800da9a:	bf00      	nop
 800da9c:	58024400 	.word	0x58024400
 800daa0:	03d09000 	.word	0x03d09000
 800daa4:	46000000 	.word	0x46000000
 800daa8:	4c742400 	.word	0x4c742400
 800daac:	4a742400 	.word	0x4a742400
 800dab0:	4bbebc20 	.word	0x4bbebc20

0800dab4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800dab4:	b480      	push	{r7}
 800dab6:	b089      	sub	sp, #36	@ 0x24
 800dab8:	af00      	add	r7, sp, #0
 800daba:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800dabc:	4ba0      	ldr	r3, [pc, #640]	@ (800dd40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dabe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dac0:	f003 0303 	and.w	r3, r3, #3
 800dac4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800dac6:	4b9e      	ldr	r3, [pc, #632]	@ (800dd40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dac8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800daca:	091b      	lsrs	r3, r3, #4
 800dacc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800dad0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800dad2:	4b9b      	ldr	r3, [pc, #620]	@ (800dd40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dad6:	f003 0301 	and.w	r3, r3, #1
 800dada:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800dadc:	4b98      	ldr	r3, [pc, #608]	@ (800dd40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dade:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dae0:	08db      	lsrs	r3, r3, #3
 800dae2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800dae6:	693a      	ldr	r2, [r7, #16]
 800dae8:	fb02 f303 	mul.w	r3, r2, r3
 800daec:	ee07 3a90 	vmov	s15, r3
 800daf0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800daf4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800daf8:	697b      	ldr	r3, [r7, #20]
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	f000 8111 	beq.w	800dd22 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800db00:	69bb      	ldr	r3, [r7, #24]
 800db02:	2b02      	cmp	r3, #2
 800db04:	f000 8083 	beq.w	800dc0e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800db08:	69bb      	ldr	r3, [r7, #24]
 800db0a:	2b02      	cmp	r3, #2
 800db0c:	f200 80a1 	bhi.w	800dc52 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800db10:	69bb      	ldr	r3, [r7, #24]
 800db12:	2b00      	cmp	r3, #0
 800db14:	d003      	beq.n	800db1e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800db16:	69bb      	ldr	r3, [r7, #24]
 800db18:	2b01      	cmp	r3, #1
 800db1a:	d056      	beq.n	800dbca <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800db1c:	e099      	b.n	800dc52 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800db1e:	4b88      	ldr	r3, [pc, #544]	@ (800dd40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800db20:	681b      	ldr	r3, [r3, #0]
 800db22:	f003 0320 	and.w	r3, r3, #32
 800db26:	2b00      	cmp	r3, #0
 800db28:	d02d      	beq.n	800db86 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800db2a:	4b85      	ldr	r3, [pc, #532]	@ (800dd40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	08db      	lsrs	r3, r3, #3
 800db30:	f003 0303 	and.w	r3, r3, #3
 800db34:	4a83      	ldr	r2, [pc, #524]	@ (800dd44 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800db36:	fa22 f303 	lsr.w	r3, r2, r3
 800db3a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800db3c:	68bb      	ldr	r3, [r7, #8]
 800db3e:	ee07 3a90 	vmov	s15, r3
 800db42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db46:	697b      	ldr	r3, [r7, #20]
 800db48:	ee07 3a90 	vmov	s15, r3
 800db4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800db54:	4b7a      	ldr	r3, [pc, #488]	@ (800dd40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800db56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db5c:	ee07 3a90 	vmov	s15, r3
 800db60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db64:	ed97 6a03 	vldr	s12, [r7, #12]
 800db68:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800dd48 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800db6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800db70:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800db74:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800db78:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800db7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db80:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800db84:	e087      	b.n	800dc96 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800db86:	697b      	ldr	r3, [r7, #20]
 800db88:	ee07 3a90 	vmov	s15, r3
 800db8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db90:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800dd4c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800db94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800db98:	4b69      	ldr	r3, [pc, #420]	@ (800dd40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800db9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800db9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dba0:	ee07 3a90 	vmov	s15, r3
 800dba4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dba8:	ed97 6a03 	vldr	s12, [r7, #12]
 800dbac:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800dd48 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dbb0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dbb4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dbb8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dbbc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dbc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dbc4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dbc8:	e065      	b.n	800dc96 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dbca:	697b      	ldr	r3, [r7, #20]
 800dbcc:	ee07 3a90 	vmov	s15, r3
 800dbd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dbd4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800dd50 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800dbd8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dbdc:	4b58      	ldr	r3, [pc, #352]	@ (800dd40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dbde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dbe0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dbe4:	ee07 3a90 	vmov	s15, r3
 800dbe8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dbec:	ed97 6a03 	vldr	s12, [r7, #12]
 800dbf0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800dd48 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dbf4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dbf8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dbfc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dc00:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dc04:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dc08:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dc0c:	e043      	b.n	800dc96 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dc0e:	697b      	ldr	r3, [r7, #20]
 800dc10:	ee07 3a90 	vmov	s15, r3
 800dc14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc18:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800dd54 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800dc1c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dc20:	4b47      	ldr	r3, [pc, #284]	@ (800dd40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dc22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dc24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc28:	ee07 3a90 	vmov	s15, r3
 800dc2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dc30:	ed97 6a03 	vldr	s12, [r7, #12]
 800dc34:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800dd48 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dc38:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dc3c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dc40:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dc44:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dc48:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dc4c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dc50:	e021      	b.n	800dc96 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dc52:	697b      	ldr	r3, [r7, #20]
 800dc54:	ee07 3a90 	vmov	s15, r3
 800dc58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc5c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800dd4c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800dc60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dc64:	4b36      	ldr	r3, [pc, #216]	@ (800dd40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dc66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dc68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dc6c:	ee07 3a90 	vmov	s15, r3
 800dc70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dc74:	ed97 6a03 	vldr	s12, [r7, #12]
 800dc78:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800dd48 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800dc7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dc80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dc84:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800dc88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dc8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dc90:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800dc94:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800dc96:	4b2a      	ldr	r3, [pc, #168]	@ (800dd40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dc98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dc9a:	0a5b      	lsrs	r3, r3, #9
 800dc9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dca0:	ee07 3a90 	vmov	s15, r3
 800dca4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dca8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800dcac:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dcb0:	edd7 6a07 	vldr	s13, [r7, #28]
 800dcb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dcb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dcbc:	ee17 2a90 	vmov	r2, s15
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800dcc4:	4b1e      	ldr	r3, [pc, #120]	@ (800dd40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dcc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dcc8:	0c1b      	lsrs	r3, r3, #16
 800dcca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dcce:	ee07 3a90 	vmov	s15, r3
 800dcd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dcd6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800dcda:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dcde:	edd7 6a07 	vldr	s13, [r7, #28]
 800dce2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dce6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dcea:	ee17 2a90 	vmov	r2, s15
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800dcf2:	4b13      	ldr	r3, [pc, #76]	@ (800dd40 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800dcf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dcf6:	0e1b      	lsrs	r3, r3, #24
 800dcf8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dcfc:	ee07 3a90 	vmov	s15, r3
 800dd00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dd04:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800dd08:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dd0c:	edd7 6a07 	vldr	s13, [r7, #28]
 800dd10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dd14:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dd18:	ee17 2a90 	vmov	r2, s15
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800dd20:	e008      	b.n	800dd34 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	2200      	movs	r2, #0
 800dd26:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	2200      	movs	r2, #0
 800dd2c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	2200      	movs	r2, #0
 800dd32:	609a      	str	r2, [r3, #8]
}
 800dd34:	bf00      	nop
 800dd36:	3724      	adds	r7, #36	@ 0x24
 800dd38:	46bd      	mov	sp, r7
 800dd3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd3e:	4770      	bx	lr
 800dd40:	58024400 	.word	0x58024400
 800dd44:	03d09000 	.word	0x03d09000
 800dd48:	46000000 	.word	0x46000000
 800dd4c:	4c742400 	.word	0x4c742400
 800dd50:	4a742400 	.word	0x4a742400
 800dd54:	4bbebc20 	.word	0x4bbebc20

0800dd58 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800dd58:	b580      	push	{r7, lr}
 800dd5a:	b084      	sub	sp, #16
 800dd5c:	af00      	add	r7, sp, #0
 800dd5e:	6078      	str	r0, [r7, #4]
 800dd60:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800dd62:	2300      	movs	r3, #0
 800dd64:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800dd66:	4b53      	ldr	r3, [pc, #332]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800dd68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd6a:	f003 0303 	and.w	r3, r3, #3
 800dd6e:	2b03      	cmp	r3, #3
 800dd70:	d101      	bne.n	800dd76 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800dd72:	2301      	movs	r3, #1
 800dd74:	e099      	b.n	800deaa <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800dd76:	4b4f      	ldr	r3, [pc, #316]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	4a4e      	ldr	r2, [pc, #312]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800dd7c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800dd80:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dd82:	f7f7 fdb7 	bl	80058f4 <HAL_GetTick>
 800dd86:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800dd88:	e008      	b.n	800dd9c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800dd8a:	f7f7 fdb3 	bl	80058f4 <HAL_GetTick>
 800dd8e:	4602      	mov	r2, r0
 800dd90:	68bb      	ldr	r3, [r7, #8]
 800dd92:	1ad3      	subs	r3, r2, r3
 800dd94:	2b02      	cmp	r3, #2
 800dd96:	d901      	bls.n	800dd9c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800dd98:	2303      	movs	r3, #3
 800dd9a:	e086      	b.n	800deaa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800dd9c:	4b45      	ldr	r3, [pc, #276]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d1f0      	bne.n	800dd8a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800dda8:	4b42      	ldr	r3, [pc, #264]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800ddaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ddac:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800ddb0:	687b      	ldr	r3, [r7, #4]
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	031b      	lsls	r3, r3, #12
 800ddb6:	493f      	ldr	r1, [pc, #252]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800ddb8:	4313      	orrs	r3, r2
 800ddba:	628b      	str	r3, [r1, #40]	@ 0x28
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	685b      	ldr	r3, [r3, #4]
 800ddc0:	3b01      	subs	r3, #1
 800ddc2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ddc6:	687b      	ldr	r3, [r7, #4]
 800ddc8:	689b      	ldr	r3, [r3, #8]
 800ddca:	3b01      	subs	r3, #1
 800ddcc:	025b      	lsls	r3, r3, #9
 800ddce:	b29b      	uxth	r3, r3
 800ddd0:	431a      	orrs	r2, r3
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	68db      	ldr	r3, [r3, #12]
 800ddd6:	3b01      	subs	r3, #1
 800ddd8:	041b      	lsls	r3, r3, #16
 800ddda:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800ddde:	431a      	orrs	r2, r3
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	691b      	ldr	r3, [r3, #16]
 800dde4:	3b01      	subs	r3, #1
 800dde6:	061b      	lsls	r3, r3, #24
 800dde8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800ddec:	4931      	ldr	r1, [pc, #196]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800ddee:	4313      	orrs	r3, r2
 800ddf0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800ddf2:	4b30      	ldr	r3, [pc, #192]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800ddf4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddf6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	695b      	ldr	r3, [r3, #20]
 800ddfe:	492d      	ldr	r1, [pc, #180]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800de00:	4313      	orrs	r3, r2
 800de02:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800de04:	4b2b      	ldr	r3, [pc, #172]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800de06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de08:	f023 0220 	bic.w	r2, r3, #32
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	699b      	ldr	r3, [r3, #24]
 800de10:	4928      	ldr	r1, [pc, #160]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800de12:	4313      	orrs	r3, r2
 800de14:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800de16:	4b27      	ldr	r3, [pc, #156]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800de18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de1a:	4a26      	ldr	r2, [pc, #152]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800de1c:	f023 0310 	bic.w	r3, r3, #16
 800de20:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800de22:	4b24      	ldr	r3, [pc, #144]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800de24:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800de26:	4b24      	ldr	r3, [pc, #144]	@ (800deb8 <RCCEx_PLL2_Config+0x160>)
 800de28:	4013      	ands	r3, r2
 800de2a:	687a      	ldr	r2, [r7, #4]
 800de2c:	69d2      	ldr	r2, [r2, #28]
 800de2e:	00d2      	lsls	r2, r2, #3
 800de30:	4920      	ldr	r1, [pc, #128]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800de32:	4313      	orrs	r3, r2
 800de34:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800de36:	4b1f      	ldr	r3, [pc, #124]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800de38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de3a:	4a1e      	ldr	r2, [pc, #120]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800de3c:	f043 0310 	orr.w	r3, r3, #16
 800de40:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800de42:	683b      	ldr	r3, [r7, #0]
 800de44:	2b00      	cmp	r3, #0
 800de46:	d106      	bne.n	800de56 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800de48:	4b1a      	ldr	r3, [pc, #104]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800de4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de4c:	4a19      	ldr	r2, [pc, #100]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800de4e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800de52:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800de54:	e00f      	b.n	800de76 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800de56:	683b      	ldr	r3, [r7, #0]
 800de58:	2b01      	cmp	r3, #1
 800de5a:	d106      	bne.n	800de6a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800de5c:	4b15      	ldr	r3, [pc, #84]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800de5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de60:	4a14      	ldr	r2, [pc, #80]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800de62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800de66:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800de68:	e005      	b.n	800de76 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800de6a:	4b12      	ldr	r3, [pc, #72]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800de6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800de6e:	4a11      	ldr	r2, [pc, #68]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800de70:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800de74:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800de76:	4b0f      	ldr	r3, [pc, #60]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800de78:	681b      	ldr	r3, [r3, #0]
 800de7a:	4a0e      	ldr	r2, [pc, #56]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800de7c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800de80:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800de82:	f7f7 fd37 	bl	80058f4 <HAL_GetTick>
 800de86:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800de88:	e008      	b.n	800de9c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800de8a:	f7f7 fd33 	bl	80058f4 <HAL_GetTick>
 800de8e:	4602      	mov	r2, r0
 800de90:	68bb      	ldr	r3, [r7, #8]
 800de92:	1ad3      	subs	r3, r2, r3
 800de94:	2b02      	cmp	r3, #2
 800de96:	d901      	bls.n	800de9c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800de98:	2303      	movs	r3, #3
 800de9a:	e006      	b.n	800deaa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800de9c:	4b05      	ldr	r3, [pc, #20]	@ (800deb4 <RCCEx_PLL2_Config+0x15c>)
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d0f0      	beq.n	800de8a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800dea8:	7bfb      	ldrb	r3, [r7, #15]
}
 800deaa:	4618      	mov	r0, r3
 800deac:	3710      	adds	r7, #16
 800deae:	46bd      	mov	sp, r7
 800deb0:	bd80      	pop	{r7, pc}
 800deb2:	bf00      	nop
 800deb4:	58024400 	.word	0x58024400
 800deb8:	ffff0007 	.word	0xffff0007

0800debc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800debc:	b580      	push	{r7, lr}
 800debe:	b084      	sub	sp, #16
 800dec0:	af00      	add	r7, sp, #0
 800dec2:	6078      	str	r0, [r7, #4]
 800dec4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800dec6:	2300      	movs	r3, #0
 800dec8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800deca:	4b53      	ldr	r3, [pc, #332]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800decc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dece:	f003 0303 	and.w	r3, r3, #3
 800ded2:	2b03      	cmp	r3, #3
 800ded4:	d101      	bne.n	800deda <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800ded6:	2301      	movs	r3, #1
 800ded8:	e099      	b.n	800e00e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800deda:	4b4f      	ldr	r3, [pc, #316]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800dedc:	681b      	ldr	r3, [r3, #0]
 800dede:	4a4e      	ldr	r2, [pc, #312]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800dee0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dee4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dee6:	f7f7 fd05 	bl	80058f4 <HAL_GetTick>
 800deea:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800deec:	e008      	b.n	800df00 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800deee:	f7f7 fd01 	bl	80058f4 <HAL_GetTick>
 800def2:	4602      	mov	r2, r0
 800def4:	68bb      	ldr	r3, [r7, #8]
 800def6:	1ad3      	subs	r3, r2, r3
 800def8:	2b02      	cmp	r3, #2
 800defa:	d901      	bls.n	800df00 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800defc:	2303      	movs	r3, #3
 800defe:	e086      	b.n	800e00e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800df00:	4b45      	ldr	r3, [pc, #276]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d1f0      	bne.n	800deee <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800df0c:	4b42      	ldr	r3, [pc, #264]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800df0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df10:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	681b      	ldr	r3, [r3, #0]
 800df18:	051b      	lsls	r3, r3, #20
 800df1a:	493f      	ldr	r1, [pc, #252]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800df1c:	4313      	orrs	r3, r2
 800df1e:	628b      	str	r3, [r1, #40]	@ 0x28
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	685b      	ldr	r3, [r3, #4]
 800df24:	3b01      	subs	r3, #1
 800df26:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	689b      	ldr	r3, [r3, #8]
 800df2e:	3b01      	subs	r3, #1
 800df30:	025b      	lsls	r3, r3, #9
 800df32:	b29b      	uxth	r3, r3
 800df34:	431a      	orrs	r2, r3
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	68db      	ldr	r3, [r3, #12]
 800df3a:	3b01      	subs	r3, #1
 800df3c:	041b      	lsls	r3, r3, #16
 800df3e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800df42:	431a      	orrs	r2, r3
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	691b      	ldr	r3, [r3, #16]
 800df48:	3b01      	subs	r3, #1
 800df4a:	061b      	lsls	r3, r3, #24
 800df4c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800df50:	4931      	ldr	r1, [pc, #196]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800df52:	4313      	orrs	r3, r2
 800df54:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800df56:	4b30      	ldr	r3, [pc, #192]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800df58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df5a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	695b      	ldr	r3, [r3, #20]
 800df62:	492d      	ldr	r1, [pc, #180]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800df64:	4313      	orrs	r3, r2
 800df66:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800df68:	4b2b      	ldr	r3, [pc, #172]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800df6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df6c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	699b      	ldr	r3, [r3, #24]
 800df74:	4928      	ldr	r1, [pc, #160]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800df76:	4313      	orrs	r3, r2
 800df78:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800df7a:	4b27      	ldr	r3, [pc, #156]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800df7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df7e:	4a26      	ldr	r2, [pc, #152]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800df80:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800df84:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800df86:	4b24      	ldr	r3, [pc, #144]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800df88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800df8a:	4b24      	ldr	r3, [pc, #144]	@ (800e01c <RCCEx_PLL3_Config+0x160>)
 800df8c:	4013      	ands	r3, r2
 800df8e:	687a      	ldr	r2, [r7, #4]
 800df90:	69d2      	ldr	r2, [r2, #28]
 800df92:	00d2      	lsls	r2, r2, #3
 800df94:	4920      	ldr	r1, [pc, #128]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800df96:	4313      	orrs	r3, r2
 800df98:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800df9a:	4b1f      	ldr	r3, [pc, #124]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800df9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800df9e:	4a1e      	ldr	r2, [pc, #120]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800dfa0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800dfa4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800dfa6:	683b      	ldr	r3, [r7, #0]
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d106      	bne.n	800dfba <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800dfac:	4b1a      	ldr	r3, [pc, #104]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800dfae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfb0:	4a19      	ldr	r2, [pc, #100]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800dfb2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800dfb6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800dfb8:	e00f      	b.n	800dfda <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800dfba:	683b      	ldr	r3, [r7, #0]
 800dfbc:	2b01      	cmp	r3, #1
 800dfbe:	d106      	bne.n	800dfce <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800dfc0:	4b15      	ldr	r3, [pc, #84]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800dfc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfc4:	4a14      	ldr	r2, [pc, #80]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800dfc6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800dfca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800dfcc:	e005      	b.n	800dfda <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800dfce:	4b12      	ldr	r3, [pc, #72]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800dfd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dfd2:	4a11      	ldr	r2, [pc, #68]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800dfd4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dfd8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800dfda:	4b0f      	ldr	r3, [pc, #60]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	4a0e      	ldr	r2, [pc, #56]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800dfe0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800dfe4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800dfe6:	f7f7 fc85 	bl	80058f4 <HAL_GetTick>
 800dfea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800dfec:	e008      	b.n	800e000 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800dfee:	f7f7 fc81 	bl	80058f4 <HAL_GetTick>
 800dff2:	4602      	mov	r2, r0
 800dff4:	68bb      	ldr	r3, [r7, #8]
 800dff6:	1ad3      	subs	r3, r2, r3
 800dff8:	2b02      	cmp	r3, #2
 800dffa:	d901      	bls.n	800e000 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800dffc:	2303      	movs	r3, #3
 800dffe:	e006      	b.n	800e00e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800e000:	4b05      	ldr	r3, [pc, #20]	@ (800e018 <RCCEx_PLL3_Config+0x15c>)
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d0f0      	beq.n	800dfee <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800e00c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e00e:	4618      	mov	r0, r3
 800e010:	3710      	adds	r7, #16
 800e012:	46bd      	mov	sp, r7
 800e014:	bd80      	pop	{r7, pc}
 800e016:	bf00      	nop
 800e018:	58024400 	.word	0x58024400
 800e01c:	ffff0007 	.word	0xffff0007

0800e020 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e020:	b580      	push	{r7, lr}
 800e022:	b084      	sub	sp, #16
 800e024:	af00      	add	r7, sp, #0
 800e026:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d101      	bne.n	800e032 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e02e:	2301      	movs	r3, #1
 800e030:	e10f      	b.n	800e252 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	2200      	movs	r2, #0
 800e036:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800e038:	687b      	ldr	r3, [r7, #4]
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	4a87      	ldr	r2, [pc, #540]	@ (800e25c <HAL_SPI_Init+0x23c>)
 800e03e:	4293      	cmp	r3, r2
 800e040:	d00f      	beq.n	800e062 <HAL_SPI_Init+0x42>
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	4a86      	ldr	r2, [pc, #536]	@ (800e260 <HAL_SPI_Init+0x240>)
 800e048:	4293      	cmp	r3, r2
 800e04a:	d00a      	beq.n	800e062 <HAL_SPI_Init+0x42>
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	681b      	ldr	r3, [r3, #0]
 800e050:	4a84      	ldr	r2, [pc, #528]	@ (800e264 <HAL_SPI_Init+0x244>)
 800e052:	4293      	cmp	r3, r2
 800e054:	d005      	beq.n	800e062 <HAL_SPI_Init+0x42>
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	68db      	ldr	r3, [r3, #12]
 800e05a:	2b0f      	cmp	r3, #15
 800e05c:	d901      	bls.n	800e062 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800e05e:	2301      	movs	r3, #1
 800e060:	e0f7      	b.n	800e252 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800e062:	6878      	ldr	r0, [r7, #4]
 800e064:	f000 fef6 	bl	800ee54 <SPI_GetPacketSize>
 800e068:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	681b      	ldr	r3, [r3, #0]
 800e06e:	4a7b      	ldr	r2, [pc, #492]	@ (800e25c <HAL_SPI_Init+0x23c>)
 800e070:	4293      	cmp	r3, r2
 800e072:	d00c      	beq.n	800e08e <HAL_SPI_Init+0x6e>
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	4a79      	ldr	r2, [pc, #484]	@ (800e260 <HAL_SPI_Init+0x240>)
 800e07a:	4293      	cmp	r3, r2
 800e07c:	d007      	beq.n	800e08e <HAL_SPI_Init+0x6e>
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	4a78      	ldr	r2, [pc, #480]	@ (800e264 <HAL_SPI_Init+0x244>)
 800e084:	4293      	cmp	r3, r2
 800e086:	d002      	beq.n	800e08e <HAL_SPI_Init+0x6e>
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	2b08      	cmp	r3, #8
 800e08c:	d811      	bhi.n	800e0b2 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800e092:	4a72      	ldr	r2, [pc, #456]	@ (800e25c <HAL_SPI_Init+0x23c>)
 800e094:	4293      	cmp	r3, r2
 800e096:	d009      	beq.n	800e0ac <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	681b      	ldr	r3, [r3, #0]
 800e09c:	4a70      	ldr	r2, [pc, #448]	@ (800e260 <HAL_SPI_Init+0x240>)
 800e09e:	4293      	cmp	r3, r2
 800e0a0:	d004      	beq.n	800e0ac <HAL_SPI_Init+0x8c>
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	4a6f      	ldr	r2, [pc, #444]	@ (800e264 <HAL_SPI_Init+0x244>)
 800e0a8:	4293      	cmp	r3, r2
 800e0aa:	d104      	bne.n	800e0b6 <HAL_SPI_Init+0x96>
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	2b10      	cmp	r3, #16
 800e0b0:	d901      	bls.n	800e0b6 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800e0b2:	2301      	movs	r3, #1
 800e0b4:	e0cd      	b.n	800e252 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e0b6:	687b      	ldr	r3, [r7, #4]
 800e0b8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e0bc:	b2db      	uxtb	r3, r3
 800e0be:	2b00      	cmp	r3, #0
 800e0c0:	d106      	bne.n	800e0d0 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	2200      	movs	r2, #0
 800e0c6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e0ca:	6878      	ldr	r0, [r7, #4]
 800e0cc:	f7f5 feae 	bl	8003e2c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	2202      	movs	r2, #2
 800e0d4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	681a      	ldr	r2, [r3, #0]
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	681b      	ldr	r3, [r3, #0]
 800e0e2:	f022 0201 	bic.w	r2, r2, #1
 800e0e6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	689b      	ldr	r3, [r3, #8]
 800e0ee:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800e0f2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	699b      	ldr	r3, [r3, #24]
 800e0f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e0fc:	d119      	bne.n	800e132 <HAL_SPI_Init+0x112>
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	685b      	ldr	r3, [r3, #4]
 800e102:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e106:	d103      	bne.n	800e110 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d008      	beq.n	800e122 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800e114:	2b00      	cmp	r3, #0
 800e116:	d10c      	bne.n	800e132 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800e11c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e120:	d107      	bne.n	800e132 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	681a      	ldr	r2, [r3, #0]
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	681b      	ldr	r3, [r3, #0]
 800e12c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e130:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	685b      	ldr	r3, [r3, #4]
 800e136:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d00f      	beq.n	800e15e <HAL_SPI_Init+0x13e>
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	68db      	ldr	r3, [r3, #12]
 800e142:	2b06      	cmp	r3, #6
 800e144:	d90b      	bls.n	800e15e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	681b      	ldr	r3, [r3, #0]
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	430a      	orrs	r2, r1
 800e15a:	601a      	str	r2, [r3, #0]
 800e15c:	e007      	b.n	800e16e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	681a      	ldr	r2, [r3, #0]
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	681b      	ldr	r3, [r3, #0]
 800e168:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800e16c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800e16e:	687b      	ldr	r3, [r7, #4]
 800e170:	69da      	ldr	r2, [r3, #28]
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e176:	431a      	orrs	r2, r3
 800e178:	68bb      	ldr	r3, [r7, #8]
 800e17a:	431a      	orrs	r2, r3
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e180:	ea42 0103 	orr.w	r1, r2, r3
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	68da      	ldr	r2, [r3, #12]
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	681b      	ldr	r3, [r3, #0]
 800e18c:	430a      	orrs	r2, r1
 800e18e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e198:	431a      	orrs	r2, r3
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e19e:	431a      	orrs	r2, r3
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	699b      	ldr	r3, [r3, #24]
 800e1a4:	431a      	orrs	r2, r3
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	691b      	ldr	r3, [r3, #16]
 800e1aa:	431a      	orrs	r2, r3
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	695b      	ldr	r3, [r3, #20]
 800e1b0:	431a      	orrs	r2, r3
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	6a1b      	ldr	r3, [r3, #32]
 800e1b6:	431a      	orrs	r2, r3
 800e1b8:	687b      	ldr	r3, [r7, #4]
 800e1ba:	685b      	ldr	r3, [r3, #4]
 800e1bc:	431a      	orrs	r2, r3
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e1c2:	431a      	orrs	r2, r3
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	689b      	ldr	r3, [r3, #8]
 800e1c8:	431a      	orrs	r2, r3
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e1ce:	ea42 0103 	orr.w	r1, r2, r3
 800e1d2:	687b      	ldr	r3, [r7, #4]
 800e1d4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	430a      	orrs	r2, r1
 800e1dc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	685b      	ldr	r3, [r3, #4]
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d113      	bne.n	800e20e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	681b      	ldr	r3, [r3, #0]
 800e1ea:	689b      	ldr	r3, [r3, #8]
 800e1ec:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e1f8:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	681b      	ldr	r3, [r3, #0]
 800e1fe:	689b      	ldr	r3, [r3, #8]
 800e200:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	681b      	ldr	r3, [r3, #0]
 800e208:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800e20c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	f022 0201 	bic.w	r2, r2, #1
 800e21c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	685b      	ldr	r3, [r3, #4]
 800e222:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e226:	2b00      	cmp	r3, #0
 800e228:	d00a      	beq.n	800e240 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	681b      	ldr	r3, [r3, #0]
 800e22e:	68db      	ldr	r3, [r3, #12]
 800e230:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	430a      	orrs	r2, r1
 800e23e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	2200      	movs	r2, #0
 800e244:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	2201      	movs	r2, #1
 800e24c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800e250:	2300      	movs	r3, #0
}
 800e252:	4618      	mov	r0, r3
 800e254:	3710      	adds	r7, #16
 800e256:	46bd      	mov	sp, r7
 800e258:	bd80      	pop	{r7, pc}
 800e25a:	bf00      	nop
 800e25c:	40013000 	.word	0x40013000
 800e260:	40003800 	.word	0x40003800
 800e264:	40003c00 	.word	0x40003c00

0800e268 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e268:	b580      	push	{r7, lr}
 800e26a:	b088      	sub	sp, #32
 800e26c:	af02      	add	r7, sp, #8
 800e26e:	60f8      	str	r0, [r7, #12]
 800e270:	60b9      	str	r1, [r7, #8]
 800e272:	603b      	str	r3, [r7, #0]
 800e274:	4613      	mov	r3, r2
 800e276:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	3320      	adds	r3, #32
 800e27e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e280:	f7f7 fb38 	bl	80058f4 <HAL_GetTick>
 800e284:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e286:	68fb      	ldr	r3, [r7, #12]
 800e288:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e28c:	b2db      	uxtb	r3, r3
 800e28e:	2b01      	cmp	r3, #1
 800e290:	d001      	beq.n	800e296 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800e292:	2302      	movs	r3, #2
 800e294:	e1d1      	b.n	800e63a <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800e296:	68bb      	ldr	r3, [r7, #8]
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d002      	beq.n	800e2a2 <HAL_SPI_Transmit+0x3a>
 800e29c:	88fb      	ldrh	r3, [r7, #6]
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d101      	bne.n	800e2a6 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800e2a2:	2301      	movs	r3, #1
 800e2a4:	e1c9      	b.n	800e63a <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800e2a6:	68fb      	ldr	r3, [r7, #12]
 800e2a8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800e2ac:	2b01      	cmp	r3, #1
 800e2ae:	d101      	bne.n	800e2b4 <HAL_SPI_Transmit+0x4c>
 800e2b0:	2302      	movs	r3, #2
 800e2b2:	e1c2      	b.n	800e63a <HAL_SPI_Transmit+0x3d2>
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	2201      	movs	r2, #1
 800e2b8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	2203      	movs	r2, #3
 800e2c0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	2200      	movs	r2, #0
 800e2c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	68ba      	ldr	r2, [r7, #8]
 800e2d0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	88fa      	ldrh	r2, [r7, #6]
 800e2d6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	88fa      	ldrh	r2, [r7, #6]
 800e2de:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800e2e2:	68fb      	ldr	r3, [r7, #12]
 800e2e4:	2200      	movs	r2, #0
 800e2e6:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800e2e8:	68fb      	ldr	r3, [r7, #12]
 800e2ea:	2200      	movs	r2, #0
 800e2ec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	2200      	movs	r2, #0
 800e2f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	2200      	movs	r2, #0
 800e2fc:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800e2fe:	68fb      	ldr	r3, [r7, #12]
 800e300:	2200      	movs	r2, #0
 800e302:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	689b      	ldr	r3, [r3, #8]
 800e308:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800e30c:	d108      	bne.n	800e320 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	681a      	ldr	r2, [r3, #0]
 800e314:	68fb      	ldr	r3, [r7, #12]
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e31c:	601a      	str	r2, [r3, #0]
 800e31e:	e009      	b.n	800e334 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	68db      	ldr	r3, [r3, #12]
 800e326:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800e32a:	68fb      	ldr	r3, [r7, #12]
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800e332:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	681b      	ldr	r3, [r3, #0]
 800e338:	685a      	ldr	r2, [r3, #4]
 800e33a:	4b96      	ldr	r3, [pc, #600]	@ (800e594 <HAL_SPI_Transmit+0x32c>)
 800e33c:	4013      	ands	r3, r2
 800e33e:	88f9      	ldrh	r1, [r7, #6]
 800e340:	68fa      	ldr	r2, [r7, #12]
 800e342:	6812      	ldr	r2, [r2, #0]
 800e344:	430b      	orrs	r3, r1
 800e346:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800e348:	68fb      	ldr	r3, [r7, #12]
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	681a      	ldr	r2, [r3, #0]
 800e34e:	68fb      	ldr	r3, [r7, #12]
 800e350:	681b      	ldr	r3, [r3, #0]
 800e352:	f042 0201 	orr.w	r2, r2, #1
 800e356:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	685b      	ldr	r3, [r3, #4]
 800e35c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e360:	d107      	bne.n	800e372 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	681a      	ldr	r2, [r3, #0]
 800e368:	68fb      	ldr	r3, [r7, #12]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e370:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800e372:	68fb      	ldr	r3, [r7, #12]
 800e374:	68db      	ldr	r3, [r3, #12]
 800e376:	2b0f      	cmp	r3, #15
 800e378:	d947      	bls.n	800e40a <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800e37a:	e03f      	b.n	800e3fc <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800e37c:	68fb      	ldr	r3, [r7, #12]
 800e37e:	681b      	ldr	r3, [r3, #0]
 800e380:	695b      	ldr	r3, [r3, #20]
 800e382:	f003 0302 	and.w	r3, r3, #2
 800e386:	2b02      	cmp	r3, #2
 800e388:	d114      	bne.n	800e3b4 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	6812      	ldr	r2, [r2, #0]
 800e394:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e39a:	1d1a      	adds	r2, r3, #4
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e3a6:	b29b      	uxth	r3, r3
 800e3a8:	3b01      	subs	r3, #1
 800e3aa:	b29a      	uxth	r2, r3
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e3b2:	e023      	b.n	800e3fc <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e3b4:	f7f7 fa9e 	bl	80058f4 <HAL_GetTick>
 800e3b8:	4602      	mov	r2, r0
 800e3ba:	693b      	ldr	r3, [r7, #16]
 800e3bc:	1ad3      	subs	r3, r2, r3
 800e3be:	683a      	ldr	r2, [r7, #0]
 800e3c0:	429a      	cmp	r2, r3
 800e3c2:	d803      	bhi.n	800e3cc <HAL_SPI_Transmit+0x164>
 800e3c4:	683b      	ldr	r3, [r7, #0]
 800e3c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3ca:	d102      	bne.n	800e3d2 <HAL_SPI_Transmit+0x16a>
 800e3cc:	683b      	ldr	r3, [r7, #0]
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d114      	bne.n	800e3fc <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e3d2:	68f8      	ldr	r0, [r7, #12]
 800e3d4:	f000 fc70 	bl	800ecb8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e3de:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e3e2:	68fb      	ldr	r3, [r7, #12]
 800e3e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	2201      	movs	r2, #1
 800e3ec:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	2200      	movs	r2, #0
 800e3f4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800e3f8:	2303      	movs	r3, #3
 800e3fa:	e11e      	b.n	800e63a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800e3fc:	68fb      	ldr	r3, [r7, #12]
 800e3fe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e402:	b29b      	uxth	r3, r3
 800e404:	2b00      	cmp	r3, #0
 800e406:	d1b9      	bne.n	800e37c <HAL_SPI_Transmit+0x114>
 800e408:	e0f1      	b.n	800e5ee <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e40a:	68fb      	ldr	r3, [r7, #12]
 800e40c:	68db      	ldr	r3, [r3, #12]
 800e40e:	2b07      	cmp	r3, #7
 800e410:	f240 80e6 	bls.w	800e5e0 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800e414:	e05d      	b.n	800e4d2 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	695b      	ldr	r3, [r3, #20]
 800e41c:	f003 0302 	and.w	r3, r3, #2
 800e420:	2b02      	cmp	r3, #2
 800e422:	d132      	bne.n	800e48a <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800e424:	68fb      	ldr	r3, [r7, #12]
 800e426:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e42a:	b29b      	uxth	r3, r3
 800e42c:	2b01      	cmp	r3, #1
 800e42e:	d918      	bls.n	800e462 <HAL_SPI_Transmit+0x1fa>
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e434:	2b00      	cmp	r3, #0
 800e436:	d014      	beq.n	800e462 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e43c:	68fb      	ldr	r3, [r7, #12]
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	6812      	ldr	r2, [r2, #0]
 800e442:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800e444:	68fb      	ldr	r3, [r7, #12]
 800e446:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e448:	1d1a      	adds	r2, r3, #4
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e454:	b29b      	uxth	r3, r3
 800e456:	3b02      	subs	r3, #2
 800e458:	b29a      	uxth	r2, r3
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e460:	e037      	b.n	800e4d2 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e466:	881a      	ldrh	r2, [r3, #0]
 800e468:	697b      	ldr	r3, [r7, #20]
 800e46a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e46c:	68fb      	ldr	r3, [r7, #12]
 800e46e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e470:	1c9a      	adds	r2, r3, #2
 800e472:	68fb      	ldr	r3, [r7, #12]
 800e474:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800e476:	68fb      	ldr	r3, [r7, #12]
 800e478:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e47c:	b29b      	uxth	r3, r3
 800e47e:	3b01      	subs	r3, #1
 800e480:	b29a      	uxth	r2, r3
 800e482:	68fb      	ldr	r3, [r7, #12]
 800e484:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e488:	e023      	b.n	800e4d2 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e48a:	f7f7 fa33 	bl	80058f4 <HAL_GetTick>
 800e48e:	4602      	mov	r2, r0
 800e490:	693b      	ldr	r3, [r7, #16]
 800e492:	1ad3      	subs	r3, r2, r3
 800e494:	683a      	ldr	r2, [r7, #0]
 800e496:	429a      	cmp	r2, r3
 800e498:	d803      	bhi.n	800e4a2 <HAL_SPI_Transmit+0x23a>
 800e49a:	683b      	ldr	r3, [r7, #0]
 800e49c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4a0:	d102      	bne.n	800e4a8 <HAL_SPI_Transmit+0x240>
 800e4a2:	683b      	ldr	r3, [r7, #0]
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d114      	bne.n	800e4d2 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e4a8:	68f8      	ldr	r0, [r7, #12]
 800e4aa:	f000 fc05 	bl	800ecb8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e4b4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	2201      	movs	r2, #1
 800e4c2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	2200      	movs	r2, #0
 800e4ca:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800e4ce:	2303      	movs	r3, #3
 800e4d0:	e0b3      	b.n	800e63a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e4d8:	b29b      	uxth	r3, r3
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d19b      	bne.n	800e416 <HAL_SPI_Transmit+0x1ae>
 800e4de:	e086      	b.n	800e5ee <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	695b      	ldr	r3, [r3, #20]
 800e4e6:	f003 0302 	and.w	r3, r3, #2
 800e4ea:	2b02      	cmp	r3, #2
 800e4ec:	d154      	bne.n	800e598 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e4f4:	b29b      	uxth	r3, r3
 800e4f6:	2b03      	cmp	r3, #3
 800e4f8:	d918      	bls.n	800e52c <HAL_SPI_Transmit+0x2c4>
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e4fe:	2b40      	cmp	r3, #64	@ 0x40
 800e500:	d914      	bls.n	800e52c <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800e502:	68fb      	ldr	r3, [r7, #12]
 800e504:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e506:	68fb      	ldr	r3, [r7, #12]
 800e508:	681b      	ldr	r3, [r3, #0]
 800e50a:	6812      	ldr	r2, [r2, #0]
 800e50c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e512:	1d1a      	adds	r2, r3, #4
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800e518:	68fb      	ldr	r3, [r7, #12]
 800e51a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e51e:	b29b      	uxth	r3, r3
 800e520:	3b04      	subs	r3, #4
 800e522:	b29a      	uxth	r2, r3
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e52a:	e059      	b.n	800e5e0 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e532:	b29b      	uxth	r3, r3
 800e534:	2b01      	cmp	r3, #1
 800e536:	d917      	bls.n	800e568 <HAL_SPI_Transmit+0x300>
 800e538:	68fb      	ldr	r3, [r7, #12]
 800e53a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d013      	beq.n	800e568 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800e540:	68fb      	ldr	r3, [r7, #12]
 800e542:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e544:	881a      	ldrh	r2, [r3, #0]
 800e546:	697b      	ldr	r3, [r7, #20]
 800e548:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e54e:	1c9a      	adds	r2, r3, #2
 800e550:	68fb      	ldr	r3, [r7, #12]
 800e552:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e55a:	b29b      	uxth	r3, r3
 800e55c:	3b02      	subs	r3, #2
 800e55e:	b29a      	uxth	r2, r3
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e566:	e03b      	b.n	800e5e0 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e568:	68fb      	ldr	r3, [r7, #12]
 800e56a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e56c:	68fb      	ldr	r3, [r7, #12]
 800e56e:	681b      	ldr	r3, [r3, #0]
 800e570:	3320      	adds	r3, #32
 800e572:	7812      	ldrb	r2, [r2, #0]
 800e574:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e57a:	1c5a      	adds	r2, r3, #1
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e586:	b29b      	uxth	r3, r3
 800e588:	3b01      	subs	r3, #1
 800e58a:	b29a      	uxth	r2, r3
 800e58c:	68fb      	ldr	r3, [r7, #12]
 800e58e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800e592:	e025      	b.n	800e5e0 <HAL_SPI_Transmit+0x378>
 800e594:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e598:	f7f7 f9ac 	bl	80058f4 <HAL_GetTick>
 800e59c:	4602      	mov	r2, r0
 800e59e:	693b      	ldr	r3, [r7, #16]
 800e5a0:	1ad3      	subs	r3, r2, r3
 800e5a2:	683a      	ldr	r2, [r7, #0]
 800e5a4:	429a      	cmp	r2, r3
 800e5a6:	d803      	bhi.n	800e5b0 <HAL_SPI_Transmit+0x348>
 800e5a8:	683b      	ldr	r3, [r7, #0]
 800e5aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e5ae:	d102      	bne.n	800e5b6 <HAL_SPI_Transmit+0x34e>
 800e5b0:	683b      	ldr	r3, [r7, #0]
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	d114      	bne.n	800e5e0 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800e5b6:	68f8      	ldr	r0, [r7, #12]
 800e5b8:	f000 fb7e 	bl	800ecb8 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e5bc:	68fb      	ldr	r3, [r7, #12]
 800e5be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e5c2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800e5cc:	68fb      	ldr	r3, [r7, #12]
 800e5ce:	2201      	movs	r2, #1
 800e5d0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	2200      	movs	r2, #0
 800e5d8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800e5dc:	2303      	movs	r3, #3
 800e5de:	e02c      	b.n	800e63a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e5e6:	b29b      	uxth	r3, r3
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	f47f af79 	bne.w	800e4e0 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800e5ee:	693b      	ldr	r3, [r7, #16]
 800e5f0:	9300      	str	r3, [sp, #0]
 800e5f2:	683b      	ldr	r3, [r7, #0]
 800e5f4:	2200      	movs	r2, #0
 800e5f6:	2108      	movs	r1, #8
 800e5f8:	68f8      	ldr	r0, [r7, #12]
 800e5fa:	f000 fbfd 	bl	800edf8 <SPI_WaitOnFlagUntilTimeout>
 800e5fe:	4603      	mov	r3, r0
 800e600:	2b00      	cmp	r3, #0
 800e602:	d007      	beq.n	800e614 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e604:	68fb      	ldr	r3, [r7, #12]
 800e606:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e60a:	f043 0220 	orr.w	r2, r3, #32
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800e614:	68f8      	ldr	r0, [r7, #12]
 800e616:	f000 fb4f 	bl	800ecb8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	2201      	movs	r2, #1
 800e61e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e622:	68fb      	ldr	r3, [r7, #12]
 800e624:	2200      	movs	r2, #0
 800e626:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e62a:	68fb      	ldr	r3, [r7, #12]
 800e62c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e630:	2b00      	cmp	r3, #0
 800e632:	d001      	beq.n	800e638 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 800e634:	2301      	movs	r3, #1
 800e636:	e000      	b.n	800e63a <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 800e638:	2300      	movs	r3, #0
  }
}
 800e63a:	4618      	mov	r0, r3
 800e63c:	3718      	adds	r7, #24
 800e63e:	46bd      	mov	sp, r7
 800e640:	bd80      	pop	{r7, pc}
 800e642:	bf00      	nop

0800e644 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800e644:	b580      	push	{r7, lr}
 800e646:	b08e      	sub	sp, #56	@ 0x38
 800e648:	af02      	add	r7, sp, #8
 800e64a:	60f8      	str	r0, [r7, #12]
 800e64c:	60b9      	str	r1, [r7, #8]
 800e64e:	607a      	str	r2, [r7, #4]
 800e650:	807b      	strh	r3, [r7, #2]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800e652:	68fb      	ldr	r3, [r7, #12]
 800e654:	681b      	ldr	r3, [r3, #0]
 800e656:	3320      	adds	r3, #32
 800e658:	627b      	str	r3, [r7, #36]	@ 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800e65a:	68fb      	ldr	r3, [r7, #12]
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	3330      	adds	r3, #48	@ 0x30
 800e660:	623b      	str	r3, [r7, #32]
  uint32_t   fifo_length;
  uint32_t   temp_sr_reg;
  uint16_t   initial_TxXferCount;
  uint16_t   initial_RxXferCount;
  uint16_t   init_max_data_in_fifo;
  init_max_data_in_fifo = (((uint16_t)(hspi->Init.FifoThreshold >> 5U) + 1U));
 800e662:	68fb      	ldr	r3, [r7, #12]
 800e664:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e666:	095b      	lsrs	r3, r3, #5
 800e668:	b29b      	uxth	r3, r3
 800e66a:	3301      	adds	r3, #1
 800e66c:	83fb      	strh	r3, [r7, #30]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e66e:	f7f7 f941 	bl	80058f4 <HAL_GetTick>
 800e672:	61b8      	str	r0, [r7, #24]

  initial_TxXferCount = Size;
 800e674:	887b      	ldrh	r3, [r7, #2]
 800e676:	857b      	strh	r3, [r7, #42]	@ 0x2a
  initial_RxXferCount = Size;
 800e678:	887b      	ldrh	r3, [r7, #2]
 800e67a:	853b      	strh	r3, [r7, #40]	@ 0x28

  if (hspi->State != HAL_SPI_STATE_READY)
 800e67c:	68fb      	ldr	r3, [r7, #12]
 800e67e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800e682:	b2db      	uxtb	r3, r3
 800e684:	2b01      	cmp	r3, #1
 800e686:	d001      	beq.n	800e68c <HAL_SPI_TransmitReceive+0x48>
  {
    return HAL_BUSY;
 800e688:	2302      	movs	r3, #2
 800e68a:	e310      	b.n	800ecae <HAL_SPI_TransmitReceive+0x66a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800e68c:	68bb      	ldr	r3, [r7, #8]
 800e68e:	2b00      	cmp	r3, #0
 800e690:	d005      	beq.n	800e69e <HAL_SPI_TransmitReceive+0x5a>
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	2b00      	cmp	r3, #0
 800e696:	d002      	beq.n	800e69e <HAL_SPI_TransmitReceive+0x5a>
 800e698:	887b      	ldrh	r3, [r7, #2]
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d101      	bne.n	800e6a2 <HAL_SPI_TransmitReceive+0x5e>
  {
    return HAL_ERROR;
 800e69e:	2301      	movs	r3, #1
 800e6a0:	e305      	b.n	800ecae <HAL_SPI_TransmitReceive+0x66a>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800e6a8:	2b01      	cmp	r3, #1
 800e6aa:	d101      	bne.n	800e6b0 <HAL_SPI_TransmitReceive+0x6c>
 800e6ac:	2302      	movs	r3, #2
 800e6ae:	e2fe      	b.n	800ecae <HAL_SPI_TransmitReceive+0x66a>
 800e6b0:	68fb      	ldr	r3, [r7, #12]
 800e6b2:	2201      	movs	r2, #1
 800e6b4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800e6b8:	68fb      	ldr	r3, [r7, #12]
 800e6ba:	2205      	movs	r2, #5
 800e6bc:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e6c0:	68fb      	ldr	r3, [r7, #12]
 800e6c2:	2200      	movs	r2, #0
 800e6c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	687a      	ldr	r2, [r7, #4]
 800e6cc:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferCount = Size;
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	887a      	ldrh	r2, [r7, #2]
 800e6d2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->RxXferSize  = Size;
 800e6d6:	68fb      	ldr	r3, [r7, #12]
 800e6d8:	887a      	ldrh	r2, [r7, #2]
 800e6da:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	68ba      	ldr	r2, [r7, #8]
 800e6e2:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferCount = Size;
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	887a      	ldrh	r2, [r7, #2]
 800e6e8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->TxXferSize  = Size;
 800e6ec:	68fb      	ldr	r3, [r7, #12]
 800e6ee:	887a      	ldrh	r2, [r7, #2]
 800e6f0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e6f4:	68fb      	ldr	r3, [r7, #12]
 800e6f6:	2200      	movs	r2, #0
 800e6f8:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->TxISR       = NULL;
 800e6fa:	68fb      	ldr	r3, [r7, #12]
 800e6fc:	2200      	movs	r2, #0
 800e6fe:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Set Full-Duplex mode */
  SPI_2LINES(hspi);
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	68da      	ldr	r2, [r3, #12]
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	681b      	ldr	r3, [r3, #0]
 800e70a:	f422 22c0 	bic.w	r2, r2, #393216	@ 0x60000
 800e70e:	60da      	str	r2, [r3, #12]

  /* Initialize FIFO length */
  if (IS_SPI_HIGHEND_INSTANCE(hspi->Instance))
 800e710:	68fb      	ldr	r3, [r7, #12]
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	4a70      	ldr	r2, [pc, #448]	@ (800e8d8 <HAL_SPI_TransmitReceive+0x294>)
 800e716:	4293      	cmp	r3, r2
 800e718:	d009      	beq.n	800e72e <HAL_SPI_TransmitReceive+0xea>
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	4a6f      	ldr	r2, [pc, #444]	@ (800e8dc <HAL_SPI_TransmitReceive+0x298>)
 800e720:	4293      	cmp	r3, r2
 800e722:	d004      	beq.n	800e72e <HAL_SPI_TransmitReceive+0xea>
 800e724:	68fb      	ldr	r3, [r7, #12]
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	4a6d      	ldr	r2, [pc, #436]	@ (800e8e0 <HAL_SPI_TransmitReceive+0x29c>)
 800e72a:	4293      	cmp	r3, r2
 800e72c:	d102      	bne.n	800e734 <HAL_SPI_TransmitReceive+0xf0>
  {
    fifo_length = SPI_HIGHEND_FIFO_SIZE;
 800e72e:	2310      	movs	r3, #16
 800e730:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e732:	e001      	b.n	800e738 <HAL_SPI_TransmitReceive+0xf4>
  }
  else
  {
    fifo_length = SPI_LOWEND_FIFO_SIZE;
 800e734:	2308      	movs	r3, #8
 800e736:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	685a      	ldr	r2, [r3, #4]
 800e73e:	4b69      	ldr	r3, [pc, #420]	@ (800e8e4 <HAL_SPI_TransmitReceive+0x2a0>)
 800e740:	4013      	ands	r3, r2
 800e742:	8879      	ldrh	r1, [r7, #2]
 800e744:	68fa      	ldr	r2, [r7, #12]
 800e746:	6812      	ldr	r2, [r2, #0]
 800e748:	430b      	orrs	r3, r1
 800e74a:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	681a      	ldr	r2, [r3, #0]
 800e752:	68fb      	ldr	r3, [r7, #12]
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	f042 0201 	orr.w	r2, r2, #1
 800e75a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e75c:	68fb      	ldr	r3, [r7, #12]
 800e75e:	685b      	ldr	r3, [r3, #4]
 800e760:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e764:	d107      	bne.n	800e776 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	681a      	ldr	r2, [r3, #0]
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e774:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	68db      	ldr	r3, [r3, #12]
 800e77a:	2b0f      	cmp	r3, #15
 800e77c:	f240 80a2 	bls.w	800e8c4 <HAL_SPI_TransmitReceive+0x280>
  {
    /* Adapt fifo length to 32bits data width */
    fifo_length = (fifo_length / 4UL);
 800e780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e782:	089b      	lsrs	r3, r3, #2
 800e784:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e786:	e094      	b.n	800e8b2 <HAL_SPI_TransmitReceive+0x26e>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	695b      	ldr	r3, [r3, #20]
 800e78e:	f003 0302 	and.w	r3, r3, #2
 800e792:	2b02      	cmp	r3, #2
 800e794:	d120      	bne.n	800e7d8 <HAL_SPI_TransmitReceive+0x194>
 800e796:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e798:	2b00      	cmp	r3, #0
 800e79a:	d01d      	beq.n	800e7d8 <HAL_SPI_TransmitReceive+0x194>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800e79c:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e79e:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800e7a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e7a2:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e7a4:	429a      	cmp	r2, r3
 800e7a6:	d217      	bcs.n	800e7d8 <HAL_SPI_TransmitReceive+0x194>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	6812      	ldr	r2, [r2, #0]
 800e7b2:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800e7b4:	68fb      	ldr	r3, [r7, #12]
 800e7b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e7b8:	1d1a      	adds	r2, r3, #4
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount --;
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e7c4:	b29b      	uxth	r3, r3
 800e7c6:	3b01      	subs	r3, #1
 800e7c8:	b29a      	uxth	r2, r3
 800e7ca:	68fb      	ldr	r3, [r7, #12]
 800e7cc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e7d6:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	681b      	ldr	r3, [r3, #0]
 800e7dc:	695b      	ldr	r3, [r3, #20]
 800e7de:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800e7e0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e7e2:	2b00      	cmp	r3, #0
 800e7e4:	d065      	beq.n	800e8b2 <HAL_SPI_TransmitReceive+0x26e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800e7e6:	68fb      	ldr	r3, [r7, #12]
 800e7e8:	681b      	ldr	r3, [r3, #0]
 800e7ea:	695b      	ldr	r3, [r3, #20]
 800e7ec:	f003 0301 	and.w	r3, r3, #1
 800e7f0:	2b01      	cmp	r3, #1
 800e7f2:	d118      	bne.n	800e826 <HAL_SPI_TransmitReceive+0x1e2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	681a      	ldr	r2, [r3, #0]
 800e7f8:	68fb      	ldr	r3, [r7, #12]
 800e7fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e7fc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e7fe:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e800:	68fb      	ldr	r3, [r7, #12]
 800e802:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e804:	1d1a      	adds	r2, r3, #4
 800e806:	68fb      	ldr	r3, [r7, #12]
 800e808:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e810:	b29b      	uxth	r3, r3
 800e812:	3b01      	subs	r3, #1
 800e814:	b29a      	uxth	r2, r3
 800e816:	68fb      	ldr	r3, [r7, #12]
 800e818:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e81c:	68fb      	ldr	r3, [r7, #12]
 800e81e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e822:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e824:	e045      	b.n	800e8b2 <HAL_SPI_TransmitReceive+0x26e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e826:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e828:	8bfb      	ldrh	r3, [r7, #30]
 800e82a:	429a      	cmp	r2, r3
 800e82c:	d21d      	bcs.n	800e86a <HAL_SPI_TransmitReceive+0x226>
 800e82e:	697b      	ldr	r3, [r7, #20]
 800e830:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e834:	2b00      	cmp	r3, #0
 800e836:	d018      	beq.n	800e86a <HAL_SPI_TransmitReceive+0x226>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	681a      	ldr	r2, [r3, #0]
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e840:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800e842:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800e844:	68fb      	ldr	r3, [r7, #12]
 800e846:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e848:	1d1a      	adds	r2, r3, #4
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e854:	b29b      	uxth	r3, r3
 800e856:	3b01      	subs	r3, #1
 800e858:	b29a      	uxth	r2, r3
 800e85a:	68fb      	ldr	r3, [r7, #12]
 800e85c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e860:	68fb      	ldr	r3, [r7, #12]
 800e862:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e866:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e868:	e023      	b.n	800e8b2 <HAL_SPI_TransmitReceive+0x26e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e86a:	f7f7 f843 	bl	80058f4 <HAL_GetTick>
 800e86e:	4602      	mov	r2, r0
 800e870:	69bb      	ldr	r3, [r7, #24]
 800e872:	1ad3      	subs	r3, r2, r3
 800e874:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e876:	429a      	cmp	r2, r3
 800e878:	d803      	bhi.n	800e882 <HAL_SPI_TransmitReceive+0x23e>
 800e87a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e87c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e880:	d102      	bne.n	800e888 <HAL_SPI_TransmitReceive+0x244>
 800e882:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e884:	2b00      	cmp	r3, #0
 800e886:	d114      	bne.n	800e8b2 <HAL_SPI_TransmitReceive+0x26e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800e888:	68f8      	ldr	r0, [r7, #12]
 800e88a:	f000 fa15 	bl	800ecb8 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800e88e:	68fb      	ldr	r3, [r7, #12]
 800e890:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e894:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800e89e:	68fb      	ldr	r3, [r7, #12]
 800e8a0:	2201      	movs	r2, #1
 800e8a2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	2200      	movs	r2, #0
 800e8aa:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800e8ae:	2303      	movs	r3, #3
 800e8b0:	e1fd      	b.n	800ecae <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e8b2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e8b4:	2b00      	cmp	r3, #0
 800e8b6:	f47f af67 	bne.w	800e788 <HAL_SPI_TransmitReceive+0x144>
 800e8ba:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e8bc:	2b00      	cmp	r3, #0
 800e8be:	f47f af63 	bne.w	800e788 <HAL_SPI_TransmitReceive+0x144>
 800e8c2:	e1ce      	b.n	800ec62 <HAL_SPI_TransmitReceive+0x61e>
        }
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	68db      	ldr	r3, [r3, #12]
 800e8c8:	2b07      	cmp	r3, #7
 800e8ca:	f240 81c2 	bls.w	800ec52 <HAL_SPI_TransmitReceive+0x60e>
  {
    /* Adapt fifo length to 16bits data width */
    fifo_length = (fifo_length / 2UL);
 800e8ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e8d0:	085b      	lsrs	r3, r3, #1
 800e8d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800e8d4:	e0c9      	b.n	800ea6a <HAL_SPI_TransmitReceive+0x426>
 800e8d6:	bf00      	nop
 800e8d8:	40013000 	.word	0x40013000
 800e8dc:	40003800 	.word	0x40003800
 800e8e0:	40003c00 	.word	0x40003c00
 800e8e4:	ffff0000 	.word	0xffff0000
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	695b      	ldr	r3, [r3, #20]
 800e8ee:	f003 0302 	and.w	r3, r3, #2
 800e8f2:	2b02      	cmp	r3, #2
 800e8f4:	d11f      	bne.n	800e936 <HAL_SPI_TransmitReceive+0x2f2>
 800e8f6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d01c      	beq.n	800e936 <HAL_SPI_TransmitReceive+0x2f2>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800e8fc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e8fe:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800e900:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e902:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800e904:	429a      	cmp	r2, r3
 800e906:	d216      	bcs.n	800e936 <HAL_SPI_TransmitReceive+0x2f2>
      {
#if defined (__GNUC__)
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e90c:	881a      	ldrh	r2, [r3, #0]
 800e90e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e910:	801a      	strh	r2, [r3, #0]
#else
        *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e916:	1c9a      	adds	r2, r3, #2
 800e918:	68fb      	ldr	r3, [r7, #12]
 800e91a:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800e91c:	68fb      	ldr	r3, [r7, #12]
 800e91e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e922:	b29b      	uxth	r3, r3
 800e924:	3b01      	subs	r3, #1
 800e926:	b29a      	uxth	r2, r3
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800e92e:	68fb      	ldr	r3, [r7, #12]
 800e930:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800e934:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	695b      	ldr	r3, [r3, #20]
 800e93c:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800e93e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e940:	2b00      	cmp	r3, #0
 800e942:	f000 8092 	beq.w	800ea6a <HAL_SPI_TransmitReceive+0x426>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800e946:	68fb      	ldr	r3, [r7, #12]
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	695b      	ldr	r3, [r3, #20]
 800e94c:	f003 0301 	and.w	r3, r3, #1
 800e950:	2b01      	cmp	r3, #1
 800e952:	d118      	bne.n	800e986 <HAL_SPI_TransmitReceive+0x342>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e954:	68fb      	ldr	r3, [r7, #12]
 800e956:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e958:	6a3a      	ldr	r2, [r7, #32]
 800e95a:	8812      	ldrh	r2, [r2, #0]
 800e95c:	b292      	uxth	r2, r2
 800e95e:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e964:	1c9a      	adds	r2, r3, #2
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800e96a:	68fb      	ldr	r3, [r7, #12]
 800e96c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e970:	b29b      	uxth	r3, r3
 800e972:	3b01      	subs	r3, #1
 800e974:	b29a      	uxth	r2, r3
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e97c:	68fb      	ldr	r3, [r7, #12]
 800e97e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e982:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e984:	e071      	b.n	800ea6a <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800e986:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800e988:	8bfb      	ldrh	r3, [r7, #30]
 800e98a:	429a      	cmp	r2, r3
 800e98c:	d228      	bcs.n	800e9e0 <HAL_SPI_TransmitReceive+0x39c>
 800e98e:	697b      	ldr	r3, [r7, #20]
 800e990:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800e994:	2b00      	cmp	r3, #0
 800e996:	d023      	beq.n	800e9e0 <HAL_SPI_TransmitReceive+0x39c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e998:	68fb      	ldr	r3, [r7, #12]
 800e99a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e99c:	6a3a      	ldr	r2, [r7, #32]
 800e99e:	8812      	ldrh	r2, [r2, #0]
 800e9a0:	b292      	uxth	r2, r2
 800e9a2:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e9a8:	1c9a      	adds	r2, r3, #2
 800e9aa:	68fb      	ldr	r3, [r7, #12]
 800e9ac:	665a      	str	r2, [r3, #100]	@ 0x64
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e9ae:	68fb      	ldr	r3, [r7, #12]
 800e9b0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e9b2:	6a3a      	ldr	r2, [r7, #32]
 800e9b4:	8812      	ldrh	r2, [r2, #0]
 800e9b6:	b292      	uxth	r2, r2
 800e9b8:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e9be:	1c9a      	adds	r2, r3, #2
 800e9c0:	68fb      	ldr	r3, [r7, #12]
 800e9c2:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e9ca:	b29b      	uxth	r3, r3
 800e9cc:	3b02      	subs	r3, #2
 800e9ce:	b29a      	uxth	r2, r3
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800e9dc:	853b      	strh	r3, [r7, #40]	@ 0x28
 800e9de:	e044      	b.n	800ea6a <HAL_SPI_TransmitReceive+0x426>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount == 1UL) && ((temp_sr_reg & SPI_SR_RXPLVL_0) != 0UL))
 800e9e0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e9e2:	2b01      	cmp	r3, #1
 800e9e4:	d11d      	bne.n	800ea22 <HAL_SPI_TransmitReceive+0x3de>
 800e9e6:	697b      	ldr	r3, [r7, #20]
 800e9e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e9ec:	2b00      	cmp	r3, #0
 800e9ee:	d018      	beq.n	800ea22 <HAL_SPI_TransmitReceive+0x3de>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e9f4:	6a3a      	ldr	r2, [r7, #32]
 800e9f6:	8812      	ldrh	r2, [r2, #0]
 800e9f8:	b292      	uxth	r2, r2
 800e9fa:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e9fc:	68fb      	ldr	r3, [r7, #12]
 800e9fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ea00:	1c9a      	adds	r2, r3, #2
 800ea02:	68fb      	ldr	r3, [r7, #12]
 800ea04:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800ea06:	68fb      	ldr	r3, [r7, #12]
 800ea08:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ea0c:	b29b      	uxth	r3, r3
 800ea0e:	3b01      	subs	r3, #1
 800ea10:	b29a      	uxth	r2, r3
 800ea12:	68fb      	ldr	r3, [r7, #12]
 800ea14:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800ea18:	68fb      	ldr	r3, [r7, #12]
 800ea1a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ea1e:	853b      	strh	r3, [r7, #40]	@ 0x28
 800ea20:	e023      	b.n	800ea6a <HAL_SPI_TransmitReceive+0x426>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ea22:	f7f6 ff67 	bl	80058f4 <HAL_GetTick>
 800ea26:	4602      	mov	r2, r0
 800ea28:	69bb      	ldr	r3, [r7, #24]
 800ea2a:	1ad3      	subs	r3, r2, r3
 800ea2c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ea2e:	429a      	cmp	r2, r3
 800ea30:	d803      	bhi.n	800ea3a <HAL_SPI_TransmitReceive+0x3f6>
 800ea32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea34:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea38:	d102      	bne.n	800ea40 <HAL_SPI_TransmitReceive+0x3fc>
 800ea3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	d114      	bne.n	800ea6a <HAL_SPI_TransmitReceive+0x426>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800ea40:	68f8      	ldr	r0, [r7, #12]
 800ea42:	f000 f939 	bl	800ecb8 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ea46:	68fb      	ldr	r3, [r7, #12]
 800ea48:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ea4c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800ea50:	68fb      	ldr	r3, [r7, #12]
 800ea52:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	2201      	movs	r2, #1
 800ea5a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800ea5e:	68fb      	ldr	r3, [r7, #12]
 800ea60:	2200      	movs	r2, #0
 800ea62:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800ea66:	2303      	movs	r3, #3
 800ea68:	e121      	b.n	800ecae <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800ea6a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	f47f af3b 	bne.w	800e8e8 <HAL_SPI_TransmitReceive+0x2a4>
 800ea72:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	f47f af37 	bne.w	800e8e8 <HAL_SPI_TransmitReceive+0x2a4>
 800ea7a:	e0f2      	b.n	800ec62 <HAL_SPI_TransmitReceive+0x61e>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* Check the TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800ea7c:	68fb      	ldr	r3, [r7, #12]
 800ea7e:	681b      	ldr	r3, [r3, #0]
 800ea80:	695b      	ldr	r3, [r3, #20]
 800ea82:	f003 0302 	and.w	r3, r3, #2
 800ea86:	2b02      	cmp	r3, #2
 800ea88:	d121      	bne.n	800eace <HAL_SPI_TransmitReceive+0x48a>
 800ea8a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d01e      	beq.n	800eace <HAL_SPI_TransmitReceive+0x48a>
          (initial_RxXferCount  < (initial_TxXferCount + fifo_length)))
 800ea90:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800ea92:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 800ea94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea96:	440b      	add	r3, r1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL) &&
 800ea98:	429a      	cmp	r2, r3
 800ea9a:	d218      	bcs.n	800eace <HAL_SPI_TransmitReceive+0x48a>
      {
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	681b      	ldr	r3, [r3, #0]
 800eaa4:	3320      	adds	r3, #32
 800eaa6:	7812      	ldrb	r2, [r2, #0]
 800eaa8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800eaaa:	68fb      	ldr	r3, [r7, #12]
 800eaac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800eaae:	1c5a      	adds	r2, r3, #1
 800eab0:	68fb      	ldr	r3, [r7, #12]
 800eab2:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800eaba:	b29b      	uxth	r3, r3
 800eabc:	3b01      	subs	r3, #1
 800eabe:	b29a      	uxth	r2, r3
 800eac0:	68fb      	ldr	r3, [r7, #12]
 800eac2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800eac6:	68fb      	ldr	r3, [r7, #12]
 800eac8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800eacc:	857b      	strh	r3, [r7, #42]	@ 0x2a
      }

      /* Evaluate state of SR register */
      temp_sr_reg = hspi->Instance->SR;
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	695b      	ldr	r3, [r3, #20]
 800ead4:	617b      	str	r3, [r7, #20]

      if (initial_RxXferCount > 0UL)
 800ead6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ead8:	2b00      	cmp	r3, #0
 800eada:	f000 80ba 	beq.w	800ec52 <HAL_SPI_TransmitReceive+0x60e>
      {
        /* Check the RXP flag */
        if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800eade:	68fb      	ldr	r3, [r7, #12]
 800eae0:	681b      	ldr	r3, [r3, #0]
 800eae2:	695b      	ldr	r3, [r3, #20]
 800eae4:	f003 0301 	and.w	r3, r3, #1
 800eae8:	2b01      	cmp	r3, #1
 800eaea:	d11b      	bne.n	800eb24 <HAL_SPI_TransmitReceive+0x4e0>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800eaf4:	68fb      	ldr	r3, [r7, #12]
 800eaf6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eaf8:	7812      	ldrb	r2, [r2, #0]
 800eafa:	b2d2      	uxtb	r2, r2
 800eafc:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eb02:	1c5a      	adds	r2, r3, #1
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800eb08:	68fb      	ldr	r3, [r7, #12]
 800eb0a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800eb0e:	b29b      	uxth	r3, r3
 800eb10:	3b01      	subs	r3, #1
 800eb12:	b29a      	uxth	r2, r3
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800eb20:	853b      	strh	r3, [r7, #40]	@ 0x28
 800eb22:	e096      	b.n	800ec52 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXWNE flag if RXP cannot be reached */
        else if ((initial_RxXferCount < init_max_data_in_fifo) && ((temp_sr_reg & SPI_SR_RXWNE_Msk) != 0UL))
 800eb24:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800eb26:	8bfb      	ldrh	r3, [r7, #30]
 800eb28:	429a      	cmp	r2, r3
 800eb2a:	d24a      	bcs.n	800ebc2 <HAL_SPI_TransmitReceive+0x57e>
 800eb2c:	697b      	ldr	r3, [r7, #20]
 800eb2e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800eb32:	2b00      	cmp	r3, #0
 800eb34:	d045      	beq.n	800ebc2 <HAL_SPI_TransmitReceive+0x57e>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	681b      	ldr	r3, [r3, #0]
 800eb3a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eb42:	7812      	ldrb	r2, [r2, #0]
 800eb44:	b2d2      	uxtb	r2, r2
 800eb46:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800eb48:	68fb      	ldr	r3, [r7, #12]
 800eb4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eb4c:	1c5a      	adds	r2, r3, #1
 800eb4e:	68fb      	ldr	r3, [r7, #12]
 800eb50:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	681b      	ldr	r3, [r3, #0]
 800eb56:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800eb5a:	68fb      	ldr	r3, [r7, #12]
 800eb5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eb5e:	7812      	ldrb	r2, [r2, #0]
 800eb60:	b2d2      	uxtb	r2, r2
 800eb62:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800eb64:	68fb      	ldr	r3, [r7, #12]
 800eb66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eb68:	1c5a      	adds	r2, r3, #1
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800eb6e:	68fb      	ldr	r3, [r7, #12]
 800eb70:	681b      	ldr	r3, [r3, #0]
 800eb72:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eb7a:	7812      	ldrb	r2, [r2, #0]
 800eb7c:	b2d2      	uxtb	r2, r2
 800eb7e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800eb80:	68fb      	ldr	r3, [r7, #12]
 800eb82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eb84:	1c5a      	adds	r2, r3, #1
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	665a      	str	r2, [r3, #100]	@ 0x64
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800eb8a:	68fb      	ldr	r3, [r7, #12]
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800eb92:	68fb      	ldr	r3, [r7, #12]
 800eb94:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eb96:	7812      	ldrb	r2, [r2, #0]
 800eb98:	b2d2      	uxtb	r2, r2
 800eb9a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800eba0:	1c5a      	adds	r2, r3, #1
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800eba6:	68fb      	ldr	r3, [r7, #12]
 800eba8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ebac:	b29b      	uxth	r3, r3
 800ebae:	3b04      	subs	r3, #4
 800ebb0:	b29a      	uxth	r2, r3
 800ebb2:	68fb      	ldr	r3, [r7, #12]
 800ebb4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800ebb8:	68fb      	ldr	r3, [r7, #12]
 800ebba:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ebbe:	853b      	strh	r3, [r7, #40]	@ 0x28
 800ebc0:	e047      	b.n	800ec52 <HAL_SPI_TransmitReceive+0x60e>
        }
        /* Check RXPLVL flags when RXWNE cannot be reached */
        else if ((initial_RxXferCount < 4UL) && ((temp_sr_reg & SPI_SR_RXPLVL_Msk) != 0UL))
 800ebc2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ebc4:	2b03      	cmp	r3, #3
 800ebc6:	d820      	bhi.n	800ec0a <HAL_SPI_TransmitReceive+0x5c6>
 800ebc8:	697b      	ldr	r3, [r7, #20]
 800ebca:	f403 43c0 	and.w	r3, r3, #24576	@ 0x6000
 800ebce:	2b00      	cmp	r3, #0
 800ebd0:	d01b      	beq.n	800ec0a <HAL_SPI_TransmitReceive+0x5c6>
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	681b      	ldr	r3, [r3, #0]
 800ebd6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ebda:	68fb      	ldr	r3, [r7, #12]
 800ebdc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ebde:	7812      	ldrb	r2, [r2, #0]
 800ebe0:	b2d2      	uxtb	r2, r2
 800ebe2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ebe8:	1c5a      	adds	r2, r3, #1
 800ebea:	68fb      	ldr	r3, [r7, #12]
 800ebec:	665a      	str	r2, [r3, #100]	@ 0x64
          hspi->RxXferCount--;
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ebf4:	b29b      	uxth	r3, r3
 800ebf6:	3b01      	subs	r3, #1
 800ebf8:	b29a      	uxth	r2, r3
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ec06:	853b      	strh	r3, [r7, #40]	@ 0x28
 800ec08:	e023      	b.n	800ec52 <HAL_SPI_TransmitReceive+0x60e>
        }
        else
        {
          /* Timeout management */
          if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ec0a:	f7f6 fe73 	bl	80058f4 <HAL_GetTick>
 800ec0e:	4602      	mov	r2, r0
 800ec10:	69bb      	ldr	r3, [r7, #24]
 800ec12:	1ad3      	subs	r3, r2, r3
 800ec14:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ec16:	429a      	cmp	r2, r3
 800ec18:	d803      	bhi.n	800ec22 <HAL_SPI_TransmitReceive+0x5de>
 800ec1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec20:	d102      	bne.n	800ec28 <HAL_SPI_TransmitReceive+0x5e4>
 800ec22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d114      	bne.n	800ec52 <HAL_SPI_TransmitReceive+0x60e>
          {
            /* Call standard close procedure with error check */
            SPI_CloseTransfer(hspi);
 800ec28:	68f8      	ldr	r0, [r7, #12]
 800ec2a:	f000 f845 	bl	800ecb8 <SPI_CloseTransfer>

            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ec2e:	68fb      	ldr	r3, [r7, #12]
 800ec30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ec34:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
            hspi->State = HAL_SPI_STATE_READY;
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	2201      	movs	r2, #1
 800ec42:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

            /* Unlock the process */
            __HAL_UNLOCK(hspi);
 800ec46:	68fb      	ldr	r3, [r7, #12]
 800ec48:	2200      	movs	r2, #0
 800ec4a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

            return HAL_TIMEOUT;
 800ec4e:	2303      	movs	r3, #3
 800ec50:	e02d      	b.n	800ecae <HAL_SPI_TransmitReceive+0x66a>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800ec52:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	f47f af11 	bne.w	800ea7c <HAL_SPI_TransmitReceive+0x438>
 800ec5a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	f47f af0d 	bne.w	800ea7c <HAL_SPI_TransmitReceive+0x438>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800ec62:	69bb      	ldr	r3, [r7, #24]
 800ec64:	9300      	str	r3, [sp, #0]
 800ec66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ec68:	2200      	movs	r2, #0
 800ec6a:	2108      	movs	r1, #8
 800ec6c:	68f8      	ldr	r0, [r7, #12]
 800ec6e:	f000 f8c3 	bl	800edf8 <SPI_WaitOnFlagUntilTimeout>
 800ec72:	4603      	mov	r3, r0
 800ec74:	2b00      	cmp	r3, #0
 800ec76:	d007      	beq.n	800ec88 <HAL_SPI_TransmitReceive+0x644>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ec7e:	f043 0220 	orr.w	r2, r3, #32
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800ec88:	68f8      	ldr	r0, [r7, #12]
 800ec8a:	f000 f815 	bl	800ecb8 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800ec8e:	68fb      	ldr	r3, [r7, #12]
 800ec90:	2201      	movs	r2, #1
 800ec92:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	2200      	movs	r2, #0
 800ec9a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800eca4:	2b00      	cmp	r3, #0
 800eca6:	d001      	beq.n	800ecac <HAL_SPI_TransmitReceive+0x668>
  {
    return HAL_ERROR;
 800eca8:	2301      	movs	r3, #1
 800ecaa:	e000      	b.n	800ecae <HAL_SPI_TransmitReceive+0x66a>
  }
  else
  {
    return HAL_OK;
 800ecac:	2300      	movs	r3, #0
  }
}
 800ecae:	4618      	mov	r0, r3
 800ecb0:	3730      	adds	r7, #48	@ 0x30
 800ecb2:	46bd      	mov	sp, r7
 800ecb4:	bd80      	pop	{r7, pc}
 800ecb6:	bf00      	nop

0800ecb8 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800ecb8:	b480      	push	{r7}
 800ecba:	b085      	sub	sp, #20
 800ecbc:	af00      	add	r7, sp, #0
 800ecbe:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	681b      	ldr	r3, [r3, #0]
 800ecc4:	695b      	ldr	r3, [r3, #20]
 800ecc6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	681b      	ldr	r3, [r3, #0]
 800eccc:	699a      	ldr	r2, [r3, #24]
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	681b      	ldr	r3, [r3, #0]
 800ecd2:	f042 0208 	orr.w	r2, r2, #8
 800ecd6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	681b      	ldr	r3, [r3, #0]
 800ecdc:	699a      	ldr	r2, [r3, #24]
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	681b      	ldr	r3, [r3, #0]
 800ece2:	f042 0210 	orr.w	r2, r2, #16
 800ece6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ece8:	687b      	ldr	r3, [r7, #4]
 800ecea:	681b      	ldr	r3, [r3, #0]
 800ecec:	681a      	ldr	r2, [r3, #0]
 800ecee:	687b      	ldr	r3, [r7, #4]
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	f022 0201 	bic.w	r2, r2, #1
 800ecf6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800ecf8:	687b      	ldr	r3, [r7, #4]
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	6919      	ldr	r1, [r3, #16]
 800ecfe:	687b      	ldr	r3, [r7, #4]
 800ed00:	681a      	ldr	r2, [r3, #0]
 800ed02:	4b3c      	ldr	r3, [pc, #240]	@ (800edf4 <SPI_CloseTransfer+0x13c>)
 800ed04:	400b      	ands	r3, r1
 800ed06:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	689a      	ldr	r2, [r3, #8]
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800ed16:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800ed1e:	b2db      	uxtb	r3, r3
 800ed20:	2b04      	cmp	r3, #4
 800ed22:	d014      	beq.n	800ed4e <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	f003 0320 	and.w	r3, r3, #32
 800ed2a:	2b00      	cmp	r3, #0
 800ed2c:	d00f      	beq.n	800ed4e <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ed34:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800ed38:	687b      	ldr	r3, [r7, #4]
 800ed3a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	681b      	ldr	r3, [r3, #0]
 800ed42:	699a      	ldr	r2, [r3, #24]
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	681b      	ldr	r3, [r3, #0]
 800ed48:	f042 0220 	orr.w	r2, r2, #32
 800ed4c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800ed54:	b2db      	uxtb	r3, r3
 800ed56:	2b03      	cmp	r3, #3
 800ed58:	d014      	beq.n	800ed84 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800ed5a:	68fb      	ldr	r3, [r7, #12]
 800ed5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d00f      	beq.n	800ed84 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ed6a:	f043 0204 	orr.w	r2, r3, #4
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	681b      	ldr	r3, [r3, #0]
 800ed78:	699a      	ldr	r2, [r3, #24]
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ed82:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d00f      	beq.n	800edae <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ed94:	f043 0201 	orr.w	r2, r3, #1
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	681b      	ldr	r3, [r3, #0]
 800eda2:	699a      	ldr	r2, [r3, #24]
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800edac:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800edae:	68fb      	ldr	r3, [r7, #12]
 800edb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d00f      	beq.n	800edd8 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800edb8:	687b      	ldr	r3, [r7, #4]
 800edba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800edbe:	f043 0208 	orr.w	r2, r3, #8
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800edc8:	687b      	ldr	r3, [r7, #4]
 800edca:	681b      	ldr	r3, [r3, #0]
 800edcc:	699a      	ldr	r2, [r3, #24]
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800edd6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	2200      	movs	r2, #0
 800eddc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	2200      	movs	r2, #0
 800ede4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800ede8:	bf00      	nop
 800edea:	3714      	adds	r7, #20
 800edec:	46bd      	mov	sp, r7
 800edee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edf2:	4770      	bx	lr
 800edf4:	fffffc90 	.word	0xfffffc90

0800edf8 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800edf8:	b580      	push	{r7, lr}
 800edfa:	b084      	sub	sp, #16
 800edfc:	af00      	add	r7, sp, #0
 800edfe:	60f8      	str	r0, [r7, #12]
 800ee00:	60b9      	str	r1, [r7, #8]
 800ee02:	603b      	str	r3, [r7, #0]
 800ee04:	4613      	mov	r3, r2
 800ee06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800ee08:	e010      	b.n	800ee2c <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ee0a:	f7f6 fd73 	bl	80058f4 <HAL_GetTick>
 800ee0e:	4602      	mov	r2, r0
 800ee10:	69bb      	ldr	r3, [r7, #24]
 800ee12:	1ad3      	subs	r3, r2, r3
 800ee14:	683a      	ldr	r2, [r7, #0]
 800ee16:	429a      	cmp	r2, r3
 800ee18:	d803      	bhi.n	800ee22 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800ee1a:	683b      	ldr	r3, [r7, #0]
 800ee1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee20:	d102      	bne.n	800ee28 <SPI_WaitOnFlagUntilTimeout+0x30>
 800ee22:	683b      	ldr	r3, [r7, #0]
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d101      	bne.n	800ee2c <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800ee28:	2303      	movs	r3, #3
 800ee2a:	e00f      	b.n	800ee4c <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	695a      	ldr	r2, [r3, #20]
 800ee32:	68bb      	ldr	r3, [r7, #8]
 800ee34:	4013      	ands	r3, r2
 800ee36:	68ba      	ldr	r2, [r7, #8]
 800ee38:	429a      	cmp	r2, r3
 800ee3a:	bf0c      	ite	eq
 800ee3c:	2301      	moveq	r3, #1
 800ee3e:	2300      	movne	r3, #0
 800ee40:	b2db      	uxtb	r3, r3
 800ee42:	461a      	mov	r2, r3
 800ee44:	79fb      	ldrb	r3, [r7, #7]
 800ee46:	429a      	cmp	r2, r3
 800ee48:	d0df      	beq.n	800ee0a <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800ee4a:	2300      	movs	r3, #0
}
 800ee4c:	4618      	mov	r0, r3
 800ee4e:	3710      	adds	r7, #16
 800ee50:	46bd      	mov	sp, r7
 800ee52:	bd80      	pop	{r7, pc}

0800ee54 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800ee54:	b480      	push	{r7}
 800ee56:	b085      	sub	sp, #20
 800ee58:	af00      	add	r7, sp, #0
 800ee5a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ee60:	095b      	lsrs	r3, r3, #5
 800ee62:	3301      	adds	r3, #1
 800ee64:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	68db      	ldr	r3, [r3, #12]
 800ee6a:	3301      	adds	r3, #1
 800ee6c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800ee6e:	68bb      	ldr	r3, [r7, #8]
 800ee70:	3307      	adds	r3, #7
 800ee72:	08db      	lsrs	r3, r3, #3
 800ee74:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800ee76:	68bb      	ldr	r3, [r7, #8]
 800ee78:	68fa      	ldr	r2, [r7, #12]
 800ee7a:	fb02 f303 	mul.w	r3, r2, r3
}
 800ee7e:	4618      	mov	r0, r3
 800ee80:	3714      	adds	r7, #20
 800ee82:	46bd      	mov	sp, r7
 800ee84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee88:	4770      	bx	lr

0800ee8a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ee8a:	b580      	push	{r7, lr}
 800ee8c:	b082      	sub	sp, #8
 800ee8e:	af00      	add	r7, sp, #0
 800ee90:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	2b00      	cmp	r3, #0
 800ee96:	d101      	bne.n	800ee9c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ee98:	2301      	movs	r3, #1
 800ee9a:	e049      	b.n	800ef30 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800eea2:	b2db      	uxtb	r3, r3
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d106      	bne.n	800eeb6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	2200      	movs	r2, #0
 800eeac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800eeb0:	6878      	ldr	r0, [r7, #4]
 800eeb2:	f7f5 fdfb 	bl	8004aac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	2202      	movs	r2, #2
 800eeba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	681a      	ldr	r2, [r3, #0]
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	3304      	adds	r3, #4
 800eec6:	4619      	mov	r1, r3
 800eec8:	4610      	mov	r0, r2
 800eeca:	f000 fad7 	bl	800f47c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	2201      	movs	r2, #1
 800eed2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	2201      	movs	r2, #1
 800eeda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	2201      	movs	r2, #1
 800eee2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	2201      	movs	r2, #1
 800eeea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	2201      	movs	r2, #1
 800eef2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	2201      	movs	r2, #1
 800eefa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800eefe:	687b      	ldr	r3, [r7, #4]
 800ef00:	2201      	movs	r2, #1
 800ef02:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	2201      	movs	r2, #1
 800ef0a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	2201      	movs	r2, #1
 800ef12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	2201      	movs	r2, #1
 800ef1a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	2201      	movs	r2, #1
 800ef22:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	2201      	movs	r2, #1
 800ef2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ef2e:	2300      	movs	r3, #0
}
 800ef30:	4618      	mov	r0, r3
 800ef32:	3708      	adds	r7, #8
 800ef34:	46bd      	mov	sp, r7
 800ef36:	bd80      	pop	{r7, pc}

0800ef38 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800ef38:	b480      	push	{r7}
 800ef3a:	b085      	sub	sp, #20
 800ef3c:	af00      	add	r7, sp, #0
 800ef3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ef46:	b2db      	uxtb	r3, r3
 800ef48:	2b01      	cmp	r3, #1
 800ef4a:	d001      	beq.n	800ef50 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800ef4c:	2301      	movs	r3, #1
 800ef4e:	e04c      	b.n	800efea <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	2202      	movs	r2, #2
 800ef54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	681b      	ldr	r3, [r3, #0]
 800ef5c:	4a26      	ldr	r2, [pc, #152]	@ (800eff8 <HAL_TIM_Base_Start+0xc0>)
 800ef5e:	4293      	cmp	r3, r2
 800ef60:	d022      	beq.n	800efa8 <HAL_TIM_Base_Start+0x70>
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	681b      	ldr	r3, [r3, #0]
 800ef66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ef6a:	d01d      	beq.n	800efa8 <HAL_TIM_Base_Start+0x70>
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	681b      	ldr	r3, [r3, #0]
 800ef70:	4a22      	ldr	r2, [pc, #136]	@ (800effc <HAL_TIM_Base_Start+0xc4>)
 800ef72:	4293      	cmp	r3, r2
 800ef74:	d018      	beq.n	800efa8 <HAL_TIM_Base_Start+0x70>
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	681b      	ldr	r3, [r3, #0]
 800ef7a:	4a21      	ldr	r2, [pc, #132]	@ (800f000 <HAL_TIM_Base_Start+0xc8>)
 800ef7c:	4293      	cmp	r3, r2
 800ef7e:	d013      	beq.n	800efa8 <HAL_TIM_Base_Start+0x70>
 800ef80:	687b      	ldr	r3, [r7, #4]
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	4a1f      	ldr	r2, [pc, #124]	@ (800f004 <HAL_TIM_Base_Start+0xcc>)
 800ef86:	4293      	cmp	r3, r2
 800ef88:	d00e      	beq.n	800efa8 <HAL_TIM_Base_Start+0x70>
 800ef8a:	687b      	ldr	r3, [r7, #4]
 800ef8c:	681b      	ldr	r3, [r3, #0]
 800ef8e:	4a1e      	ldr	r2, [pc, #120]	@ (800f008 <HAL_TIM_Base_Start+0xd0>)
 800ef90:	4293      	cmp	r3, r2
 800ef92:	d009      	beq.n	800efa8 <HAL_TIM_Base_Start+0x70>
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	681b      	ldr	r3, [r3, #0]
 800ef98:	4a1c      	ldr	r2, [pc, #112]	@ (800f00c <HAL_TIM_Base_Start+0xd4>)
 800ef9a:	4293      	cmp	r3, r2
 800ef9c:	d004      	beq.n	800efa8 <HAL_TIM_Base_Start+0x70>
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	681b      	ldr	r3, [r3, #0]
 800efa2:	4a1b      	ldr	r2, [pc, #108]	@ (800f010 <HAL_TIM_Base_Start+0xd8>)
 800efa4:	4293      	cmp	r3, r2
 800efa6:	d115      	bne.n	800efd4 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	681b      	ldr	r3, [r3, #0]
 800efac:	689a      	ldr	r2, [r3, #8]
 800efae:	4b19      	ldr	r3, [pc, #100]	@ (800f014 <HAL_TIM_Base_Start+0xdc>)
 800efb0:	4013      	ands	r3, r2
 800efb2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	2b06      	cmp	r3, #6
 800efb8:	d015      	beq.n	800efe6 <HAL_TIM_Base_Start+0xae>
 800efba:	68fb      	ldr	r3, [r7, #12]
 800efbc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800efc0:	d011      	beq.n	800efe6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	681b      	ldr	r3, [r3, #0]
 800efc6:	681a      	ldr	r2, [r3, #0]
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	681b      	ldr	r3, [r3, #0]
 800efcc:	f042 0201 	orr.w	r2, r2, #1
 800efd0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800efd2:	e008      	b.n	800efe6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	681b      	ldr	r3, [r3, #0]
 800efd8:	681a      	ldr	r2, [r3, #0]
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	681b      	ldr	r3, [r3, #0]
 800efde:	f042 0201 	orr.w	r2, r2, #1
 800efe2:	601a      	str	r2, [r3, #0]
 800efe4:	e000      	b.n	800efe8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800efe6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800efe8:	2300      	movs	r3, #0
}
 800efea:	4618      	mov	r0, r3
 800efec:	3714      	adds	r7, #20
 800efee:	46bd      	mov	sp, r7
 800eff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eff4:	4770      	bx	lr
 800eff6:	bf00      	nop
 800eff8:	40010000 	.word	0x40010000
 800effc:	40000400 	.word	0x40000400
 800f000:	40000800 	.word	0x40000800
 800f004:	40000c00 	.word	0x40000c00
 800f008:	40010400 	.word	0x40010400
 800f00c:	40001800 	.word	0x40001800
 800f010:	40014000 	.word	0x40014000
 800f014:	00010007 	.word	0x00010007

0800f018 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f018:	b580      	push	{r7, lr}
 800f01a:	b084      	sub	sp, #16
 800f01c:	af00      	add	r7, sp, #0
 800f01e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	68db      	ldr	r3, [r3, #12]
 800f026:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	681b      	ldr	r3, [r3, #0]
 800f02c:	691b      	ldr	r3, [r3, #16]
 800f02e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800f030:	68bb      	ldr	r3, [r7, #8]
 800f032:	f003 0302 	and.w	r3, r3, #2
 800f036:	2b00      	cmp	r3, #0
 800f038:	d020      	beq.n	800f07c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	f003 0302 	and.w	r3, r3, #2
 800f040:	2b00      	cmp	r3, #0
 800f042:	d01b      	beq.n	800f07c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	f06f 0202 	mvn.w	r2, #2
 800f04c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	2201      	movs	r2, #1
 800f052:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	681b      	ldr	r3, [r3, #0]
 800f058:	699b      	ldr	r3, [r3, #24]
 800f05a:	f003 0303 	and.w	r3, r3, #3
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d003      	beq.n	800f06a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f062:	6878      	ldr	r0, [r7, #4]
 800f064:	f000 f9ec 	bl	800f440 <HAL_TIM_IC_CaptureCallback>
 800f068:	e005      	b.n	800f076 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f06a:	6878      	ldr	r0, [r7, #4]
 800f06c:	f000 f9de 	bl	800f42c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f070:	6878      	ldr	r0, [r7, #4]
 800f072:	f000 f9ef 	bl	800f454 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	2200      	movs	r2, #0
 800f07a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800f07c:	68bb      	ldr	r3, [r7, #8]
 800f07e:	f003 0304 	and.w	r3, r3, #4
 800f082:	2b00      	cmp	r3, #0
 800f084:	d020      	beq.n	800f0c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800f086:	68fb      	ldr	r3, [r7, #12]
 800f088:	f003 0304 	and.w	r3, r3, #4
 800f08c:	2b00      	cmp	r3, #0
 800f08e:	d01b      	beq.n	800f0c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	681b      	ldr	r3, [r3, #0]
 800f094:	f06f 0204 	mvn.w	r2, #4
 800f098:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	2202      	movs	r2, #2
 800f09e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	699b      	ldr	r3, [r3, #24]
 800f0a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d003      	beq.n	800f0b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f0ae:	6878      	ldr	r0, [r7, #4]
 800f0b0:	f000 f9c6 	bl	800f440 <HAL_TIM_IC_CaptureCallback>
 800f0b4:	e005      	b.n	800f0c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f0b6:	6878      	ldr	r0, [r7, #4]
 800f0b8:	f000 f9b8 	bl	800f42c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f0bc:	6878      	ldr	r0, [r7, #4]
 800f0be:	f000 f9c9 	bl	800f454 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	2200      	movs	r2, #0
 800f0c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800f0c8:	68bb      	ldr	r3, [r7, #8]
 800f0ca:	f003 0308 	and.w	r3, r3, #8
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d020      	beq.n	800f114 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800f0d2:	68fb      	ldr	r3, [r7, #12]
 800f0d4:	f003 0308 	and.w	r3, r3, #8
 800f0d8:	2b00      	cmp	r3, #0
 800f0da:	d01b      	beq.n	800f114 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	f06f 0208 	mvn.w	r2, #8
 800f0e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	2204      	movs	r2, #4
 800f0ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	681b      	ldr	r3, [r3, #0]
 800f0f0:	69db      	ldr	r3, [r3, #28]
 800f0f2:	f003 0303 	and.w	r3, r3, #3
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d003      	beq.n	800f102 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f0fa:	6878      	ldr	r0, [r7, #4]
 800f0fc:	f000 f9a0 	bl	800f440 <HAL_TIM_IC_CaptureCallback>
 800f100:	e005      	b.n	800f10e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f102:	6878      	ldr	r0, [r7, #4]
 800f104:	f000 f992 	bl	800f42c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f108:	6878      	ldr	r0, [r7, #4]
 800f10a:	f000 f9a3 	bl	800f454 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	2200      	movs	r2, #0
 800f112:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800f114:	68bb      	ldr	r3, [r7, #8]
 800f116:	f003 0310 	and.w	r3, r3, #16
 800f11a:	2b00      	cmp	r3, #0
 800f11c:	d020      	beq.n	800f160 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800f11e:	68fb      	ldr	r3, [r7, #12]
 800f120:	f003 0310 	and.w	r3, r3, #16
 800f124:	2b00      	cmp	r3, #0
 800f126:	d01b      	beq.n	800f160 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	f06f 0210 	mvn.w	r2, #16
 800f130:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	2208      	movs	r2, #8
 800f136:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f138:	687b      	ldr	r3, [r7, #4]
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	69db      	ldr	r3, [r3, #28]
 800f13e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f142:	2b00      	cmp	r3, #0
 800f144:	d003      	beq.n	800f14e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f146:	6878      	ldr	r0, [r7, #4]
 800f148:	f000 f97a 	bl	800f440 <HAL_TIM_IC_CaptureCallback>
 800f14c:	e005      	b.n	800f15a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f14e:	6878      	ldr	r0, [r7, #4]
 800f150:	f000 f96c 	bl	800f42c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f154:	6878      	ldr	r0, [r7, #4]
 800f156:	f000 f97d 	bl	800f454 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	2200      	movs	r2, #0
 800f15e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800f160:	68bb      	ldr	r3, [r7, #8]
 800f162:	f003 0301 	and.w	r3, r3, #1
 800f166:	2b00      	cmp	r3, #0
 800f168:	d00c      	beq.n	800f184 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800f16a:	68fb      	ldr	r3, [r7, #12]
 800f16c:	f003 0301 	and.w	r3, r3, #1
 800f170:	2b00      	cmp	r3, #0
 800f172:	d007      	beq.n	800f184 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800f174:	687b      	ldr	r3, [r7, #4]
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	f06f 0201 	mvn.w	r2, #1
 800f17c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f17e:	6878      	ldr	r0, [r7, #4]
 800f180:	f000 f94a 	bl	800f418 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f184:	68bb      	ldr	r3, [r7, #8]
 800f186:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d104      	bne.n	800f198 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800f18e:	68bb      	ldr	r3, [r7, #8]
 800f190:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f194:	2b00      	cmp	r3, #0
 800f196:	d00c      	beq.n	800f1b2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d007      	beq.n	800f1b2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800f1aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f1ac:	6878      	ldr	r0, [r7, #4]
 800f1ae:	f000 fb3b 	bl	800f828 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800f1b2:	68bb      	ldr	r3, [r7, #8]
 800f1b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d00c      	beq.n	800f1d6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f1bc:	68fb      	ldr	r3, [r7, #12]
 800f1be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d007      	beq.n	800f1d6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f1c6:	687b      	ldr	r3, [r7, #4]
 800f1c8:	681b      	ldr	r3, [r3, #0]
 800f1ca:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800f1ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f1d0:	6878      	ldr	r0, [r7, #4]
 800f1d2:	f000 fb33 	bl	800f83c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800f1d6:	68bb      	ldr	r3, [r7, #8]
 800f1d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f1dc:	2b00      	cmp	r3, #0
 800f1de:	d00c      	beq.n	800f1fa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800f1e0:	68fb      	ldr	r3, [r7, #12]
 800f1e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f1e6:	2b00      	cmp	r3, #0
 800f1e8:	d007      	beq.n	800f1fa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800f1ea:	687b      	ldr	r3, [r7, #4]
 800f1ec:	681b      	ldr	r3, [r3, #0]
 800f1ee:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800f1f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f1f4:	6878      	ldr	r0, [r7, #4]
 800f1f6:	f000 f937 	bl	800f468 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800f1fa:	68bb      	ldr	r3, [r7, #8]
 800f1fc:	f003 0320 	and.w	r3, r3, #32
 800f200:	2b00      	cmp	r3, #0
 800f202:	d00c      	beq.n	800f21e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	f003 0320 	and.w	r3, r3, #32
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	d007      	beq.n	800f21e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	681b      	ldr	r3, [r3, #0]
 800f212:	f06f 0220 	mvn.w	r2, #32
 800f216:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f218:	6878      	ldr	r0, [r7, #4]
 800f21a:	f000 fafb 	bl	800f814 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f21e:	bf00      	nop
 800f220:	3710      	adds	r7, #16
 800f222:	46bd      	mov	sp, r7
 800f224:	bd80      	pop	{r7, pc}
	...

0800f228 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f228:	b580      	push	{r7, lr}
 800f22a:	b084      	sub	sp, #16
 800f22c:	af00      	add	r7, sp, #0
 800f22e:	6078      	str	r0, [r7, #4]
 800f230:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f232:	2300      	movs	r3, #0
 800f234:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f23c:	2b01      	cmp	r3, #1
 800f23e:	d101      	bne.n	800f244 <HAL_TIM_ConfigClockSource+0x1c>
 800f240:	2302      	movs	r3, #2
 800f242:	e0dc      	b.n	800f3fe <HAL_TIM_ConfigClockSource+0x1d6>
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	2201      	movs	r2, #1
 800f248:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	2202      	movs	r2, #2
 800f250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	681b      	ldr	r3, [r3, #0]
 800f258:	689b      	ldr	r3, [r3, #8]
 800f25a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f25c:	68ba      	ldr	r2, [r7, #8]
 800f25e:	4b6a      	ldr	r3, [pc, #424]	@ (800f408 <HAL_TIM_ConfigClockSource+0x1e0>)
 800f260:	4013      	ands	r3, r2
 800f262:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f264:	68bb      	ldr	r3, [r7, #8]
 800f266:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f26a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	68ba      	ldr	r2, [r7, #8]
 800f272:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f274:	683b      	ldr	r3, [r7, #0]
 800f276:	681b      	ldr	r3, [r3, #0]
 800f278:	4a64      	ldr	r2, [pc, #400]	@ (800f40c <HAL_TIM_ConfigClockSource+0x1e4>)
 800f27a:	4293      	cmp	r3, r2
 800f27c:	f000 80a9 	beq.w	800f3d2 <HAL_TIM_ConfigClockSource+0x1aa>
 800f280:	4a62      	ldr	r2, [pc, #392]	@ (800f40c <HAL_TIM_ConfigClockSource+0x1e4>)
 800f282:	4293      	cmp	r3, r2
 800f284:	f200 80ae 	bhi.w	800f3e4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f288:	4a61      	ldr	r2, [pc, #388]	@ (800f410 <HAL_TIM_ConfigClockSource+0x1e8>)
 800f28a:	4293      	cmp	r3, r2
 800f28c:	f000 80a1 	beq.w	800f3d2 <HAL_TIM_ConfigClockSource+0x1aa>
 800f290:	4a5f      	ldr	r2, [pc, #380]	@ (800f410 <HAL_TIM_ConfigClockSource+0x1e8>)
 800f292:	4293      	cmp	r3, r2
 800f294:	f200 80a6 	bhi.w	800f3e4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f298:	4a5e      	ldr	r2, [pc, #376]	@ (800f414 <HAL_TIM_ConfigClockSource+0x1ec>)
 800f29a:	4293      	cmp	r3, r2
 800f29c:	f000 8099 	beq.w	800f3d2 <HAL_TIM_ConfigClockSource+0x1aa>
 800f2a0:	4a5c      	ldr	r2, [pc, #368]	@ (800f414 <HAL_TIM_ConfigClockSource+0x1ec>)
 800f2a2:	4293      	cmp	r3, r2
 800f2a4:	f200 809e 	bhi.w	800f3e4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f2a8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800f2ac:	f000 8091 	beq.w	800f3d2 <HAL_TIM_ConfigClockSource+0x1aa>
 800f2b0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800f2b4:	f200 8096 	bhi.w	800f3e4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f2b8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f2bc:	f000 8089 	beq.w	800f3d2 <HAL_TIM_ConfigClockSource+0x1aa>
 800f2c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f2c4:	f200 808e 	bhi.w	800f3e4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f2c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f2cc:	d03e      	beq.n	800f34c <HAL_TIM_ConfigClockSource+0x124>
 800f2ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f2d2:	f200 8087 	bhi.w	800f3e4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f2d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f2da:	f000 8086 	beq.w	800f3ea <HAL_TIM_ConfigClockSource+0x1c2>
 800f2de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f2e2:	d87f      	bhi.n	800f3e4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f2e4:	2b70      	cmp	r3, #112	@ 0x70
 800f2e6:	d01a      	beq.n	800f31e <HAL_TIM_ConfigClockSource+0xf6>
 800f2e8:	2b70      	cmp	r3, #112	@ 0x70
 800f2ea:	d87b      	bhi.n	800f3e4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f2ec:	2b60      	cmp	r3, #96	@ 0x60
 800f2ee:	d050      	beq.n	800f392 <HAL_TIM_ConfigClockSource+0x16a>
 800f2f0:	2b60      	cmp	r3, #96	@ 0x60
 800f2f2:	d877      	bhi.n	800f3e4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f2f4:	2b50      	cmp	r3, #80	@ 0x50
 800f2f6:	d03c      	beq.n	800f372 <HAL_TIM_ConfigClockSource+0x14a>
 800f2f8:	2b50      	cmp	r3, #80	@ 0x50
 800f2fa:	d873      	bhi.n	800f3e4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f2fc:	2b40      	cmp	r3, #64	@ 0x40
 800f2fe:	d058      	beq.n	800f3b2 <HAL_TIM_ConfigClockSource+0x18a>
 800f300:	2b40      	cmp	r3, #64	@ 0x40
 800f302:	d86f      	bhi.n	800f3e4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f304:	2b30      	cmp	r3, #48	@ 0x30
 800f306:	d064      	beq.n	800f3d2 <HAL_TIM_ConfigClockSource+0x1aa>
 800f308:	2b30      	cmp	r3, #48	@ 0x30
 800f30a:	d86b      	bhi.n	800f3e4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f30c:	2b20      	cmp	r3, #32
 800f30e:	d060      	beq.n	800f3d2 <HAL_TIM_ConfigClockSource+0x1aa>
 800f310:	2b20      	cmp	r3, #32
 800f312:	d867      	bhi.n	800f3e4 <HAL_TIM_ConfigClockSource+0x1bc>
 800f314:	2b00      	cmp	r3, #0
 800f316:	d05c      	beq.n	800f3d2 <HAL_TIM_ConfigClockSource+0x1aa>
 800f318:	2b10      	cmp	r3, #16
 800f31a:	d05a      	beq.n	800f3d2 <HAL_TIM_ConfigClockSource+0x1aa>
 800f31c:	e062      	b.n	800f3e4 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f322:	683b      	ldr	r3, [r7, #0]
 800f324:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f326:	683b      	ldr	r3, [r7, #0]
 800f328:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f32a:	683b      	ldr	r3, [r7, #0]
 800f32c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f32e:	f000 f9c3 	bl	800f6b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	681b      	ldr	r3, [r3, #0]
 800f336:	689b      	ldr	r3, [r3, #8]
 800f338:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f33a:	68bb      	ldr	r3, [r7, #8]
 800f33c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800f340:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	681b      	ldr	r3, [r3, #0]
 800f346:	68ba      	ldr	r2, [r7, #8]
 800f348:	609a      	str	r2, [r3, #8]
      break;
 800f34a:	e04f      	b.n	800f3ec <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f350:	683b      	ldr	r3, [r7, #0]
 800f352:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f354:	683b      	ldr	r3, [r7, #0]
 800f356:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f358:	683b      	ldr	r3, [r7, #0]
 800f35a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f35c:	f000 f9ac 	bl	800f6b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	689a      	ldr	r2, [r3, #8]
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f36e:	609a      	str	r2, [r3, #8]
      break;
 800f370:	e03c      	b.n	800f3ec <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f376:	683b      	ldr	r3, [r7, #0]
 800f378:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f37a:	683b      	ldr	r3, [r7, #0]
 800f37c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f37e:	461a      	mov	r2, r3
 800f380:	f000 f91c 	bl	800f5bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	681b      	ldr	r3, [r3, #0]
 800f388:	2150      	movs	r1, #80	@ 0x50
 800f38a:	4618      	mov	r0, r3
 800f38c:	f000 f976 	bl	800f67c <TIM_ITRx_SetConfig>
      break;
 800f390:	e02c      	b.n	800f3ec <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f396:	683b      	ldr	r3, [r7, #0]
 800f398:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f39a:	683b      	ldr	r3, [r7, #0]
 800f39c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f39e:	461a      	mov	r2, r3
 800f3a0:	f000 f93b 	bl	800f61a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	681b      	ldr	r3, [r3, #0]
 800f3a8:	2160      	movs	r1, #96	@ 0x60
 800f3aa:	4618      	mov	r0, r3
 800f3ac:	f000 f966 	bl	800f67c <TIM_ITRx_SetConfig>
      break;
 800f3b0:	e01c      	b.n	800f3ec <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f3b6:	683b      	ldr	r3, [r7, #0]
 800f3b8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f3ba:	683b      	ldr	r3, [r7, #0]
 800f3bc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f3be:	461a      	mov	r2, r3
 800f3c0:	f000 f8fc 	bl	800f5bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	681b      	ldr	r3, [r3, #0]
 800f3c8:	2140      	movs	r1, #64	@ 0x40
 800f3ca:	4618      	mov	r0, r3
 800f3cc:	f000 f956 	bl	800f67c <TIM_ITRx_SetConfig>
      break;
 800f3d0:	e00c      	b.n	800f3ec <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	681a      	ldr	r2, [r3, #0]
 800f3d6:	683b      	ldr	r3, [r7, #0]
 800f3d8:	681b      	ldr	r3, [r3, #0]
 800f3da:	4619      	mov	r1, r3
 800f3dc:	4610      	mov	r0, r2
 800f3de:	f000 f94d 	bl	800f67c <TIM_ITRx_SetConfig>
      break;
 800f3e2:	e003      	b.n	800f3ec <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800f3e4:	2301      	movs	r3, #1
 800f3e6:	73fb      	strb	r3, [r7, #15]
      break;
 800f3e8:	e000      	b.n	800f3ec <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800f3ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	2201      	movs	r2, #1
 800f3f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	2200      	movs	r2, #0
 800f3f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f3fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800f3fe:	4618      	mov	r0, r3
 800f400:	3710      	adds	r7, #16
 800f402:	46bd      	mov	sp, r7
 800f404:	bd80      	pop	{r7, pc}
 800f406:	bf00      	nop
 800f408:	ffceff88 	.word	0xffceff88
 800f40c:	00100040 	.word	0x00100040
 800f410:	00100030 	.word	0x00100030
 800f414:	00100020 	.word	0x00100020

0800f418 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f418:	b480      	push	{r7}
 800f41a:	b083      	sub	sp, #12
 800f41c:	af00      	add	r7, sp, #0
 800f41e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800f420:	bf00      	nop
 800f422:	370c      	adds	r7, #12
 800f424:	46bd      	mov	sp, r7
 800f426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f42a:	4770      	bx	lr

0800f42c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f42c:	b480      	push	{r7}
 800f42e:	b083      	sub	sp, #12
 800f430:	af00      	add	r7, sp, #0
 800f432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f434:	bf00      	nop
 800f436:	370c      	adds	r7, #12
 800f438:	46bd      	mov	sp, r7
 800f43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f43e:	4770      	bx	lr

0800f440 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f440:	b480      	push	{r7}
 800f442:	b083      	sub	sp, #12
 800f444:	af00      	add	r7, sp, #0
 800f446:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f448:	bf00      	nop
 800f44a:	370c      	adds	r7, #12
 800f44c:	46bd      	mov	sp, r7
 800f44e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f452:	4770      	bx	lr

0800f454 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f454:	b480      	push	{r7}
 800f456:	b083      	sub	sp, #12
 800f458:	af00      	add	r7, sp, #0
 800f45a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f45c:	bf00      	nop
 800f45e:	370c      	adds	r7, #12
 800f460:	46bd      	mov	sp, r7
 800f462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f466:	4770      	bx	lr

0800f468 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f468:	b480      	push	{r7}
 800f46a:	b083      	sub	sp, #12
 800f46c:	af00      	add	r7, sp, #0
 800f46e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f470:	bf00      	nop
 800f472:	370c      	adds	r7, #12
 800f474:	46bd      	mov	sp, r7
 800f476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f47a:	4770      	bx	lr

0800f47c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f47c:	b480      	push	{r7}
 800f47e:	b085      	sub	sp, #20
 800f480:	af00      	add	r7, sp, #0
 800f482:	6078      	str	r0, [r7, #4]
 800f484:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	681b      	ldr	r3, [r3, #0]
 800f48a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	4a43      	ldr	r2, [pc, #268]	@ (800f59c <TIM_Base_SetConfig+0x120>)
 800f490:	4293      	cmp	r3, r2
 800f492:	d013      	beq.n	800f4bc <TIM_Base_SetConfig+0x40>
 800f494:	687b      	ldr	r3, [r7, #4]
 800f496:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f49a:	d00f      	beq.n	800f4bc <TIM_Base_SetConfig+0x40>
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	4a40      	ldr	r2, [pc, #256]	@ (800f5a0 <TIM_Base_SetConfig+0x124>)
 800f4a0:	4293      	cmp	r3, r2
 800f4a2:	d00b      	beq.n	800f4bc <TIM_Base_SetConfig+0x40>
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	4a3f      	ldr	r2, [pc, #252]	@ (800f5a4 <TIM_Base_SetConfig+0x128>)
 800f4a8:	4293      	cmp	r3, r2
 800f4aa:	d007      	beq.n	800f4bc <TIM_Base_SetConfig+0x40>
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	4a3e      	ldr	r2, [pc, #248]	@ (800f5a8 <TIM_Base_SetConfig+0x12c>)
 800f4b0:	4293      	cmp	r3, r2
 800f4b2:	d003      	beq.n	800f4bc <TIM_Base_SetConfig+0x40>
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	4a3d      	ldr	r2, [pc, #244]	@ (800f5ac <TIM_Base_SetConfig+0x130>)
 800f4b8:	4293      	cmp	r3, r2
 800f4ba:	d108      	bne.n	800f4ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f4bc:	68fb      	ldr	r3, [r7, #12]
 800f4be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f4c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f4c4:	683b      	ldr	r3, [r7, #0]
 800f4c6:	685b      	ldr	r3, [r3, #4]
 800f4c8:	68fa      	ldr	r2, [r7, #12]
 800f4ca:	4313      	orrs	r3, r2
 800f4cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	4a32      	ldr	r2, [pc, #200]	@ (800f59c <TIM_Base_SetConfig+0x120>)
 800f4d2:	4293      	cmp	r3, r2
 800f4d4:	d01f      	beq.n	800f516 <TIM_Base_SetConfig+0x9a>
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f4dc:	d01b      	beq.n	800f516 <TIM_Base_SetConfig+0x9a>
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	4a2f      	ldr	r2, [pc, #188]	@ (800f5a0 <TIM_Base_SetConfig+0x124>)
 800f4e2:	4293      	cmp	r3, r2
 800f4e4:	d017      	beq.n	800f516 <TIM_Base_SetConfig+0x9a>
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	4a2e      	ldr	r2, [pc, #184]	@ (800f5a4 <TIM_Base_SetConfig+0x128>)
 800f4ea:	4293      	cmp	r3, r2
 800f4ec:	d013      	beq.n	800f516 <TIM_Base_SetConfig+0x9a>
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	4a2d      	ldr	r2, [pc, #180]	@ (800f5a8 <TIM_Base_SetConfig+0x12c>)
 800f4f2:	4293      	cmp	r3, r2
 800f4f4:	d00f      	beq.n	800f516 <TIM_Base_SetConfig+0x9a>
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	4a2c      	ldr	r2, [pc, #176]	@ (800f5ac <TIM_Base_SetConfig+0x130>)
 800f4fa:	4293      	cmp	r3, r2
 800f4fc:	d00b      	beq.n	800f516 <TIM_Base_SetConfig+0x9a>
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	4a2b      	ldr	r2, [pc, #172]	@ (800f5b0 <TIM_Base_SetConfig+0x134>)
 800f502:	4293      	cmp	r3, r2
 800f504:	d007      	beq.n	800f516 <TIM_Base_SetConfig+0x9a>
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	4a2a      	ldr	r2, [pc, #168]	@ (800f5b4 <TIM_Base_SetConfig+0x138>)
 800f50a:	4293      	cmp	r3, r2
 800f50c:	d003      	beq.n	800f516 <TIM_Base_SetConfig+0x9a>
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	4a29      	ldr	r2, [pc, #164]	@ (800f5b8 <TIM_Base_SetConfig+0x13c>)
 800f512:	4293      	cmp	r3, r2
 800f514:	d108      	bne.n	800f528 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f516:	68fb      	ldr	r3, [r7, #12]
 800f518:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f51c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f51e:	683b      	ldr	r3, [r7, #0]
 800f520:	68db      	ldr	r3, [r3, #12]
 800f522:	68fa      	ldr	r2, [r7, #12]
 800f524:	4313      	orrs	r3, r2
 800f526:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f528:	68fb      	ldr	r3, [r7, #12]
 800f52a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f52e:	683b      	ldr	r3, [r7, #0]
 800f530:	695b      	ldr	r3, [r3, #20]
 800f532:	4313      	orrs	r3, r2
 800f534:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f536:	683b      	ldr	r3, [r7, #0]
 800f538:	689a      	ldr	r2, [r3, #8]
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f53e:	683b      	ldr	r3, [r7, #0]
 800f540:	681a      	ldr	r2, [r3, #0]
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	4a14      	ldr	r2, [pc, #80]	@ (800f59c <TIM_Base_SetConfig+0x120>)
 800f54a:	4293      	cmp	r3, r2
 800f54c:	d00f      	beq.n	800f56e <TIM_Base_SetConfig+0xf2>
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	4a16      	ldr	r2, [pc, #88]	@ (800f5ac <TIM_Base_SetConfig+0x130>)
 800f552:	4293      	cmp	r3, r2
 800f554:	d00b      	beq.n	800f56e <TIM_Base_SetConfig+0xf2>
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	4a15      	ldr	r2, [pc, #84]	@ (800f5b0 <TIM_Base_SetConfig+0x134>)
 800f55a:	4293      	cmp	r3, r2
 800f55c:	d007      	beq.n	800f56e <TIM_Base_SetConfig+0xf2>
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	4a14      	ldr	r2, [pc, #80]	@ (800f5b4 <TIM_Base_SetConfig+0x138>)
 800f562:	4293      	cmp	r3, r2
 800f564:	d003      	beq.n	800f56e <TIM_Base_SetConfig+0xf2>
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	4a13      	ldr	r2, [pc, #76]	@ (800f5b8 <TIM_Base_SetConfig+0x13c>)
 800f56a:	4293      	cmp	r3, r2
 800f56c:	d103      	bne.n	800f576 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f56e:	683b      	ldr	r3, [r7, #0]
 800f570:	691a      	ldr	r2, [r3, #16]
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	681b      	ldr	r3, [r3, #0]
 800f57a:	f043 0204 	orr.w	r2, r3, #4
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	2201      	movs	r2, #1
 800f586:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	68fa      	ldr	r2, [r7, #12]
 800f58c:	601a      	str	r2, [r3, #0]
}
 800f58e:	bf00      	nop
 800f590:	3714      	adds	r7, #20
 800f592:	46bd      	mov	sp, r7
 800f594:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f598:	4770      	bx	lr
 800f59a:	bf00      	nop
 800f59c:	40010000 	.word	0x40010000
 800f5a0:	40000400 	.word	0x40000400
 800f5a4:	40000800 	.word	0x40000800
 800f5a8:	40000c00 	.word	0x40000c00
 800f5ac:	40010400 	.word	0x40010400
 800f5b0:	40014000 	.word	0x40014000
 800f5b4:	40014400 	.word	0x40014400
 800f5b8:	40014800 	.word	0x40014800

0800f5bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f5bc:	b480      	push	{r7}
 800f5be:	b087      	sub	sp, #28
 800f5c0:	af00      	add	r7, sp, #0
 800f5c2:	60f8      	str	r0, [r7, #12]
 800f5c4:	60b9      	str	r1, [r7, #8]
 800f5c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f5c8:	68fb      	ldr	r3, [r7, #12]
 800f5ca:	6a1b      	ldr	r3, [r3, #32]
 800f5cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f5ce:	68fb      	ldr	r3, [r7, #12]
 800f5d0:	6a1b      	ldr	r3, [r3, #32]
 800f5d2:	f023 0201 	bic.w	r2, r3, #1
 800f5d6:	68fb      	ldr	r3, [r7, #12]
 800f5d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	699b      	ldr	r3, [r3, #24]
 800f5de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f5e0:	693b      	ldr	r3, [r7, #16]
 800f5e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f5e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	011b      	lsls	r3, r3, #4
 800f5ec:	693a      	ldr	r2, [r7, #16]
 800f5ee:	4313      	orrs	r3, r2
 800f5f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f5f2:	697b      	ldr	r3, [r7, #20]
 800f5f4:	f023 030a 	bic.w	r3, r3, #10
 800f5f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f5fa:	697a      	ldr	r2, [r7, #20]
 800f5fc:	68bb      	ldr	r3, [r7, #8]
 800f5fe:	4313      	orrs	r3, r2
 800f600:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f602:	68fb      	ldr	r3, [r7, #12]
 800f604:	693a      	ldr	r2, [r7, #16]
 800f606:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f608:	68fb      	ldr	r3, [r7, #12]
 800f60a:	697a      	ldr	r2, [r7, #20]
 800f60c:	621a      	str	r2, [r3, #32]
}
 800f60e:	bf00      	nop
 800f610:	371c      	adds	r7, #28
 800f612:	46bd      	mov	sp, r7
 800f614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f618:	4770      	bx	lr

0800f61a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f61a:	b480      	push	{r7}
 800f61c:	b087      	sub	sp, #28
 800f61e:	af00      	add	r7, sp, #0
 800f620:	60f8      	str	r0, [r7, #12]
 800f622:	60b9      	str	r1, [r7, #8]
 800f624:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f626:	68fb      	ldr	r3, [r7, #12]
 800f628:	6a1b      	ldr	r3, [r3, #32]
 800f62a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f62c:	68fb      	ldr	r3, [r7, #12]
 800f62e:	6a1b      	ldr	r3, [r3, #32]
 800f630:	f023 0210 	bic.w	r2, r3, #16
 800f634:	68fb      	ldr	r3, [r7, #12]
 800f636:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f638:	68fb      	ldr	r3, [r7, #12]
 800f63a:	699b      	ldr	r3, [r3, #24]
 800f63c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f63e:	693b      	ldr	r3, [r7, #16]
 800f640:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f644:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	031b      	lsls	r3, r3, #12
 800f64a:	693a      	ldr	r2, [r7, #16]
 800f64c:	4313      	orrs	r3, r2
 800f64e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f650:	697b      	ldr	r3, [r7, #20]
 800f652:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f656:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f658:	68bb      	ldr	r3, [r7, #8]
 800f65a:	011b      	lsls	r3, r3, #4
 800f65c:	697a      	ldr	r2, [r7, #20]
 800f65e:	4313      	orrs	r3, r2
 800f660:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f662:	68fb      	ldr	r3, [r7, #12]
 800f664:	693a      	ldr	r2, [r7, #16]
 800f666:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	697a      	ldr	r2, [r7, #20]
 800f66c:	621a      	str	r2, [r3, #32]
}
 800f66e:	bf00      	nop
 800f670:	371c      	adds	r7, #28
 800f672:	46bd      	mov	sp, r7
 800f674:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f678:	4770      	bx	lr
	...

0800f67c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f67c:	b480      	push	{r7}
 800f67e:	b085      	sub	sp, #20
 800f680:	af00      	add	r7, sp, #0
 800f682:	6078      	str	r0, [r7, #4]
 800f684:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	689b      	ldr	r3, [r3, #8]
 800f68a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f68c:	68fa      	ldr	r2, [r7, #12]
 800f68e:	4b09      	ldr	r3, [pc, #36]	@ (800f6b4 <TIM_ITRx_SetConfig+0x38>)
 800f690:	4013      	ands	r3, r2
 800f692:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f694:	683a      	ldr	r2, [r7, #0]
 800f696:	68fb      	ldr	r3, [r7, #12]
 800f698:	4313      	orrs	r3, r2
 800f69a:	f043 0307 	orr.w	r3, r3, #7
 800f69e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	68fa      	ldr	r2, [r7, #12]
 800f6a4:	609a      	str	r2, [r3, #8]
}
 800f6a6:	bf00      	nop
 800f6a8:	3714      	adds	r7, #20
 800f6aa:	46bd      	mov	sp, r7
 800f6ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6b0:	4770      	bx	lr
 800f6b2:	bf00      	nop
 800f6b4:	ffcfff8f 	.word	0xffcfff8f

0800f6b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f6b8:	b480      	push	{r7}
 800f6ba:	b087      	sub	sp, #28
 800f6bc:	af00      	add	r7, sp, #0
 800f6be:	60f8      	str	r0, [r7, #12]
 800f6c0:	60b9      	str	r1, [r7, #8]
 800f6c2:	607a      	str	r2, [r7, #4]
 800f6c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f6c6:	68fb      	ldr	r3, [r7, #12]
 800f6c8:	689b      	ldr	r3, [r3, #8]
 800f6ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f6cc:	697b      	ldr	r3, [r7, #20]
 800f6ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f6d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f6d4:	683b      	ldr	r3, [r7, #0]
 800f6d6:	021a      	lsls	r2, r3, #8
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	431a      	orrs	r2, r3
 800f6dc:	68bb      	ldr	r3, [r7, #8]
 800f6de:	4313      	orrs	r3, r2
 800f6e0:	697a      	ldr	r2, [r7, #20]
 800f6e2:	4313      	orrs	r3, r2
 800f6e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f6e6:	68fb      	ldr	r3, [r7, #12]
 800f6e8:	697a      	ldr	r2, [r7, #20]
 800f6ea:	609a      	str	r2, [r3, #8]
}
 800f6ec:	bf00      	nop
 800f6ee:	371c      	adds	r7, #28
 800f6f0:	46bd      	mov	sp, r7
 800f6f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6f6:	4770      	bx	lr

0800f6f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f6f8:	b480      	push	{r7}
 800f6fa:	b085      	sub	sp, #20
 800f6fc:	af00      	add	r7, sp, #0
 800f6fe:	6078      	str	r0, [r7, #4]
 800f700:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f708:	2b01      	cmp	r3, #1
 800f70a:	d101      	bne.n	800f710 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f70c:	2302      	movs	r3, #2
 800f70e:	e06d      	b.n	800f7ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	2201      	movs	r2, #1
 800f714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	2202      	movs	r2, #2
 800f71c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	685b      	ldr	r3, [r3, #4]
 800f726:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f728:	687b      	ldr	r3, [r7, #4]
 800f72a:	681b      	ldr	r3, [r3, #0]
 800f72c:	689b      	ldr	r3, [r3, #8]
 800f72e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	681b      	ldr	r3, [r3, #0]
 800f734:	4a30      	ldr	r2, [pc, #192]	@ (800f7f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f736:	4293      	cmp	r3, r2
 800f738:	d004      	beq.n	800f744 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800f73a:	687b      	ldr	r3, [r7, #4]
 800f73c:	681b      	ldr	r3, [r3, #0]
 800f73e:	4a2f      	ldr	r2, [pc, #188]	@ (800f7fc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800f740:	4293      	cmp	r3, r2
 800f742:	d108      	bne.n	800f756 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f744:	68fb      	ldr	r3, [r7, #12]
 800f746:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f74a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f74c:	683b      	ldr	r3, [r7, #0]
 800f74e:	685b      	ldr	r3, [r3, #4]
 800f750:	68fa      	ldr	r2, [r7, #12]
 800f752:	4313      	orrs	r3, r2
 800f754:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f756:	68fb      	ldr	r3, [r7, #12]
 800f758:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f75c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f75e:	683b      	ldr	r3, [r7, #0]
 800f760:	681b      	ldr	r3, [r3, #0]
 800f762:	68fa      	ldr	r2, [r7, #12]
 800f764:	4313      	orrs	r3, r2
 800f766:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	681b      	ldr	r3, [r3, #0]
 800f76c:	68fa      	ldr	r2, [r7, #12]
 800f76e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	681b      	ldr	r3, [r3, #0]
 800f774:	4a20      	ldr	r2, [pc, #128]	@ (800f7f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f776:	4293      	cmp	r3, r2
 800f778:	d022      	beq.n	800f7c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	681b      	ldr	r3, [r3, #0]
 800f77e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f782:	d01d      	beq.n	800f7c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	681b      	ldr	r3, [r3, #0]
 800f788:	4a1d      	ldr	r2, [pc, #116]	@ (800f800 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800f78a:	4293      	cmp	r3, r2
 800f78c:	d018      	beq.n	800f7c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f78e:	687b      	ldr	r3, [r7, #4]
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	4a1c      	ldr	r2, [pc, #112]	@ (800f804 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800f794:	4293      	cmp	r3, r2
 800f796:	d013      	beq.n	800f7c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	4a1a      	ldr	r2, [pc, #104]	@ (800f808 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800f79e:	4293      	cmp	r3, r2
 800f7a0:	d00e      	beq.n	800f7c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	681b      	ldr	r3, [r3, #0]
 800f7a6:	4a15      	ldr	r2, [pc, #84]	@ (800f7fc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800f7a8:	4293      	cmp	r3, r2
 800f7aa:	d009      	beq.n	800f7c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	4a16      	ldr	r2, [pc, #88]	@ (800f80c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f7b2:	4293      	cmp	r3, r2
 800f7b4:	d004      	beq.n	800f7c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800f7b6:	687b      	ldr	r3, [r7, #4]
 800f7b8:	681b      	ldr	r3, [r3, #0]
 800f7ba:	4a15      	ldr	r2, [pc, #84]	@ (800f810 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f7bc:	4293      	cmp	r3, r2
 800f7be:	d10c      	bne.n	800f7da <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f7c0:	68bb      	ldr	r3, [r7, #8]
 800f7c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f7c6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f7c8:	683b      	ldr	r3, [r7, #0]
 800f7ca:	689b      	ldr	r3, [r3, #8]
 800f7cc:	68ba      	ldr	r2, [r7, #8]
 800f7ce:	4313      	orrs	r3, r2
 800f7d0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	681b      	ldr	r3, [r3, #0]
 800f7d6:	68ba      	ldr	r2, [r7, #8]
 800f7d8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	2201      	movs	r2, #1
 800f7de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	2200      	movs	r2, #0
 800f7e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f7ea:	2300      	movs	r3, #0
}
 800f7ec:	4618      	mov	r0, r3
 800f7ee:	3714      	adds	r7, #20
 800f7f0:	46bd      	mov	sp, r7
 800f7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7f6:	4770      	bx	lr
 800f7f8:	40010000 	.word	0x40010000
 800f7fc:	40010400 	.word	0x40010400
 800f800:	40000400 	.word	0x40000400
 800f804:	40000800 	.word	0x40000800
 800f808:	40000c00 	.word	0x40000c00
 800f80c:	40001800 	.word	0x40001800
 800f810:	40014000 	.word	0x40014000

0800f814 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f814:	b480      	push	{r7}
 800f816:	b083      	sub	sp, #12
 800f818:	af00      	add	r7, sp, #0
 800f81a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f81c:	bf00      	nop
 800f81e:	370c      	adds	r7, #12
 800f820:	46bd      	mov	sp, r7
 800f822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f826:	4770      	bx	lr

0800f828 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f828:	b480      	push	{r7}
 800f82a:	b083      	sub	sp, #12
 800f82c:	af00      	add	r7, sp, #0
 800f82e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f830:	bf00      	nop
 800f832:	370c      	adds	r7, #12
 800f834:	46bd      	mov	sp, r7
 800f836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f83a:	4770      	bx	lr

0800f83c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800f83c:	b480      	push	{r7}
 800f83e:	b083      	sub	sp, #12
 800f840:	af00      	add	r7, sp, #0
 800f842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800f844:	bf00      	nop
 800f846:	370c      	adds	r7, #12
 800f848:	46bd      	mov	sp, r7
 800f84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f84e:	4770      	bx	lr

0800f850 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f850:	b580      	push	{r7, lr}
 800f852:	b082      	sub	sp, #8
 800f854:	af00      	add	r7, sp, #0
 800f856:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f858:	687b      	ldr	r3, [r7, #4]
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d101      	bne.n	800f862 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f85e:	2301      	movs	r3, #1
 800f860:	e042      	b.n	800f8e8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f868:	2b00      	cmp	r3, #0
 800f86a:	d106      	bne.n	800f87a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	2200      	movs	r2, #0
 800f870:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f874:	6878      	ldr	r0, [r7, #4]
 800f876:	f7f5 fb47 	bl	8004f08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f87a:	687b      	ldr	r3, [r7, #4]
 800f87c:	2224      	movs	r2, #36	@ 0x24
 800f87e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	681a      	ldr	r2, [r3, #0]
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	681b      	ldr	r3, [r3, #0]
 800f88c:	f022 0201 	bic.w	r2, r2, #1
 800f890:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f896:	2b00      	cmp	r3, #0
 800f898:	d002      	beq.n	800f8a0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800f89a:	6878      	ldr	r0, [r7, #4]
 800f89c:	f001 fa9c 	bl	8010dd8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f8a0:	6878      	ldr	r0, [r7, #4]
 800f8a2:	f000 fd31 	bl	8010308 <UART_SetConfig>
 800f8a6:	4603      	mov	r3, r0
 800f8a8:	2b01      	cmp	r3, #1
 800f8aa:	d101      	bne.n	800f8b0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800f8ac:	2301      	movs	r3, #1
 800f8ae:	e01b      	b.n	800f8e8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f8b0:	687b      	ldr	r3, [r7, #4]
 800f8b2:	681b      	ldr	r3, [r3, #0]
 800f8b4:	685a      	ldr	r2, [r3, #4]
 800f8b6:	687b      	ldr	r3, [r7, #4]
 800f8b8:	681b      	ldr	r3, [r3, #0]
 800f8ba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f8be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	681b      	ldr	r3, [r3, #0]
 800f8c4:	689a      	ldr	r2, [r3, #8]
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	681b      	ldr	r3, [r3, #0]
 800f8ca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f8ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	681b      	ldr	r3, [r3, #0]
 800f8d4:	681a      	ldr	r2, [r3, #0]
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	681b      	ldr	r3, [r3, #0]
 800f8da:	f042 0201 	orr.w	r2, r2, #1
 800f8de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f8e0:	6878      	ldr	r0, [r7, #4]
 800f8e2:	f001 fb1b 	bl	8010f1c <UART_CheckIdleState>
 800f8e6:	4603      	mov	r3, r0
}
 800f8e8:	4618      	mov	r0, r3
 800f8ea:	3708      	adds	r7, #8
 800f8ec:	46bd      	mov	sp, r7
 800f8ee:	bd80      	pop	{r7, pc}

0800f8f0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f8f0:	b580      	push	{r7, lr}
 800f8f2:	b08a      	sub	sp, #40	@ 0x28
 800f8f4:	af02      	add	r7, sp, #8
 800f8f6:	60f8      	str	r0, [r7, #12]
 800f8f8:	60b9      	str	r1, [r7, #8]
 800f8fa:	603b      	str	r3, [r7, #0]
 800f8fc:	4613      	mov	r3, r2
 800f8fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f900:	68fb      	ldr	r3, [r7, #12]
 800f902:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f906:	2b20      	cmp	r3, #32
 800f908:	d17b      	bne.n	800fa02 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800f90a:	68bb      	ldr	r3, [r7, #8]
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	d002      	beq.n	800f916 <HAL_UART_Transmit+0x26>
 800f910:	88fb      	ldrh	r3, [r7, #6]
 800f912:	2b00      	cmp	r3, #0
 800f914:	d101      	bne.n	800f91a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800f916:	2301      	movs	r3, #1
 800f918:	e074      	b.n	800fa04 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f91a:	68fb      	ldr	r3, [r7, #12]
 800f91c:	2200      	movs	r2, #0
 800f91e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	2221      	movs	r2, #33	@ 0x21
 800f926:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f92a:	f7f5 ffe3 	bl	80058f4 <HAL_GetTick>
 800f92e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800f930:	68fb      	ldr	r3, [r7, #12]
 800f932:	88fa      	ldrh	r2, [r7, #6]
 800f934:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	88fa      	ldrh	r2, [r7, #6]
 800f93c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	689b      	ldr	r3, [r3, #8]
 800f944:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f948:	d108      	bne.n	800f95c <HAL_UART_Transmit+0x6c>
 800f94a:	68fb      	ldr	r3, [r7, #12]
 800f94c:	691b      	ldr	r3, [r3, #16]
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d104      	bne.n	800f95c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800f952:	2300      	movs	r3, #0
 800f954:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800f956:	68bb      	ldr	r3, [r7, #8]
 800f958:	61bb      	str	r3, [r7, #24]
 800f95a:	e003      	b.n	800f964 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800f95c:	68bb      	ldr	r3, [r7, #8]
 800f95e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f960:	2300      	movs	r3, #0
 800f962:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800f964:	e030      	b.n	800f9c8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f966:	683b      	ldr	r3, [r7, #0]
 800f968:	9300      	str	r3, [sp, #0]
 800f96a:	697b      	ldr	r3, [r7, #20]
 800f96c:	2200      	movs	r2, #0
 800f96e:	2180      	movs	r1, #128	@ 0x80
 800f970:	68f8      	ldr	r0, [r7, #12]
 800f972:	f001 fb7d 	bl	8011070 <UART_WaitOnFlagUntilTimeout>
 800f976:	4603      	mov	r3, r0
 800f978:	2b00      	cmp	r3, #0
 800f97a:	d005      	beq.n	800f988 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800f97c:	68fb      	ldr	r3, [r7, #12]
 800f97e:	2220      	movs	r2, #32
 800f980:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800f984:	2303      	movs	r3, #3
 800f986:	e03d      	b.n	800fa04 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800f988:	69fb      	ldr	r3, [r7, #28]
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	d10b      	bne.n	800f9a6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800f98e:	69bb      	ldr	r3, [r7, #24]
 800f990:	881b      	ldrh	r3, [r3, #0]
 800f992:	461a      	mov	r2, r3
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	681b      	ldr	r3, [r3, #0]
 800f998:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f99c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800f99e:	69bb      	ldr	r3, [r7, #24]
 800f9a0:	3302      	adds	r3, #2
 800f9a2:	61bb      	str	r3, [r7, #24]
 800f9a4:	e007      	b.n	800f9b6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800f9a6:	69fb      	ldr	r3, [r7, #28]
 800f9a8:	781a      	ldrb	r2, [r3, #0]
 800f9aa:	68fb      	ldr	r3, [r7, #12]
 800f9ac:	681b      	ldr	r3, [r3, #0]
 800f9ae:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800f9b0:	69fb      	ldr	r3, [r7, #28]
 800f9b2:	3301      	adds	r3, #1
 800f9b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f9b6:	68fb      	ldr	r3, [r7, #12]
 800f9b8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f9bc:	b29b      	uxth	r3, r3
 800f9be:	3b01      	subs	r3, #1
 800f9c0:	b29a      	uxth	r2, r3
 800f9c2:	68fb      	ldr	r3, [r7, #12]
 800f9c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800f9c8:	68fb      	ldr	r3, [r7, #12]
 800f9ca:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f9ce:	b29b      	uxth	r3, r3
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	d1c8      	bne.n	800f966 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f9d4:	683b      	ldr	r3, [r7, #0]
 800f9d6:	9300      	str	r3, [sp, #0]
 800f9d8:	697b      	ldr	r3, [r7, #20]
 800f9da:	2200      	movs	r2, #0
 800f9dc:	2140      	movs	r1, #64	@ 0x40
 800f9de:	68f8      	ldr	r0, [r7, #12]
 800f9e0:	f001 fb46 	bl	8011070 <UART_WaitOnFlagUntilTimeout>
 800f9e4:	4603      	mov	r3, r0
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d005      	beq.n	800f9f6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800f9ea:	68fb      	ldr	r3, [r7, #12]
 800f9ec:	2220      	movs	r2, #32
 800f9ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800f9f2:	2303      	movs	r3, #3
 800f9f4:	e006      	b.n	800fa04 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f9f6:	68fb      	ldr	r3, [r7, #12]
 800f9f8:	2220      	movs	r2, #32
 800f9fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800f9fe:	2300      	movs	r3, #0
 800fa00:	e000      	b.n	800fa04 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800fa02:	2302      	movs	r3, #2
  }
}
 800fa04:	4618      	mov	r0, r3
 800fa06:	3720      	adds	r7, #32
 800fa08:	46bd      	mov	sp, r7
 800fa0a:	bd80      	pop	{r7, pc}

0800fa0c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800fa0c:	b580      	push	{r7, lr}
 800fa0e:	b08a      	sub	sp, #40	@ 0x28
 800fa10:	af00      	add	r7, sp, #0
 800fa12:	60f8      	str	r0, [r7, #12]
 800fa14:	60b9      	str	r1, [r7, #8]
 800fa16:	4613      	mov	r3, r2
 800fa18:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fa1a:	68fb      	ldr	r3, [r7, #12]
 800fa1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fa20:	2b20      	cmp	r3, #32
 800fa22:	d167      	bne.n	800faf4 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800fa24:	68bb      	ldr	r3, [r7, #8]
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d002      	beq.n	800fa30 <HAL_UART_Transmit_DMA+0x24>
 800fa2a:	88fb      	ldrh	r3, [r7, #6]
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d101      	bne.n	800fa34 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800fa30:	2301      	movs	r3, #1
 800fa32:	e060      	b.n	800faf6 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800fa34:	68fb      	ldr	r3, [r7, #12]
 800fa36:	68ba      	ldr	r2, [r7, #8]
 800fa38:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800fa3a:	68fb      	ldr	r3, [r7, #12]
 800fa3c:	88fa      	ldrh	r2, [r7, #6]
 800fa3e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800fa42:	68fb      	ldr	r3, [r7, #12]
 800fa44:	88fa      	ldrh	r2, [r7, #6]
 800fa46:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	2200      	movs	r2, #0
 800fa4e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fa52:	68fb      	ldr	r3, [r7, #12]
 800fa54:	2221      	movs	r2, #33	@ 0x21
 800fa56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	d028      	beq.n	800fab4 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800fa62:	68fb      	ldr	r3, [r7, #12]
 800fa64:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fa66:	4a26      	ldr	r2, [pc, #152]	@ (800fb00 <HAL_UART_Transmit_DMA+0xf4>)
 800fa68:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800fa6a:	68fb      	ldr	r3, [r7, #12]
 800fa6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fa6e:	4a25      	ldr	r2, [pc, #148]	@ (800fb04 <HAL_UART_Transmit_DMA+0xf8>)
 800fa70:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800fa72:	68fb      	ldr	r3, [r7, #12]
 800fa74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fa76:	4a24      	ldr	r2, [pc, #144]	@ (800fb08 <HAL_UART_Transmit_DMA+0xfc>)
 800fa78:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800fa7a:	68fb      	ldr	r3, [r7, #12]
 800fa7c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fa7e:	2200      	movs	r2, #0
 800fa80:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800fa86:	68fb      	ldr	r3, [r7, #12]
 800fa88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fa8a:	4619      	mov	r1, r3
 800fa8c:	68fb      	ldr	r3, [r7, #12]
 800fa8e:	681b      	ldr	r3, [r3, #0]
 800fa90:	3328      	adds	r3, #40	@ 0x28
 800fa92:	461a      	mov	r2, r3
 800fa94:	88fb      	ldrh	r3, [r7, #6]
 800fa96:	f7f8 f8fb 	bl	8007c90 <HAL_DMA_Start_IT>
 800fa9a:	4603      	mov	r3, r0
 800fa9c:	2b00      	cmp	r3, #0
 800fa9e:	d009      	beq.n	800fab4 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800faa0:	68fb      	ldr	r3, [r7, #12]
 800faa2:	2210      	movs	r2, #16
 800faa4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	2220      	movs	r2, #32
 800faac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800fab0:	2301      	movs	r3, #1
 800fab2:	e020      	b.n	800faf6 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	2240      	movs	r2, #64	@ 0x40
 800faba:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800fabc:	68fb      	ldr	r3, [r7, #12]
 800fabe:	681b      	ldr	r3, [r3, #0]
 800fac0:	3308      	adds	r3, #8
 800fac2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fac4:	697b      	ldr	r3, [r7, #20]
 800fac6:	e853 3f00 	ldrex	r3, [r3]
 800faca:	613b      	str	r3, [r7, #16]
   return(result);
 800facc:	693b      	ldr	r3, [r7, #16]
 800face:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fad2:	627b      	str	r3, [r7, #36]	@ 0x24
 800fad4:	68fb      	ldr	r3, [r7, #12]
 800fad6:	681b      	ldr	r3, [r3, #0]
 800fad8:	3308      	adds	r3, #8
 800fada:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800fadc:	623a      	str	r2, [r7, #32]
 800fade:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fae0:	69f9      	ldr	r1, [r7, #28]
 800fae2:	6a3a      	ldr	r2, [r7, #32]
 800fae4:	e841 2300 	strex	r3, r2, [r1]
 800fae8:	61bb      	str	r3, [r7, #24]
   return(result);
 800faea:	69bb      	ldr	r3, [r7, #24]
 800faec:	2b00      	cmp	r3, #0
 800faee:	d1e5      	bne.n	800fabc <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800faf0:	2300      	movs	r3, #0
 800faf2:	e000      	b.n	800faf6 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800faf4:	2302      	movs	r3, #2
  }
}
 800faf6:	4618      	mov	r0, r3
 800faf8:	3728      	adds	r7, #40	@ 0x28
 800fafa:	46bd      	mov	sp, r7
 800fafc:	bd80      	pop	{r7, pc}
 800fafe:	bf00      	nop
 800fb00:	080113e9 	.word	0x080113e9
 800fb04:	0801147f 	.word	0x0801147f
 800fb08:	08011601 	.word	0x08011601

0800fb0c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800fb0c:	b580      	push	{r7, lr}
 800fb0e:	b0ba      	sub	sp, #232	@ 0xe8
 800fb10:	af00      	add	r7, sp, #0
 800fb12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	681b      	ldr	r3, [r3, #0]
 800fb18:	69db      	ldr	r3, [r3, #28]
 800fb1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	681b      	ldr	r3, [r3, #0]
 800fb22:	681b      	ldr	r3, [r3, #0]
 800fb24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	681b      	ldr	r3, [r3, #0]
 800fb2c:	689b      	ldr	r3, [r3, #8]
 800fb2e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800fb32:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800fb36:	f640 030f 	movw	r3, #2063	@ 0x80f
 800fb3a:	4013      	ands	r3, r2
 800fb3c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800fb40:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fb44:	2b00      	cmp	r3, #0
 800fb46:	d11b      	bne.n	800fb80 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800fb48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fb4c:	f003 0320 	and.w	r3, r3, #32
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d015      	beq.n	800fb80 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800fb54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fb58:	f003 0320 	and.w	r3, r3, #32
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d105      	bne.n	800fb6c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fb60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fb64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	d009      	beq.n	800fb80 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	f000 8393 	beq.w	801029c <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fb7a:	6878      	ldr	r0, [r7, #4]
 800fb7c:	4798      	blx	r3
      }
      return;
 800fb7e:	e38d      	b.n	801029c <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800fb80:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800fb84:	2b00      	cmp	r3, #0
 800fb86:	f000 8123 	beq.w	800fdd0 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800fb8a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800fb8e:	4b8d      	ldr	r3, [pc, #564]	@ (800fdc4 <HAL_UART_IRQHandler+0x2b8>)
 800fb90:	4013      	ands	r3, r2
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d106      	bne.n	800fba4 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800fb96:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800fb9a:	4b8b      	ldr	r3, [pc, #556]	@ (800fdc8 <HAL_UART_IRQHandler+0x2bc>)
 800fb9c:	4013      	ands	r3, r2
 800fb9e:	2b00      	cmp	r3, #0
 800fba0:	f000 8116 	beq.w	800fdd0 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800fba4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fba8:	f003 0301 	and.w	r3, r3, #1
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	d011      	beq.n	800fbd4 <HAL_UART_IRQHandler+0xc8>
 800fbb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fbb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d00b      	beq.n	800fbd4 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	681b      	ldr	r3, [r3, #0]
 800fbc0:	2201      	movs	r2, #1
 800fbc2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800fbc4:	687b      	ldr	r3, [r7, #4]
 800fbc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fbca:	f043 0201 	orr.w	r2, r3, #1
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fbd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fbd8:	f003 0302 	and.w	r3, r3, #2
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d011      	beq.n	800fc04 <HAL_UART_IRQHandler+0xf8>
 800fbe0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fbe4:	f003 0301 	and.w	r3, r3, #1
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d00b      	beq.n	800fc04 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	2202      	movs	r2, #2
 800fbf2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fbfa:	f043 0204 	orr.w	r2, r3, #4
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800fc04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc08:	f003 0304 	and.w	r3, r3, #4
 800fc0c:	2b00      	cmp	r3, #0
 800fc0e:	d011      	beq.n	800fc34 <HAL_UART_IRQHandler+0x128>
 800fc10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fc14:	f003 0301 	and.w	r3, r3, #1
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d00b      	beq.n	800fc34 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	2204      	movs	r2, #4
 800fc22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fc2a:	f043 0202 	orr.w	r2, r3, #2
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800fc34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc38:	f003 0308 	and.w	r3, r3, #8
 800fc3c:	2b00      	cmp	r3, #0
 800fc3e:	d017      	beq.n	800fc70 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800fc40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fc44:	f003 0320 	and.w	r3, r3, #32
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	d105      	bne.n	800fc58 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800fc4c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800fc50:	4b5c      	ldr	r3, [pc, #368]	@ (800fdc4 <HAL_UART_IRQHandler+0x2b8>)
 800fc52:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800fc54:	2b00      	cmp	r3, #0
 800fc56:	d00b      	beq.n	800fc70 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	681b      	ldr	r3, [r3, #0]
 800fc5c:	2208      	movs	r2, #8
 800fc5e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fc66:	f043 0208 	orr.w	r2, r3, #8
 800fc6a:	687b      	ldr	r3, [r7, #4]
 800fc6c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800fc70:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc74:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	d012      	beq.n	800fca2 <HAL_UART_IRQHandler+0x196>
 800fc7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fc80:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d00c      	beq.n	800fca2 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800fc90:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fc98:	f043 0220 	orr.w	r2, r3, #32
 800fc9c:	687b      	ldr	r3, [r7, #4]
 800fc9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	f000 82f9 	beq.w	80102a0 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800fcae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fcb2:	f003 0320 	and.w	r3, r3, #32
 800fcb6:	2b00      	cmp	r3, #0
 800fcb8:	d013      	beq.n	800fce2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800fcba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fcbe:	f003 0320 	and.w	r3, r3, #32
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	d105      	bne.n	800fcd2 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800fcc6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800fcca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d007      	beq.n	800fce2 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800fcd2:	687b      	ldr	r3, [r7, #4]
 800fcd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d003      	beq.n	800fce2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fcde:	6878      	ldr	r0, [r7, #4]
 800fce0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800fce8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	681b      	ldr	r3, [r3, #0]
 800fcf0:	689b      	ldr	r3, [r3, #8]
 800fcf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fcf6:	2b40      	cmp	r3, #64	@ 0x40
 800fcf8:	d005      	beq.n	800fd06 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800fcfa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800fcfe:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	d054      	beq.n	800fdb0 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800fd06:	6878      	ldr	r0, [r7, #4]
 800fd08:	f001 fb08 	bl	801131c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	689b      	ldr	r3, [r3, #8]
 800fd12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fd16:	2b40      	cmp	r3, #64	@ 0x40
 800fd18:	d146      	bne.n	800fda8 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fd1a:	687b      	ldr	r3, [r7, #4]
 800fd1c:	681b      	ldr	r3, [r3, #0]
 800fd1e:	3308      	adds	r3, #8
 800fd20:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd24:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fd28:	e853 3f00 	ldrex	r3, [r3]
 800fd2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800fd30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fd34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fd38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	681b      	ldr	r3, [r3, #0]
 800fd40:	3308      	adds	r3, #8
 800fd42:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800fd46:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800fd4a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd4e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800fd52:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800fd56:	e841 2300 	strex	r3, r2, [r1]
 800fd5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800fd5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d1d9      	bne.n	800fd1a <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd6c:	2b00      	cmp	r3, #0
 800fd6e:	d017      	beq.n	800fda0 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800fd70:	687b      	ldr	r3, [r7, #4]
 800fd72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd76:	4a15      	ldr	r2, [pc, #84]	@ (800fdcc <HAL_UART_IRQHandler+0x2c0>)
 800fd78:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd80:	4618      	mov	r0, r3
 800fd82:	f7f8 fd0d 	bl	80087a0 <HAL_DMA_Abort_IT>
 800fd86:	4603      	mov	r3, r0
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	d019      	beq.n	800fdc0 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fd92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fd94:	687a      	ldr	r2, [r7, #4]
 800fd96:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800fd9a:	4610      	mov	r0, r2
 800fd9c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fd9e:	e00f      	b.n	800fdc0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800fda0:	6878      	ldr	r0, [r7, #4]
 800fda2:	f000 faa7 	bl	80102f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fda6:	e00b      	b.n	800fdc0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800fda8:	6878      	ldr	r0, [r7, #4]
 800fdaa:	f000 faa3 	bl	80102f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fdae:	e007      	b.n	800fdc0 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800fdb0:	6878      	ldr	r0, [r7, #4]
 800fdb2:	f000 fa9f 	bl	80102f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	2200      	movs	r2, #0
 800fdba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800fdbe:	e26f      	b.n	80102a0 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fdc0:	bf00      	nop
    return;
 800fdc2:	e26d      	b.n	80102a0 <HAL_UART_IRQHandler+0x794>
 800fdc4:	10000001 	.word	0x10000001
 800fdc8:	04000120 	.word	0x04000120
 800fdcc:	08011681 	.word	0x08011681

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fdd4:	2b01      	cmp	r3, #1
 800fdd6:	f040 8203 	bne.w	80101e0 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800fdda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fdde:	f003 0310 	and.w	r3, r3, #16
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	f000 81fc 	beq.w	80101e0 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800fde8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fdec:	f003 0310 	and.w	r3, r3, #16
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	f000 81f5 	beq.w	80101e0 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	2210      	movs	r2, #16
 800fdfc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	681b      	ldr	r3, [r3, #0]
 800fe02:	689b      	ldr	r3, [r3, #8]
 800fe04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fe08:	2b40      	cmp	r3, #64	@ 0x40
 800fe0a:	f040 816d 	bne.w	80100e8 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800fe0e:	687b      	ldr	r3, [r7, #4]
 800fe10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	4aa4      	ldr	r2, [pc, #656]	@ (80100a8 <HAL_UART_IRQHandler+0x59c>)
 800fe18:	4293      	cmp	r3, r2
 800fe1a:	d068      	beq.n	800feee <HAL_UART_IRQHandler+0x3e2>
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe22:	681b      	ldr	r3, [r3, #0]
 800fe24:	4aa1      	ldr	r2, [pc, #644]	@ (80100ac <HAL_UART_IRQHandler+0x5a0>)
 800fe26:	4293      	cmp	r3, r2
 800fe28:	d061      	beq.n	800feee <HAL_UART_IRQHandler+0x3e2>
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe30:	681b      	ldr	r3, [r3, #0]
 800fe32:	4a9f      	ldr	r2, [pc, #636]	@ (80100b0 <HAL_UART_IRQHandler+0x5a4>)
 800fe34:	4293      	cmp	r3, r2
 800fe36:	d05a      	beq.n	800feee <HAL_UART_IRQHandler+0x3e2>
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	4a9c      	ldr	r2, [pc, #624]	@ (80100b4 <HAL_UART_IRQHandler+0x5a8>)
 800fe42:	4293      	cmp	r3, r2
 800fe44:	d053      	beq.n	800feee <HAL_UART_IRQHandler+0x3e2>
 800fe46:	687b      	ldr	r3, [r7, #4]
 800fe48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe4c:	681b      	ldr	r3, [r3, #0]
 800fe4e:	4a9a      	ldr	r2, [pc, #616]	@ (80100b8 <HAL_UART_IRQHandler+0x5ac>)
 800fe50:	4293      	cmp	r3, r2
 800fe52:	d04c      	beq.n	800feee <HAL_UART_IRQHandler+0x3e2>
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	4a97      	ldr	r2, [pc, #604]	@ (80100bc <HAL_UART_IRQHandler+0x5b0>)
 800fe5e:	4293      	cmp	r3, r2
 800fe60:	d045      	beq.n	800feee <HAL_UART_IRQHandler+0x3e2>
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe68:	681b      	ldr	r3, [r3, #0]
 800fe6a:	4a95      	ldr	r2, [pc, #596]	@ (80100c0 <HAL_UART_IRQHandler+0x5b4>)
 800fe6c:	4293      	cmp	r3, r2
 800fe6e:	d03e      	beq.n	800feee <HAL_UART_IRQHandler+0x3e2>
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe76:	681b      	ldr	r3, [r3, #0]
 800fe78:	4a92      	ldr	r2, [pc, #584]	@ (80100c4 <HAL_UART_IRQHandler+0x5b8>)
 800fe7a:	4293      	cmp	r3, r2
 800fe7c:	d037      	beq.n	800feee <HAL_UART_IRQHandler+0x3e2>
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe84:	681b      	ldr	r3, [r3, #0]
 800fe86:	4a90      	ldr	r2, [pc, #576]	@ (80100c8 <HAL_UART_IRQHandler+0x5bc>)
 800fe88:	4293      	cmp	r3, r2
 800fe8a:	d030      	beq.n	800feee <HAL_UART_IRQHandler+0x3e2>
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fe92:	681b      	ldr	r3, [r3, #0]
 800fe94:	4a8d      	ldr	r2, [pc, #564]	@ (80100cc <HAL_UART_IRQHandler+0x5c0>)
 800fe96:	4293      	cmp	r3, r2
 800fe98:	d029      	beq.n	800feee <HAL_UART_IRQHandler+0x3e2>
 800fe9a:	687b      	ldr	r3, [r7, #4]
 800fe9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fea0:	681b      	ldr	r3, [r3, #0]
 800fea2:	4a8b      	ldr	r2, [pc, #556]	@ (80100d0 <HAL_UART_IRQHandler+0x5c4>)
 800fea4:	4293      	cmp	r3, r2
 800fea6:	d022      	beq.n	800feee <HAL_UART_IRQHandler+0x3e2>
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	4a88      	ldr	r2, [pc, #544]	@ (80100d4 <HAL_UART_IRQHandler+0x5c8>)
 800feb2:	4293      	cmp	r3, r2
 800feb4:	d01b      	beq.n	800feee <HAL_UART_IRQHandler+0x3e2>
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	4a86      	ldr	r2, [pc, #536]	@ (80100d8 <HAL_UART_IRQHandler+0x5cc>)
 800fec0:	4293      	cmp	r3, r2
 800fec2:	d014      	beq.n	800feee <HAL_UART_IRQHandler+0x3e2>
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800feca:	681b      	ldr	r3, [r3, #0]
 800fecc:	4a83      	ldr	r2, [pc, #524]	@ (80100dc <HAL_UART_IRQHandler+0x5d0>)
 800fece:	4293      	cmp	r3, r2
 800fed0:	d00d      	beq.n	800feee <HAL_UART_IRQHandler+0x3e2>
 800fed2:	687b      	ldr	r3, [r7, #4]
 800fed4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fed8:	681b      	ldr	r3, [r3, #0]
 800feda:	4a81      	ldr	r2, [pc, #516]	@ (80100e0 <HAL_UART_IRQHandler+0x5d4>)
 800fedc:	4293      	cmp	r3, r2
 800fede:	d006      	beq.n	800feee <HAL_UART_IRQHandler+0x3e2>
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fee6:	681b      	ldr	r3, [r3, #0]
 800fee8:	4a7e      	ldr	r2, [pc, #504]	@ (80100e4 <HAL_UART_IRQHandler+0x5d8>)
 800feea:	4293      	cmp	r3, r2
 800feec:	d106      	bne.n	800fefc <HAL_UART_IRQHandler+0x3f0>
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800fef4:	681b      	ldr	r3, [r3, #0]
 800fef6:	685b      	ldr	r3, [r3, #4]
 800fef8:	b29b      	uxth	r3, r3
 800fefa:	e005      	b.n	800ff08 <HAL_UART_IRQHandler+0x3fc>
 800fefc:	687b      	ldr	r3, [r7, #4]
 800fefe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	685b      	ldr	r3, [r3, #4]
 800ff06:	b29b      	uxth	r3, r3
 800ff08:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ff0c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ff10:	2b00      	cmp	r3, #0
 800ff12:	f000 80ad 	beq.w	8010070 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ff1c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ff20:	429a      	cmp	r2, r3
 800ff22:	f080 80a5 	bcs.w	8010070 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ff2c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ff36:	69db      	ldr	r3, [r3, #28]
 800ff38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ff3c:	f000 8087 	beq.w	801004e <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	681b      	ldr	r3, [r3, #0]
 800ff44:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff48:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ff4c:	e853 3f00 	ldrex	r3, [r3]
 800ff50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800ff54:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ff58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ff5c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	681b      	ldr	r3, [r3, #0]
 800ff64:	461a      	mov	r2, r3
 800ff66:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ff6a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ff6e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff72:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ff76:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ff7a:	e841 2300 	strex	r3, r2, [r1]
 800ff7e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ff82:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ff86:	2b00      	cmp	r3, #0
 800ff88:	d1da      	bne.n	800ff40 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ff8a:	687b      	ldr	r3, [r7, #4]
 800ff8c:	681b      	ldr	r3, [r3, #0]
 800ff8e:	3308      	adds	r3, #8
 800ff90:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff92:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ff94:	e853 3f00 	ldrex	r3, [r3]
 800ff98:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ff9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ff9c:	f023 0301 	bic.w	r3, r3, #1
 800ffa0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	681b      	ldr	r3, [r3, #0]
 800ffa8:	3308      	adds	r3, #8
 800ffaa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ffae:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ffb2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffb4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ffb6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ffba:	e841 2300 	strex	r3, r2, [r1]
 800ffbe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ffc0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	d1e1      	bne.n	800ff8a <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ffc6:	687b      	ldr	r3, [r7, #4]
 800ffc8:	681b      	ldr	r3, [r3, #0]
 800ffca:	3308      	adds	r3, #8
 800ffcc:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ffd0:	e853 3f00 	ldrex	r3, [r3]
 800ffd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ffd6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ffd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ffdc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	681b      	ldr	r3, [r3, #0]
 800ffe4:	3308      	adds	r3, #8
 800ffe6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ffea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ffec:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffee:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800fff0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800fff2:	e841 2300 	strex	r3, r2, [r1]
 800fff6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800fff8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	d1e3      	bne.n	800ffc6 <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	2220      	movs	r2, #32
 8010002:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	2200      	movs	r2, #0
 801000a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	681b      	ldr	r3, [r3, #0]
 8010010:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010012:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010014:	e853 3f00 	ldrex	r3, [r3]
 8010018:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 801001a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801001c:	f023 0310 	bic.w	r3, r3, #16
 8010020:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	681b      	ldr	r3, [r3, #0]
 8010028:	461a      	mov	r2, r3
 801002a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801002e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8010030:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010032:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8010034:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8010036:	e841 2300 	strex	r3, r2, [r1]
 801003a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 801003c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801003e:	2b00      	cmp	r3, #0
 8010040:	d1e4      	bne.n	801000c <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010048:	4618      	mov	r0, r3
 801004a:	f7f8 f88b 	bl	8008164 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	2202      	movs	r2, #2
 8010052:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010060:	b29b      	uxth	r3, r3
 8010062:	1ad3      	subs	r3, r2, r3
 8010064:	b29b      	uxth	r3, r3
 8010066:	4619      	mov	r1, r3
 8010068:	6878      	ldr	r0, [r7, #4]
 801006a:	f7f4 fd47 	bl	8004afc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 801006e:	e119      	b.n	80102a4 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8010076:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 801007a:	429a      	cmp	r2, r3
 801007c:	f040 8112 	bne.w	80102a4 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8010086:	69db      	ldr	r3, [r3, #28]
 8010088:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801008c:	f040 810a 	bne.w	80102a4 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	2202      	movs	r2, #2
 8010094:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 801009c:	4619      	mov	r1, r3
 801009e:	6878      	ldr	r0, [r7, #4]
 80100a0:	f7f4 fd2c 	bl	8004afc <HAL_UARTEx_RxEventCallback>
      return;
 80100a4:	e0fe      	b.n	80102a4 <HAL_UART_IRQHandler+0x798>
 80100a6:	bf00      	nop
 80100a8:	40020010 	.word	0x40020010
 80100ac:	40020028 	.word	0x40020028
 80100b0:	40020040 	.word	0x40020040
 80100b4:	40020058 	.word	0x40020058
 80100b8:	40020070 	.word	0x40020070
 80100bc:	40020088 	.word	0x40020088
 80100c0:	400200a0 	.word	0x400200a0
 80100c4:	400200b8 	.word	0x400200b8
 80100c8:	40020410 	.word	0x40020410
 80100cc:	40020428 	.word	0x40020428
 80100d0:	40020440 	.word	0x40020440
 80100d4:	40020458 	.word	0x40020458
 80100d8:	40020470 	.word	0x40020470
 80100dc:	40020488 	.word	0x40020488
 80100e0:	400204a0 	.word	0x400204a0
 80100e4:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80100ee:	687b      	ldr	r3, [r7, #4]
 80100f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80100f4:	b29b      	uxth	r3, r3
 80100f6:	1ad3      	subs	r3, r2, r3
 80100f8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80100fc:	687b      	ldr	r3, [r7, #4]
 80100fe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8010102:	b29b      	uxth	r3, r3
 8010104:	2b00      	cmp	r3, #0
 8010106:	f000 80cf 	beq.w	80102a8 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 801010a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 801010e:	2b00      	cmp	r3, #0
 8010110:	f000 80ca 	beq.w	80102a8 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	681b      	ldr	r3, [r3, #0]
 8010118:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801011a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801011c:	e853 3f00 	ldrex	r3, [r3]
 8010120:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010122:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010124:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010128:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	681b      	ldr	r3, [r3, #0]
 8010130:	461a      	mov	r2, r3
 8010132:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8010136:	647b      	str	r3, [r7, #68]	@ 0x44
 8010138:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801013a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 801013c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801013e:	e841 2300 	strex	r3, r2, [r1]
 8010142:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010144:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010146:	2b00      	cmp	r3, #0
 8010148:	d1e4      	bne.n	8010114 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	681b      	ldr	r3, [r3, #0]
 801014e:	3308      	adds	r3, #8
 8010150:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010154:	e853 3f00 	ldrex	r3, [r3]
 8010158:	623b      	str	r3, [r7, #32]
   return(result);
 801015a:	6a3a      	ldr	r2, [r7, #32]
 801015c:	4b55      	ldr	r3, [pc, #340]	@ (80102b4 <HAL_UART_IRQHandler+0x7a8>)
 801015e:	4013      	ands	r3, r2
 8010160:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	681b      	ldr	r3, [r3, #0]
 8010168:	3308      	adds	r3, #8
 801016a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 801016e:	633a      	str	r2, [r7, #48]	@ 0x30
 8010170:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010172:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010174:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010176:	e841 2300 	strex	r3, r2, [r1]
 801017a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801017c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801017e:	2b00      	cmp	r3, #0
 8010180:	d1e3      	bne.n	801014a <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	2220      	movs	r2, #32
 8010186:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	2200      	movs	r2, #0
 801018e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010190:	687b      	ldr	r3, [r7, #4]
 8010192:	2200      	movs	r2, #0
 8010194:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801019c:	693b      	ldr	r3, [r7, #16]
 801019e:	e853 3f00 	ldrex	r3, [r3]
 80101a2:	60fb      	str	r3, [r7, #12]
   return(result);
 80101a4:	68fb      	ldr	r3, [r7, #12]
 80101a6:	f023 0310 	bic.w	r3, r3, #16
 80101aa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	681b      	ldr	r3, [r3, #0]
 80101b2:	461a      	mov	r2, r3
 80101b4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80101b8:	61fb      	str	r3, [r7, #28]
 80101ba:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101bc:	69b9      	ldr	r1, [r7, #24]
 80101be:	69fa      	ldr	r2, [r7, #28]
 80101c0:	e841 2300 	strex	r3, r2, [r1]
 80101c4:	617b      	str	r3, [r7, #20]
   return(result);
 80101c6:	697b      	ldr	r3, [r7, #20]
 80101c8:	2b00      	cmp	r3, #0
 80101ca:	d1e4      	bne.n	8010196 <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80101cc:	687b      	ldr	r3, [r7, #4]
 80101ce:	2202      	movs	r2, #2
 80101d0:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80101d2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80101d6:	4619      	mov	r1, r3
 80101d8:	6878      	ldr	r0, [r7, #4]
 80101da:	f7f4 fc8f 	bl	8004afc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80101de:	e063      	b.n	80102a8 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80101e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80101e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80101e8:	2b00      	cmp	r3, #0
 80101ea:	d00e      	beq.n	801020a <HAL_UART_IRQHandler+0x6fe>
 80101ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80101f0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80101f4:	2b00      	cmp	r3, #0
 80101f6:	d008      	beq.n	801020a <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	681b      	ldr	r3, [r3, #0]
 80101fc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8010200:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8010202:	6878      	ldr	r0, [r7, #4]
 8010204:	f001 fa79 	bl	80116fa <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010208:	e051      	b.n	80102ae <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 801020a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801020e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010212:	2b00      	cmp	r3, #0
 8010214:	d014      	beq.n	8010240 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8010216:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 801021a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801021e:	2b00      	cmp	r3, #0
 8010220:	d105      	bne.n	801022e <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8010222:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8010226:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801022a:	2b00      	cmp	r3, #0
 801022c:	d008      	beq.n	8010240 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010232:	2b00      	cmp	r3, #0
 8010234:	d03a      	beq.n	80102ac <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801023a:	6878      	ldr	r0, [r7, #4]
 801023c:	4798      	blx	r3
    }
    return;
 801023e:	e035      	b.n	80102ac <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8010240:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010244:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010248:	2b00      	cmp	r3, #0
 801024a:	d009      	beq.n	8010260 <HAL_UART_IRQHandler+0x754>
 801024c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010250:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010254:	2b00      	cmp	r3, #0
 8010256:	d003      	beq.n	8010260 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8010258:	6878      	ldr	r0, [r7, #4]
 801025a:	f001 fa23 	bl	80116a4 <UART_EndTransmit_IT>
    return;
 801025e:	e026      	b.n	80102ae <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8010260:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010264:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010268:	2b00      	cmp	r3, #0
 801026a:	d009      	beq.n	8010280 <HAL_UART_IRQHandler+0x774>
 801026c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010270:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010274:	2b00      	cmp	r3, #0
 8010276:	d003      	beq.n	8010280 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8010278:	6878      	ldr	r0, [r7, #4]
 801027a:	f001 fa52 	bl	8011722 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801027e:	e016      	b.n	80102ae <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8010280:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8010284:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010288:	2b00      	cmp	r3, #0
 801028a:	d010      	beq.n	80102ae <HAL_UART_IRQHandler+0x7a2>
 801028c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8010290:	2b00      	cmp	r3, #0
 8010292:	da0c      	bge.n	80102ae <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8010294:	6878      	ldr	r0, [r7, #4]
 8010296:	f001 fa3a 	bl	801170e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801029a:	e008      	b.n	80102ae <HAL_UART_IRQHandler+0x7a2>
      return;
 801029c:	bf00      	nop
 801029e:	e006      	b.n	80102ae <HAL_UART_IRQHandler+0x7a2>
    return;
 80102a0:	bf00      	nop
 80102a2:	e004      	b.n	80102ae <HAL_UART_IRQHandler+0x7a2>
      return;
 80102a4:	bf00      	nop
 80102a6:	e002      	b.n	80102ae <HAL_UART_IRQHandler+0x7a2>
      return;
 80102a8:	bf00      	nop
 80102aa:	e000      	b.n	80102ae <HAL_UART_IRQHandler+0x7a2>
    return;
 80102ac:	bf00      	nop
  }
}
 80102ae:	37e8      	adds	r7, #232	@ 0xe8
 80102b0:	46bd      	mov	sp, r7
 80102b2:	bd80      	pop	{r7, pc}
 80102b4:	effffffe 	.word	0xeffffffe

080102b8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80102b8:	b480      	push	{r7}
 80102ba:	b083      	sub	sp, #12
 80102bc:	af00      	add	r7, sp, #0
 80102be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80102c0:	bf00      	nop
 80102c2:	370c      	adds	r7, #12
 80102c4:	46bd      	mov	sp, r7
 80102c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102ca:	4770      	bx	lr

080102cc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80102cc:	b480      	push	{r7}
 80102ce:	b083      	sub	sp, #12
 80102d0:	af00      	add	r7, sp, #0
 80102d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80102d4:	bf00      	nop
 80102d6:	370c      	adds	r7, #12
 80102d8:	46bd      	mov	sp, r7
 80102da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102de:	4770      	bx	lr

080102e0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80102e0:	b480      	push	{r7}
 80102e2:	b083      	sub	sp, #12
 80102e4:	af00      	add	r7, sp, #0
 80102e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80102e8:	bf00      	nop
 80102ea:	370c      	adds	r7, #12
 80102ec:	46bd      	mov	sp, r7
 80102ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102f2:	4770      	bx	lr

080102f4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80102f4:	b480      	push	{r7}
 80102f6:	b083      	sub	sp, #12
 80102f8:	af00      	add	r7, sp, #0
 80102fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80102fc:	bf00      	nop
 80102fe:	370c      	adds	r7, #12
 8010300:	46bd      	mov	sp, r7
 8010302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010306:	4770      	bx	lr

08010308 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010308:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801030c:	b092      	sub	sp, #72	@ 0x48
 801030e:	af00      	add	r7, sp, #0
 8010310:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010312:	2300      	movs	r3, #0
 8010314:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010318:	697b      	ldr	r3, [r7, #20]
 801031a:	689a      	ldr	r2, [r3, #8]
 801031c:	697b      	ldr	r3, [r7, #20]
 801031e:	691b      	ldr	r3, [r3, #16]
 8010320:	431a      	orrs	r2, r3
 8010322:	697b      	ldr	r3, [r7, #20]
 8010324:	695b      	ldr	r3, [r3, #20]
 8010326:	431a      	orrs	r2, r3
 8010328:	697b      	ldr	r3, [r7, #20]
 801032a:	69db      	ldr	r3, [r3, #28]
 801032c:	4313      	orrs	r3, r2
 801032e:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010330:	697b      	ldr	r3, [r7, #20]
 8010332:	681b      	ldr	r3, [r3, #0]
 8010334:	681a      	ldr	r2, [r3, #0]
 8010336:	4bbe      	ldr	r3, [pc, #760]	@ (8010630 <UART_SetConfig+0x328>)
 8010338:	4013      	ands	r3, r2
 801033a:	697a      	ldr	r2, [r7, #20]
 801033c:	6812      	ldr	r2, [r2, #0]
 801033e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010340:	430b      	orrs	r3, r1
 8010342:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010344:	697b      	ldr	r3, [r7, #20]
 8010346:	681b      	ldr	r3, [r3, #0]
 8010348:	685b      	ldr	r3, [r3, #4]
 801034a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 801034e:	697b      	ldr	r3, [r7, #20]
 8010350:	68da      	ldr	r2, [r3, #12]
 8010352:	697b      	ldr	r3, [r7, #20]
 8010354:	681b      	ldr	r3, [r3, #0]
 8010356:	430a      	orrs	r2, r1
 8010358:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801035a:	697b      	ldr	r3, [r7, #20]
 801035c:	699b      	ldr	r3, [r3, #24]
 801035e:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010360:	697b      	ldr	r3, [r7, #20]
 8010362:	681b      	ldr	r3, [r3, #0]
 8010364:	4ab3      	ldr	r2, [pc, #716]	@ (8010634 <UART_SetConfig+0x32c>)
 8010366:	4293      	cmp	r3, r2
 8010368:	d004      	beq.n	8010374 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801036a:	697b      	ldr	r3, [r7, #20]
 801036c:	6a1b      	ldr	r3, [r3, #32]
 801036e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010370:	4313      	orrs	r3, r2
 8010372:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010374:	697b      	ldr	r3, [r7, #20]
 8010376:	681b      	ldr	r3, [r3, #0]
 8010378:	689a      	ldr	r2, [r3, #8]
 801037a:	4baf      	ldr	r3, [pc, #700]	@ (8010638 <UART_SetConfig+0x330>)
 801037c:	4013      	ands	r3, r2
 801037e:	697a      	ldr	r2, [r7, #20]
 8010380:	6812      	ldr	r2, [r2, #0]
 8010382:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010384:	430b      	orrs	r3, r1
 8010386:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010388:	697b      	ldr	r3, [r7, #20]
 801038a:	681b      	ldr	r3, [r3, #0]
 801038c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801038e:	f023 010f 	bic.w	r1, r3, #15
 8010392:	697b      	ldr	r3, [r7, #20]
 8010394:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010396:	697b      	ldr	r3, [r7, #20]
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	430a      	orrs	r2, r1
 801039c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801039e:	697b      	ldr	r3, [r7, #20]
 80103a0:	681b      	ldr	r3, [r3, #0]
 80103a2:	4aa6      	ldr	r2, [pc, #664]	@ (801063c <UART_SetConfig+0x334>)
 80103a4:	4293      	cmp	r3, r2
 80103a6:	d177      	bne.n	8010498 <UART_SetConfig+0x190>
 80103a8:	4ba5      	ldr	r3, [pc, #660]	@ (8010640 <UART_SetConfig+0x338>)
 80103aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80103ac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80103b0:	2b28      	cmp	r3, #40	@ 0x28
 80103b2:	d86d      	bhi.n	8010490 <UART_SetConfig+0x188>
 80103b4:	a201      	add	r2, pc, #4	@ (adr r2, 80103bc <UART_SetConfig+0xb4>)
 80103b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80103ba:	bf00      	nop
 80103bc:	08010461 	.word	0x08010461
 80103c0:	08010491 	.word	0x08010491
 80103c4:	08010491 	.word	0x08010491
 80103c8:	08010491 	.word	0x08010491
 80103cc:	08010491 	.word	0x08010491
 80103d0:	08010491 	.word	0x08010491
 80103d4:	08010491 	.word	0x08010491
 80103d8:	08010491 	.word	0x08010491
 80103dc:	08010469 	.word	0x08010469
 80103e0:	08010491 	.word	0x08010491
 80103e4:	08010491 	.word	0x08010491
 80103e8:	08010491 	.word	0x08010491
 80103ec:	08010491 	.word	0x08010491
 80103f0:	08010491 	.word	0x08010491
 80103f4:	08010491 	.word	0x08010491
 80103f8:	08010491 	.word	0x08010491
 80103fc:	08010471 	.word	0x08010471
 8010400:	08010491 	.word	0x08010491
 8010404:	08010491 	.word	0x08010491
 8010408:	08010491 	.word	0x08010491
 801040c:	08010491 	.word	0x08010491
 8010410:	08010491 	.word	0x08010491
 8010414:	08010491 	.word	0x08010491
 8010418:	08010491 	.word	0x08010491
 801041c:	08010479 	.word	0x08010479
 8010420:	08010491 	.word	0x08010491
 8010424:	08010491 	.word	0x08010491
 8010428:	08010491 	.word	0x08010491
 801042c:	08010491 	.word	0x08010491
 8010430:	08010491 	.word	0x08010491
 8010434:	08010491 	.word	0x08010491
 8010438:	08010491 	.word	0x08010491
 801043c:	08010481 	.word	0x08010481
 8010440:	08010491 	.word	0x08010491
 8010444:	08010491 	.word	0x08010491
 8010448:	08010491 	.word	0x08010491
 801044c:	08010491 	.word	0x08010491
 8010450:	08010491 	.word	0x08010491
 8010454:	08010491 	.word	0x08010491
 8010458:	08010491 	.word	0x08010491
 801045c:	08010489 	.word	0x08010489
 8010460:	2301      	movs	r3, #1
 8010462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010466:	e222      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010468:	2304      	movs	r3, #4
 801046a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801046e:	e21e      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010470:	2308      	movs	r3, #8
 8010472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010476:	e21a      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010478:	2310      	movs	r3, #16
 801047a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801047e:	e216      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010480:	2320      	movs	r3, #32
 8010482:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010486:	e212      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010488:	2340      	movs	r3, #64	@ 0x40
 801048a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801048e:	e20e      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010490:	2380      	movs	r3, #128	@ 0x80
 8010492:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010496:	e20a      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010498:	697b      	ldr	r3, [r7, #20]
 801049a:	681b      	ldr	r3, [r3, #0]
 801049c:	4a69      	ldr	r2, [pc, #420]	@ (8010644 <UART_SetConfig+0x33c>)
 801049e:	4293      	cmp	r3, r2
 80104a0:	d130      	bne.n	8010504 <UART_SetConfig+0x1fc>
 80104a2:	4b67      	ldr	r3, [pc, #412]	@ (8010640 <UART_SetConfig+0x338>)
 80104a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80104a6:	f003 0307 	and.w	r3, r3, #7
 80104aa:	2b05      	cmp	r3, #5
 80104ac:	d826      	bhi.n	80104fc <UART_SetConfig+0x1f4>
 80104ae:	a201      	add	r2, pc, #4	@ (adr r2, 80104b4 <UART_SetConfig+0x1ac>)
 80104b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80104b4:	080104cd 	.word	0x080104cd
 80104b8:	080104d5 	.word	0x080104d5
 80104bc:	080104dd 	.word	0x080104dd
 80104c0:	080104e5 	.word	0x080104e5
 80104c4:	080104ed 	.word	0x080104ed
 80104c8:	080104f5 	.word	0x080104f5
 80104cc:	2300      	movs	r3, #0
 80104ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104d2:	e1ec      	b.n	80108ae <UART_SetConfig+0x5a6>
 80104d4:	2304      	movs	r3, #4
 80104d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104da:	e1e8      	b.n	80108ae <UART_SetConfig+0x5a6>
 80104dc:	2308      	movs	r3, #8
 80104de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104e2:	e1e4      	b.n	80108ae <UART_SetConfig+0x5a6>
 80104e4:	2310      	movs	r3, #16
 80104e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104ea:	e1e0      	b.n	80108ae <UART_SetConfig+0x5a6>
 80104ec:	2320      	movs	r3, #32
 80104ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104f2:	e1dc      	b.n	80108ae <UART_SetConfig+0x5a6>
 80104f4:	2340      	movs	r3, #64	@ 0x40
 80104f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80104fa:	e1d8      	b.n	80108ae <UART_SetConfig+0x5a6>
 80104fc:	2380      	movs	r3, #128	@ 0x80
 80104fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010502:	e1d4      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010504:	697b      	ldr	r3, [r7, #20]
 8010506:	681b      	ldr	r3, [r3, #0]
 8010508:	4a4f      	ldr	r2, [pc, #316]	@ (8010648 <UART_SetConfig+0x340>)
 801050a:	4293      	cmp	r3, r2
 801050c:	d130      	bne.n	8010570 <UART_SetConfig+0x268>
 801050e:	4b4c      	ldr	r3, [pc, #304]	@ (8010640 <UART_SetConfig+0x338>)
 8010510:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010512:	f003 0307 	and.w	r3, r3, #7
 8010516:	2b05      	cmp	r3, #5
 8010518:	d826      	bhi.n	8010568 <UART_SetConfig+0x260>
 801051a:	a201      	add	r2, pc, #4	@ (adr r2, 8010520 <UART_SetConfig+0x218>)
 801051c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010520:	08010539 	.word	0x08010539
 8010524:	08010541 	.word	0x08010541
 8010528:	08010549 	.word	0x08010549
 801052c:	08010551 	.word	0x08010551
 8010530:	08010559 	.word	0x08010559
 8010534:	08010561 	.word	0x08010561
 8010538:	2300      	movs	r3, #0
 801053a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801053e:	e1b6      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010540:	2304      	movs	r3, #4
 8010542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010546:	e1b2      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010548:	2308      	movs	r3, #8
 801054a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801054e:	e1ae      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010550:	2310      	movs	r3, #16
 8010552:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010556:	e1aa      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010558:	2320      	movs	r3, #32
 801055a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801055e:	e1a6      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010560:	2340      	movs	r3, #64	@ 0x40
 8010562:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010566:	e1a2      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010568:	2380      	movs	r3, #128	@ 0x80
 801056a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801056e:	e19e      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010570:	697b      	ldr	r3, [r7, #20]
 8010572:	681b      	ldr	r3, [r3, #0]
 8010574:	4a35      	ldr	r2, [pc, #212]	@ (801064c <UART_SetConfig+0x344>)
 8010576:	4293      	cmp	r3, r2
 8010578:	d130      	bne.n	80105dc <UART_SetConfig+0x2d4>
 801057a:	4b31      	ldr	r3, [pc, #196]	@ (8010640 <UART_SetConfig+0x338>)
 801057c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801057e:	f003 0307 	and.w	r3, r3, #7
 8010582:	2b05      	cmp	r3, #5
 8010584:	d826      	bhi.n	80105d4 <UART_SetConfig+0x2cc>
 8010586:	a201      	add	r2, pc, #4	@ (adr r2, 801058c <UART_SetConfig+0x284>)
 8010588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801058c:	080105a5 	.word	0x080105a5
 8010590:	080105ad 	.word	0x080105ad
 8010594:	080105b5 	.word	0x080105b5
 8010598:	080105bd 	.word	0x080105bd
 801059c:	080105c5 	.word	0x080105c5
 80105a0:	080105cd 	.word	0x080105cd
 80105a4:	2300      	movs	r3, #0
 80105a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105aa:	e180      	b.n	80108ae <UART_SetConfig+0x5a6>
 80105ac:	2304      	movs	r3, #4
 80105ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105b2:	e17c      	b.n	80108ae <UART_SetConfig+0x5a6>
 80105b4:	2308      	movs	r3, #8
 80105b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105ba:	e178      	b.n	80108ae <UART_SetConfig+0x5a6>
 80105bc:	2310      	movs	r3, #16
 80105be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105c2:	e174      	b.n	80108ae <UART_SetConfig+0x5a6>
 80105c4:	2320      	movs	r3, #32
 80105c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105ca:	e170      	b.n	80108ae <UART_SetConfig+0x5a6>
 80105cc:	2340      	movs	r3, #64	@ 0x40
 80105ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105d2:	e16c      	b.n	80108ae <UART_SetConfig+0x5a6>
 80105d4:	2380      	movs	r3, #128	@ 0x80
 80105d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80105da:	e168      	b.n	80108ae <UART_SetConfig+0x5a6>
 80105dc:	697b      	ldr	r3, [r7, #20]
 80105de:	681b      	ldr	r3, [r3, #0]
 80105e0:	4a1b      	ldr	r2, [pc, #108]	@ (8010650 <UART_SetConfig+0x348>)
 80105e2:	4293      	cmp	r3, r2
 80105e4:	d142      	bne.n	801066c <UART_SetConfig+0x364>
 80105e6:	4b16      	ldr	r3, [pc, #88]	@ (8010640 <UART_SetConfig+0x338>)
 80105e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80105ea:	f003 0307 	and.w	r3, r3, #7
 80105ee:	2b05      	cmp	r3, #5
 80105f0:	d838      	bhi.n	8010664 <UART_SetConfig+0x35c>
 80105f2:	a201      	add	r2, pc, #4	@ (adr r2, 80105f8 <UART_SetConfig+0x2f0>)
 80105f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105f8:	08010611 	.word	0x08010611
 80105fc:	08010619 	.word	0x08010619
 8010600:	08010621 	.word	0x08010621
 8010604:	08010629 	.word	0x08010629
 8010608:	08010655 	.word	0x08010655
 801060c:	0801065d 	.word	0x0801065d
 8010610:	2300      	movs	r3, #0
 8010612:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010616:	e14a      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010618:	2304      	movs	r3, #4
 801061a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801061e:	e146      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010620:	2308      	movs	r3, #8
 8010622:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010626:	e142      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010628:	2310      	movs	r3, #16
 801062a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801062e:	e13e      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010630:	cfff69f3 	.word	0xcfff69f3
 8010634:	58000c00 	.word	0x58000c00
 8010638:	11fff4ff 	.word	0x11fff4ff
 801063c:	40011000 	.word	0x40011000
 8010640:	58024400 	.word	0x58024400
 8010644:	40004400 	.word	0x40004400
 8010648:	40004800 	.word	0x40004800
 801064c:	40004c00 	.word	0x40004c00
 8010650:	40005000 	.word	0x40005000
 8010654:	2320      	movs	r3, #32
 8010656:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801065a:	e128      	b.n	80108ae <UART_SetConfig+0x5a6>
 801065c:	2340      	movs	r3, #64	@ 0x40
 801065e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010662:	e124      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010664:	2380      	movs	r3, #128	@ 0x80
 8010666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801066a:	e120      	b.n	80108ae <UART_SetConfig+0x5a6>
 801066c:	697b      	ldr	r3, [r7, #20]
 801066e:	681b      	ldr	r3, [r3, #0]
 8010670:	4acb      	ldr	r2, [pc, #812]	@ (80109a0 <UART_SetConfig+0x698>)
 8010672:	4293      	cmp	r3, r2
 8010674:	d176      	bne.n	8010764 <UART_SetConfig+0x45c>
 8010676:	4bcb      	ldr	r3, [pc, #812]	@ (80109a4 <UART_SetConfig+0x69c>)
 8010678:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801067a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801067e:	2b28      	cmp	r3, #40	@ 0x28
 8010680:	d86c      	bhi.n	801075c <UART_SetConfig+0x454>
 8010682:	a201      	add	r2, pc, #4	@ (adr r2, 8010688 <UART_SetConfig+0x380>)
 8010684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010688:	0801072d 	.word	0x0801072d
 801068c:	0801075d 	.word	0x0801075d
 8010690:	0801075d 	.word	0x0801075d
 8010694:	0801075d 	.word	0x0801075d
 8010698:	0801075d 	.word	0x0801075d
 801069c:	0801075d 	.word	0x0801075d
 80106a0:	0801075d 	.word	0x0801075d
 80106a4:	0801075d 	.word	0x0801075d
 80106a8:	08010735 	.word	0x08010735
 80106ac:	0801075d 	.word	0x0801075d
 80106b0:	0801075d 	.word	0x0801075d
 80106b4:	0801075d 	.word	0x0801075d
 80106b8:	0801075d 	.word	0x0801075d
 80106bc:	0801075d 	.word	0x0801075d
 80106c0:	0801075d 	.word	0x0801075d
 80106c4:	0801075d 	.word	0x0801075d
 80106c8:	0801073d 	.word	0x0801073d
 80106cc:	0801075d 	.word	0x0801075d
 80106d0:	0801075d 	.word	0x0801075d
 80106d4:	0801075d 	.word	0x0801075d
 80106d8:	0801075d 	.word	0x0801075d
 80106dc:	0801075d 	.word	0x0801075d
 80106e0:	0801075d 	.word	0x0801075d
 80106e4:	0801075d 	.word	0x0801075d
 80106e8:	08010745 	.word	0x08010745
 80106ec:	0801075d 	.word	0x0801075d
 80106f0:	0801075d 	.word	0x0801075d
 80106f4:	0801075d 	.word	0x0801075d
 80106f8:	0801075d 	.word	0x0801075d
 80106fc:	0801075d 	.word	0x0801075d
 8010700:	0801075d 	.word	0x0801075d
 8010704:	0801075d 	.word	0x0801075d
 8010708:	0801074d 	.word	0x0801074d
 801070c:	0801075d 	.word	0x0801075d
 8010710:	0801075d 	.word	0x0801075d
 8010714:	0801075d 	.word	0x0801075d
 8010718:	0801075d 	.word	0x0801075d
 801071c:	0801075d 	.word	0x0801075d
 8010720:	0801075d 	.word	0x0801075d
 8010724:	0801075d 	.word	0x0801075d
 8010728:	08010755 	.word	0x08010755
 801072c:	2301      	movs	r3, #1
 801072e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010732:	e0bc      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010734:	2304      	movs	r3, #4
 8010736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801073a:	e0b8      	b.n	80108ae <UART_SetConfig+0x5a6>
 801073c:	2308      	movs	r3, #8
 801073e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010742:	e0b4      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010744:	2310      	movs	r3, #16
 8010746:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801074a:	e0b0      	b.n	80108ae <UART_SetConfig+0x5a6>
 801074c:	2320      	movs	r3, #32
 801074e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010752:	e0ac      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010754:	2340      	movs	r3, #64	@ 0x40
 8010756:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801075a:	e0a8      	b.n	80108ae <UART_SetConfig+0x5a6>
 801075c:	2380      	movs	r3, #128	@ 0x80
 801075e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010762:	e0a4      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010764:	697b      	ldr	r3, [r7, #20]
 8010766:	681b      	ldr	r3, [r3, #0]
 8010768:	4a8f      	ldr	r2, [pc, #572]	@ (80109a8 <UART_SetConfig+0x6a0>)
 801076a:	4293      	cmp	r3, r2
 801076c:	d130      	bne.n	80107d0 <UART_SetConfig+0x4c8>
 801076e:	4b8d      	ldr	r3, [pc, #564]	@ (80109a4 <UART_SetConfig+0x69c>)
 8010770:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010772:	f003 0307 	and.w	r3, r3, #7
 8010776:	2b05      	cmp	r3, #5
 8010778:	d826      	bhi.n	80107c8 <UART_SetConfig+0x4c0>
 801077a:	a201      	add	r2, pc, #4	@ (adr r2, 8010780 <UART_SetConfig+0x478>)
 801077c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010780:	08010799 	.word	0x08010799
 8010784:	080107a1 	.word	0x080107a1
 8010788:	080107a9 	.word	0x080107a9
 801078c:	080107b1 	.word	0x080107b1
 8010790:	080107b9 	.word	0x080107b9
 8010794:	080107c1 	.word	0x080107c1
 8010798:	2300      	movs	r3, #0
 801079a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801079e:	e086      	b.n	80108ae <UART_SetConfig+0x5a6>
 80107a0:	2304      	movs	r3, #4
 80107a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107a6:	e082      	b.n	80108ae <UART_SetConfig+0x5a6>
 80107a8:	2308      	movs	r3, #8
 80107aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107ae:	e07e      	b.n	80108ae <UART_SetConfig+0x5a6>
 80107b0:	2310      	movs	r3, #16
 80107b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107b6:	e07a      	b.n	80108ae <UART_SetConfig+0x5a6>
 80107b8:	2320      	movs	r3, #32
 80107ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107be:	e076      	b.n	80108ae <UART_SetConfig+0x5a6>
 80107c0:	2340      	movs	r3, #64	@ 0x40
 80107c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107c6:	e072      	b.n	80108ae <UART_SetConfig+0x5a6>
 80107c8:	2380      	movs	r3, #128	@ 0x80
 80107ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80107ce:	e06e      	b.n	80108ae <UART_SetConfig+0x5a6>
 80107d0:	697b      	ldr	r3, [r7, #20]
 80107d2:	681b      	ldr	r3, [r3, #0]
 80107d4:	4a75      	ldr	r2, [pc, #468]	@ (80109ac <UART_SetConfig+0x6a4>)
 80107d6:	4293      	cmp	r3, r2
 80107d8:	d130      	bne.n	801083c <UART_SetConfig+0x534>
 80107da:	4b72      	ldr	r3, [pc, #456]	@ (80109a4 <UART_SetConfig+0x69c>)
 80107dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80107de:	f003 0307 	and.w	r3, r3, #7
 80107e2:	2b05      	cmp	r3, #5
 80107e4:	d826      	bhi.n	8010834 <UART_SetConfig+0x52c>
 80107e6:	a201      	add	r2, pc, #4	@ (adr r2, 80107ec <UART_SetConfig+0x4e4>)
 80107e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80107ec:	08010805 	.word	0x08010805
 80107f0:	0801080d 	.word	0x0801080d
 80107f4:	08010815 	.word	0x08010815
 80107f8:	0801081d 	.word	0x0801081d
 80107fc:	08010825 	.word	0x08010825
 8010800:	0801082d 	.word	0x0801082d
 8010804:	2300      	movs	r3, #0
 8010806:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801080a:	e050      	b.n	80108ae <UART_SetConfig+0x5a6>
 801080c:	2304      	movs	r3, #4
 801080e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010812:	e04c      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010814:	2308      	movs	r3, #8
 8010816:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801081a:	e048      	b.n	80108ae <UART_SetConfig+0x5a6>
 801081c:	2310      	movs	r3, #16
 801081e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010822:	e044      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010824:	2320      	movs	r3, #32
 8010826:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801082a:	e040      	b.n	80108ae <UART_SetConfig+0x5a6>
 801082c:	2340      	movs	r3, #64	@ 0x40
 801082e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010832:	e03c      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010834:	2380      	movs	r3, #128	@ 0x80
 8010836:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801083a:	e038      	b.n	80108ae <UART_SetConfig+0x5a6>
 801083c:	697b      	ldr	r3, [r7, #20]
 801083e:	681b      	ldr	r3, [r3, #0]
 8010840:	4a5b      	ldr	r2, [pc, #364]	@ (80109b0 <UART_SetConfig+0x6a8>)
 8010842:	4293      	cmp	r3, r2
 8010844:	d130      	bne.n	80108a8 <UART_SetConfig+0x5a0>
 8010846:	4b57      	ldr	r3, [pc, #348]	@ (80109a4 <UART_SetConfig+0x69c>)
 8010848:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801084a:	f003 0307 	and.w	r3, r3, #7
 801084e:	2b05      	cmp	r3, #5
 8010850:	d826      	bhi.n	80108a0 <UART_SetConfig+0x598>
 8010852:	a201      	add	r2, pc, #4	@ (adr r2, 8010858 <UART_SetConfig+0x550>)
 8010854:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010858:	08010871 	.word	0x08010871
 801085c:	08010879 	.word	0x08010879
 8010860:	08010881 	.word	0x08010881
 8010864:	08010889 	.word	0x08010889
 8010868:	08010891 	.word	0x08010891
 801086c:	08010899 	.word	0x08010899
 8010870:	2302      	movs	r3, #2
 8010872:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010876:	e01a      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010878:	2304      	movs	r3, #4
 801087a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801087e:	e016      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010880:	2308      	movs	r3, #8
 8010882:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010886:	e012      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010888:	2310      	movs	r3, #16
 801088a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801088e:	e00e      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010890:	2320      	movs	r3, #32
 8010892:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8010896:	e00a      	b.n	80108ae <UART_SetConfig+0x5a6>
 8010898:	2340      	movs	r3, #64	@ 0x40
 801089a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801089e:	e006      	b.n	80108ae <UART_SetConfig+0x5a6>
 80108a0:	2380      	movs	r3, #128	@ 0x80
 80108a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80108a6:	e002      	b.n	80108ae <UART_SetConfig+0x5a6>
 80108a8:	2380      	movs	r3, #128	@ 0x80
 80108aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80108ae:	697b      	ldr	r3, [r7, #20]
 80108b0:	681b      	ldr	r3, [r3, #0]
 80108b2:	4a3f      	ldr	r2, [pc, #252]	@ (80109b0 <UART_SetConfig+0x6a8>)
 80108b4:	4293      	cmp	r3, r2
 80108b6:	f040 80f8 	bne.w	8010aaa <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80108ba:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80108be:	2b20      	cmp	r3, #32
 80108c0:	dc46      	bgt.n	8010950 <UART_SetConfig+0x648>
 80108c2:	2b02      	cmp	r3, #2
 80108c4:	f2c0 8082 	blt.w	80109cc <UART_SetConfig+0x6c4>
 80108c8:	3b02      	subs	r3, #2
 80108ca:	2b1e      	cmp	r3, #30
 80108cc:	d87e      	bhi.n	80109cc <UART_SetConfig+0x6c4>
 80108ce:	a201      	add	r2, pc, #4	@ (adr r2, 80108d4 <UART_SetConfig+0x5cc>)
 80108d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80108d4:	08010957 	.word	0x08010957
 80108d8:	080109cd 	.word	0x080109cd
 80108dc:	0801095f 	.word	0x0801095f
 80108e0:	080109cd 	.word	0x080109cd
 80108e4:	080109cd 	.word	0x080109cd
 80108e8:	080109cd 	.word	0x080109cd
 80108ec:	0801096f 	.word	0x0801096f
 80108f0:	080109cd 	.word	0x080109cd
 80108f4:	080109cd 	.word	0x080109cd
 80108f8:	080109cd 	.word	0x080109cd
 80108fc:	080109cd 	.word	0x080109cd
 8010900:	080109cd 	.word	0x080109cd
 8010904:	080109cd 	.word	0x080109cd
 8010908:	080109cd 	.word	0x080109cd
 801090c:	0801097f 	.word	0x0801097f
 8010910:	080109cd 	.word	0x080109cd
 8010914:	080109cd 	.word	0x080109cd
 8010918:	080109cd 	.word	0x080109cd
 801091c:	080109cd 	.word	0x080109cd
 8010920:	080109cd 	.word	0x080109cd
 8010924:	080109cd 	.word	0x080109cd
 8010928:	080109cd 	.word	0x080109cd
 801092c:	080109cd 	.word	0x080109cd
 8010930:	080109cd 	.word	0x080109cd
 8010934:	080109cd 	.word	0x080109cd
 8010938:	080109cd 	.word	0x080109cd
 801093c:	080109cd 	.word	0x080109cd
 8010940:	080109cd 	.word	0x080109cd
 8010944:	080109cd 	.word	0x080109cd
 8010948:	080109cd 	.word	0x080109cd
 801094c:	080109bf 	.word	0x080109bf
 8010950:	2b40      	cmp	r3, #64	@ 0x40
 8010952:	d037      	beq.n	80109c4 <UART_SetConfig+0x6bc>
 8010954:	e03a      	b.n	80109cc <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8010956:	f7fc fdef 	bl	800d538 <HAL_RCCEx_GetD3PCLK1Freq>
 801095a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 801095c:	e03c      	b.n	80109d8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801095e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010962:	4618      	mov	r0, r3
 8010964:	f7fc fdfe 	bl	800d564 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010968:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801096a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801096c:	e034      	b.n	80109d8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801096e:	f107 0318 	add.w	r3, r7, #24
 8010972:	4618      	mov	r0, r3
 8010974:	f7fc ff4a 	bl	800d80c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010978:	69fb      	ldr	r3, [r7, #28]
 801097a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801097c:	e02c      	b.n	80109d8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801097e:	4b09      	ldr	r3, [pc, #36]	@ (80109a4 <UART_SetConfig+0x69c>)
 8010980:	681b      	ldr	r3, [r3, #0]
 8010982:	f003 0320 	and.w	r3, r3, #32
 8010986:	2b00      	cmp	r3, #0
 8010988:	d016      	beq.n	80109b8 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801098a:	4b06      	ldr	r3, [pc, #24]	@ (80109a4 <UART_SetConfig+0x69c>)
 801098c:	681b      	ldr	r3, [r3, #0]
 801098e:	08db      	lsrs	r3, r3, #3
 8010990:	f003 0303 	and.w	r3, r3, #3
 8010994:	4a07      	ldr	r2, [pc, #28]	@ (80109b4 <UART_SetConfig+0x6ac>)
 8010996:	fa22 f303 	lsr.w	r3, r2, r3
 801099a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801099c:	e01c      	b.n	80109d8 <UART_SetConfig+0x6d0>
 801099e:	bf00      	nop
 80109a0:	40011400 	.word	0x40011400
 80109a4:	58024400 	.word	0x58024400
 80109a8:	40007800 	.word	0x40007800
 80109ac:	40007c00 	.word	0x40007c00
 80109b0:	58000c00 	.word	0x58000c00
 80109b4:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80109b8:	4b9d      	ldr	r3, [pc, #628]	@ (8010c30 <UART_SetConfig+0x928>)
 80109ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80109bc:	e00c      	b.n	80109d8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80109be:	4b9d      	ldr	r3, [pc, #628]	@ (8010c34 <UART_SetConfig+0x92c>)
 80109c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80109c2:	e009      	b.n	80109d8 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80109c4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80109c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80109ca:	e005      	b.n	80109d8 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80109cc:	2300      	movs	r3, #0
 80109ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80109d0:	2301      	movs	r3, #1
 80109d2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80109d6:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80109d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80109da:	2b00      	cmp	r3, #0
 80109dc:	f000 81de 	beq.w	8010d9c <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80109e0:	697b      	ldr	r3, [r7, #20]
 80109e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109e4:	4a94      	ldr	r2, [pc, #592]	@ (8010c38 <UART_SetConfig+0x930>)
 80109e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80109ea:	461a      	mov	r2, r3
 80109ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80109ee:	fbb3 f3f2 	udiv	r3, r3, r2
 80109f2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80109f4:	697b      	ldr	r3, [r7, #20]
 80109f6:	685a      	ldr	r2, [r3, #4]
 80109f8:	4613      	mov	r3, r2
 80109fa:	005b      	lsls	r3, r3, #1
 80109fc:	4413      	add	r3, r2
 80109fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010a00:	429a      	cmp	r2, r3
 8010a02:	d305      	bcc.n	8010a10 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010a04:	697b      	ldr	r3, [r7, #20]
 8010a06:	685b      	ldr	r3, [r3, #4]
 8010a08:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010a0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010a0c:	429a      	cmp	r2, r3
 8010a0e:	d903      	bls.n	8010a18 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8010a10:	2301      	movs	r3, #1
 8010a12:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010a16:	e1c1      	b.n	8010d9c <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010a18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010a1a:	2200      	movs	r2, #0
 8010a1c:	60bb      	str	r3, [r7, #8]
 8010a1e:	60fa      	str	r2, [r7, #12]
 8010a20:	697b      	ldr	r3, [r7, #20]
 8010a22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a24:	4a84      	ldr	r2, [pc, #528]	@ (8010c38 <UART_SetConfig+0x930>)
 8010a26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010a2a:	b29b      	uxth	r3, r3
 8010a2c:	2200      	movs	r2, #0
 8010a2e:	603b      	str	r3, [r7, #0]
 8010a30:	607a      	str	r2, [r7, #4]
 8010a32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010a36:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8010a3a:	f7ef fe65 	bl	8000708 <__aeabi_uldivmod>
 8010a3e:	4602      	mov	r2, r0
 8010a40:	460b      	mov	r3, r1
 8010a42:	4610      	mov	r0, r2
 8010a44:	4619      	mov	r1, r3
 8010a46:	f04f 0200 	mov.w	r2, #0
 8010a4a:	f04f 0300 	mov.w	r3, #0
 8010a4e:	020b      	lsls	r3, r1, #8
 8010a50:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8010a54:	0202      	lsls	r2, r0, #8
 8010a56:	6979      	ldr	r1, [r7, #20]
 8010a58:	6849      	ldr	r1, [r1, #4]
 8010a5a:	0849      	lsrs	r1, r1, #1
 8010a5c:	2000      	movs	r0, #0
 8010a5e:	460c      	mov	r4, r1
 8010a60:	4605      	mov	r5, r0
 8010a62:	eb12 0804 	adds.w	r8, r2, r4
 8010a66:	eb43 0905 	adc.w	r9, r3, r5
 8010a6a:	697b      	ldr	r3, [r7, #20]
 8010a6c:	685b      	ldr	r3, [r3, #4]
 8010a6e:	2200      	movs	r2, #0
 8010a70:	469a      	mov	sl, r3
 8010a72:	4693      	mov	fp, r2
 8010a74:	4652      	mov	r2, sl
 8010a76:	465b      	mov	r3, fp
 8010a78:	4640      	mov	r0, r8
 8010a7a:	4649      	mov	r1, r9
 8010a7c:	f7ef fe44 	bl	8000708 <__aeabi_uldivmod>
 8010a80:	4602      	mov	r2, r0
 8010a82:	460b      	mov	r3, r1
 8010a84:	4613      	mov	r3, r2
 8010a86:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8010a88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a8a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8010a8e:	d308      	bcc.n	8010aa2 <UART_SetConfig+0x79a>
 8010a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010a96:	d204      	bcs.n	8010aa2 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8010a98:	697b      	ldr	r3, [r7, #20]
 8010a9a:	681b      	ldr	r3, [r3, #0]
 8010a9c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010a9e:	60da      	str	r2, [r3, #12]
 8010aa0:	e17c      	b.n	8010d9c <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8010aa2:	2301      	movs	r3, #1
 8010aa4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010aa8:	e178      	b.n	8010d9c <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010aaa:	697b      	ldr	r3, [r7, #20]
 8010aac:	69db      	ldr	r3, [r3, #28]
 8010aae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8010ab2:	f040 80c5 	bne.w	8010c40 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8010ab6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010aba:	2b20      	cmp	r3, #32
 8010abc:	dc48      	bgt.n	8010b50 <UART_SetConfig+0x848>
 8010abe:	2b00      	cmp	r3, #0
 8010ac0:	db7b      	blt.n	8010bba <UART_SetConfig+0x8b2>
 8010ac2:	2b20      	cmp	r3, #32
 8010ac4:	d879      	bhi.n	8010bba <UART_SetConfig+0x8b2>
 8010ac6:	a201      	add	r2, pc, #4	@ (adr r2, 8010acc <UART_SetConfig+0x7c4>)
 8010ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010acc:	08010b57 	.word	0x08010b57
 8010ad0:	08010b5f 	.word	0x08010b5f
 8010ad4:	08010bbb 	.word	0x08010bbb
 8010ad8:	08010bbb 	.word	0x08010bbb
 8010adc:	08010b67 	.word	0x08010b67
 8010ae0:	08010bbb 	.word	0x08010bbb
 8010ae4:	08010bbb 	.word	0x08010bbb
 8010ae8:	08010bbb 	.word	0x08010bbb
 8010aec:	08010b77 	.word	0x08010b77
 8010af0:	08010bbb 	.word	0x08010bbb
 8010af4:	08010bbb 	.word	0x08010bbb
 8010af8:	08010bbb 	.word	0x08010bbb
 8010afc:	08010bbb 	.word	0x08010bbb
 8010b00:	08010bbb 	.word	0x08010bbb
 8010b04:	08010bbb 	.word	0x08010bbb
 8010b08:	08010bbb 	.word	0x08010bbb
 8010b0c:	08010b87 	.word	0x08010b87
 8010b10:	08010bbb 	.word	0x08010bbb
 8010b14:	08010bbb 	.word	0x08010bbb
 8010b18:	08010bbb 	.word	0x08010bbb
 8010b1c:	08010bbb 	.word	0x08010bbb
 8010b20:	08010bbb 	.word	0x08010bbb
 8010b24:	08010bbb 	.word	0x08010bbb
 8010b28:	08010bbb 	.word	0x08010bbb
 8010b2c:	08010bbb 	.word	0x08010bbb
 8010b30:	08010bbb 	.word	0x08010bbb
 8010b34:	08010bbb 	.word	0x08010bbb
 8010b38:	08010bbb 	.word	0x08010bbb
 8010b3c:	08010bbb 	.word	0x08010bbb
 8010b40:	08010bbb 	.word	0x08010bbb
 8010b44:	08010bbb 	.word	0x08010bbb
 8010b48:	08010bbb 	.word	0x08010bbb
 8010b4c:	08010bad 	.word	0x08010bad
 8010b50:	2b40      	cmp	r3, #64	@ 0x40
 8010b52:	d02e      	beq.n	8010bb2 <UART_SetConfig+0x8aa>
 8010b54:	e031      	b.n	8010bba <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010b56:	f7fa fd39 	bl	800b5cc <HAL_RCC_GetPCLK1Freq>
 8010b5a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010b5c:	e033      	b.n	8010bc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010b5e:	f7fa fd4b 	bl	800b5f8 <HAL_RCC_GetPCLK2Freq>
 8010b62:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010b64:	e02f      	b.n	8010bc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010b66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010b6a:	4618      	mov	r0, r3
 8010b6c:	f7fc fcfa 	bl	800d564 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b74:	e027      	b.n	8010bc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010b76:	f107 0318 	add.w	r3, r7, #24
 8010b7a:	4618      	mov	r0, r3
 8010b7c:	f7fc fe46 	bl	800d80c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010b80:	69fb      	ldr	r3, [r7, #28]
 8010b82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010b84:	e01f      	b.n	8010bc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010b86:	4b2d      	ldr	r3, [pc, #180]	@ (8010c3c <UART_SetConfig+0x934>)
 8010b88:	681b      	ldr	r3, [r3, #0]
 8010b8a:	f003 0320 	and.w	r3, r3, #32
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	d009      	beq.n	8010ba6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010b92:	4b2a      	ldr	r3, [pc, #168]	@ (8010c3c <UART_SetConfig+0x934>)
 8010b94:	681b      	ldr	r3, [r3, #0]
 8010b96:	08db      	lsrs	r3, r3, #3
 8010b98:	f003 0303 	and.w	r3, r3, #3
 8010b9c:	4a24      	ldr	r2, [pc, #144]	@ (8010c30 <UART_SetConfig+0x928>)
 8010b9e:	fa22 f303 	lsr.w	r3, r2, r3
 8010ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010ba4:	e00f      	b.n	8010bc6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8010ba6:	4b22      	ldr	r3, [pc, #136]	@ (8010c30 <UART_SetConfig+0x928>)
 8010ba8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010baa:	e00c      	b.n	8010bc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010bac:	4b21      	ldr	r3, [pc, #132]	@ (8010c34 <UART_SetConfig+0x92c>)
 8010bae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010bb0:	e009      	b.n	8010bc6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010bb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010bb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010bb8:	e005      	b.n	8010bc6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8010bba:	2300      	movs	r3, #0
 8010bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010bbe:	2301      	movs	r3, #1
 8010bc0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010bc4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010bc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	f000 80e7 	beq.w	8010d9c <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010bce:	697b      	ldr	r3, [r7, #20]
 8010bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010bd2:	4a19      	ldr	r2, [pc, #100]	@ (8010c38 <UART_SetConfig+0x930>)
 8010bd4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010bd8:	461a      	mov	r2, r3
 8010bda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010bdc:	fbb3 f3f2 	udiv	r3, r3, r2
 8010be0:	005a      	lsls	r2, r3, #1
 8010be2:	697b      	ldr	r3, [r7, #20]
 8010be4:	685b      	ldr	r3, [r3, #4]
 8010be6:	085b      	lsrs	r3, r3, #1
 8010be8:	441a      	add	r2, r3
 8010bea:	697b      	ldr	r3, [r7, #20]
 8010bec:	685b      	ldr	r3, [r3, #4]
 8010bee:	fbb2 f3f3 	udiv	r3, r2, r3
 8010bf2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010bf6:	2b0f      	cmp	r3, #15
 8010bf8:	d916      	bls.n	8010c28 <UART_SetConfig+0x920>
 8010bfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010bfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010c00:	d212      	bcs.n	8010c28 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c04:	b29b      	uxth	r3, r3
 8010c06:	f023 030f 	bic.w	r3, r3, #15
 8010c0a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010c0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010c0e:	085b      	lsrs	r3, r3, #1
 8010c10:	b29b      	uxth	r3, r3
 8010c12:	f003 0307 	and.w	r3, r3, #7
 8010c16:	b29a      	uxth	r2, r3
 8010c18:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8010c1a:	4313      	orrs	r3, r2
 8010c1c:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8010c1e:	697b      	ldr	r3, [r7, #20]
 8010c20:	681b      	ldr	r3, [r3, #0]
 8010c22:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8010c24:	60da      	str	r2, [r3, #12]
 8010c26:	e0b9      	b.n	8010d9c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8010c28:	2301      	movs	r3, #1
 8010c2a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8010c2e:	e0b5      	b.n	8010d9c <UART_SetConfig+0xa94>
 8010c30:	03d09000 	.word	0x03d09000
 8010c34:	003d0900 	.word	0x003d0900
 8010c38:	08016cc8 	.word	0x08016cc8
 8010c3c:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8010c40:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8010c44:	2b20      	cmp	r3, #32
 8010c46:	dc49      	bgt.n	8010cdc <UART_SetConfig+0x9d4>
 8010c48:	2b00      	cmp	r3, #0
 8010c4a:	db7c      	blt.n	8010d46 <UART_SetConfig+0xa3e>
 8010c4c:	2b20      	cmp	r3, #32
 8010c4e:	d87a      	bhi.n	8010d46 <UART_SetConfig+0xa3e>
 8010c50:	a201      	add	r2, pc, #4	@ (adr r2, 8010c58 <UART_SetConfig+0x950>)
 8010c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c56:	bf00      	nop
 8010c58:	08010ce3 	.word	0x08010ce3
 8010c5c:	08010ceb 	.word	0x08010ceb
 8010c60:	08010d47 	.word	0x08010d47
 8010c64:	08010d47 	.word	0x08010d47
 8010c68:	08010cf3 	.word	0x08010cf3
 8010c6c:	08010d47 	.word	0x08010d47
 8010c70:	08010d47 	.word	0x08010d47
 8010c74:	08010d47 	.word	0x08010d47
 8010c78:	08010d03 	.word	0x08010d03
 8010c7c:	08010d47 	.word	0x08010d47
 8010c80:	08010d47 	.word	0x08010d47
 8010c84:	08010d47 	.word	0x08010d47
 8010c88:	08010d47 	.word	0x08010d47
 8010c8c:	08010d47 	.word	0x08010d47
 8010c90:	08010d47 	.word	0x08010d47
 8010c94:	08010d47 	.word	0x08010d47
 8010c98:	08010d13 	.word	0x08010d13
 8010c9c:	08010d47 	.word	0x08010d47
 8010ca0:	08010d47 	.word	0x08010d47
 8010ca4:	08010d47 	.word	0x08010d47
 8010ca8:	08010d47 	.word	0x08010d47
 8010cac:	08010d47 	.word	0x08010d47
 8010cb0:	08010d47 	.word	0x08010d47
 8010cb4:	08010d47 	.word	0x08010d47
 8010cb8:	08010d47 	.word	0x08010d47
 8010cbc:	08010d47 	.word	0x08010d47
 8010cc0:	08010d47 	.word	0x08010d47
 8010cc4:	08010d47 	.word	0x08010d47
 8010cc8:	08010d47 	.word	0x08010d47
 8010ccc:	08010d47 	.word	0x08010d47
 8010cd0:	08010d47 	.word	0x08010d47
 8010cd4:	08010d47 	.word	0x08010d47
 8010cd8:	08010d39 	.word	0x08010d39
 8010cdc:	2b40      	cmp	r3, #64	@ 0x40
 8010cde:	d02e      	beq.n	8010d3e <UART_SetConfig+0xa36>
 8010ce0:	e031      	b.n	8010d46 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010ce2:	f7fa fc73 	bl	800b5cc <HAL_RCC_GetPCLK1Freq>
 8010ce6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010ce8:	e033      	b.n	8010d52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010cea:	f7fa fc85 	bl	800b5f8 <HAL_RCC_GetPCLK2Freq>
 8010cee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8010cf0:	e02f      	b.n	8010d52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010cf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8010cf6:	4618      	mov	r0, r3
 8010cf8:	f7fc fc34 	bl	800d564 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d00:	e027      	b.n	8010d52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010d02:	f107 0318 	add.w	r3, r7, #24
 8010d06:	4618      	mov	r0, r3
 8010d08:	f7fc fd80 	bl	800d80c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010d0c:	69fb      	ldr	r3, [r7, #28]
 8010d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d10:	e01f      	b.n	8010d52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010d12:	4b2d      	ldr	r3, [pc, #180]	@ (8010dc8 <UART_SetConfig+0xac0>)
 8010d14:	681b      	ldr	r3, [r3, #0]
 8010d16:	f003 0320 	and.w	r3, r3, #32
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d009      	beq.n	8010d32 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010d1e:	4b2a      	ldr	r3, [pc, #168]	@ (8010dc8 <UART_SetConfig+0xac0>)
 8010d20:	681b      	ldr	r3, [r3, #0]
 8010d22:	08db      	lsrs	r3, r3, #3
 8010d24:	f003 0303 	and.w	r3, r3, #3
 8010d28:	4a28      	ldr	r2, [pc, #160]	@ (8010dcc <UART_SetConfig+0xac4>)
 8010d2a:	fa22 f303 	lsr.w	r3, r2, r3
 8010d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010d30:	e00f      	b.n	8010d52 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8010d32:	4b26      	ldr	r3, [pc, #152]	@ (8010dcc <UART_SetConfig+0xac4>)
 8010d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d36:	e00c      	b.n	8010d52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010d38:	4b25      	ldr	r3, [pc, #148]	@ (8010dd0 <UART_SetConfig+0xac8>)
 8010d3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d3c:	e009      	b.n	8010d52 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010d3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010d42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8010d44:	e005      	b.n	8010d52 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8010d46:	2300      	movs	r3, #0
 8010d48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8010d4a:	2301      	movs	r3, #1
 8010d4c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8010d50:	bf00      	nop
    }

    if (pclk != 0U)
 8010d52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010d54:	2b00      	cmp	r3, #0
 8010d56:	d021      	beq.n	8010d9c <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010d58:	697b      	ldr	r3, [r7, #20]
 8010d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010d5c:	4a1d      	ldr	r2, [pc, #116]	@ (8010dd4 <UART_SetConfig+0xacc>)
 8010d5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010d62:	461a      	mov	r2, r3
 8010d64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010d66:	fbb3 f2f2 	udiv	r2, r3, r2
 8010d6a:	697b      	ldr	r3, [r7, #20]
 8010d6c:	685b      	ldr	r3, [r3, #4]
 8010d6e:	085b      	lsrs	r3, r3, #1
 8010d70:	441a      	add	r2, r3
 8010d72:	697b      	ldr	r3, [r7, #20]
 8010d74:	685b      	ldr	r3, [r3, #4]
 8010d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8010d7a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d7e:	2b0f      	cmp	r3, #15
 8010d80:	d909      	bls.n	8010d96 <UART_SetConfig+0xa8e>
 8010d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010d88:	d205      	bcs.n	8010d96 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010d8c:	b29a      	uxth	r2, r3
 8010d8e:	697b      	ldr	r3, [r7, #20]
 8010d90:	681b      	ldr	r3, [r3, #0]
 8010d92:	60da      	str	r2, [r3, #12]
 8010d94:	e002      	b.n	8010d9c <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8010d96:	2301      	movs	r3, #1
 8010d98:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010d9c:	697b      	ldr	r3, [r7, #20]
 8010d9e:	2201      	movs	r2, #1
 8010da0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8010da4:	697b      	ldr	r3, [r7, #20]
 8010da6:	2201      	movs	r2, #1
 8010da8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010dac:	697b      	ldr	r3, [r7, #20]
 8010dae:	2200      	movs	r2, #0
 8010db0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8010db2:	697b      	ldr	r3, [r7, #20]
 8010db4:	2200      	movs	r2, #0
 8010db6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8010db8:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8010dbc:	4618      	mov	r0, r3
 8010dbe:	3748      	adds	r7, #72	@ 0x48
 8010dc0:	46bd      	mov	sp, r7
 8010dc2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010dc6:	bf00      	nop
 8010dc8:	58024400 	.word	0x58024400
 8010dcc:	03d09000 	.word	0x03d09000
 8010dd0:	003d0900 	.word	0x003d0900
 8010dd4:	08016cc8 	.word	0x08016cc8

08010dd8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010dd8:	b480      	push	{r7}
 8010dda:	b083      	sub	sp, #12
 8010ddc:	af00      	add	r7, sp, #0
 8010dde:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010de4:	f003 0308 	and.w	r3, r3, #8
 8010de8:	2b00      	cmp	r3, #0
 8010dea:	d00a      	beq.n	8010e02 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	681b      	ldr	r3, [r3, #0]
 8010df0:	685b      	ldr	r3, [r3, #4]
 8010df2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8010df6:	687b      	ldr	r3, [r7, #4]
 8010df8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010dfa:	687b      	ldr	r3, [r7, #4]
 8010dfc:	681b      	ldr	r3, [r3, #0]
 8010dfe:	430a      	orrs	r2, r1
 8010e00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e06:	f003 0301 	and.w	r3, r3, #1
 8010e0a:	2b00      	cmp	r3, #0
 8010e0c:	d00a      	beq.n	8010e24 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010e0e:	687b      	ldr	r3, [r7, #4]
 8010e10:	681b      	ldr	r3, [r3, #0]
 8010e12:	685b      	ldr	r3, [r3, #4]
 8010e14:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8010e18:	687b      	ldr	r3, [r7, #4]
 8010e1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010e1c:	687b      	ldr	r3, [r7, #4]
 8010e1e:	681b      	ldr	r3, [r3, #0]
 8010e20:	430a      	orrs	r2, r1
 8010e22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e28:	f003 0302 	and.w	r3, r3, #2
 8010e2c:	2b00      	cmp	r3, #0
 8010e2e:	d00a      	beq.n	8010e46 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010e30:	687b      	ldr	r3, [r7, #4]
 8010e32:	681b      	ldr	r3, [r3, #0]
 8010e34:	685b      	ldr	r3, [r3, #4]
 8010e36:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010e3a:	687b      	ldr	r3, [r7, #4]
 8010e3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	681b      	ldr	r3, [r3, #0]
 8010e42:	430a      	orrs	r2, r1
 8010e44:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010e46:	687b      	ldr	r3, [r7, #4]
 8010e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e4a:	f003 0304 	and.w	r3, r3, #4
 8010e4e:	2b00      	cmp	r3, #0
 8010e50:	d00a      	beq.n	8010e68 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	681b      	ldr	r3, [r3, #0]
 8010e56:	685b      	ldr	r3, [r3, #4]
 8010e58:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8010e60:	687b      	ldr	r3, [r7, #4]
 8010e62:	681b      	ldr	r3, [r3, #0]
 8010e64:	430a      	orrs	r2, r1
 8010e66:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e6c:	f003 0310 	and.w	r3, r3, #16
 8010e70:	2b00      	cmp	r3, #0
 8010e72:	d00a      	beq.n	8010e8a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	681b      	ldr	r3, [r3, #0]
 8010e78:	689b      	ldr	r3, [r3, #8]
 8010e7a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8010e7e:	687b      	ldr	r3, [r7, #4]
 8010e80:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	430a      	orrs	r2, r1
 8010e88:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010e8e:	f003 0320 	and.w	r3, r3, #32
 8010e92:	2b00      	cmp	r3, #0
 8010e94:	d00a      	beq.n	8010eac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010e96:	687b      	ldr	r3, [r7, #4]
 8010e98:	681b      	ldr	r3, [r3, #0]
 8010e9a:	689b      	ldr	r3, [r3, #8]
 8010e9c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	681b      	ldr	r3, [r3, #0]
 8010ea8:	430a      	orrs	r2, r1
 8010eaa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010eb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010eb4:	2b00      	cmp	r3, #0
 8010eb6:	d01a      	beq.n	8010eee <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	681b      	ldr	r3, [r3, #0]
 8010ebc:	685b      	ldr	r3, [r3, #4]
 8010ebe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	681b      	ldr	r3, [r3, #0]
 8010eca:	430a      	orrs	r2, r1
 8010ecc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010ed2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8010ed6:	d10a      	bne.n	8010eee <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010ed8:	687b      	ldr	r3, [r7, #4]
 8010eda:	681b      	ldr	r3, [r3, #0]
 8010edc:	685b      	ldr	r3, [r3, #4]
 8010ede:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8010ee6:	687b      	ldr	r3, [r7, #4]
 8010ee8:	681b      	ldr	r3, [r3, #0]
 8010eea:	430a      	orrs	r2, r1
 8010eec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010ef2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	d00a      	beq.n	8010f10 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	681b      	ldr	r3, [r3, #0]
 8010efe:	685b      	ldr	r3, [r3, #4]
 8010f00:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010f08:	687b      	ldr	r3, [r7, #4]
 8010f0a:	681b      	ldr	r3, [r3, #0]
 8010f0c:	430a      	orrs	r2, r1
 8010f0e:	605a      	str	r2, [r3, #4]
  }
}
 8010f10:	bf00      	nop
 8010f12:	370c      	adds	r7, #12
 8010f14:	46bd      	mov	sp, r7
 8010f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f1a:	4770      	bx	lr

08010f1c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010f1c:	b580      	push	{r7, lr}
 8010f1e:	b098      	sub	sp, #96	@ 0x60
 8010f20:	af02      	add	r7, sp, #8
 8010f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	2200      	movs	r2, #0
 8010f28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010f2c:	f7f4 fce2 	bl	80058f4 <HAL_GetTick>
 8010f30:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8010f32:	687b      	ldr	r3, [r7, #4]
 8010f34:	681b      	ldr	r3, [r3, #0]
 8010f36:	681b      	ldr	r3, [r3, #0]
 8010f38:	f003 0308 	and.w	r3, r3, #8
 8010f3c:	2b08      	cmp	r3, #8
 8010f3e:	d12f      	bne.n	8010fa0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010f40:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010f44:	9300      	str	r3, [sp, #0]
 8010f46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010f48:	2200      	movs	r2, #0
 8010f4a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8010f4e:	6878      	ldr	r0, [r7, #4]
 8010f50:	f000 f88e 	bl	8011070 <UART_WaitOnFlagUntilTimeout>
 8010f54:	4603      	mov	r3, r0
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	d022      	beq.n	8010fa0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8010f5a:	687b      	ldr	r3, [r7, #4]
 8010f5c:	681b      	ldr	r3, [r3, #0]
 8010f5e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f62:	e853 3f00 	ldrex	r3, [r3]
 8010f66:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8010f68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010f6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8010f6e:	653b      	str	r3, [r7, #80]	@ 0x50
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	681b      	ldr	r3, [r3, #0]
 8010f74:	461a      	mov	r2, r3
 8010f76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010f78:	647b      	str	r3, [r7, #68]	@ 0x44
 8010f7a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f7c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010f7e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010f80:	e841 2300 	strex	r3, r2, [r1]
 8010f84:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8010f86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010f88:	2b00      	cmp	r3, #0
 8010f8a:	d1e6      	bne.n	8010f5a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	2220      	movs	r2, #32
 8010f90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	2200      	movs	r2, #0
 8010f98:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010f9c:	2303      	movs	r3, #3
 8010f9e:	e063      	b.n	8011068 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	681b      	ldr	r3, [r3, #0]
 8010fa4:	681b      	ldr	r3, [r3, #0]
 8010fa6:	f003 0304 	and.w	r3, r3, #4
 8010faa:	2b04      	cmp	r3, #4
 8010fac:	d149      	bne.n	8011042 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010fae:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010fb2:	9300      	str	r3, [sp, #0]
 8010fb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010fb6:	2200      	movs	r2, #0
 8010fb8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8010fbc:	6878      	ldr	r0, [r7, #4]
 8010fbe:	f000 f857 	bl	8011070 <UART_WaitOnFlagUntilTimeout>
 8010fc2:	4603      	mov	r3, r0
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	d03c      	beq.n	8011042 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010fc8:	687b      	ldr	r3, [r7, #4]
 8010fca:	681b      	ldr	r3, [r3, #0]
 8010fcc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010fd0:	e853 3f00 	ldrex	r3, [r3]
 8010fd4:	623b      	str	r3, [r7, #32]
   return(result);
 8010fd6:	6a3b      	ldr	r3, [r7, #32]
 8010fd8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010fdc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010fde:	687b      	ldr	r3, [r7, #4]
 8010fe0:	681b      	ldr	r3, [r3, #0]
 8010fe2:	461a      	mov	r2, r3
 8010fe4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010fe6:	633b      	str	r3, [r7, #48]	@ 0x30
 8010fe8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010fea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010fec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010fee:	e841 2300 	strex	r3, r2, [r1]
 8010ff2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010ff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d1e6      	bne.n	8010fc8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	681b      	ldr	r3, [r3, #0]
 8010ffe:	3308      	adds	r3, #8
 8011000:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011002:	693b      	ldr	r3, [r7, #16]
 8011004:	e853 3f00 	ldrex	r3, [r3]
 8011008:	60fb      	str	r3, [r7, #12]
   return(result);
 801100a:	68fb      	ldr	r3, [r7, #12]
 801100c:	f023 0301 	bic.w	r3, r3, #1
 8011010:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	681b      	ldr	r3, [r3, #0]
 8011016:	3308      	adds	r3, #8
 8011018:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801101a:	61fa      	str	r2, [r7, #28]
 801101c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801101e:	69b9      	ldr	r1, [r7, #24]
 8011020:	69fa      	ldr	r2, [r7, #28]
 8011022:	e841 2300 	strex	r3, r2, [r1]
 8011026:	617b      	str	r3, [r7, #20]
   return(result);
 8011028:	697b      	ldr	r3, [r7, #20]
 801102a:	2b00      	cmp	r3, #0
 801102c:	d1e5      	bne.n	8010ffa <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801102e:	687b      	ldr	r3, [r7, #4]
 8011030:	2220      	movs	r2, #32
 8011032:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	2200      	movs	r2, #0
 801103a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801103e:	2303      	movs	r3, #3
 8011040:	e012      	b.n	8011068 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	2220      	movs	r2, #32
 8011046:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801104a:	687b      	ldr	r3, [r7, #4]
 801104c:	2220      	movs	r2, #32
 801104e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	2200      	movs	r2, #0
 8011056:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	2200      	movs	r2, #0
 801105c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 801105e:	687b      	ldr	r3, [r7, #4]
 8011060:	2200      	movs	r2, #0
 8011062:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011066:	2300      	movs	r3, #0
}
 8011068:	4618      	mov	r0, r3
 801106a:	3758      	adds	r7, #88	@ 0x58
 801106c:	46bd      	mov	sp, r7
 801106e:	bd80      	pop	{r7, pc}

08011070 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8011070:	b580      	push	{r7, lr}
 8011072:	b084      	sub	sp, #16
 8011074:	af00      	add	r7, sp, #0
 8011076:	60f8      	str	r0, [r7, #12]
 8011078:	60b9      	str	r1, [r7, #8]
 801107a:	603b      	str	r3, [r7, #0]
 801107c:	4613      	mov	r3, r2
 801107e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011080:	e04f      	b.n	8011122 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011082:	69bb      	ldr	r3, [r7, #24]
 8011084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011088:	d04b      	beq.n	8011122 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801108a:	f7f4 fc33 	bl	80058f4 <HAL_GetTick>
 801108e:	4602      	mov	r2, r0
 8011090:	683b      	ldr	r3, [r7, #0]
 8011092:	1ad3      	subs	r3, r2, r3
 8011094:	69ba      	ldr	r2, [r7, #24]
 8011096:	429a      	cmp	r2, r3
 8011098:	d302      	bcc.n	80110a0 <UART_WaitOnFlagUntilTimeout+0x30>
 801109a:	69bb      	ldr	r3, [r7, #24]
 801109c:	2b00      	cmp	r3, #0
 801109e:	d101      	bne.n	80110a4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80110a0:	2303      	movs	r3, #3
 80110a2:	e04e      	b.n	8011142 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80110a4:	68fb      	ldr	r3, [r7, #12]
 80110a6:	681b      	ldr	r3, [r3, #0]
 80110a8:	681b      	ldr	r3, [r3, #0]
 80110aa:	f003 0304 	and.w	r3, r3, #4
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d037      	beq.n	8011122 <UART_WaitOnFlagUntilTimeout+0xb2>
 80110b2:	68bb      	ldr	r3, [r7, #8]
 80110b4:	2b80      	cmp	r3, #128	@ 0x80
 80110b6:	d034      	beq.n	8011122 <UART_WaitOnFlagUntilTimeout+0xb2>
 80110b8:	68bb      	ldr	r3, [r7, #8]
 80110ba:	2b40      	cmp	r3, #64	@ 0x40
 80110bc:	d031      	beq.n	8011122 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80110be:	68fb      	ldr	r3, [r7, #12]
 80110c0:	681b      	ldr	r3, [r3, #0]
 80110c2:	69db      	ldr	r3, [r3, #28]
 80110c4:	f003 0308 	and.w	r3, r3, #8
 80110c8:	2b08      	cmp	r3, #8
 80110ca:	d110      	bne.n	80110ee <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80110cc:	68fb      	ldr	r3, [r7, #12]
 80110ce:	681b      	ldr	r3, [r3, #0]
 80110d0:	2208      	movs	r2, #8
 80110d2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80110d4:	68f8      	ldr	r0, [r7, #12]
 80110d6:	f000 f921 	bl	801131c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80110da:	68fb      	ldr	r3, [r7, #12]
 80110dc:	2208      	movs	r2, #8
 80110de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80110e2:	68fb      	ldr	r3, [r7, #12]
 80110e4:	2200      	movs	r2, #0
 80110e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80110ea:	2301      	movs	r3, #1
 80110ec:	e029      	b.n	8011142 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80110ee:	68fb      	ldr	r3, [r7, #12]
 80110f0:	681b      	ldr	r3, [r3, #0]
 80110f2:	69db      	ldr	r3, [r3, #28]
 80110f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80110f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80110fc:	d111      	bne.n	8011122 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80110fe:	68fb      	ldr	r3, [r7, #12]
 8011100:	681b      	ldr	r3, [r3, #0]
 8011102:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011106:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011108:	68f8      	ldr	r0, [r7, #12]
 801110a:	f000 f907 	bl	801131c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801110e:	68fb      	ldr	r3, [r7, #12]
 8011110:	2220      	movs	r2, #32
 8011112:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011116:	68fb      	ldr	r3, [r7, #12]
 8011118:	2200      	movs	r2, #0
 801111a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 801111e:	2303      	movs	r3, #3
 8011120:	e00f      	b.n	8011142 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011122:	68fb      	ldr	r3, [r7, #12]
 8011124:	681b      	ldr	r3, [r3, #0]
 8011126:	69da      	ldr	r2, [r3, #28]
 8011128:	68bb      	ldr	r3, [r7, #8]
 801112a:	4013      	ands	r3, r2
 801112c:	68ba      	ldr	r2, [r7, #8]
 801112e:	429a      	cmp	r2, r3
 8011130:	bf0c      	ite	eq
 8011132:	2301      	moveq	r3, #1
 8011134:	2300      	movne	r3, #0
 8011136:	b2db      	uxtb	r3, r3
 8011138:	461a      	mov	r2, r3
 801113a:	79fb      	ldrb	r3, [r7, #7]
 801113c:	429a      	cmp	r2, r3
 801113e:	d0a0      	beq.n	8011082 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011140:	2300      	movs	r3, #0
}
 8011142:	4618      	mov	r0, r3
 8011144:	3710      	adds	r7, #16
 8011146:	46bd      	mov	sp, r7
 8011148:	bd80      	pop	{r7, pc}
	...

0801114c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801114c:	b580      	push	{r7, lr}
 801114e:	b096      	sub	sp, #88	@ 0x58
 8011150:	af00      	add	r7, sp, #0
 8011152:	60f8      	str	r0, [r7, #12]
 8011154:	60b9      	str	r1, [r7, #8]
 8011156:	4613      	mov	r3, r2
 8011158:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 801115a:	68fb      	ldr	r3, [r7, #12]
 801115c:	68ba      	ldr	r2, [r7, #8]
 801115e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8011160:	68fb      	ldr	r3, [r7, #12]
 8011162:	88fa      	ldrh	r2, [r7, #6]
 8011164:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011168:	68fb      	ldr	r3, [r7, #12]
 801116a:	2200      	movs	r2, #0
 801116c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8011170:	68fb      	ldr	r3, [r7, #12]
 8011172:	2222      	movs	r2, #34	@ 0x22
 8011174:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8011178:	68fb      	ldr	r3, [r7, #12]
 801117a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801117e:	2b00      	cmp	r3, #0
 8011180:	d02d      	beq.n	80111de <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8011182:	68fb      	ldr	r3, [r7, #12]
 8011184:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011188:	4a40      	ldr	r2, [pc, #256]	@ (801128c <UART_Start_Receive_DMA+0x140>)
 801118a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 801118c:	68fb      	ldr	r3, [r7, #12]
 801118e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011192:	4a3f      	ldr	r2, [pc, #252]	@ (8011290 <UART_Start_Receive_DMA+0x144>)
 8011194:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8011196:	68fb      	ldr	r3, [r7, #12]
 8011198:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801119c:	4a3d      	ldr	r2, [pc, #244]	@ (8011294 <UART_Start_Receive_DMA+0x148>)
 801119e:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80111a0:	68fb      	ldr	r3, [r7, #12]
 80111a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80111a6:	2200      	movs	r2, #0
 80111a8:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80111aa:	68fb      	ldr	r3, [r7, #12]
 80111ac:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 80111b0:	68fb      	ldr	r3, [r7, #12]
 80111b2:	681b      	ldr	r3, [r3, #0]
 80111b4:	3324      	adds	r3, #36	@ 0x24
 80111b6:	4619      	mov	r1, r3
 80111b8:	68fb      	ldr	r3, [r7, #12]
 80111ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80111bc:	461a      	mov	r2, r3
 80111be:	88fb      	ldrh	r3, [r7, #6]
 80111c0:	f7f6 fd66 	bl	8007c90 <HAL_DMA_Start_IT>
 80111c4:	4603      	mov	r3, r0
 80111c6:	2b00      	cmp	r3, #0
 80111c8:	d009      	beq.n	80111de <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80111ca:	68fb      	ldr	r3, [r7, #12]
 80111cc:	2210      	movs	r2, #16
 80111ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80111d2:	68fb      	ldr	r3, [r7, #12]
 80111d4:	2220      	movs	r2, #32
 80111d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80111da:	2301      	movs	r3, #1
 80111dc:	e051      	b.n	8011282 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80111de:	68fb      	ldr	r3, [r7, #12]
 80111e0:	691b      	ldr	r3, [r3, #16]
 80111e2:	2b00      	cmp	r3, #0
 80111e4:	d018      	beq.n	8011218 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80111e6:	68fb      	ldr	r3, [r7, #12]
 80111e8:	681b      	ldr	r3, [r3, #0]
 80111ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80111ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80111ee:	e853 3f00 	ldrex	r3, [r3]
 80111f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80111f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80111fa:	657b      	str	r3, [r7, #84]	@ 0x54
 80111fc:	68fb      	ldr	r3, [r7, #12]
 80111fe:	681b      	ldr	r3, [r3, #0]
 8011200:	461a      	mov	r2, r3
 8011202:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8011204:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011206:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011208:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801120a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801120c:	e841 2300 	strex	r3, r2, [r1]
 8011210:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8011212:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011214:	2b00      	cmp	r3, #0
 8011216:	d1e6      	bne.n	80111e6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011218:	68fb      	ldr	r3, [r7, #12]
 801121a:	681b      	ldr	r3, [r3, #0]
 801121c:	3308      	adds	r3, #8
 801121e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011222:	e853 3f00 	ldrex	r3, [r3]
 8011226:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801122a:	f043 0301 	orr.w	r3, r3, #1
 801122e:	653b      	str	r3, [r7, #80]	@ 0x50
 8011230:	68fb      	ldr	r3, [r7, #12]
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	3308      	adds	r3, #8
 8011236:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011238:	637a      	str	r2, [r7, #52]	@ 0x34
 801123a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801123c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 801123e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011240:	e841 2300 	strex	r3, r2, [r1]
 8011244:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8011246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011248:	2b00      	cmp	r3, #0
 801124a:	d1e5      	bne.n	8011218 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801124c:	68fb      	ldr	r3, [r7, #12]
 801124e:	681b      	ldr	r3, [r3, #0]
 8011250:	3308      	adds	r3, #8
 8011252:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011254:	697b      	ldr	r3, [r7, #20]
 8011256:	e853 3f00 	ldrex	r3, [r3]
 801125a:	613b      	str	r3, [r7, #16]
   return(result);
 801125c:	693b      	ldr	r3, [r7, #16]
 801125e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011262:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011264:	68fb      	ldr	r3, [r7, #12]
 8011266:	681b      	ldr	r3, [r3, #0]
 8011268:	3308      	adds	r3, #8
 801126a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801126c:	623a      	str	r2, [r7, #32]
 801126e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011270:	69f9      	ldr	r1, [r7, #28]
 8011272:	6a3a      	ldr	r2, [r7, #32]
 8011274:	e841 2300 	strex	r3, r2, [r1]
 8011278:	61bb      	str	r3, [r7, #24]
   return(result);
 801127a:	69bb      	ldr	r3, [r7, #24]
 801127c:	2b00      	cmp	r3, #0
 801127e:	d1e5      	bne.n	801124c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8011280:	2300      	movs	r3, #0
}
 8011282:	4618      	mov	r0, r3
 8011284:	3758      	adds	r7, #88	@ 0x58
 8011286:	46bd      	mov	sp, r7
 8011288:	bd80      	pop	{r7, pc}
 801128a:	bf00      	nop
 801128c:	0801149b 	.word	0x0801149b
 8011290:	080115c3 	.word	0x080115c3
 8011294:	08011601 	.word	0x08011601

08011298 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8011298:	b480      	push	{r7}
 801129a:	b08f      	sub	sp, #60	@ 0x3c
 801129c:	af00      	add	r7, sp, #0
 801129e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	681b      	ldr	r3, [r3, #0]
 80112a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112a6:	6a3b      	ldr	r3, [r7, #32]
 80112a8:	e853 3f00 	ldrex	r3, [r3]
 80112ac:	61fb      	str	r3, [r7, #28]
   return(result);
 80112ae:	69fb      	ldr	r3, [r7, #28]
 80112b0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80112b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80112b6:	687b      	ldr	r3, [r7, #4]
 80112b8:	681b      	ldr	r3, [r3, #0]
 80112ba:	461a      	mov	r2, r3
 80112bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80112be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80112c0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80112c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80112c6:	e841 2300 	strex	r3, r2, [r1]
 80112ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80112cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112ce:	2b00      	cmp	r3, #0
 80112d0:	d1e6      	bne.n	80112a0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	681b      	ldr	r3, [r3, #0]
 80112d6:	3308      	adds	r3, #8
 80112d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112da:	68fb      	ldr	r3, [r7, #12]
 80112dc:	e853 3f00 	ldrex	r3, [r3]
 80112e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80112e2:	68bb      	ldr	r3, [r7, #8]
 80112e4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80112e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80112ea:	687b      	ldr	r3, [r7, #4]
 80112ec:	681b      	ldr	r3, [r3, #0]
 80112ee:	3308      	adds	r3, #8
 80112f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80112f2:	61ba      	str	r2, [r7, #24]
 80112f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112f6:	6979      	ldr	r1, [r7, #20]
 80112f8:	69ba      	ldr	r2, [r7, #24]
 80112fa:	e841 2300 	strex	r3, r2, [r1]
 80112fe:	613b      	str	r3, [r7, #16]
   return(result);
 8011300:	693b      	ldr	r3, [r7, #16]
 8011302:	2b00      	cmp	r3, #0
 8011304:	d1e5      	bne.n	80112d2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	2220      	movs	r2, #32
 801130a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 801130e:	bf00      	nop
 8011310:	373c      	adds	r7, #60	@ 0x3c
 8011312:	46bd      	mov	sp, r7
 8011314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011318:	4770      	bx	lr
	...

0801131c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801131c:	b480      	push	{r7}
 801131e:	b095      	sub	sp, #84	@ 0x54
 8011320:	af00      	add	r7, sp, #0
 8011322:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	681b      	ldr	r3, [r3, #0]
 8011328:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801132a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801132c:	e853 3f00 	ldrex	r3, [r3]
 8011330:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8011332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011334:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8011338:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801133a:	687b      	ldr	r3, [r7, #4]
 801133c:	681b      	ldr	r3, [r3, #0]
 801133e:	461a      	mov	r2, r3
 8011340:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011342:	643b      	str	r3, [r7, #64]	@ 0x40
 8011344:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011346:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8011348:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801134a:	e841 2300 	strex	r3, r2, [r1]
 801134e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8011350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011352:	2b00      	cmp	r3, #0
 8011354:	d1e6      	bne.n	8011324 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	681b      	ldr	r3, [r3, #0]
 801135a:	3308      	adds	r3, #8
 801135c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801135e:	6a3b      	ldr	r3, [r7, #32]
 8011360:	e853 3f00 	ldrex	r3, [r3]
 8011364:	61fb      	str	r3, [r7, #28]
   return(result);
 8011366:	69fa      	ldr	r2, [r7, #28]
 8011368:	4b1e      	ldr	r3, [pc, #120]	@ (80113e4 <UART_EndRxTransfer+0xc8>)
 801136a:	4013      	ands	r3, r2
 801136c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801136e:	687b      	ldr	r3, [r7, #4]
 8011370:	681b      	ldr	r3, [r3, #0]
 8011372:	3308      	adds	r3, #8
 8011374:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011376:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8011378:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801137a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801137c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801137e:	e841 2300 	strex	r3, r2, [r1]
 8011382:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8011384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011386:	2b00      	cmp	r3, #0
 8011388:	d1e5      	bne.n	8011356 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801138a:	687b      	ldr	r3, [r7, #4]
 801138c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801138e:	2b01      	cmp	r3, #1
 8011390:	d118      	bne.n	80113c4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011392:	687b      	ldr	r3, [r7, #4]
 8011394:	681b      	ldr	r3, [r3, #0]
 8011396:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011398:	68fb      	ldr	r3, [r7, #12]
 801139a:	e853 3f00 	ldrex	r3, [r3]
 801139e:	60bb      	str	r3, [r7, #8]
   return(result);
 80113a0:	68bb      	ldr	r3, [r7, #8]
 80113a2:	f023 0310 	bic.w	r3, r3, #16
 80113a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	681b      	ldr	r3, [r3, #0]
 80113ac:	461a      	mov	r2, r3
 80113ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80113b0:	61bb      	str	r3, [r7, #24]
 80113b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80113b4:	6979      	ldr	r1, [r7, #20]
 80113b6:	69ba      	ldr	r2, [r7, #24]
 80113b8:	e841 2300 	strex	r3, r2, [r1]
 80113bc:	613b      	str	r3, [r7, #16]
   return(result);
 80113be:	693b      	ldr	r3, [r7, #16]
 80113c0:	2b00      	cmp	r3, #0
 80113c2:	d1e6      	bne.n	8011392 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	2220      	movs	r2, #32
 80113c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80113cc:	687b      	ldr	r3, [r7, #4]
 80113ce:	2200      	movs	r2, #0
 80113d0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80113d2:	687b      	ldr	r3, [r7, #4]
 80113d4:	2200      	movs	r2, #0
 80113d6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80113d8:	bf00      	nop
 80113da:	3754      	adds	r7, #84	@ 0x54
 80113dc:	46bd      	mov	sp, r7
 80113de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113e2:	4770      	bx	lr
 80113e4:	effffffe 	.word	0xeffffffe

080113e8 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80113e8:	b580      	push	{r7, lr}
 80113ea:	b090      	sub	sp, #64	@ 0x40
 80113ec:	af00      	add	r7, sp, #0
 80113ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80113f4:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	69db      	ldr	r3, [r3, #28]
 80113fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80113fe:	d037      	beq.n	8011470 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8011400:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011402:	2200      	movs	r2, #0
 8011404:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011408:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801140a:	681b      	ldr	r3, [r3, #0]
 801140c:	3308      	adds	r3, #8
 801140e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011412:	e853 3f00 	ldrex	r3, [r3]
 8011416:	623b      	str	r3, [r7, #32]
   return(result);
 8011418:	6a3b      	ldr	r3, [r7, #32]
 801141a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801141e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8011420:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011422:	681b      	ldr	r3, [r3, #0]
 8011424:	3308      	adds	r3, #8
 8011426:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8011428:	633a      	str	r2, [r7, #48]	@ 0x30
 801142a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801142c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801142e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011430:	e841 2300 	strex	r3, r2, [r1]
 8011434:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8011436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011438:	2b00      	cmp	r3, #0
 801143a:	d1e5      	bne.n	8011408 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801143c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801143e:	681b      	ldr	r3, [r3, #0]
 8011440:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011442:	693b      	ldr	r3, [r7, #16]
 8011444:	e853 3f00 	ldrex	r3, [r3]
 8011448:	60fb      	str	r3, [r7, #12]
   return(result);
 801144a:	68fb      	ldr	r3, [r7, #12]
 801144c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011450:	637b      	str	r3, [r7, #52]	@ 0x34
 8011452:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011454:	681b      	ldr	r3, [r3, #0]
 8011456:	461a      	mov	r2, r3
 8011458:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801145a:	61fb      	str	r3, [r7, #28]
 801145c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801145e:	69b9      	ldr	r1, [r7, #24]
 8011460:	69fa      	ldr	r2, [r7, #28]
 8011462:	e841 2300 	strex	r3, r2, [r1]
 8011466:	617b      	str	r3, [r7, #20]
   return(result);
 8011468:	697b      	ldr	r3, [r7, #20]
 801146a:	2b00      	cmp	r3, #0
 801146c:	d1e6      	bne.n	801143c <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801146e:	e002      	b.n	8011476 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 8011470:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8011472:	f7f3 fb83 	bl	8004b7c <HAL_UART_TxCpltCallback>
}
 8011476:	bf00      	nop
 8011478:	3740      	adds	r7, #64	@ 0x40
 801147a:	46bd      	mov	sp, r7
 801147c:	bd80      	pop	{r7, pc}

0801147e <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801147e:	b580      	push	{r7, lr}
 8011480:	b084      	sub	sp, #16
 8011482:	af00      	add	r7, sp, #0
 8011484:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801148a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 801148c:	68f8      	ldr	r0, [r7, #12]
 801148e:	f7fe ff13 	bl	80102b8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011492:	bf00      	nop
 8011494:	3710      	adds	r7, #16
 8011496:	46bd      	mov	sp, r7
 8011498:	bd80      	pop	{r7, pc}

0801149a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 801149a:	b580      	push	{r7, lr}
 801149c:	b09c      	sub	sp, #112	@ 0x70
 801149e:	af00      	add	r7, sp, #0
 80114a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80114a2:	687b      	ldr	r3, [r7, #4]
 80114a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80114a6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	69db      	ldr	r3, [r3, #28]
 80114ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80114b0:	d071      	beq.n	8011596 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 80114b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80114b4:	2200      	movs	r2, #0
 80114b6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80114ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80114bc:	681b      	ldr	r3, [r3, #0]
 80114be:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80114c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80114c2:	e853 3f00 	ldrex	r3, [r3]
 80114c6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80114c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80114ca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80114ce:	66bb      	str	r3, [r7, #104]	@ 0x68
 80114d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80114d2:	681b      	ldr	r3, [r3, #0]
 80114d4:	461a      	mov	r2, r3
 80114d6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80114d8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80114da:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80114dc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80114de:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80114e0:	e841 2300 	strex	r3, r2, [r1]
 80114e4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80114e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	d1e6      	bne.n	80114ba <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80114ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80114ee:	681b      	ldr	r3, [r3, #0]
 80114f0:	3308      	adds	r3, #8
 80114f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80114f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80114f6:	e853 3f00 	ldrex	r3, [r3]
 80114fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80114fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80114fe:	f023 0301 	bic.w	r3, r3, #1
 8011502:	667b      	str	r3, [r7, #100]	@ 0x64
 8011504:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011506:	681b      	ldr	r3, [r3, #0]
 8011508:	3308      	adds	r3, #8
 801150a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801150c:	647a      	str	r2, [r7, #68]	@ 0x44
 801150e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011510:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8011512:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8011514:	e841 2300 	strex	r3, r2, [r1]
 8011518:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801151a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801151c:	2b00      	cmp	r3, #0
 801151e:	d1e5      	bne.n	80114ec <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011520:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011522:	681b      	ldr	r3, [r3, #0]
 8011524:	3308      	adds	r3, #8
 8011526:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801152a:	e853 3f00 	ldrex	r3, [r3]
 801152e:	623b      	str	r3, [r7, #32]
   return(result);
 8011530:	6a3b      	ldr	r3, [r7, #32]
 8011532:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011536:	663b      	str	r3, [r7, #96]	@ 0x60
 8011538:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801153a:	681b      	ldr	r3, [r3, #0]
 801153c:	3308      	adds	r3, #8
 801153e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8011540:	633a      	str	r2, [r7, #48]	@ 0x30
 8011542:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011544:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8011546:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011548:	e841 2300 	strex	r3, r2, [r1]
 801154c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 801154e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011550:	2b00      	cmp	r3, #0
 8011552:	d1e5      	bne.n	8011520 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8011554:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011556:	2220      	movs	r2, #32
 8011558:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801155c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801155e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011560:	2b01      	cmp	r3, #1
 8011562:	d118      	bne.n	8011596 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011564:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011566:	681b      	ldr	r3, [r3, #0]
 8011568:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801156a:	693b      	ldr	r3, [r7, #16]
 801156c:	e853 3f00 	ldrex	r3, [r3]
 8011570:	60fb      	str	r3, [r7, #12]
   return(result);
 8011572:	68fb      	ldr	r3, [r7, #12]
 8011574:	f023 0310 	bic.w	r3, r3, #16
 8011578:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801157a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801157c:	681b      	ldr	r3, [r3, #0]
 801157e:	461a      	mov	r2, r3
 8011580:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011582:	61fb      	str	r3, [r7, #28]
 8011584:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011586:	69b9      	ldr	r1, [r7, #24]
 8011588:	69fa      	ldr	r2, [r7, #28]
 801158a:	e841 2300 	strex	r3, r2, [r1]
 801158e:	617b      	str	r3, [r7, #20]
   return(result);
 8011590:	697b      	ldr	r3, [r7, #20]
 8011592:	2b00      	cmp	r3, #0
 8011594:	d1e6      	bne.n	8011564 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011596:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8011598:	2200      	movs	r2, #0
 801159a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801159c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801159e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80115a0:	2b01      	cmp	r3, #1
 80115a2:	d107      	bne.n	80115b4 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80115a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80115a6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80115aa:	4619      	mov	r1, r3
 80115ac:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80115ae:	f7f3 faa5 	bl	8004afc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80115b2:	e002      	b.n	80115ba <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 80115b4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80115b6:	f7fe fe89 	bl	80102cc <HAL_UART_RxCpltCallback>
}
 80115ba:	bf00      	nop
 80115bc:	3770      	adds	r7, #112	@ 0x70
 80115be:	46bd      	mov	sp, r7
 80115c0:	bd80      	pop	{r7, pc}

080115c2 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80115c2:	b580      	push	{r7, lr}
 80115c4:	b084      	sub	sp, #16
 80115c6:	af00      	add	r7, sp, #0
 80115c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80115ca:	687b      	ldr	r3, [r7, #4]
 80115cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80115ce:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80115d0:	68fb      	ldr	r3, [r7, #12]
 80115d2:	2201      	movs	r2, #1
 80115d4:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80115d6:	68fb      	ldr	r3, [r7, #12]
 80115d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80115da:	2b01      	cmp	r3, #1
 80115dc:	d109      	bne.n	80115f2 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80115de:	68fb      	ldr	r3, [r7, #12]
 80115e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80115e4:	085b      	lsrs	r3, r3, #1
 80115e6:	b29b      	uxth	r3, r3
 80115e8:	4619      	mov	r1, r3
 80115ea:	68f8      	ldr	r0, [r7, #12]
 80115ec:	f7f3 fa86 	bl	8004afc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80115f0:	e002      	b.n	80115f8 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80115f2:	68f8      	ldr	r0, [r7, #12]
 80115f4:	f7fe fe74 	bl	80102e0 <HAL_UART_RxHalfCpltCallback>
}
 80115f8:	bf00      	nop
 80115fa:	3710      	adds	r7, #16
 80115fc:	46bd      	mov	sp, r7
 80115fe:	bd80      	pop	{r7, pc}

08011600 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8011600:	b580      	push	{r7, lr}
 8011602:	b086      	sub	sp, #24
 8011604:	af00      	add	r7, sp, #0
 8011606:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801160c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 801160e:	697b      	ldr	r3, [r7, #20]
 8011610:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011614:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8011616:	697b      	ldr	r3, [r7, #20]
 8011618:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 801161c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 801161e:	697b      	ldr	r3, [r7, #20]
 8011620:	681b      	ldr	r3, [r3, #0]
 8011622:	689b      	ldr	r3, [r3, #8]
 8011624:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011628:	2b80      	cmp	r3, #128	@ 0x80
 801162a:	d109      	bne.n	8011640 <UART_DMAError+0x40>
 801162c:	693b      	ldr	r3, [r7, #16]
 801162e:	2b21      	cmp	r3, #33	@ 0x21
 8011630:	d106      	bne.n	8011640 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8011632:	697b      	ldr	r3, [r7, #20]
 8011634:	2200      	movs	r2, #0
 8011636:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 801163a:	6978      	ldr	r0, [r7, #20]
 801163c:	f7ff fe2c 	bl	8011298 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8011640:	697b      	ldr	r3, [r7, #20]
 8011642:	681b      	ldr	r3, [r3, #0]
 8011644:	689b      	ldr	r3, [r3, #8]
 8011646:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801164a:	2b40      	cmp	r3, #64	@ 0x40
 801164c:	d109      	bne.n	8011662 <UART_DMAError+0x62>
 801164e:	68fb      	ldr	r3, [r7, #12]
 8011650:	2b22      	cmp	r3, #34	@ 0x22
 8011652:	d106      	bne.n	8011662 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8011654:	697b      	ldr	r3, [r7, #20]
 8011656:	2200      	movs	r2, #0
 8011658:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 801165c:	6978      	ldr	r0, [r7, #20]
 801165e:	f7ff fe5d 	bl	801131c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8011662:	697b      	ldr	r3, [r7, #20]
 8011664:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011668:	f043 0210 	orr.w	r2, r3, #16
 801166c:	697b      	ldr	r3, [r7, #20]
 801166e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011672:	6978      	ldr	r0, [r7, #20]
 8011674:	f7fe fe3e 	bl	80102f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011678:	bf00      	nop
 801167a:	3718      	adds	r7, #24
 801167c:	46bd      	mov	sp, r7
 801167e:	bd80      	pop	{r7, pc}

08011680 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011680:	b580      	push	{r7, lr}
 8011682:	b084      	sub	sp, #16
 8011684:	af00      	add	r7, sp, #0
 8011686:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801168c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 801168e:	68fb      	ldr	r3, [r7, #12]
 8011690:	2200      	movs	r2, #0
 8011692:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8011696:	68f8      	ldr	r0, [r7, #12]
 8011698:	f7fe fe2c 	bl	80102f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801169c:	bf00      	nop
 801169e:	3710      	adds	r7, #16
 80116a0:	46bd      	mov	sp, r7
 80116a2:	bd80      	pop	{r7, pc}

080116a4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80116a4:	b580      	push	{r7, lr}
 80116a6:	b088      	sub	sp, #32
 80116a8:	af00      	add	r7, sp, #0
 80116aa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80116ac:	687b      	ldr	r3, [r7, #4]
 80116ae:	681b      	ldr	r3, [r3, #0]
 80116b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80116b2:	68fb      	ldr	r3, [r7, #12]
 80116b4:	e853 3f00 	ldrex	r3, [r3]
 80116b8:	60bb      	str	r3, [r7, #8]
   return(result);
 80116ba:	68bb      	ldr	r3, [r7, #8]
 80116bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80116c0:	61fb      	str	r3, [r7, #28]
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	681b      	ldr	r3, [r3, #0]
 80116c6:	461a      	mov	r2, r3
 80116c8:	69fb      	ldr	r3, [r7, #28]
 80116ca:	61bb      	str	r3, [r7, #24]
 80116cc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80116ce:	6979      	ldr	r1, [r7, #20]
 80116d0:	69ba      	ldr	r2, [r7, #24]
 80116d2:	e841 2300 	strex	r3, r2, [r1]
 80116d6:	613b      	str	r3, [r7, #16]
   return(result);
 80116d8:	693b      	ldr	r3, [r7, #16]
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d1e6      	bne.n	80116ac <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	2220      	movs	r2, #32
 80116e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80116e6:	687b      	ldr	r3, [r7, #4]
 80116e8:	2200      	movs	r2, #0
 80116ea:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80116ec:	6878      	ldr	r0, [r7, #4]
 80116ee:	f7f3 fa45 	bl	8004b7c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80116f2:	bf00      	nop
 80116f4:	3720      	adds	r7, #32
 80116f6:	46bd      	mov	sp, r7
 80116f8:	bd80      	pop	{r7, pc}

080116fa <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80116fa:	b480      	push	{r7}
 80116fc:	b083      	sub	sp, #12
 80116fe:	af00      	add	r7, sp, #0
 8011700:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8011702:	bf00      	nop
 8011704:	370c      	adds	r7, #12
 8011706:	46bd      	mov	sp, r7
 8011708:	f85d 7b04 	ldr.w	r7, [sp], #4
 801170c:	4770      	bx	lr

0801170e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 801170e:	b480      	push	{r7}
 8011710:	b083      	sub	sp, #12
 8011712:	af00      	add	r7, sp, #0
 8011714:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8011716:	bf00      	nop
 8011718:	370c      	adds	r7, #12
 801171a:	46bd      	mov	sp, r7
 801171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011720:	4770      	bx	lr

08011722 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8011722:	b480      	push	{r7}
 8011724:	b083      	sub	sp, #12
 8011726:	af00      	add	r7, sp, #0
 8011728:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 801172a:	bf00      	nop
 801172c:	370c      	adds	r7, #12
 801172e:	46bd      	mov	sp, r7
 8011730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011734:	4770      	bx	lr

08011736 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8011736:	b480      	push	{r7}
 8011738:	b085      	sub	sp, #20
 801173a:	af00      	add	r7, sp, #0
 801173c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011744:	2b01      	cmp	r3, #1
 8011746:	d101      	bne.n	801174c <HAL_UARTEx_DisableFifoMode+0x16>
 8011748:	2302      	movs	r3, #2
 801174a:	e027      	b.n	801179c <HAL_UARTEx_DisableFifoMode+0x66>
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	2201      	movs	r2, #1
 8011750:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011754:	687b      	ldr	r3, [r7, #4]
 8011756:	2224      	movs	r2, #36	@ 0x24
 8011758:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801175c:	687b      	ldr	r3, [r7, #4]
 801175e:	681b      	ldr	r3, [r3, #0]
 8011760:	681b      	ldr	r3, [r3, #0]
 8011762:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	681b      	ldr	r3, [r3, #0]
 8011768:	681a      	ldr	r2, [r3, #0]
 801176a:	687b      	ldr	r3, [r7, #4]
 801176c:	681b      	ldr	r3, [r3, #0]
 801176e:	f022 0201 	bic.w	r2, r2, #1
 8011772:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8011774:	68fb      	ldr	r3, [r7, #12]
 8011776:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801177a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	2200      	movs	r2, #0
 8011780:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011782:	687b      	ldr	r3, [r7, #4]
 8011784:	681b      	ldr	r3, [r3, #0]
 8011786:	68fa      	ldr	r2, [r7, #12]
 8011788:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801178a:	687b      	ldr	r3, [r7, #4]
 801178c:	2220      	movs	r2, #32
 801178e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011792:	687b      	ldr	r3, [r7, #4]
 8011794:	2200      	movs	r2, #0
 8011796:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801179a:	2300      	movs	r3, #0
}
 801179c:	4618      	mov	r0, r3
 801179e:	3714      	adds	r7, #20
 80117a0:	46bd      	mov	sp, r7
 80117a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117a6:	4770      	bx	lr

080117a8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80117a8:	b580      	push	{r7, lr}
 80117aa:	b084      	sub	sp, #16
 80117ac:	af00      	add	r7, sp, #0
 80117ae:	6078      	str	r0, [r7, #4]
 80117b0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80117b8:	2b01      	cmp	r3, #1
 80117ba:	d101      	bne.n	80117c0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80117bc:	2302      	movs	r3, #2
 80117be:	e02d      	b.n	801181c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80117c0:	687b      	ldr	r3, [r7, #4]
 80117c2:	2201      	movs	r2, #1
 80117c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	2224      	movs	r2, #36	@ 0x24
 80117cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	681b      	ldr	r3, [r3, #0]
 80117d4:	681b      	ldr	r3, [r3, #0]
 80117d6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	681b      	ldr	r3, [r3, #0]
 80117dc:	681a      	ldr	r2, [r3, #0]
 80117de:	687b      	ldr	r3, [r7, #4]
 80117e0:	681b      	ldr	r3, [r3, #0]
 80117e2:	f022 0201 	bic.w	r2, r2, #1
 80117e6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80117e8:	687b      	ldr	r3, [r7, #4]
 80117ea:	681b      	ldr	r3, [r3, #0]
 80117ec:	689b      	ldr	r3, [r3, #8]
 80117ee:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80117f2:	687b      	ldr	r3, [r7, #4]
 80117f4:	681b      	ldr	r3, [r3, #0]
 80117f6:	683a      	ldr	r2, [r7, #0]
 80117f8:	430a      	orrs	r2, r1
 80117fa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80117fc:	6878      	ldr	r0, [r7, #4]
 80117fe:	f000 f8a3 	bl	8011948 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	681b      	ldr	r3, [r3, #0]
 8011806:	68fa      	ldr	r2, [r7, #12]
 8011808:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	2220      	movs	r2, #32
 801180e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011812:	687b      	ldr	r3, [r7, #4]
 8011814:	2200      	movs	r2, #0
 8011816:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801181a:	2300      	movs	r3, #0
}
 801181c:	4618      	mov	r0, r3
 801181e:	3710      	adds	r7, #16
 8011820:	46bd      	mov	sp, r7
 8011822:	bd80      	pop	{r7, pc}

08011824 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011824:	b580      	push	{r7, lr}
 8011826:	b084      	sub	sp, #16
 8011828:	af00      	add	r7, sp, #0
 801182a:	6078      	str	r0, [r7, #4]
 801182c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8011834:	2b01      	cmp	r3, #1
 8011836:	d101      	bne.n	801183c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8011838:	2302      	movs	r3, #2
 801183a:	e02d      	b.n	8011898 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	2201      	movs	r2, #1
 8011840:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	2224      	movs	r2, #36	@ 0x24
 8011848:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	681b      	ldr	r3, [r3, #0]
 8011850:	681b      	ldr	r3, [r3, #0]
 8011852:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	681b      	ldr	r3, [r3, #0]
 8011858:	681a      	ldr	r2, [r3, #0]
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	681b      	ldr	r3, [r3, #0]
 801185e:	f022 0201 	bic.w	r2, r2, #1
 8011862:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011864:	687b      	ldr	r3, [r7, #4]
 8011866:	681b      	ldr	r3, [r3, #0]
 8011868:	689b      	ldr	r3, [r3, #8]
 801186a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	681b      	ldr	r3, [r3, #0]
 8011872:	683a      	ldr	r2, [r7, #0]
 8011874:	430a      	orrs	r2, r1
 8011876:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011878:	6878      	ldr	r0, [r7, #4]
 801187a:	f000 f865 	bl	8011948 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	681b      	ldr	r3, [r3, #0]
 8011882:	68fa      	ldr	r2, [r7, #12]
 8011884:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011886:	687b      	ldr	r3, [r7, #4]
 8011888:	2220      	movs	r2, #32
 801188a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	2200      	movs	r2, #0
 8011892:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8011896:	2300      	movs	r3, #0
}
 8011898:	4618      	mov	r0, r3
 801189a:	3710      	adds	r7, #16
 801189c:	46bd      	mov	sp, r7
 801189e:	bd80      	pop	{r7, pc}

080118a0 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80118a0:	b580      	push	{r7, lr}
 80118a2:	b08c      	sub	sp, #48	@ 0x30
 80118a4:	af00      	add	r7, sp, #0
 80118a6:	60f8      	str	r0, [r7, #12]
 80118a8:	60b9      	str	r1, [r7, #8]
 80118aa:	4613      	mov	r3, r2
 80118ac:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80118ae:	68fb      	ldr	r3, [r7, #12]
 80118b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80118b4:	2b20      	cmp	r3, #32
 80118b6:	d142      	bne.n	801193e <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 80118b8:	68bb      	ldr	r3, [r7, #8]
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d002      	beq.n	80118c4 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 80118be:	88fb      	ldrh	r3, [r7, #6]
 80118c0:	2b00      	cmp	r3, #0
 80118c2:	d101      	bne.n	80118c8 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 80118c4:	2301      	movs	r3, #1
 80118c6:	e03b      	b.n	8011940 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 80118c8:	68fb      	ldr	r3, [r7, #12]
 80118ca:	2201      	movs	r2, #1
 80118cc:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 80118ce:	68fb      	ldr	r3, [r7, #12]
 80118d0:	2200      	movs	r2, #0
 80118d2:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80118d4:	88fb      	ldrh	r3, [r7, #6]
 80118d6:	461a      	mov	r2, r3
 80118d8:	68b9      	ldr	r1, [r7, #8]
 80118da:	68f8      	ldr	r0, [r7, #12]
 80118dc:	f7ff fc36 	bl	801114c <UART_Start_Receive_DMA>
 80118e0:	4603      	mov	r3, r0
 80118e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80118e6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80118ea:	2b00      	cmp	r3, #0
 80118ec:	d124      	bne.n	8011938 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80118ee:	68fb      	ldr	r3, [r7, #12]
 80118f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80118f2:	2b01      	cmp	r3, #1
 80118f4:	d11d      	bne.n	8011932 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80118f6:	68fb      	ldr	r3, [r7, #12]
 80118f8:	681b      	ldr	r3, [r3, #0]
 80118fa:	2210      	movs	r2, #16
 80118fc:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80118fe:	68fb      	ldr	r3, [r7, #12]
 8011900:	681b      	ldr	r3, [r3, #0]
 8011902:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011904:	69bb      	ldr	r3, [r7, #24]
 8011906:	e853 3f00 	ldrex	r3, [r3]
 801190a:	617b      	str	r3, [r7, #20]
   return(result);
 801190c:	697b      	ldr	r3, [r7, #20]
 801190e:	f043 0310 	orr.w	r3, r3, #16
 8011912:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011914:	68fb      	ldr	r3, [r7, #12]
 8011916:	681b      	ldr	r3, [r3, #0]
 8011918:	461a      	mov	r2, r3
 801191a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801191c:	627b      	str	r3, [r7, #36]	@ 0x24
 801191e:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011920:	6a39      	ldr	r1, [r7, #32]
 8011922:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011924:	e841 2300 	strex	r3, r2, [r1]
 8011928:	61fb      	str	r3, [r7, #28]
   return(result);
 801192a:	69fb      	ldr	r3, [r7, #28]
 801192c:	2b00      	cmp	r3, #0
 801192e:	d1e6      	bne.n	80118fe <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8011930:	e002      	b.n	8011938 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8011932:	2301      	movs	r3, #1
 8011934:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8011938:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801193c:	e000      	b.n	8011940 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 801193e:	2302      	movs	r3, #2
  }
}
 8011940:	4618      	mov	r0, r3
 8011942:	3730      	adds	r7, #48	@ 0x30
 8011944:	46bd      	mov	sp, r7
 8011946:	bd80      	pop	{r7, pc}

08011948 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011948:	b480      	push	{r7}
 801194a:	b085      	sub	sp, #20
 801194c:	af00      	add	r7, sp, #0
 801194e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011954:	2b00      	cmp	r3, #0
 8011956:	d108      	bne.n	801196a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	2201      	movs	r2, #1
 801195c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	2201      	movs	r2, #1
 8011964:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011968:	e031      	b.n	80119ce <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801196a:	2310      	movs	r3, #16
 801196c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801196e:	2310      	movs	r3, #16
 8011970:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	681b      	ldr	r3, [r3, #0]
 8011976:	689b      	ldr	r3, [r3, #8]
 8011978:	0e5b      	lsrs	r3, r3, #25
 801197a:	b2db      	uxtb	r3, r3
 801197c:	f003 0307 	and.w	r3, r3, #7
 8011980:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	681b      	ldr	r3, [r3, #0]
 8011986:	689b      	ldr	r3, [r3, #8]
 8011988:	0f5b      	lsrs	r3, r3, #29
 801198a:	b2db      	uxtb	r3, r3
 801198c:	f003 0307 	and.w	r3, r3, #7
 8011990:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011992:	7bbb      	ldrb	r3, [r7, #14]
 8011994:	7b3a      	ldrb	r2, [r7, #12]
 8011996:	4911      	ldr	r1, [pc, #68]	@ (80119dc <UARTEx_SetNbDataToProcess+0x94>)
 8011998:	5c8a      	ldrb	r2, [r1, r2]
 801199a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801199e:	7b3a      	ldrb	r2, [r7, #12]
 80119a0:	490f      	ldr	r1, [pc, #60]	@ (80119e0 <UARTEx_SetNbDataToProcess+0x98>)
 80119a2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80119a4:	fb93 f3f2 	sdiv	r3, r3, r2
 80119a8:	b29a      	uxth	r2, r3
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80119b0:	7bfb      	ldrb	r3, [r7, #15]
 80119b2:	7b7a      	ldrb	r2, [r7, #13]
 80119b4:	4909      	ldr	r1, [pc, #36]	@ (80119dc <UARTEx_SetNbDataToProcess+0x94>)
 80119b6:	5c8a      	ldrb	r2, [r1, r2]
 80119b8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80119bc:	7b7a      	ldrb	r2, [r7, #13]
 80119be:	4908      	ldr	r1, [pc, #32]	@ (80119e0 <UARTEx_SetNbDataToProcess+0x98>)
 80119c0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80119c2:	fb93 f3f2 	sdiv	r3, r3, r2
 80119c6:	b29a      	uxth	r2, r3
 80119c8:	687b      	ldr	r3, [r7, #4]
 80119ca:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80119ce:	bf00      	nop
 80119d0:	3714      	adds	r7, #20
 80119d2:	46bd      	mov	sp, r7
 80119d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119d8:	4770      	bx	lr
 80119da:	bf00      	nop
 80119dc:	08016ce0 	.word	0x08016ce0
 80119e0:	08016ce8 	.word	0x08016ce8

080119e4 <__cvt>:
 80119e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80119e6:	ed2d 8b02 	vpush	{d8}
 80119ea:	eeb0 8b40 	vmov.f64	d8, d0
 80119ee:	b085      	sub	sp, #20
 80119f0:	4617      	mov	r7, r2
 80119f2:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80119f4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80119f6:	ee18 2a90 	vmov	r2, s17
 80119fa:	f025 0520 	bic.w	r5, r5, #32
 80119fe:	2a00      	cmp	r2, #0
 8011a00:	bfb6      	itet	lt
 8011a02:	222d      	movlt	r2, #45	@ 0x2d
 8011a04:	2200      	movge	r2, #0
 8011a06:	eeb1 8b40 	vneglt.f64	d8, d0
 8011a0a:	2d46      	cmp	r5, #70	@ 0x46
 8011a0c:	460c      	mov	r4, r1
 8011a0e:	701a      	strb	r2, [r3, #0]
 8011a10:	d004      	beq.n	8011a1c <__cvt+0x38>
 8011a12:	2d45      	cmp	r5, #69	@ 0x45
 8011a14:	d100      	bne.n	8011a18 <__cvt+0x34>
 8011a16:	3401      	adds	r4, #1
 8011a18:	2102      	movs	r1, #2
 8011a1a:	e000      	b.n	8011a1e <__cvt+0x3a>
 8011a1c:	2103      	movs	r1, #3
 8011a1e:	ab03      	add	r3, sp, #12
 8011a20:	9301      	str	r3, [sp, #4]
 8011a22:	ab02      	add	r3, sp, #8
 8011a24:	9300      	str	r3, [sp, #0]
 8011a26:	4622      	mov	r2, r4
 8011a28:	4633      	mov	r3, r6
 8011a2a:	eeb0 0b48 	vmov.f64	d0, d8
 8011a2e:	f001 f99b 	bl	8012d68 <_dtoa_r>
 8011a32:	2d47      	cmp	r5, #71	@ 0x47
 8011a34:	d114      	bne.n	8011a60 <__cvt+0x7c>
 8011a36:	07fb      	lsls	r3, r7, #31
 8011a38:	d50a      	bpl.n	8011a50 <__cvt+0x6c>
 8011a3a:	1902      	adds	r2, r0, r4
 8011a3c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011a40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a44:	bf08      	it	eq
 8011a46:	9203      	streq	r2, [sp, #12]
 8011a48:	2130      	movs	r1, #48	@ 0x30
 8011a4a:	9b03      	ldr	r3, [sp, #12]
 8011a4c:	4293      	cmp	r3, r2
 8011a4e:	d319      	bcc.n	8011a84 <__cvt+0xa0>
 8011a50:	9b03      	ldr	r3, [sp, #12]
 8011a52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011a54:	1a1b      	subs	r3, r3, r0
 8011a56:	6013      	str	r3, [r2, #0]
 8011a58:	b005      	add	sp, #20
 8011a5a:	ecbd 8b02 	vpop	{d8}
 8011a5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011a60:	2d46      	cmp	r5, #70	@ 0x46
 8011a62:	eb00 0204 	add.w	r2, r0, r4
 8011a66:	d1e9      	bne.n	8011a3c <__cvt+0x58>
 8011a68:	7803      	ldrb	r3, [r0, #0]
 8011a6a:	2b30      	cmp	r3, #48	@ 0x30
 8011a6c:	d107      	bne.n	8011a7e <__cvt+0x9a>
 8011a6e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8011a72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011a76:	bf1c      	itt	ne
 8011a78:	f1c4 0401 	rsbne	r4, r4, #1
 8011a7c:	6034      	strne	r4, [r6, #0]
 8011a7e:	6833      	ldr	r3, [r6, #0]
 8011a80:	441a      	add	r2, r3
 8011a82:	e7db      	b.n	8011a3c <__cvt+0x58>
 8011a84:	1c5c      	adds	r4, r3, #1
 8011a86:	9403      	str	r4, [sp, #12]
 8011a88:	7019      	strb	r1, [r3, #0]
 8011a8a:	e7de      	b.n	8011a4a <__cvt+0x66>

08011a8c <__exponent>:
 8011a8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011a8e:	2900      	cmp	r1, #0
 8011a90:	bfba      	itte	lt
 8011a92:	4249      	neglt	r1, r1
 8011a94:	232d      	movlt	r3, #45	@ 0x2d
 8011a96:	232b      	movge	r3, #43	@ 0x2b
 8011a98:	2909      	cmp	r1, #9
 8011a9a:	7002      	strb	r2, [r0, #0]
 8011a9c:	7043      	strb	r3, [r0, #1]
 8011a9e:	dd29      	ble.n	8011af4 <__exponent+0x68>
 8011aa0:	f10d 0307 	add.w	r3, sp, #7
 8011aa4:	461d      	mov	r5, r3
 8011aa6:	270a      	movs	r7, #10
 8011aa8:	461a      	mov	r2, r3
 8011aaa:	fbb1 f6f7 	udiv	r6, r1, r7
 8011aae:	fb07 1416 	mls	r4, r7, r6, r1
 8011ab2:	3430      	adds	r4, #48	@ 0x30
 8011ab4:	f802 4c01 	strb.w	r4, [r2, #-1]
 8011ab8:	460c      	mov	r4, r1
 8011aba:	2c63      	cmp	r4, #99	@ 0x63
 8011abc:	f103 33ff 	add.w	r3, r3, #4294967295
 8011ac0:	4631      	mov	r1, r6
 8011ac2:	dcf1      	bgt.n	8011aa8 <__exponent+0x1c>
 8011ac4:	3130      	adds	r1, #48	@ 0x30
 8011ac6:	1e94      	subs	r4, r2, #2
 8011ac8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8011acc:	1c41      	adds	r1, r0, #1
 8011ace:	4623      	mov	r3, r4
 8011ad0:	42ab      	cmp	r3, r5
 8011ad2:	d30a      	bcc.n	8011aea <__exponent+0x5e>
 8011ad4:	f10d 0309 	add.w	r3, sp, #9
 8011ad8:	1a9b      	subs	r3, r3, r2
 8011ada:	42ac      	cmp	r4, r5
 8011adc:	bf88      	it	hi
 8011ade:	2300      	movhi	r3, #0
 8011ae0:	3302      	adds	r3, #2
 8011ae2:	4403      	add	r3, r0
 8011ae4:	1a18      	subs	r0, r3, r0
 8011ae6:	b003      	add	sp, #12
 8011ae8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011aea:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011aee:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011af2:	e7ed      	b.n	8011ad0 <__exponent+0x44>
 8011af4:	2330      	movs	r3, #48	@ 0x30
 8011af6:	3130      	adds	r1, #48	@ 0x30
 8011af8:	7083      	strb	r3, [r0, #2]
 8011afa:	70c1      	strb	r1, [r0, #3]
 8011afc:	1d03      	adds	r3, r0, #4
 8011afe:	e7f1      	b.n	8011ae4 <__exponent+0x58>

08011b00 <_printf_float>:
 8011b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b04:	b08d      	sub	sp, #52	@ 0x34
 8011b06:	460c      	mov	r4, r1
 8011b08:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011b0c:	4616      	mov	r6, r2
 8011b0e:	461f      	mov	r7, r3
 8011b10:	4605      	mov	r5, r0
 8011b12:	f001 f813 	bl	8012b3c <_localeconv_r>
 8011b16:	f8d0 b000 	ldr.w	fp, [r0]
 8011b1a:	4658      	mov	r0, fp
 8011b1c:	f7ee fc30 	bl	8000380 <strlen>
 8011b20:	2300      	movs	r3, #0
 8011b22:	930a      	str	r3, [sp, #40]	@ 0x28
 8011b24:	f8d8 3000 	ldr.w	r3, [r8]
 8011b28:	f894 9018 	ldrb.w	r9, [r4, #24]
 8011b2c:	6822      	ldr	r2, [r4, #0]
 8011b2e:	9005      	str	r0, [sp, #20]
 8011b30:	3307      	adds	r3, #7
 8011b32:	f023 0307 	bic.w	r3, r3, #7
 8011b36:	f103 0108 	add.w	r1, r3, #8
 8011b3a:	f8c8 1000 	str.w	r1, [r8]
 8011b3e:	ed93 0b00 	vldr	d0, [r3]
 8011b42:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8011da0 <_printf_float+0x2a0>
 8011b46:	eeb0 7bc0 	vabs.f64	d7, d0
 8011b4a:	eeb4 7b46 	vcmp.f64	d7, d6
 8011b4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b52:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8011b56:	dd24      	ble.n	8011ba2 <_printf_float+0xa2>
 8011b58:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011b60:	d502      	bpl.n	8011b68 <_printf_float+0x68>
 8011b62:	232d      	movs	r3, #45	@ 0x2d
 8011b64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011b68:	498f      	ldr	r1, [pc, #572]	@ (8011da8 <_printf_float+0x2a8>)
 8011b6a:	4b90      	ldr	r3, [pc, #576]	@ (8011dac <_printf_float+0x2ac>)
 8011b6c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8011b70:	bf8c      	ite	hi
 8011b72:	4688      	movhi	r8, r1
 8011b74:	4698      	movls	r8, r3
 8011b76:	f022 0204 	bic.w	r2, r2, #4
 8011b7a:	2303      	movs	r3, #3
 8011b7c:	6123      	str	r3, [r4, #16]
 8011b7e:	6022      	str	r2, [r4, #0]
 8011b80:	f04f 0a00 	mov.w	sl, #0
 8011b84:	9700      	str	r7, [sp, #0]
 8011b86:	4633      	mov	r3, r6
 8011b88:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011b8a:	4621      	mov	r1, r4
 8011b8c:	4628      	mov	r0, r5
 8011b8e:	f000 f9d1 	bl	8011f34 <_printf_common>
 8011b92:	3001      	adds	r0, #1
 8011b94:	f040 8089 	bne.w	8011caa <_printf_float+0x1aa>
 8011b98:	f04f 30ff 	mov.w	r0, #4294967295
 8011b9c:	b00d      	add	sp, #52	@ 0x34
 8011b9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ba2:	eeb4 0b40 	vcmp.f64	d0, d0
 8011ba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011baa:	d709      	bvc.n	8011bc0 <_printf_float+0xc0>
 8011bac:	ee10 3a90 	vmov	r3, s1
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	bfbc      	itt	lt
 8011bb4:	232d      	movlt	r3, #45	@ 0x2d
 8011bb6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8011bba:	497d      	ldr	r1, [pc, #500]	@ (8011db0 <_printf_float+0x2b0>)
 8011bbc:	4b7d      	ldr	r3, [pc, #500]	@ (8011db4 <_printf_float+0x2b4>)
 8011bbe:	e7d5      	b.n	8011b6c <_printf_float+0x6c>
 8011bc0:	6863      	ldr	r3, [r4, #4]
 8011bc2:	1c59      	adds	r1, r3, #1
 8011bc4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8011bc8:	d139      	bne.n	8011c3e <_printf_float+0x13e>
 8011bca:	2306      	movs	r3, #6
 8011bcc:	6063      	str	r3, [r4, #4]
 8011bce:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8011bd2:	2300      	movs	r3, #0
 8011bd4:	6022      	str	r2, [r4, #0]
 8011bd6:	9303      	str	r3, [sp, #12]
 8011bd8:	ab0a      	add	r3, sp, #40	@ 0x28
 8011bda:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8011bde:	ab09      	add	r3, sp, #36	@ 0x24
 8011be0:	9300      	str	r3, [sp, #0]
 8011be2:	6861      	ldr	r1, [r4, #4]
 8011be4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8011be8:	4628      	mov	r0, r5
 8011bea:	f7ff fefb 	bl	80119e4 <__cvt>
 8011bee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8011bf2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011bf4:	4680      	mov	r8, r0
 8011bf6:	d129      	bne.n	8011c4c <_printf_float+0x14c>
 8011bf8:	1cc8      	adds	r0, r1, #3
 8011bfa:	db02      	blt.n	8011c02 <_printf_float+0x102>
 8011bfc:	6863      	ldr	r3, [r4, #4]
 8011bfe:	4299      	cmp	r1, r3
 8011c00:	dd41      	ble.n	8011c86 <_printf_float+0x186>
 8011c02:	f1a9 0902 	sub.w	r9, r9, #2
 8011c06:	fa5f f989 	uxtb.w	r9, r9
 8011c0a:	3901      	subs	r1, #1
 8011c0c:	464a      	mov	r2, r9
 8011c0e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011c12:	9109      	str	r1, [sp, #36]	@ 0x24
 8011c14:	f7ff ff3a 	bl	8011a8c <__exponent>
 8011c18:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011c1a:	1813      	adds	r3, r2, r0
 8011c1c:	2a01      	cmp	r2, #1
 8011c1e:	4682      	mov	sl, r0
 8011c20:	6123      	str	r3, [r4, #16]
 8011c22:	dc02      	bgt.n	8011c2a <_printf_float+0x12a>
 8011c24:	6822      	ldr	r2, [r4, #0]
 8011c26:	07d2      	lsls	r2, r2, #31
 8011c28:	d501      	bpl.n	8011c2e <_printf_float+0x12e>
 8011c2a:	3301      	adds	r3, #1
 8011c2c:	6123      	str	r3, [r4, #16]
 8011c2e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011c32:	2b00      	cmp	r3, #0
 8011c34:	d0a6      	beq.n	8011b84 <_printf_float+0x84>
 8011c36:	232d      	movs	r3, #45	@ 0x2d
 8011c38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011c3c:	e7a2      	b.n	8011b84 <_printf_float+0x84>
 8011c3e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8011c42:	d1c4      	bne.n	8011bce <_printf_float+0xce>
 8011c44:	2b00      	cmp	r3, #0
 8011c46:	d1c2      	bne.n	8011bce <_printf_float+0xce>
 8011c48:	2301      	movs	r3, #1
 8011c4a:	e7bf      	b.n	8011bcc <_printf_float+0xcc>
 8011c4c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8011c50:	d9db      	bls.n	8011c0a <_printf_float+0x10a>
 8011c52:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8011c56:	d118      	bne.n	8011c8a <_printf_float+0x18a>
 8011c58:	2900      	cmp	r1, #0
 8011c5a:	6863      	ldr	r3, [r4, #4]
 8011c5c:	dd0b      	ble.n	8011c76 <_printf_float+0x176>
 8011c5e:	6121      	str	r1, [r4, #16]
 8011c60:	b913      	cbnz	r3, 8011c68 <_printf_float+0x168>
 8011c62:	6822      	ldr	r2, [r4, #0]
 8011c64:	07d0      	lsls	r0, r2, #31
 8011c66:	d502      	bpl.n	8011c6e <_printf_float+0x16e>
 8011c68:	3301      	adds	r3, #1
 8011c6a:	440b      	add	r3, r1
 8011c6c:	6123      	str	r3, [r4, #16]
 8011c6e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8011c70:	f04f 0a00 	mov.w	sl, #0
 8011c74:	e7db      	b.n	8011c2e <_printf_float+0x12e>
 8011c76:	b913      	cbnz	r3, 8011c7e <_printf_float+0x17e>
 8011c78:	6822      	ldr	r2, [r4, #0]
 8011c7a:	07d2      	lsls	r2, r2, #31
 8011c7c:	d501      	bpl.n	8011c82 <_printf_float+0x182>
 8011c7e:	3302      	adds	r3, #2
 8011c80:	e7f4      	b.n	8011c6c <_printf_float+0x16c>
 8011c82:	2301      	movs	r3, #1
 8011c84:	e7f2      	b.n	8011c6c <_printf_float+0x16c>
 8011c86:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8011c8a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011c8c:	4299      	cmp	r1, r3
 8011c8e:	db05      	blt.n	8011c9c <_printf_float+0x19c>
 8011c90:	6823      	ldr	r3, [r4, #0]
 8011c92:	6121      	str	r1, [r4, #16]
 8011c94:	07d8      	lsls	r0, r3, #31
 8011c96:	d5ea      	bpl.n	8011c6e <_printf_float+0x16e>
 8011c98:	1c4b      	adds	r3, r1, #1
 8011c9a:	e7e7      	b.n	8011c6c <_printf_float+0x16c>
 8011c9c:	2900      	cmp	r1, #0
 8011c9e:	bfd4      	ite	le
 8011ca0:	f1c1 0202 	rsble	r2, r1, #2
 8011ca4:	2201      	movgt	r2, #1
 8011ca6:	4413      	add	r3, r2
 8011ca8:	e7e0      	b.n	8011c6c <_printf_float+0x16c>
 8011caa:	6823      	ldr	r3, [r4, #0]
 8011cac:	055a      	lsls	r2, r3, #21
 8011cae:	d407      	bmi.n	8011cc0 <_printf_float+0x1c0>
 8011cb0:	6923      	ldr	r3, [r4, #16]
 8011cb2:	4642      	mov	r2, r8
 8011cb4:	4631      	mov	r1, r6
 8011cb6:	4628      	mov	r0, r5
 8011cb8:	47b8      	blx	r7
 8011cba:	3001      	adds	r0, #1
 8011cbc:	d12a      	bne.n	8011d14 <_printf_float+0x214>
 8011cbe:	e76b      	b.n	8011b98 <_printf_float+0x98>
 8011cc0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8011cc4:	f240 80e0 	bls.w	8011e88 <_printf_float+0x388>
 8011cc8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8011ccc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011cd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011cd4:	d133      	bne.n	8011d3e <_printf_float+0x23e>
 8011cd6:	4a38      	ldr	r2, [pc, #224]	@ (8011db8 <_printf_float+0x2b8>)
 8011cd8:	2301      	movs	r3, #1
 8011cda:	4631      	mov	r1, r6
 8011cdc:	4628      	mov	r0, r5
 8011cde:	47b8      	blx	r7
 8011ce0:	3001      	adds	r0, #1
 8011ce2:	f43f af59 	beq.w	8011b98 <_printf_float+0x98>
 8011ce6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8011cea:	4543      	cmp	r3, r8
 8011cec:	db02      	blt.n	8011cf4 <_printf_float+0x1f4>
 8011cee:	6823      	ldr	r3, [r4, #0]
 8011cf0:	07d8      	lsls	r0, r3, #31
 8011cf2:	d50f      	bpl.n	8011d14 <_printf_float+0x214>
 8011cf4:	9b05      	ldr	r3, [sp, #20]
 8011cf6:	465a      	mov	r2, fp
 8011cf8:	4631      	mov	r1, r6
 8011cfa:	4628      	mov	r0, r5
 8011cfc:	47b8      	blx	r7
 8011cfe:	3001      	adds	r0, #1
 8011d00:	f43f af4a 	beq.w	8011b98 <_printf_float+0x98>
 8011d04:	f04f 0900 	mov.w	r9, #0
 8011d08:	f108 38ff 	add.w	r8, r8, #4294967295
 8011d0c:	f104 0a1a 	add.w	sl, r4, #26
 8011d10:	45c8      	cmp	r8, r9
 8011d12:	dc09      	bgt.n	8011d28 <_printf_float+0x228>
 8011d14:	6823      	ldr	r3, [r4, #0]
 8011d16:	079b      	lsls	r3, r3, #30
 8011d18:	f100 8107 	bmi.w	8011f2a <_printf_float+0x42a>
 8011d1c:	68e0      	ldr	r0, [r4, #12]
 8011d1e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011d20:	4298      	cmp	r0, r3
 8011d22:	bfb8      	it	lt
 8011d24:	4618      	movlt	r0, r3
 8011d26:	e739      	b.n	8011b9c <_printf_float+0x9c>
 8011d28:	2301      	movs	r3, #1
 8011d2a:	4652      	mov	r2, sl
 8011d2c:	4631      	mov	r1, r6
 8011d2e:	4628      	mov	r0, r5
 8011d30:	47b8      	blx	r7
 8011d32:	3001      	adds	r0, #1
 8011d34:	f43f af30 	beq.w	8011b98 <_printf_float+0x98>
 8011d38:	f109 0901 	add.w	r9, r9, #1
 8011d3c:	e7e8      	b.n	8011d10 <_printf_float+0x210>
 8011d3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	dc3b      	bgt.n	8011dbc <_printf_float+0x2bc>
 8011d44:	4a1c      	ldr	r2, [pc, #112]	@ (8011db8 <_printf_float+0x2b8>)
 8011d46:	2301      	movs	r3, #1
 8011d48:	4631      	mov	r1, r6
 8011d4a:	4628      	mov	r0, r5
 8011d4c:	47b8      	blx	r7
 8011d4e:	3001      	adds	r0, #1
 8011d50:	f43f af22 	beq.w	8011b98 <_printf_float+0x98>
 8011d54:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011d58:	ea59 0303 	orrs.w	r3, r9, r3
 8011d5c:	d102      	bne.n	8011d64 <_printf_float+0x264>
 8011d5e:	6823      	ldr	r3, [r4, #0]
 8011d60:	07d9      	lsls	r1, r3, #31
 8011d62:	d5d7      	bpl.n	8011d14 <_printf_float+0x214>
 8011d64:	9b05      	ldr	r3, [sp, #20]
 8011d66:	465a      	mov	r2, fp
 8011d68:	4631      	mov	r1, r6
 8011d6a:	4628      	mov	r0, r5
 8011d6c:	47b8      	blx	r7
 8011d6e:	3001      	adds	r0, #1
 8011d70:	f43f af12 	beq.w	8011b98 <_printf_float+0x98>
 8011d74:	f04f 0a00 	mov.w	sl, #0
 8011d78:	f104 0b1a 	add.w	fp, r4, #26
 8011d7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011d7e:	425b      	negs	r3, r3
 8011d80:	4553      	cmp	r3, sl
 8011d82:	dc01      	bgt.n	8011d88 <_printf_float+0x288>
 8011d84:	464b      	mov	r3, r9
 8011d86:	e794      	b.n	8011cb2 <_printf_float+0x1b2>
 8011d88:	2301      	movs	r3, #1
 8011d8a:	465a      	mov	r2, fp
 8011d8c:	4631      	mov	r1, r6
 8011d8e:	4628      	mov	r0, r5
 8011d90:	47b8      	blx	r7
 8011d92:	3001      	adds	r0, #1
 8011d94:	f43f af00 	beq.w	8011b98 <_printf_float+0x98>
 8011d98:	f10a 0a01 	add.w	sl, sl, #1
 8011d9c:	e7ee      	b.n	8011d7c <_printf_float+0x27c>
 8011d9e:	bf00      	nop
 8011da0:	ffffffff 	.word	0xffffffff
 8011da4:	7fefffff 	.word	0x7fefffff
 8011da8:	08016cf4 	.word	0x08016cf4
 8011dac:	08016cf0 	.word	0x08016cf0
 8011db0:	08016cfc 	.word	0x08016cfc
 8011db4:	08016cf8 	.word	0x08016cf8
 8011db8:	08016d00 	.word	0x08016d00
 8011dbc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011dbe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011dc2:	4553      	cmp	r3, sl
 8011dc4:	bfa8      	it	ge
 8011dc6:	4653      	movge	r3, sl
 8011dc8:	2b00      	cmp	r3, #0
 8011dca:	4699      	mov	r9, r3
 8011dcc:	dc37      	bgt.n	8011e3e <_printf_float+0x33e>
 8011dce:	2300      	movs	r3, #0
 8011dd0:	9307      	str	r3, [sp, #28]
 8011dd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011dd6:	f104 021a 	add.w	r2, r4, #26
 8011dda:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011ddc:	9907      	ldr	r1, [sp, #28]
 8011dde:	9306      	str	r3, [sp, #24]
 8011de0:	eba3 0309 	sub.w	r3, r3, r9
 8011de4:	428b      	cmp	r3, r1
 8011de6:	dc31      	bgt.n	8011e4c <_printf_float+0x34c>
 8011de8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011dea:	459a      	cmp	sl, r3
 8011dec:	dc3b      	bgt.n	8011e66 <_printf_float+0x366>
 8011dee:	6823      	ldr	r3, [r4, #0]
 8011df0:	07da      	lsls	r2, r3, #31
 8011df2:	d438      	bmi.n	8011e66 <_printf_float+0x366>
 8011df4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011df6:	ebaa 0903 	sub.w	r9, sl, r3
 8011dfa:	9b06      	ldr	r3, [sp, #24]
 8011dfc:	ebaa 0303 	sub.w	r3, sl, r3
 8011e00:	4599      	cmp	r9, r3
 8011e02:	bfa8      	it	ge
 8011e04:	4699      	movge	r9, r3
 8011e06:	f1b9 0f00 	cmp.w	r9, #0
 8011e0a:	dc34      	bgt.n	8011e76 <_printf_float+0x376>
 8011e0c:	f04f 0800 	mov.w	r8, #0
 8011e10:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011e14:	f104 0b1a 	add.w	fp, r4, #26
 8011e18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011e1a:	ebaa 0303 	sub.w	r3, sl, r3
 8011e1e:	eba3 0309 	sub.w	r3, r3, r9
 8011e22:	4543      	cmp	r3, r8
 8011e24:	f77f af76 	ble.w	8011d14 <_printf_float+0x214>
 8011e28:	2301      	movs	r3, #1
 8011e2a:	465a      	mov	r2, fp
 8011e2c:	4631      	mov	r1, r6
 8011e2e:	4628      	mov	r0, r5
 8011e30:	47b8      	blx	r7
 8011e32:	3001      	adds	r0, #1
 8011e34:	f43f aeb0 	beq.w	8011b98 <_printf_float+0x98>
 8011e38:	f108 0801 	add.w	r8, r8, #1
 8011e3c:	e7ec      	b.n	8011e18 <_printf_float+0x318>
 8011e3e:	4642      	mov	r2, r8
 8011e40:	4631      	mov	r1, r6
 8011e42:	4628      	mov	r0, r5
 8011e44:	47b8      	blx	r7
 8011e46:	3001      	adds	r0, #1
 8011e48:	d1c1      	bne.n	8011dce <_printf_float+0x2ce>
 8011e4a:	e6a5      	b.n	8011b98 <_printf_float+0x98>
 8011e4c:	2301      	movs	r3, #1
 8011e4e:	4631      	mov	r1, r6
 8011e50:	4628      	mov	r0, r5
 8011e52:	9206      	str	r2, [sp, #24]
 8011e54:	47b8      	blx	r7
 8011e56:	3001      	adds	r0, #1
 8011e58:	f43f ae9e 	beq.w	8011b98 <_printf_float+0x98>
 8011e5c:	9b07      	ldr	r3, [sp, #28]
 8011e5e:	9a06      	ldr	r2, [sp, #24]
 8011e60:	3301      	adds	r3, #1
 8011e62:	9307      	str	r3, [sp, #28]
 8011e64:	e7b9      	b.n	8011dda <_printf_float+0x2da>
 8011e66:	9b05      	ldr	r3, [sp, #20]
 8011e68:	465a      	mov	r2, fp
 8011e6a:	4631      	mov	r1, r6
 8011e6c:	4628      	mov	r0, r5
 8011e6e:	47b8      	blx	r7
 8011e70:	3001      	adds	r0, #1
 8011e72:	d1bf      	bne.n	8011df4 <_printf_float+0x2f4>
 8011e74:	e690      	b.n	8011b98 <_printf_float+0x98>
 8011e76:	9a06      	ldr	r2, [sp, #24]
 8011e78:	464b      	mov	r3, r9
 8011e7a:	4442      	add	r2, r8
 8011e7c:	4631      	mov	r1, r6
 8011e7e:	4628      	mov	r0, r5
 8011e80:	47b8      	blx	r7
 8011e82:	3001      	adds	r0, #1
 8011e84:	d1c2      	bne.n	8011e0c <_printf_float+0x30c>
 8011e86:	e687      	b.n	8011b98 <_printf_float+0x98>
 8011e88:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8011e8c:	f1b9 0f01 	cmp.w	r9, #1
 8011e90:	dc01      	bgt.n	8011e96 <_printf_float+0x396>
 8011e92:	07db      	lsls	r3, r3, #31
 8011e94:	d536      	bpl.n	8011f04 <_printf_float+0x404>
 8011e96:	2301      	movs	r3, #1
 8011e98:	4642      	mov	r2, r8
 8011e9a:	4631      	mov	r1, r6
 8011e9c:	4628      	mov	r0, r5
 8011e9e:	47b8      	blx	r7
 8011ea0:	3001      	adds	r0, #1
 8011ea2:	f43f ae79 	beq.w	8011b98 <_printf_float+0x98>
 8011ea6:	9b05      	ldr	r3, [sp, #20]
 8011ea8:	465a      	mov	r2, fp
 8011eaa:	4631      	mov	r1, r6
 8011eac:	4628      	mov	r0, r5
 8011eae:	47b8      	blx	r7
 8011eb0:	3001      	adds	r0, #1
 8011eb2:	f43f ae71 	beq.w	8011b98 <_printf_float+0x98>
 8011eb6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8011eba:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011ebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011ec2:	f109 39ff 	add.w	r9, r9, #4294967295
 8011ec6:	d018      	beq.n	8011efa <_printf_float+0x3fa>
 8011ec8:	464b      	mov	r3, r9
 8011eca:	f108 0201 	add.w	r2, r8, #1
 8011ece:	4631      	mov	r1, r6
 8011ed0:	4628      	mov	r0, r5
 8011ed2:	47b8      	blx	r7
 8011ed4:	3001      	adds	r0, #1
 8011ed6:	d10c      	bne.n	8011ef2 <_printf_float+0x3f2>
 8011ed8:	e65e      	b.n	8011b98 <_printf_float+0x98>
 8011eda:	2301      	movs	r3, #1
 8011edc:	465a      	mov	r2, fp
 8011ede:	4631      	mov	r1, r6
 8011ee0:	4628      	mov	r0, r5
 8011ee2:	47b8      	blx	r7
 8011ee4:	3001      	adds	r0, #1
 8011ee6:	f43f ae57 	beq.w	8011b98 <_printf_float+0x98>
 8011eea:	f108 0801 	add.w	r8, r8, #1
 8011eee:	45c8      	cmp	r8, r9
 8011ef0:	dbf3      	blt.n	8011eda <_printf_float+0x3da>
 8011ef2:	4653      	mov	r3, sl
 8011ef4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8011ef8:	e6dc      	b.n	8011cb4 <_printf_float+0x1b4>
 8011efa:	f04f 0800 	mov.w	r8, #0
 8011efe:	f104 0b1a 	add.w	fp, r4, #26
 8011f02:	e7f4      	b.n	8011eee <_printf_float+0x3ee>
 8011f04:	2301      	movs	r3, #1
 8011f06:	4642      	mov	r2, r8
 8011f08:	e7e1      	b.n	8011ece <_printf_float+0x3ce>
 8011f0a:	2301      	movs	r3, #1
 8011f0c:	464a      	mov	r2, r9
 8011f0e:	4631      	mov	r1, r6
 8011f10:	4628      	mov	r0, r5
 8011f12:	47b8      	blx	r7
 8011f14:	3001      	adds	r0, #1
 8011f16:	f43f ae3f 	beq.w	8011b98 <_printf_float+0x98>
 8011f1a:	f108 0801 	add.w	r8, r8, #1
 8011f1e:	68e3      	ldr	r3, [r4, #12]
 8011f20:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011f22:	1a5b      	subs	r3, r3, r1
 8011f24:	4543      	cmp	r3, r8
 8011f26:	dcf0      	bgt.n	8011f0a <_printf_float+0x40a>
 8011f28:	e6f8      	b.n	8011d1c <_printf_float+0x21c>
 8011f2a:	f04f 0800 	mov.w	r8, #0
 8011f2e:	f104 0919 	add.w	r9, r4, #25
 8011f32:	e7f4      	b.n	8011f1e <_printf_float+0x41e>

08011f34 <_printf_common>:
 8011f34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011f38:	4616      	mov	r6, r2
 8011f3a:	4698      	mov	r8, r3
 8011f3c:	688a      	ldr	r2, [r1, #8]
 8011f3e:	690b      	ldr	r3, [r1, #16]
 8011f40:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011f44:	4293      	cmp	r3, r2
 8011f46:	bfb8      	it	lt
 8011f48:	4613      	movlt	r3, r2
 8011f4a:	6033      	str	r3, [r6, #0]
 8011f4c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011f50:	4607      	mov	r7, r0
 8011f52:	460c      	mov	r4, r1
 8011f54:	b10a      	cbz	r2, 8011f5a <_printf_common+0x26>
 8011f56:	3301      	adds	r3, #1
 8011f58:	6033      	str	r3, [r6, #0]
 8011f5a:	6823      	ldr	r3, [r4, #0]
 8011f5c:	0699      	lsls	r1, r3, #26
 8011f5e:	bf42      	ittt	mi
 8011f60:	6833      	ldrmi	r3, [r6, #0]
 8011f62:	3302      	addmi	r3, #2
 8011f64:	6033      	strmi	r3, [r6, #0]
 8011f66:	6825      	ldr	r5, [r4, #0]
 8011f68:	f015 0506 	ands.w	r5, r5, #6
 8011f6c:	d106      	bne.n	8011f7c <_printf_common+0x48>
 8011f6e:	f104 0a19 	add.w	sl, r4, #25
 8011f72:	68e3      	ldr	r3, [r4, #12]
 8011f74:	6832      	ldr	r2, [r6, #0]
 8011f76:	1a9b      	subs	r3, r3, r2
 8011f78:	42ab      	cmp	r3, r5
 8011f7a:	dc26      	bgt.n	8011fca <_printf_common+0x96>
 8011f7c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011f80:	6822      	ldr	r2, [r4, #0]
 8011f82:	3b00      	subs	r3, #0
 8011f84:	bf18      	it	ne
 8011f86:	2301      	movne	r3, #1
 8011f88:	0692      	lsls	r2, r2, #26
 8011f8a:	d42b      	bmi.n	8011fe4 <_printf_common+0xb0>
 8011f8c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011f90:	4641      	mov	r1, r8
 8011f92:	4638      	mov	r0, r7
 8011f94:	47c8      	blx	r9
 8011f96:	3001      	adds	r0, #1
 8011f98:	d01e      	beq.n	8011fd8 <_printf_common+0xa4>
 8011f9a:	6823      	ldr	r3, [r4, #0]
 8011f9c:	6922      	ldr	r2, [r4, #16]
 8011f9e:	f003 0306 	and.w	r3, r3, #6
 8011fa2:	2b04      	cmp	r3, #4
 8011fa4:	bf02      	ittt	eq
 8011fa6:	68e5      	ldreq	r5, [r4, #12]
 8011fa8:	6833      	ldreq	r3, [r6, #0]
 8011faa:	1aed      	subeq	r5, r5, r3
 8011fac:	68a3      	ldr	r3, [r4, #8]
 8011fae:	bf0c      	ite	eq
 8011fb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011fb4:	2500      	movne	r5, #0
 8011fb6:	4293      	cmp	r3, r2
 8011fb8:	bfc4      	itt	gt
 8011fba:	1a9b      	subgt	r3, r3, r2
 8011fbc:	18ed      	addgt	r5, r5, r3
 8011fbe:	2600      	movs	r6, #0
 8011fc0:	341a      	adds	r4, #26
 8011fc2:	42b5      	cmp	r5, r6
 8011fc4:	d11a      	bne.n	8011ffc <_printf_common+0xc8>
 8011fc6:	2000      	movs	r0, #0
 8011fc8:	e008      	b.n	8011fdc <_printf_common+0xa8>
 8011fca:	2301      	movs	r3, #1
 8011fcc:	4652      	mov	r2, sl
 8011fce:	4641      	mov	r1, r8
 8011fd0:	4638      	mov	r0, r7
 8011fd2:	47c8      	blx	r9
 8011fd4:	3001      	adds	r0, #1
 8011fd6:	d103      	bne.n	8011fe0 <_printf_common+0xac>
 8011fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8011fdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011fe0:	3501      	adds	r5, #1
 8011fe2:	e7c6      	b.n	8011f72 <_printf_common+0x3e>
 8011fe4:	18e1      	adds	r1, r4, r3
 8011fe6:	1c5a      	adds	r2, r3, #1
 8011fe8:	2030      	movs	r0, #48	@ 0x30
 8011fea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011fee:	4422      	add	r2, r4
 8011ff0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011ff4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011ff8:	3302      	adds	r3, #2
 8011ffa:	e7c7      	b.n	8011f8c <_printf_common+0x58>
 8011ffc:	2301      	movs	r3, #1
 8011ffe:	4622      	mov	r2, r4
 8012000:	4641      	mov	r1, r8
 8012002:	4638      	mov	r0, r7
 8012004:	47c8      	blx	r9
 8012006:	3001      	adds	r0, #1
 8012008:	d0e6      	beq.n	8011fd8 <_printf_common+0xa4>
 801200a:	3601      	adds	r6, #1
 801200c:	e7d9      	b.n	8011fc2 <_printf_common+0x8e>
	...

08012010 <_printf_i>:
 8012010:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012014:	7e0f      	ldrb	r7, [r1, #24]
 8012016:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012018:	2f78      	cmp	r7, #120	@ 0x78
 801201a:	4691      	mov	r9, r2
 801201c:	4680      	mov	r8, r0
 801201e:	460c      	mov	r4, r1
 8012020:	469a      	mov	sl, r3
 8012022:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012026:	d807      	bhi.n	8012038 <_printf_i+0x28>
 8012028:	2f62      	cmp	r7, #98	@ 0x62
 801202a:	d80a      	bhi.n	8012042 <_printf_i+0x32>
 801202c:	2f00      	cmp	r7, #0
 801202e:	f000 80d1 	beq.w	80121d4 <_printf_i+0x1c4>
 8012032:	2f58      	cmp	r7, #88	@ 0x58
 8012034:	f000 80b8 	beq.w	80121a8 <_printf_i+0x198>
 8012038:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801203c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012040:	e03a      	b.n	80120b8 <_printf_i+0xa8>
 8012042:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012046:	2b15      	cmp	r3, #21
 8012048:	d8f6      	bhi.n	8012038 <_printf_i+0x28>
 801204a:	a101      	add	r1, pc, #4	@ (adr r1, 8012050 <_printf_i+0x40>)
 801204c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012050:	080120a9 	.word	0x080120a9
 8012054:	080120bd 	.word	0x080120bd
 8012058:	08012039 	.word	0x08012039
 801205c:	08012039 	.word	0x08012039
 8012060:	08012039 	.word	0x08012039
 8012064:	08012039 	.word	0x08012039
 8012068:	080120bd 	.word	0x080120bd
 801206c:	08012039 	.word	0x08012039
 8012070:	08012039 	.word	0x08012039
 8012074:	08012039 	.word	0x08012039
 8012078:	08012039 	.word	0x08012039
 801207c:	080121bb 	.word	0x080121bb
 8012080:	080120e7 	.word	0x080120e7
 8012084:	08012175 	.word	0x08012175
 8012088:	08012039 	.word	0x08012039
 801208c:	08012039 	.word	0x08012039
 8012090:	080121dd 	.word	0x080121dd
 8012094:	08012039 	.word	0x08012039
 8012098:	080120e7 	.word	0x080120e7
 801209c:	08012039 	.word	0x08012039
 80120a0:	08012039 	.word	0x08012039
 80120a4:	0801217d 	.word	0x0801217d
 80120a8:	6833      	ldr	r3, [r6, #0]
 80120aa:	1d1a      	adds	r2, r3, #4
 80120ac:	681b      	ldr	r3, [r3, #0]
 80120ae:	6032      	str	r2, [r6, #0]
 80120b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80120b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80120b8:	2301      	movs	r3, #1
 80120ba:	e09c      	b.n	80121f6 <_printf_i+0x1e6>
 80120bc:	6833      	ldr	r3, [r6, #0]
 80120be:	6820      	ldr	r0, [r4, #0]
 80120c0:	1d19      	adds	r1, r3, #4
 80120c2:	6031      	str	r1, [r6, #0]
 80120c4:	0606      	lsls	r6, r0, #24
 80120c6:	d501      	bpl.n	80120cc <_printf_i+0xbc>
 80120c8:	681d      	ldr	r5, [r3, #0]
 80120ca:	e003      	b.n	80120d4 <_printf_i+0xc4>
 80120cc:	0645      	lsls	r5, r0, #25
 80120ce:	d5fb      	bpl.n	80120c8 <_printf_i+0xb8>
 80120d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80120d4:	2d00      	cmp	r5, #0
 80120d6:	da03      	bge.n	80120e0 <_printf_i+0xd0>
 80120d8:	232d      	movs	r3, #45	@ 0x2d
 80120da:	426d      	negs	r5, r5
 80120dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80120e0:	4858      	ldr	r0, [pc, #352]	@ (8012244 <_printf_i+0x234>)
 80120e2:	230a      	movs	r3, #10
 80120e4:	e011      	b.n	801210a <_printf_i+0xfa>
 80120e6:	6821      	ldr	r1, [r4, #0]
 80120e8:	6833      	ldr	r3, [r6, #0]
 80120ea:	0608      	lsls	r0, r1, #24
 80120ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80120f0:	d402      	bmi.n	80120f8 <_printf_i+0xe8>
 80120f2:	0649      	lsls	r1, r1, #25
 80120f4:	bf48      	it	mi
 80120f6:	b2ad      	uxthmi	r5, r5
 80120f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80120fa:	4852      	ldr	r0, [pc, #328]	@ (8012244 <_printf_i+0x234>)
 80120fc:	6033      	str	r3, [r6, #0]
 80120fe:	bf14      	ite	ne
 8012100:	230a      	movne	r3, #10
 8012102:	2308      	moveq	r3, #8
 8012104:	2100      	movs	r1, #0
 8012106:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801210a:	6866      	ldr	r6, [r4, #4]
 801210c:	60a6      	str	r6, [r4, #8]
 801210e:	2e00      	cmp	r6, #0
 8012110:	db05      	blt.n	801211e <_printf_i+0x10e>
 8012112:	6821      	ldr	r1, [r4, #0]
 8012114:	432e      	orrs	r6, r5
 8012116:	f021 0104 	bic.w	r1, r1, #4
 801211a:	6021      	str	r1, [r4, #0]
 801211c:	d04b      	beq.n	80121b6 <_printf_i+0x1a6>
 801211e:	4616      	mov	r6, r2
 8012120:	fbb5 f1f3 	udiv	r1, r5, r3
 8012124:	fb03 5711 	mls	r7, r3, r1, r5
 8012128:	5dc7      	ldrb	r7, [r0, r7]
 801212a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801212e:	462f      	mov	r7, r5
 8012130:	42bb      	cmp	r3, r7
 8012132:	460d      	mov	r5, r1
 8012134:	d9f4      	bls.n	8012120 <_printf_i+0x110>
 8012136:	2b08      	cmp	r3, #8
 8012138:	d10b      	bne.n	8012152 <_printf_i+0x142>
 801213a:	6823      	ldr	r3, [r4, #0]
 801213c:	07df      	lsls	r7, r3, #31
 801213e:	d508      	bpl.n	8012152 <_printf_i+0x142>
 8012140:	6923      	ldr	r3, [r4, #16]
 8012142:	6861      	ldr	r1, [r4, #4]
 8012144:	4299      	cmp	r1, r3
 8012146:	bfde      	ittt	le
 8012148:	2330      	movle	r3, #48	@ 0x30
 801214a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801214e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012152:	1b92      	subs	r2, r2, r6
 8012154:	6122      	str	r2, [r4, #16]
 8012156:	f8cd a000 	str.w	sl, [sp]
 801215a:	464b      	mov	r3, r9
 801215c:	aa03      	add	r2, sp, #12
 801215e:	4621      	mov	r1, r4
 8012160:	4640      	mov	r0, r8
 8012162:	f7ff fee7 	bl	8011f34 <_printf_common>
 8012166:	3001      	adds	r0, #1
 8012168:	d14a      	bne.n	8012200 <_printf_i+0x1f0>
 801216a:	f04f 30ff 	mov.w	r0, #4294967295
 801216e:	b004      	add	sp, #16
 8012170:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012174:	6823      	ldr	r3, [r4, #0]
 8012176:	f043 0320 	orr.w	r3, r3, #32
 801217a:	6023      	str	r3, [r4, #0]
 801217c:	4832      	ldr	r0, [pc, #200]	@ (8012248 <_printf_i+0x238>)
 801217e:	2778      	movs	r7, #120	@ 0x78
 8012180:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012184:	6823      	ldr	r3, [r4, #0]
 8012186:	6831      	ldr	r1, [r6, #0]
 8012188:	061f      	lsls	r7, r3, #24
 801218a:	f851 5b04 	ldr.w	r5, [r1], #4
 801218e:	d402      	bmi.n	8012196 <_printf_i+0x186>
 8012190:	065f      	lsls	r7, r3, #25
 8012192:	bf48      	it	mi
 8012194:	b2ad      	uxthmi	r5, r5
 8012196:	6031      	str	r1, [r6, #0]
 8012198:	07d9      	lsls	r1, r3, #31
 801219a:	bf44      	itt	mi
 801219c:	f043 0320 	orrmi.w	r3, r3, #32
 80121a0:	6023      	strmi	r3, [r4, #0]
 80121a2:	b11d      	cbz	r5, 80121ac <_printf_i+0x19c>
 80121a4:	2310      	movs	r3, #16
 80121a6:	e7ad      	b.n	8012104 <_printf_i+0xf4>
 80121a8:	4826      	ldr	r0, [pc, #152]	@ (8012244 <_printf_i+0x234>)
 80121aa:	e7e9      	b.n	8012180 <_printf_i+0x170>
 80121ac:	6823      	ldr	r3, [r4, #0]
 80121ae:	f023 0320 	bic.w	r3, r3, #32
 80121b2:	6023      	str	r3, [r4, #0]
 80121b4:	e7f6      	b.n	80121a4 <_printf_i+0x194>
 80121b6:	4616      	mov	r6, r2
 80121b8:	e7bd      	b.n	8012136 <_printf_i+0x126>
 80121ba:	6833      	ldr	r3, [r6, #0]
 80121bc:	6825      	ldr	r5, [r4, #0]
 80121be:	6961      	ldr	r1, [r4, #20]
 80121c0:	1d18      	adds	r0, r3, #4
 80121c2:	6030      	str	r0, [r6, #0]
 80121c4:	062e      	lsls	r6, r5, #24
 80121c6:	681b      	ldr	r3, [r3, #0]
 80121c8:	d501      	bpl.n	80121ce <_printf_i+0x1be>
 80121ca:	6019      	str	r1, [r3, #0]
 80121cc:	e002      	b.n	80121d4 <_printf_i+0x1c4>
 80121ce:	0668      	lsls	r0, r5, #25
 80121d0:	d5fb      	bpl.n	80121ca <_printf_i+0x1ba>
 80121d2:	8019      	strh	r1, [r3, #0]
 80121d4:	2300      	movs	r3, #0
 80121d6:	6123      	str	r3, [r4, #16]
 80121d8:	4616      	mov	r6, r2
 80121da:	e7bc      	b.n	8012156 <_printf_i+0x146>
 80121dc:	6833      	ldr	r3, [r6, #0]
 80121de:	1d1a      	adds	r2, r3, #4
 80121e0:	6032      	str	r2, [r6, #0]
 80121e2:	681e      	ldr	r6, [r3, #0]
 80121e4:	6862      	ldr	r2, [r4, #4]
 80121e6:	2100      	movs	r1, #0
 80121e8:	4630      	mov	r0, r6
 80121ea:	f7ee f879 	bl	80002e0 <memchr>
 80121ee:	b108      	cbz	r0, 80121f4 <_printf_i+0x1e4>
 80121f0:	1b80      	subs	r0, r0, r6
 80121f2:	6060      	str	r0, [r4, #4]
 80121f4:	6863      	ldr	r3, [r4, #4]
 80121f6:	6123      	str	r3, [r4, #16]
 80121f8:	2300      	movs	r3, #0
 80121fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80121fe:	e7aa      	b.n	8012156 <_printf_i+0x146>
 8012200:	6923      	ldr	r3, [r4, #16]
 8012202:	4632      	mov	r2, r6
 8012204:	4649      	mov	r1, r9
 8012206:	4640      	mov	r0, r8
 8012208:	47d0      	blx	sl
 801220a:	3001      	adds	r0, #1
 801220c:	d0ad      	beq.n	801216a <_printf_i+0x15a>
 801220e:	6823      	ldr	r3, [r4, #0]
 8012210:	079b      	lsls	r3, r3, #30
 8012212:	d413      	bmi.n	801223c <_printf_i+0x22c>
 8012214:	68e0      	ldr	r0, [r4, #12]
 8012216:	9b03      	ldr	r3, [sp, #12]
 8012218:	4298      	cmp	r0, r3
 801221a:	bfb8      	it	lt
 801221c:	4618      	movlt	r0, r3
 801221e:	e7a6      	b.n	801216e <_printf_i+0x15e>
 8012220:	2301      	movs	r3, #1
 8012222:	4632      	mov	r2, r6
 8012224:	4649      	mov	r1, r9
 8012226:	4640      	mov	r0, r8
 8012228:	47d0      	blx	sl
 801222a:	3001      	adds	r0, #1
 801222c:	d09d      	beq.n	801216a <_printf_i+0x15a>
 801222e:	3501      	adds	r5, #1
 8012230:	68e3      	ldr	r3, [r4, #12]
 8012232:	9903      	ldr	r1, [sp, #12]
 8012234:	1a5b      	subs	r3, r3, r1
 8012236:	42ab      	cmp	r3, r5
 8012238:	dcf2      	bgt.n	8012220 <_printf_i+0x210>
 801223a:	e7eb      	b.n	8012214 <_printf_i+0x204>
 801223c:	2500      	movs	r5, #0
 801223e:	f104 0619 	add.w	r6, r4, #25
 8012242:	e7f5      	b.n	8012230 <_printf_i+0x220>
 8012244:	08016d02 	.word	0x08016d02
 8012248:	08016d13 	.word	0x08016d13

0801224c <_scanf_float>:
 801224c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012250:	b087      	sub	sp, #28
 8012252:	4691      	mov	r9, r2
 8012254:	9303      	str	r3, [sp, #12]
 8012256:	688b      	ldr	r3, [r1, #8]
 8012258:	1e5a      	subs	r2, r3, #1
 801225a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801225e:	bf81      	itttt	hi
 8012260:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8012264:	eb03 0b05 	addhi.w	fp, r3, r5
 8012268:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801226c:	608b      	strhi	r3, [r1, #8]
 801226e:	680b      	ldr	r3, [r1, #0]
 8012270:	460a      	mov	r2, r1
 8012272:	f04f 0500 	mov.w	r5, #0
 8012276:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801227a:	f842 3b1c 	str.w	r3, [r2], #28
 801227e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8012282:	4680      	mov	r8, r0
 8012284:	460c      	mov	r4, r1
 8012286:	bf98      	it	ls
 8012288:	f04f 0b00 	movls.w	fp, #0
 801228c:	9201      	str	r2, [sp, #4]
 801228e:	4616      	mov	r6, r2
 8012290:	46aa      	mov	sl, r5
 8012292:	462f      	mov	r7, r5
 8012294:	9502      	str	r5, [sp, #8]
 8012296:	68a2      	ldr	r2, [r4, #8]
 8012298:	b15a      	cbz	r2, 80122b2 <_scanf_float+0x66>
 801229a:	f8d9 3000 	ldr.w	r3, [r9]
 801229e:	781b      	ldrb	r3, [r3, #0]
 80122a0:	2b4e      	cmp	r3, #78	@ 0x4e
 80122a2:	d863      	bhi.n	801236c <_scanf_float+0x120>
 80122a4:	2b40      	cmp	r3, #64	@ 0x40
 80122a6:	d83b      	bhi.n	8012320 <_scanf_float+0xd4>
 80122a8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80122ac:	b2c8      	uxtb	r0, r1
 80122ae:	280e      	cmp	r0, #14
 80122b0:	d939      	bls.n	8012326 <_scanf_float+0xda>
 80122b2:	b11f      	cbz	r7, 80122bc <_scanf_float+0x70>
 80122b4:	6823      	ldr	r3, [r4, #0]
 80122b6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80122ba:	6023      	str	r3, [r4, #0]
 80122bc:	f10a 3aff 	add.w	sl, sl, #4294967295
 80122c0:	f1ba 0f01 	cmp.w	sl, #1
 80122c4:	f200 8114 	bhi.w	80124f0 <_scanf_float+0x2a4>
 80122c8:	9b01      	ldr	r3, [sp, #4]
 80122ca:	429e      	cmp	r6, r3
 80122cc:	f200 8105 	bhi.w	80124da <_scanf_float+0x28e>
 80122d0:	2001      	movs	r0, #1
 80122d2:	b007      	add	sp, #28
 80122d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80122d8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80122dc:	2a0d      	cmp	r2, #13
 80122de:	d8e8      	bhi.n	80122b2 <_scanf_float+0x66>
 80122e0:	a101      	add	r1, pc, #4	@ (adr r1, 80122e8 <_scanf_float+0x9c>)
 80122e2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80122e6:	bf00      	nop
 80122e8:	08012431 	.word	0x08012431
 80122ec:	080122b3 	.word	0x080122b3
 80122f0:	080122b3 	.word	0x080122b3
 80122f4:	080122b3 	.word	0x080122b3
 80122f8:	0801248d 	.word	0x0801248d
 80122fc:	08012467 	.word	0x08012467
 8012300:	080122b3 	.word	0x080122b3
 8012304:	080122b3 	.word	0x080122b3
 8012308:	0801243f 	.word	0x0801243f
 801230c:	080122b3 	.word	0x080122b3
 8012310:	080122b3 	.word	0x080122b3
 8012314:	080122b3 	.word	0x080122b3
 8012318:	080122b3 	.word	0x080122b3
 801231c:	080123fb 	.word	0x080123fb
 8012320:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8012324:	e7da      	b.n	80122dc <_scanf_float+0x90>
 8012326:	290e      	cmp	r1, #14
 8012328:	d8c3      	bhi.n	80122b2 <_scanf_float+0x66>
 801232a:	a001      	add	r0, pc, #4	@ (adr r0, 8012330 <_scanf_float+0xe4>)
 801232c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8012330:	080123eb 	.word	0x080123eb
 8012334:	080122b3 	.word	0x080122b3
 8012338:	080123eb 	.word	0x080123eb
 801233c:	0801247b 	.word	0x0801247b
 8012340:	080122b3 	.word	0x080122b3
 8012344:	0801238d 	.word	0x0801238d
 8012348:	080123d1 	.word	0x080123d1
 801234c:	080123d1 	.word	0x080123d1
 8012350:	080123d1 	.word	0x080123d1
 8012354:	080123d1 	.word	0x080123d1
 8012358:	080123d1 	.word	0x080123d1
 801235c:	080123d1 	.word	0x080123d1
 8012360:	080123d1 	.word	0x080123d1
 8012364:	080123d1 	.word	0x080123d1
 8012368:	080123d1 	.word	0x080123d1
 801236c:	2b6e      	cmp	r3, #110	@ 0x6e
 801236e:	d809      	bhi.n	8012384 <_scanf_float+0x138>
 8012370:	2b60      	cmp	r3, #96	@ 0x60
 8012372:	d8b1      	bhi.n	80122d8 <_scanf_float+0x8c>
 8012374:	2b54      	cmp	r3, #84	@ 0x54
 8012376:	d07b      	beq.n	8012470 <_scanf_float+0x224>
 8012378:	2b59      	cmp	r3, #89	@ 0x59
 801237a:	d19a      	bne.n	80122b2 <_scanf_float+0x66>
 801237c:	2d07      	cmp	r5, #7
 801237e:	d198      	bne.n	80122b2 <_scanf_float+0x66>
 8012380:	2508      	movs	r5, #8
 8012382:	e02f      	b.n	80123e4 <_scanf_float+0x198>
 8012384:	2b74      	cmp	r3, #116	@ 0x74
 8012386:	d073      	beq.n	8012470 <_scanf_float+0x224>
 8012388:	2b79      	cmp	r3, #121	@ 0x79
 801238a:	e7f6      	b.n	801237a <_scanf_float+0x12e>
 801238c:	6821      	ldr	r1, [r4, #0]
 801238e:	05c8      	lsls	r0, r1, #23
 8012390:	d51e      	bpl.n	80123d0 <_scanf_float+0x184>
 8012392:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8012396:	6021      	str	r1, [r4, #0]
 8012398:	3701      	adds	r7, #1
 801239a:	f1bb 0f00 	cmp.w	fp, #0
 801239e:	d003      	beq.n	80123a8 <_scanf_float+0x15c>
 80123a0:	3201      	adds	r2, #1
 80123a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80123a6:	60a2      	str	r2, [r4, #8]
 80123a8:	68a3      	ldr	r3, [r4, #8]
 80123aa:	3b01      	subs	r3, #1
 80123ac:	60a3      	str	r3, [r4, #8]
 80123ae:	6923      	ldr	r3, [r4, #16]
 80123b0:	3301      	adds	r3, #1
 80123b2:	6123      	str	r3, [r4, #16]
 80123b4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80123b8:	3b01      	subs	r3, #1
 80123ba:	2b00      	cmp	r3, #0
 80123bc:	f8c9 3004 	str.w	r3, [r9, #4]
 80123c0:	f340 8082 	ble.w	80124c8 <_scanf_float+0x27c>
 80123c4:	f8d9 3000 	ldr.w	r3, [r9]
 80123c8:	3301      	adds	r3, #1
 80123ca:	f8c9 3000 	str.w	r3, [r9]
 80123ce:	e762      	b.n	8012296 <_scanf_float+0x4a>
 80123d0:	eb1a 0105 	adds.w	r1, sl, r5
 80123d4:	f47f af6d 	bne.w	80122b2 <_scanf_float+0x66>
 80123d8:	6822      	ldr	r2, [r4, #0]
 80123da:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80123de:	6022      	str	r2, [r4, #0]
 80123e0:	460d      	mov	r5, r1
 80123e2:	468a      	mov	sl, r1
 80123e4:	f806 3b01 	strb.w	r3, [r6], #1
 80123e8:	e7de      	b.n	80123a8 <_scanf_float+0x15c>
 80123ea:	6822      	ldr	r2, [r4, #0]
 80123ec:	0610      	lsls	r0, r2, #24
 80123ee:	f57f af60 	bpl.w	80122b2 <_scanf_float+0x66>
 80123f2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80123f6:	6022      	str	r2, [r4, #0]
 80123f8:	e7f4      	b.n	80123e4 <_scanf_float+0x198>
 80123fa:	f1ba 0f00 	cmp.w	sl, #0
 80123fe:	d10c      	bne.n	801241a <_scanf_float+0x1ce>
 8012400:	b977      	cbnz	r7, 8012420 <_scanf_float+0x1d4>
 8012402:	6822      	ldr	r2, [r4, #0]
 8012404:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8012408:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801240c:	d108      	bne.n	8012420 <_scanf_float+0x1d4>
 801240e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8012412:	6022      	str	r2, [r4, #0]
 8012414:	f04f 0a01 	mov.w	sl, #1
 8012418:	e7e4      	b.n	80123e4 <_scanf_float+0x198>
 801241a:	f1ba 0f02 	cmp.w	sl, #2
 801241e:	d050      	beq.n	80124c2 <_scanf_float+0x276>
 8012420:	2d01      	cmp	r5, #1
 8012422:	d002      	beq.n	801242a <_scanf_float+0x1de>
 8012424:	2d04      	cmp	r5, #4
 8012426:	f47f af44 	bne.w	80122b2 <_scanf_float+0x66>
 801242a:	3501      	adds	r5, #1
 801242c:	b2ed      	uxtb	r5, r5
 801242e:	e7d9      	b.n	80123e4 <_scanf_float+0x198>
 8012430:	f1ba 0f01 	cmp.w	sl, #1
 8012434:	f47f af3d 	bne.w	80122b2 <_scanf_float+0x66>
 8012438:	f04f 0a02 	mov.w	sl, #2
 801243c:	e7d2      	b.n	80123e4 <_scanf_float+0x198>
 801243e:	b975      	cbnz	r5, 801245e <_scanf_float+0x212>
 8012440:	2f00      	cmp	r7, #0
 8012442:	f47f af37 	bne.w	80122b4 <_scanf_float+0x68>
 8012446:	6822      	ldr	r2, [r4, #0]
 8012448:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801244c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8012450:	f040 80fc 	bne.w	801264c <_scanf_float+0x400>
 8012454:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8012458:	6022      	str	r2, [r4, #0]
 801245a:	2501      	movs	r5, #1
 801245c:	e7c2      	b.n	80123e4 <_scanf_float+0x198>
 801245e:	2d03      	cmp	r5, #3
 8012460:	d0e3      	beq.n	801242a <_scanf_float+0x1de>
 8012462:	2d05      	cmp	r5, #5
 8012464:	e7df      	b.n	8012426 <_scanf_float+0x1da>
 8012466:	2d02      	cmp	r5, #2
 8012468:	f47f af23 	bne.w	80122b2 <_scanf_float+0x66>
 801246c:	2503      	movs	r5, #3
 801246e:	e7b9      	b.n	80123e4 <_scanf_float+0x198>
 8012470:	2d06      	cmp	r5, #6
 8012472:	f47f af1e 	bne.w	80122b2 <_scanf_float+0x66>
 8012476:	2507      	movs	r5, #7
 8012478:	e7b4      	b.n	80123e4 <_scanf_float+0x198>
 801247a:	6822      	ldr	r2, [r4, #0]
 801247c:	0591      	lsls	r1, r2, #22
 801247e:	f57f af18 	bpl.w	80122b2 <_scanf_float+0x66>
 8012482:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8012486:	6022      	str	r2, [r4, #0]
 8012488:	9702      	str	r7, [sp, #8]
 801248a:	e7ab      	b.n	80123e4 <_scanf_float+0x198>
 801248c:	6822      	ldr	r2, [r4, #0]
 801248e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8012492:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8012496:	d005      	beq.n	80124a4 <_scanf_float+0x258>
 8012498:	0550      	lsls	r0, r2, #21
 801249a:	f57f af0a 	bpl.w	80122b2 <_scanf_float+0x66>
 801249e:	2f00      	cmp	r7, #0
 80124a0:	f000 80d4 	beq.w	801264c <_scanf_float+0x400>
 80124a4:	0591      	lsls	r1, r2, #22
 80124a6:	bf58      	it	pl
 80124a8:	9902      	ldrpl	r1, [sp, #8]
 80124aa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80124ae:	bf58      	it	pl
 80124b0:	1a79      	subpl	r1, r7, r1
 80124b2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80124b6:	bf58      	it	pl
 80124b8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80124bc:	6022      	str	r2, [r4, #0]
 80124be:	2700      	movs	r7, #0
 80124c0:	e790      	b.n	80123e4 <_scanf_float+0x198>
 80124c2:	f04f 0a03 	mov.w	sl, #3
 80124c6:	e78d      	b.n	80123e4 <_scanf_float+0x198>
 80124c8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80124cc:	4649      	mov	r1, r9
 80124ce:	4640      	mov	r0, r8
 80124d0:	4798      	blx	r3
 80124d2:	2800      	cmp	r0, #0
 80124d4:	f43f aedf 	beq.w	8012296 <_scanf_float+0x4a>
 80124d8:	e6eb      	b.n	80122b2 <_scanf_float+0x66>
 80124da:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80124de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80124e2:	464a      	mov	r2, r9
 80124e4:	4640      	mov	r0, r8
 80124e6:	4798      	blx	r3
 80124e8:	6923      	ldr	r3, [r4, #16]
 80124ea:	3b01      	subs	r3, #1
 80124ec:	6123      	str	r3, [r4, #16]
 80124ee:	e6eb      	b.n	80122c8 <_scanf_float+0x7c>
 80124f0:	1e6b      	subs	r3, r5, #1
 80124f2:	2b06      	cmp	r3, #6
 80124f4:	d824      	bhi.n	8012540 <_scanf_float+0x2f4>
 80124f6:	2d02      	cmp	r5, #2
 80124f8:	d836      	bhi.n	8012568 <_scanf_float+0x31c>
 80124fa:	9b01      	ldr	r3, [sp, #4]
 80124fc:	429e      	cmp	r6, r3
 80124fe:	f67f aee7 	bls.w	80122d0 <_scanf_float+0x84>
 8012502:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012506:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801250a:	464a      	mov	r2, r9
 801250c:	4640      	mov	r0, r8
 801250e:	4798      	blx	r3
 8012510:	6923      	ldr	r3, [r4, #16]
 8012512:	3b01      	subs	r3, #1
 8012514:	6123      	str	r3, [r4, #16]
 8012516:	e7f0      	b.n	80124fa <_scanf_float+0x2ae>
 8012518:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801251c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8012520:	464a      	mov	r2, r9
 8012522:	4640      	mov	r0, r8
 8012524:	4798      	blx	r3
 8012526:	6923      	ldr	r3, [r4, #16]
 8012528:	3b01      	subs	r3, #1
 801252a:	6123      	str	r3, [r4, #16]
 801252c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012530:	fa5f fa8a 	uxtb.w	sl, sl
 8012534:	f1ba 0f02 	cmp.w	sl, #2
 8012538:	d1ee      	bne.n	8012518 <_scanf_float+0x2cc>
 801253a:	3d03      	subs	r5, #3
 801253c:	b2ed      	uxtb	r5, r5
 801253e:	1b76      	subs	r6, r6, r5
 8012540:	6823      	ldr	r3, [r4, #0]
 8012542:	05da      	lsls	r2, r3, #23
 8012544:	d530      	bpl.n	80125a8 <_scanf_float+0x35c>
 8012546:	055b      	lsls	r3, r3, #21
 8012548:	d511      	bpl.n	801256e <_scanf_float+0x322>
 801254a:	9b01      	ldr	r3, [sp, #4]
 801254c:	429e      	cmp	r6, r3
 801254e:	f67f aebf 	bls.w	80122d0 <_scanf_float+0x84>
 8012552:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012556:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801255a:	464a      	mov	r2, r9
 801255c:	4640      	mov	r0, r8
 801255e:	4798      	blx	r3
 8012560:	6923      	ldr	r3, [r4, #16]
 8012562:	3b01      	subs	r3, #1
 8012564:	6123      	str	r3, [r4, #16]
 8012566:	e7f0      	b.n	801254a <_scanf_float+0x2fe>
 8012568:	46aa      	mov	sl, r5
 801256a:	46b3      	mov	fp, r6
 801256c:	e7de      	b.n	801252c <_scanf_float+0x2e0>
 801256e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8012572:	6923      	ldr	r3, [r4, #16]
 8012574:	2965      	cmp	r1, #101	@ 0x65
 8012576:	f103 33ff 	add.w	r3, r3, #4294967295
 801257a:	f106 35ff 	add.w	r5, r6, #4294967295
 801257e:	6123      	str	r3, [r4, #16]
 8012580:	d00c      	beq.n	801259c <_scanf_float+0x350>
 8012582:	2945      	cmp	r1, #69	@ 0x45
 8012584:	d00a      	beq.n	801259c <_scanf_float+0x350>
 8012586:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801258a:	464a      	mov	r2, r9
 801258c:	4640      	mov	r0, r8
 801258e:	4798      	blx	r3
 8012590:	6923      	ldr	r3, [r4, #16]
 8012592:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8012596:	3b01      	subs	r3, #1
 8012598:	1eb5      	subs	r5, r6, #2
 801259a:	6123      	str	r3, [r4, #16]
 801259c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80125a0:	464a      	mov	r2, r9
 80125a2:	4640      	mov	r0, r8
 80125a4:	4798      	blx	r3
 80125a6:	462e      	mov	r6, r5
 80125a8:	6822      	ldr	r2, [r4, #0]
 80125aa:	f012 0210 	ands.w	r2, r2, #16
 80125ae:	d001      	beq.n	80125b4 <_scanf_float+0x368>
 80125b0:	2000      	movs	r0, #0
 80125b2:	e68e      	b.n	80122d2 <_scanf_float+0x86>
 80125b4:	7032      	strb	r2, [r6, #0]
 80125b6:	6823      	ldr	r3, [r4, #0]
 80125b8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80125bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80125c0:	d123      	bne.n	801260a <_scanf_float+0x3be>
 80125c2:	9b02      	ldr	r3, [sp, #8]
 80125c4:	429f      	cmp	r7, r3
 80125c6:	d00a      	beq.n	80125de <_scanf_float+0x392>
 80125c8:	1bda      	subs	r2, r3, r7
 80125ca:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80125ce:	429e      	cmp	r6, r3
 80125d0:	bf28      	it	cs
 80125d2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80125d6:	491e      	ldr	r1, [pc, #120]	@ (8012650 <_scanf_float+0x404>)
 80125d8:	4630      	mov	r0, r6
 80125da:	f000 f9ad 	bl	8012938 <siprintf>
 80125de:	9901      	ldr	r1, [sp, #4]
 80125e0:	2200      	movs	r2, #0
 80125e2:	4640      	mov	r0, r8
 80125e4:	f002 fc7a 	bl	8014edc <_strtod_r>
 80125e8:	9b03      	ldr	r3, [sp, #12]
 80125ea:	6821      	ldr	r1, [r4, #0]
 80125ec:	681b      	ldr	r3, [r3, #0]
 80125ee:	f011 0f02 	tst.w	r1, #2
 80125f2:	f103 0204 	add.w	r2, r3, #4
 80125f6:	d015      	beq.n	8012624 <_scanf_float+0x3d8>
 80125f8:	9903      	ldr	r1, [sp, #12]
 80125fa:	600a      	str	r2, [r1, #0]
 80125fc:	681b      	ldr	r3, [r3, #0]
 80125fe:	ed83 0b00 	vstr	d0, [r3]
 8012602:	68e3      	ldr	r3, [r4, #12]
 8012604:	3301      	adds	r3, #1
 8012606:	60e3      	str	r3, [r4, #12]
 8012608:	e7d2      	b.n	80125b0 <_scanf_float+0x364>
 801260a:	9b04      	ldr	r3, [sp, #16]
 801260c:	2b00      	cmp	r3, #0
 801260e:	d0e6      	beq.n	80125de <_scanf_float+0x392>
 8012610:	9905      	ldr	r1, [sp, #20]
 8012612:	230a      	movs	r3, #10
 8012614:	3101      	adds	r1, #1
 8012616:	4640      	mov	r0, r8
 8012618:	f002 fce0 	bl	8014fdc <_strtol_r>
 801261c:	9b04      	ldr	r3, [sp, #16]
 801261e:	9e05      	ldr	r6, [sp, #20]
 8012620:	1ac2      	subs	r2, r0, r3
 8012622:	e7d2      	b.n	80125ca <_scanf_float+0x37e>
 8012624:	f011 0f04 	tst.w	r1, #4
 8012628:	9903      	ldr	r1, [sp, #12]
 801262a:	600a      	str	r2, [r1, #0]
 801262c:	d1e6      	bne.n	80125fc <_scanf_float+0x3b0>
 801262e:	eeb4 0b40 	vcmp.f64	d0, d0
 8012632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012636:	681d      	ldr	r5, [r3, #0]
 8012638:	d705      	bvc.n	8012646 <_scanf_float+0x3fa>
 801263a:	4806      	ldr	r0, [pc, #24]	@ (8012654 <_scanf_float+0x408>)
 801263c:	f000 fb04 	bl	8012c48 <nanf>
 8012640:	ed85 0a00 	vstr	s0, [r5]
 8012644:	e7dd      	b.n	8012602 <_scanf_float+0x3b6>
 8012646:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801264a:	e7f9      	b.n	8012640 <_scanf_float+0x3f4>
 801264c:	2700      	movs	r7, #0
 801264e:	e635      	b.n	80122bc <_scanf_float+0x70>
 8012650:	08016d24 	.word	0x08016d24
 8012654:	08016e65 	.word	0x08016e65

08012658 <std>:
 8012658:	2300      	movs	r3, #0
 801265a:	b510      	push	{r4, lr}
 801265c:	4604      	mov	r4, r0
 801265e:	e9c0 3300 	strd	r3, r3, [r0]
 8012662:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012666:	6083      	str	r3, [r0, #8]
 8012668:	8181      	strh	r1, [r0, #12]
 801266a:	6643      	str	r3, [r0, #100]	@ 0x64
 801266c:	81c2      	strh	r2, [r0, #14]
 801266e:	6183      	str	r3, [r0, #24]
 8012670:	4619      	mov	r1, r3
 8012672:	2208      	movs	r2, #8
 8012674:	305c      	adds	r0, #92	@ 0x5c
 8012676:	f000 fa59 	bl	8012b2c <memset>
 801267a:	4b0d      	ldr	r3, [pc, #52]	@ (80126b0 <std+0x58>)
 801267c:	6263      	str	r3, [r4, #36]	@ 0x24
 801267e:	4b0d      	ldr	r3, [pc, #52]	@ (80126b4 <std+0x5c>)
 8012680:	62a3      	str	r3, [r4, #40]	@ 0x28
 8012682:	4b0d      	ldr	r3, [pc, #52]	@ (80126b8 <std+0x60>)
 8012684:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8012686:	4b0d      	ldr	r3, [pc, #52]	@ (80126bc <std+0x64>)
 8012688:	6323      	str	r3, [r4, #48]	@ 0x30
 801268a:	4b0d      	ldr	r3, [pc, #52]	@ (80126c0 <std+0x68>)
 801268c:	6224      	str	r4, [r4, #32]
 801268e:	429c      	cmp	r4, r3
 8012690:	d006      	beq.n	80126a0 <std+0x48>
 8012692:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8012696:	4294      	cmp	r4, r2
 8012698:	d002      	beq.n	80126a0 <std+0x48>
 801269a:	33d0      	adds	r3, #208	@ 0xd0
 801269c:	429c      	cmp	r4, r3
 801269e:	d105      	bne.n	80126ac <std+0x54>
 80126a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80126a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80126a8:	f000 babc 	b.w	8012c24 <__retarget_lock_init_recursive>
 80126ac:	bd10      	pop	{r4, pc}
 80126ae:	bf00      	nop
 80126b0:	0801297d 	.word	0x0801297d
 80126b4:	0801299f 	.word	0x0801299f
 80126b8:	080129d7 	.word	0x080129d7
 80126bc:	080129fb 	.word	0x080129fb
 80126c0:	24001554 	.word	0x24001554

080126c4 <stdio_exit_handler>:
 80126c4:	4a02      	ldr	r2, [pc, #8]	@ (80126d0 <stdio_exit_handler+0xc>)
 80126c6:	4903      	ldr	r1, [pc, #12]	@ (80126d4 <stdio_exit_handler+0x10>)
 80126c8:	4803      	ldr	r0, [pc, #12]	@ (80126d8 <stdio_exit_handler+0x14>)
 80126ca:	f000 b869 	b.w	80127a0 <_fwalk_sglue>
 80126ce:	bf00      	nop
 80126d0:	24000040 	.word	0x24000040
 80126d4:	0801561d 	.word	0x0801561d
 80126d8:	24000050 	.word	0x24000050

080126dc <cleanup_stdio>:
 80126dc:	6841      	ldr	r1, [r0, #4]
 80126de:	4b0c      	ldr	r3, [pc, #48]	@ (8012710 <cleanup_stdio+0x34>)
 80126e0:	4299      	cmp	r1, r3
 80126e2:	b510      	push	{r4, lr}
 80126e4:	4604      	mov	r4, r0
 80126e6:	d001      	beq.n	80126ec <cleanup_stdio+0x10>
 80126e8:	f002 ff98 	bl	801561c <_fflush_r>
 80126ec:	68a1      	ldr	r1, [r4, #8]
 80126ee:	4b09      	ldr	r3, [pc, #36]	@ (8012714 <cleanup_stdio+0x38>)
 80126f0:	4299      	cmp	r1, r3
 80126f2:	d002      	beq.n	80126fa <cleanup_stdio+0x1e>
 80126f4:	4620      	mov	r0, r4
 80126f6:	f002 ff91 	bl	801561c <_fflush_r>
 80126fa:	68e1      	ldr	r1, [r4, #12]
 80126fc:	4b06      	ldr	r3, [pc, #24]	@ (8012718 <cleanup_stdio+0x3c>)
 80126fe:	4299      	cmp	r1, r3
 8012700:	d004      	beq.n	801270c <cleanup_stdio+0x30>
 8012702:	4620      	mov	r0, r4
 8012704:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012708:	f002 bf88 	b.w	801561c <_fflush_r>
 801270c:	bd10      	pop	{r4, pc}
 801270e:	bf00      	nop
 8012710:	24001554 	.word	0x24001554
 8012714:	240015bc 	.word	0x240015bc
 8012718:	24001624 	.word	0x24001624

0801271c <global_stdio_init.part.0>:
 801271c:	b510      	push	{r4, lr}
 801271e:	4b0b      	ldr	r3, [pc, #44]	@ (801274c <global_stdio_init.part.0+0x30>)
 8012720:	4c0b      	ldr	r4, [pc, #44]	@ (8012750 <global_stdio_init.part.0+0x34>)
 8012722:	4a0c      	ldr	r2, [pc, #48]	@ (8012754 <global_stdio_init.part.0+0x38>)
 8012724:	601a      	str	r2, [r3, #0]
 8012726:	4620      	mov	r0, r4
 8012728:	2200      	movs	r2, #0
 801272a:	2104      	movs	r1, #4
 801272c:	f7ff ff94 	bl	8012658 <std>
 8012730:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012734:	2201      	movs	r2, #1
 8012736:	2109      	movs	r1, #9
 8012738:	f7ff ff8e 	bl	8012658 <std>
 801273c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012740:	2202      	movs	r2, #2
 8012742:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012746:	2112      	movs	r1, #18
 8012748:	f7ff bf86 	b.w	8012658 <std>
 801274c:	2400168c 	.word	0x2400168c
 8012750:	24001554 	.word	0x24001554
 8012754:	080126c5 	.word	0x080126c5

08012758 <__sfp_lock_acquire>:
 8012758:	4801      	ldr	r0, [pc, #4]	@ (8012760 <__sfp_lock_acquire+0x8>)
 801275a:	f000 ba64 	b.w	8012c26 <__retarget_lock_acquire_recursive>
 801275e:	bf00      	nop
 8012760:	24001695 	.word	0x24001695

08012764 <__sfp_lock_release>:
 8012764:	4801      	ldr	r0, [pc, #4]	@ (801276c <__sfp_lock_release+0x8>)
 8012766:	f000 ba5f 	b.w	8012c28 <__retarget_lock_release_recursive>
 801276a:	bf00      	nop
 801276c:	24001695 	.word	0x24001695

08012770 <__sinit>:
 8012770:	b510      	push	{r4, lr}
 8012772:	4604      	mov	r4, r0
 8012774:	f7ff fff0 	bl	8012758 <__sfp_lock_acquire>
 8012778:	6a23      	ldr	r3, [r4, #32]
 801277a:	b11b      	cbz	r3, 8012784 <__sinit+0x14>
 801277c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012780:	f7ff bff0 	b.w	8012764 <__sfp_lock_release>
 8012784:	4b04      	ldr	r3, [pc, #16]	@ (8012798 <__sinit+0x28>)
 8012786:	6223      	str	r3, [r4, #32]
 8012788:	4b04      	ldr	r3, [pc, #16]	@ (801279c <__sinit+0x2c>)
 801278a:	681b      	ldr	r3, [r3, #0]
 801278c:	2b00      	cmp	r3, #0
 801278e:	d1f5      	bne.n	801277c <__sinit+0xc>
 8012790:	f7ff ffc4 	bl	801271c <global_stdio_init.part.0>
 8012794:	e7f2      	b.n	801277c <__sinit+0xc>
 8012796:	bf00      	nop
 8012798:	080126dd 	.word	0x080126dd
 801279c:	2400168c 	.word	0x2400168c

080127a0 <_fwalk_sglue>:
 80127a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80127a4:	4607      	mov	r7, r0
 80127a6:	4688      	mov	r8, r1
 80127a8:	4614      	mov	r4, r2
 80127aa:	2600      	movs	r6, #0
 80127ac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80127b0:	f1b9 0901 	subs.w	r9, r9, #1
 80127b4:	d505      	bpl.n	80127c2 <_fwalk_sglue+0x22>
 80127b6:	6824      	ldr	r4, [r4, #0]
 80127b8:	2c00      	cmp	r4, #0
 80127ba:	d1f7      	bne.n	80127ac <_fwalk_sglue+0xc>
 80127bc:	4630      	mov	r0, r6
 80127be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80127c2:	89ab      	ldrh	r3, [r5, #12]
 80127c4:	2b01      	cmp	r3, #1
 80127c6:	d907      	bls.n	80127d8 <_fwalk_sglue+0x38>
 80127c8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80127cc:	3301      	adds	r3, #1
 80127ce:	d003      	beq.n	80127d8 <_fwalk_sglue+0x38>
 80127d0:	4629      	mov	r1, r5
 80127d2:	4638      	mov	r0, r7
 80127d4:	47c0      	blx	r8
 80127d6:	4306      	orrs	r6, r0
 80127d8:	3568      	adds	r5, #104	@ 0x68
 80127da:	e7e9      	b.n	80127b0 <_fwalk_sglue+0x10>

080127dc <iprintf>:
 80127dc:	b40f      	push	{r0, r1, r2, r3}
 80127de:	b507      	push	{r0, r1, r2, lr}
 80127e0:	4906      	ldr	r1, [pc, #24]	@ (80127fc <iprintf+0x20>)
 80127e2:	ab04      	add	r3, sp, #16
 80127e4:	6808      	ldr	r0, [r1, #0]
 80127e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80127ea:	6881      	ldr	r1, [r0, #8]
 80127ec:	9301      	str	r3, [sp, #4]
 80127ee:	f002 fd79 	bl	80152e4 <_vfiprintf_r>
 80127f2:	b003      	add	sp, #12
 80127f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80127f8:	b004      	add	sp, #16
 80127fa:	4770      	bx	lr
 80127fc:	2400004c 	.word	0x2400004c

08012800 <putchar>:
 8012800:	4b02      	ldr	r3, [pc, #8]	@ (801280c <putchar+0xc>)
 8012802:	4601      	mov	r1, r0
 8012804:	6818      	ldr	r0, [r3, #0]
 8012806:	6882      	ldr	r2, [r0, #8]
 8012808:	f002 bf92 	b.w	8015730 <_putc_r>
 801280c:	2400004c 	.word	0x2400004c

08012810 <_puts_r>:
 8012810:	6a03      	ldr	r3, [r0, #32]
 8012812:	b570      	push	{r4, r5, r6, lr}
 8012814:	6884      	ldr	r4, [r0, #8]
 8012816:	4605      	mov	r5, r0
 8012818:	460e      	mov	r6, r1
 801281a:	b90b      	cbnz	r3, 8012820 <_puts_r+0x10>
 801281c:	f7ff ffa8 	bl	8012770 <__sinit>
 8012820:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012822:	07db      	lsls	r3, r3, #31
 8012824:	d405      	bmi.n	8012832 <_puts_r+0x22>
 8012826:	89a3      	ldrh	r3, [r4, #12]
 8012828:	0598      	lsls	r0, r3, #22
 801282a:	d402      	bmi.n	8012832 <_puts_r+0x22>
 801282c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801282e:	f000 f9fa 	bl	8012c26 <__retarget_lock_acquire_recursive>
 8012832:	89a3      	ldrh	r3, [r4, #12]
 8012834:	0719      	lsls	r1, r3, #28
 8012836:	d502      	bpl.n	801283e <_puts_r+0x2e>
 8012838:	6923      	ldr	r3, [r4, #16]
 801283a:	2b00      	cmp	r3, #0
 801283c:	d135      	bne.n	80128aa <_puts_r+0x9a>
 801283e:	4621      	mov	r1, r4
 8012840:	4628      	mov	r0, r5
 8012842:	f000 f91d 	bl	8012a80 <__swsetup_r>
 8012846:	b380      	cbz	r0, 80128aa <_puts_r+0x9a>
 8012848:	f04f 35ff 	mov.w	r5, #4294967295
 801284c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801284e:	07da      	lsls	r2, r3, #31
 8012850:	d405      	bmi.n	801285e <_puts_r+0x4e>
 8012852:	89a3      	ldrh	r3, [r4, #12]
 8012854:	059b      	lsls	r3, r3, #22
 8012856:	d402      	bmi.n	801285e <_puts_r+0x4e>
 8012858:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801285a:	f000 f9e5 	bl	8012c28 <__retarget_lock_release_recursive>
 801285e:	4628      	mov	r0, r5
 8012860:	bd70      	pop	{r4, r5, r6, pc}
 8012862:	2b00      	cmp	r3, #0
 8012864:	da04      	bge.n	8012870 <_puts_r+0x60>
 8012866:	69a2      	ldr	r2, [r4, #24]
 8012868:	429a      	cmp	r2, r3
 801286a:	dc17      	bgt.n	801289c <_puts_r+0x8c>
 801286c:	290a      	cmp	r1, #10
 801286e:	d015      	beq.n	801289c <_puts_r+0x8c>
 8012870:	6823      	ldr	r3, [r4, #0]
 8012872:	1c5a      	adds	r2, r3, #1
 8012874:	6022      	str	r2, [r4, #0]
 8012876:	7019      	strb	r1, [r3, #0]
 8012878:	68a3      	ldr	r3, [r4, #8]
 801287a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801287e:	3b01      	subs	r3, #1
 8012880:	60a3      	str	r3, [r4, #8]
 8012882:	2900      	cmp	r1, #0
 8012884:	d1ed      	bne.n	8012862 <_puts_r+0x52>
 8012886:	2b00      	cmp	r3, #0
 8012888:	da11      	bge.n	80128ae <_puts_r+0x9e>
 801288a:	4622      	mov	r2, r4
 801288c:	210a      	movs	r1, #10
 801288e:	4628      	mov	r0, r5
 8012890:	f000 f8b7 	bl	8012a02 <__swbuf_r>
 8012894:	3001      	adds	r0, #1
 8012896:	d0d7      	beq.n	8012848 <_puts_r+0x38>
 8012898:	250a      	movs	r5, #10
 801289a:	e7d7      	b.n	801284c <_puts_r+0x3c>
 801289c:	4622      	mov	r2, r4
 801289e:	4628      	mov	r0, r5
 80128a0:	f000 f8af 	bl	8012a02 <__swbuf_r>
 80128a4:	3001      	adds	r0, #1
 80128a6:	d1e7      	bne.n	8012878 <_puts_r+0x68>
 80128a8:	e7ce      	b.n	8012848 <_puts_r+0x38>
 80128aa:	3e01      	subs	r6, #1
 80128ac:	e7e4      	b.n	8012878 <_puts_r+0x68>
 80128ae:	6823      	ldr	r3, [r4, #0]
 80128b0:	1c5a      	adds	r2, r3, #1
 80128b2:	6022      	str	r2, [r4, #0]
 80128b4:	220a      	movs	r2, #10
 80128b6:	701a      	strb	r2, [r3, #0]
 80128b8:	e7ee      	b.n	8012898 <_puts_r+0x88>
	...

080128bc <puts>:
 80128bc:	4b02      	ldr	r3, [pc, #8]	@ (80128c8 <puts+0xc>)
 80128be:	4601      	mov	r1, r0
 80128c0:	6818      	ldr	r0, [r3, #0]
 80128c2:	f7ff bfa5 	b.w	8012810 <_puts_r>
 80128c6:	bf00      	nop
 80128c8:	2400004c 	.word	0x2400004c

080128cc <sniprintf>:
 80128cc:	b40c      	push	{r2, r3}
 80128ce:	b530      	push	{r4, r5, lr}
 80128d0:	4b18      	ldr	r3, [pc, #96]	@ (8012934 <sniprintf+0x68>)
 80128d2:	1e0c      	subs	r4, r1, #0
 80128d4:	681d      	ldr	r5, [r3, #0]
 80128d6:	b09d      	sub	sp, #116	@ 0x74
 80128d8:	da08      	bge.n	80128ec <sniprintf+0x20>
 80128da:	238b      	movs	r3, #139	@ 0x8b
 80128dc:	602b      	str	r3, [r5, #0]
 80128de:	f04f 30ff 	mov.w	r0, #4294967295
 80128e2:	b01d      	add	sp, #116	@ 0x74
 80128e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80128e8:	b002      	add	sp, #8
 80128ea:	4770      	bx	lr
 80128ec:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80128f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80128f4:	f04f 0300 	mov.w	r3, #0
 80128f8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80128fa:	bf14      	ite	ne
 80128fc:	f104 33ff 	addne.w	r3, r4, #4294967295
 8012900:	4623      	moveq	r3, r4
 8012902:	9304      	str	r3, [sp, #16]
 8012904:	9307      	str	r3, [sp, #28]
 8012906:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801290a:	9002      	str	r0, [sp, #8]
 801290c:	9006      	str	r0, [sp, #24]
 801290e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8012912:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8012914:	ab21      	add	r3, sp, #132	@ 0x84
 8012916:	a902      	add	r1, sp, #8
 8012918:	4628      	mov	r0, r5
 801291a:	9301      	str	r3, [sp, #4]
 801291c:	f002 fbbc 	bl	8015098 <_svfiprintf_r>
 8012920:	1c43      	adds	r3, r0, #1
 8012922:	bfbc      	itt	lt
 8012924:	238b      	movlt	r3, #139	@ 0x8b
 8012926:	602b      	strlt	r3, [r5, #0]
 8012928:	2c00      	cmp	r4, #0
 801292a:	d0da      	beq.n	80128e2 <sniprintf+0x16>
 801292c:	9b02      	ldr	r3, [sp, #8]
 801292e:	2200      	movs	r2, #0
 8012930:	701a      	strb	r2, [r3, #0]
 8012932:	e7d6      	b.n	80128e2 <sniprintf+0x16>
 8012934:	2400004c 	.word	0x2400004c

08012938 <siprintf>:
 8012938:	b40e      	push	{r1, r2, r3}
 801293a:	b510      	push	{r4, lr}
 801293c:	b09d      	sub	sp, #116	@ 0x74
 801293e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8012940:	9002      	str	r0, [sp, #8]
 8012942:	9006      	str	r0, [sp, #24]
 8012944:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012948:	480a      	ldr	r0, [pc, #40]	@ (8012974 <siprintf+0x3c>)
 801294a:	9107      	str	r1, [sp, #28]
 801294c:	9104      	str	r1, [sp, #16]
 801294e:	490a      	ldr	r1, [pc, #40]	@ (8012978 <siprintf+0x40>)
 8012950:	f853 2b04 	ldr.w	r2, [r3], #4
 8012954:	9105      	str	r1, [sp, #20]
 8012956:	2400      	movs	r4, #0
 8012958:	a902      	add	r1, sp, #8
 801295a:	6800      	ldr	r0, [r0, #0]
 801295c:	9301      	str	r3, [sp, #4]
 801295e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8012960:	f002 fb9a 	bl	8015098 <_svfiprintf_r>
 8012964:	9b02      	ldr	r3, [sp, #8]
 8012966:	701c      	strb	r4, [r3, #0]
 8012968:	b01d      	add	sp, #116	@ 0x74
 801296a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801296e:	b003      	add	sp, #12
 8012970:	4770      	bx	lr
 8012972:	bf00      	nop
 8012974:	2400004c 	.word	0x2400004c
 8012978:	ffff0208 	.word	0xffff0208

0801297c <__sread>:
 801297c:	b510      	push	{r4, lr}
 801297e:	460c      	mov	r4, r1
 8012980:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012984:	f000 f900 	bl	8012b88 <_read_r>
 8012988:	2800      	cmp	r0, #0
 801298a:	bfab      	itete	ge
 801298c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801298e:	89a3      	ldrhlt	r3, [r4, #12]
 8012990:	181b      	addge	r3, r3, r0
 8012992:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012996:	bfac      	ite	ge
 8012998:	6563      	strge	r3, [r4, #84]	@ 0x54
 801299a:	81a3      	strhlt	r3, [r4, #12]
 801299c:	bd10      	pop	{r4, pc}

0801299e <__swrite>:
 801299e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80129a2:	461f      	mov	r7, r3
 80129a4:	898b      	ldrh	r3, [r1, #12]
 80129a6:	05db      	lsls	r3, r3, #23
 80129a8:	4605      	mov	r5, r0
 80129aa:	460c      	mov	r4, r1
 80129ac:	4616      	mov	r6, r2
 80129ae:	d505      	bpl.n	80129bc <__swrite+0x1e>
 80129b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80129b4:	2302      	movs	r3, #2
 80129b6:	2200      	movs	r2, #0
 80129b8:	f000 f8d4 	bl	8012b64 <_lseek_r>
 80129bc:	89a3      	ldrh	r3, [r4, #12]
 80129be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80129c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80129c6:	81a3      	strh	r3, [r4, #12]
 80129c8:	4632      	mov	r2, r6
 80129ca:	463b      	mov	r3, r7
 80129cc:	4628      	mov	r0, r5
 80129ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80129d2:	f000 b8eb 	b.w	8012bac <_write_r>

080129d6 <__sseek>:
 80129d6:	b510      	push	{r4, lr}
 80129d8:	460c      	mov	r4, r1
 80129da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80129de:	f000 f8c1 	bl	8012b64 <_lseek_r>
 80129e2:	1c43      	adds	r3, r0, #1
 80129e4:	89a3      	ldrh	r3, [r4, #12]
 80129e6:	bf15      	itete	ne
 80129e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80129ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80129ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80129f2:	81a3      	strheq	r3, [r4, #12]
 80129f4:	bf18      	it	ne
 80129f6:	81a3      	strhne	r3, [r4, #12]
 80129f8:	bd10      	pop	{r4, pc}

080129fa <__sclose>:
 80129fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80129fe:	f000 b8a1 	b.w	8012b44 <_close_r>

08012a02 <__swbuf_r>:
 8012a02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a04:	460e      	mov	r6, r1
 8012a06:	4614      	mov	r4, r2
 8012a08:	4605      	mov	r5, r0
 8012a0a:	b118      	cbz	r0, 8012a14 <__swbuf_r+0x12>
 8012a0c:	6a03      	ldr	r3, [r0, #32]
 8012a0e:	b90b      	cbnz	r3, 8012a14 <__swbuf_r+0x12>
 8012a10:	f7ff feae 	bl	8012770 <__sinit>
 8012a14:	69a3      	ldr	r3, [r4, #24]
 8012a16:	60a3      	str	r3, [r4, #8]
 8012a18:	89a3      	ldrh	r3, [r4, #12]
 8012a1a:	071a      	lsls	r2, r3, #28
 8012a1c:	d501      	bpl.n	8012a22 <__swbuf_r+0x20>
 8012a1e:	6923      	ldr	r3, [r4, #16]
 8012a20:	b943      	cbnz	r3, 8012a34 <__swbuf_r+0x32>
 8012a22:	4621      	mov	r1, r4
 8012a24:	4628      	mov	r0, r5
 8012a26:	f000 f82b 	bl	8012a80 <__swsetup_r>
 8012a2a:	b118      	cbz	r0, 8012a34 <__swbuf_r+0x32>
 8012a2c:	f04f 37ff 	mov.w	r7, #4294967295
 8012a30:	4638      	mov	r0, r7
 8012a32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012a34:	6823      	ldr	r3, [r4, #0]
 8012a36:	6922      	ldr	r2, [r4, #16]
 8012a38:	1a98      	subs	r0, r3, r2
 8012a3a:	6963      	ldr	r3, [r4, #20]
 8012a3c:	b2f6      	uxtb	r6, r6
 8012a3e:	4283      	cmp	r3, r0
 8012a40:	4637      	mov	r7, r6
 8012a42:	dc05      	bgt.n	8012a50 <__swbuf_r+0x4e>
 8012a44:	4621      	mov	r1, r4
 8012a46:	4628      	mov	r0, r5
 8012a48:	f002 fde8 	bl	801561c <_fflush_r>
 8012a4c:	2800      	cmp	r0, #0
 8012a4e:	d1ed      	bne.n	8012a2c <__swbuf_r+0x2a>
 8012a50:	68a3      	ldr	r3, [r4, #8]
 8012a52:	3b01      	subs	r3, #1
 8012a54:	60a3      	str	r3, [r4, #8]
 8012a56:	6823      	ldr	r3, [r4, #0]
 8012a58:	1c5a      	adds	r2, r3, #1
 8012a5a:	6022      	str	r2, [r4, #0]
 8012a5c:	701e      	strb	r6, [r3, #0]
 8012a5e:	6962      	ldr	r2, [r4, #20]
 8012a60:	1c43      	adds	r3, r0, #1
 8012a62:	429a      	cmp	r2, r3
 8012a64:	d004      	beq.n	8012a70 <__swbuf_r+0x6e>
 8012a66:	89a3      	ldrh	r3, [r4, #12]
 8012a68:	07db      	lsls	r3, r3, #31
 8012a6a:	d5e1      	bpl.n	8012a30 <__swbuf_r+0x2e>
 8012a6c:	2e0a      	cmp	r6, #10
 8012a6e:	d1df      	bne.n	8012a30 <__swbuf_r+0x2e>
 8012a70:	4621      	mov	r1, r4
 8012a72:	4628      	mov	r0, r5
 8012a74:	f002 fdd2 	bl	801561c <_fflush_r>
 8012a78:	2800      	cmp	r0, #0
 8012a7a:	d0d9      	beq.n	8012a30 <__swbuf_r+0x2e>
 8012a7c:	e7d6      	b.n	8012a2c <__swbuf_r+0x2a>
	...

08012a80 <__swsetup_r>:
 8012a80:	b538      	push	{r3, r4, r5, lr}
 8012a82:	4b29      	ldr	r3, [pc, #164]	@ (8012b28 <__swsetup_r+0xa8>)
 8012a84:	4605      	mov	r5, r0
 8012a86:	6818      	ldr	r0, [r3, #0]
 8012a88:	460c      	mov	r4, r1
 8012a8a:	b118      	cbz	r0, 8012a94 <__swsetup_r+0x14>
 8012a8c:	6a03      	ldr	r3, [r0, #32]
 8012a8e:	b90b      	cbnz	r3, 8012a94 <__swsetup_r+0x14>
 8012a90:	f7ff fe6e 	bl	8012770 <__sinit>
 8012a94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012a98:	0719      	lsls	r1, r3, #28
 8012a9a:	d422      	bmi.n	8012ae2 <__swsetup_r+0x62>
 8012a9c:	06da      	lsls	r2, r3, #27
 8012a9e:	d407      	bmi.n	8012ab0 <__swsetup_r+0x30>
 8012aa0:	2209      	movs	r2, #9
 8012aa2:	602a      	str	r2, [r5, #0]
 8012aa4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012aa8:	81a3      	strh	r3, [r4, #12]
 8012aaa:	f04f 30ff 	mov.w	r0, #4294967295
 8012aae:	e033      	b.n	8012b18 <__swsetup_r+0x98>
 8012ab0:	0758      	lsls	r0, r3, #29
 8012ab2:	d512      	bpl.n	8012ada <__swsetup_r+0x5a>
 8012ab4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012ab6:	b141      	cbz	r1, 8012aca <__swsetup_r+0x4a>
 8012ab8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012abc:	4299      	cmp	r1, r3
 8012abe:	d002      	beq.n	8012ac6 <__swsetup_r+0x46>
 8012ac0:	4628      	mov	r0, r5
 8012ac2:	f000 feaf 	bl	8013824 <_free_r>
 8012ac6:	2300      	movs	r3, #0
 8012ac8:	6363      	str	r3, [r4, #52]	@ 0x34
 8012aca:	89a3      	ldrh	r3, [r4, #12]
 8012acc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012ad0:	81a3      	strh	r3, [r4, #12]
 8012ad2:	2300      	movs	r3, #0
 8012ad4:	6063      	str	r3, [r4, #4]
 8012ad6:	6923      	ldr	r3, [r4, #16]
 8012ad8:	6023      	str	r3, [r4, #0]
 8012ada:	89a3      	ldrh	r3, [r4, #12]
 8012adc:	f043 0308 	orr.w	r3, r3, #8
 8012ae0:	81a3      	strh	r3, [r4, #12]
 8012ae2:	6923      	ldr	r3, [r4, #16]
 8012ae4:	b94b      	cbnz	r3, 8012afa <__swsetup_r+0x7a>
 8012ae6:	89a3      	ldrh	r3, [r4, #12]
 8012ae8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012aec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012af0:	d003      	beq.n	8012afa <__swsetup_r+0x7a>
 8012af2:	4621      	mov	r1, r4
 8012af4:	4628      	mov	r0, r5
 8012af6:	f002 fddf 	bl	80156b8 <__smakebuf_r>
 8012afa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012afe:	f013 0201 	ands.w	r2, r3, #1
 8012b02:	d00a      	beq.n	8012b1a <__swsetup_r+0x9a>
 8012b04:	2200      	movs	r2, #0
 8012b06:	60a2      	str	r2, [r4, #8]
 8012b08:	6962      	ldr	r2, [r4, #20]
 8012b0a:	4252      	negs	r2, r2
 8012b0c:	61a2      	str	r2, [r4, #24]
 8012b0e:	6922      	ldr	r2, [r4, #16]
 8012b10:	b942      	cbnz	r2, 8012b24 <__swsetup_r+0xa4>
 8012b12:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012b16:	d1c5      	bne.n	8012aa4 <__swsetup_r+0x24>
 8012b18:	bd38      	pop	{r3, r4, r5, pc}
 8012b1a:	0799      	lsls	r1, r3, #30
 8012b1c:	bf58      	it	pl
 8012b1e:	6962      	ldrpl	r2, [r4, #20]
 8012b20:	60a2      	str	r2, [r4, #8]
 8012b22:	e7f4      	b.n	8012b0e <__swsetup_r+0x8e>
 8012b24:	2000      	movs	r0, #0
 8012b26:	e7f7      	b.n	8012b18 <__swsetup_r+0x98>
 8012b28:	2400004c 	.word	0x2400004c

08012b2c <memset>:
 8012b2c:	4402      	add	r2, r0
 8012b2e:	4603      	mov	r3, r0
 8012b30:	4293      	cmp	r3, r2
 8012b32:	d100      	bne.n	8012b36 <memset+0xa>
 8012b34:	4770      	bx	lr
 8012b36:	f803 1b01 	strb.w	r1, [r3], #1
 8012b3a:	e7f9      	b.n	8012b30 <memset+0x4>

08012b3c <_localeconv_r>:
 8012b3c:	4800      	ldr	r0, [pc, #0]	@ (8012b40 <_localeconv_r+0x4>)
 8012b3e:	4770      	bx	lr
 8012b40:	2400018c 	.word	0x2400018c

08012b44 <_close_r>:
 8012b44:	b538      	push	{r3, r4, r5, lr}
 8012b46:	4d06      	ldr	r5, [pc, #24]	@ (8012b60 <_close_r+0x1c>)
 8012b48:	2300      	movs	r3, #0
 8012b4a:	4604      	mov	r4, r0
 8012b4c:	4608      	mov	r0, r1
 8012b4e:	602b      	str	r3, [r5, #0]
 8012b50:	f7f1 fd7a 	bl	8004648 <_close>
 8012b54:	1c43      	adds	r3, r0, #1
 8012b56:	d102      	bne.n	8012b5e <_close_r+0x1a>
 8012b58:	682b      	ldr	r3, [r5, #0]
 8012b5a:	b103      	cbz	r3, 8012b5e <_close_r+0x1a>
 8012b5c:	6023      	str	r3, [r4, #0]
 8012b5e:	bd38      	pop	{r3, r4, r5, pc}
 8012b60:	24001690 	.word	0x24001690

08012b64 <_lseek_r>:
 8012b64:	b538      	push	{r3, r4, r5, lr}
 8012b66:	4d07      	ldr	r5, [pc, #28]	@ (8012b84 <_lseek_r+0x20>)
 8012b68:	4604      	mov	r4, r0
 8012b6a:	4608      	mov	r0, r1
 8012b6c:	4611      	mov	r1, r2
 8012b6e:	2200      	movs	r2, #0
 8012b70:	602a      	str	r2, [r5, #0]
 8012b72:	461a      	mov	r2, r3
 8012b74:	f7f1 fd8f 	bl	8004696 <_lseek>
 8012b78:	1c43      	adds	r3, r0, #1
 8012b7a:	d102      	bne.n	8012b82 <_lseek_r+0x1e>
 8012b7c:	682b      	ldr	r3, [r5, #0]
 8012b7e:	b103      	cbz	r3, 8012b82 <_lseek_r+0x1e>
 8012b80:	6023      	str	r3, [r4, #0]
 8012b82:	bd38      	pop	{r3, r4, r5, pc}
 8012b84:	24001690 	.word	0x24001690

08012b88 <_read_r>:
 8012b88:	b538      	push	{r3, r4, r5, lr}
 8012b8a:	4d07      	ldr	r5, [pc, #28]	@ (8012ba8 <_read_r+0x20>)
 8012b8c:	4604      	mov	r4, r0
 8012b8e:	4608      	mov	r0, r1
 8012b90:	4611      	mov	r1, r2
 8012b92:	2200      	movs	r2, #0
 8012b94:	602a      	str	r2, [r5, #0]
 8012b96:	461a      	mov	r2, r3
 8012b98:	f7f1 fd39 	bl	800460e <_read>
 8012b9c:	1c43      	adds	r3, r0, #1
 8012b9e:	d102      	bne.n	8012ba6 <_read_r+0x1e>
 8012ba0:	682b      	ldr	r3, [r5, #0]
 8012ba2:	b103      	cbz	r3, 8012ba6 <_read_r+0x1e>
 8012ba4:	6023      	str	r3, [r4, #0]
 8012ba6:	bd38      	pop	{r3, r4, r5, pc}
 8012ba8:	24001690 	.word	0x24001690

08012bac <_write_r>:
 8012bac:	b538      	push	{r3, r4, r5, lr}
 8012bae:	4d07      	ldr	r5, [pc, #28]	@ (8012bcc <_write_r+0x20>)
 8012bb0:	4604      	mov	r4, r0
 8012bb2:	4608      	mov	r0, r1
 8012bb4:	4611      	mov	r1, r2
 8012bb6:	2200      	movs	r2, #0
 8012bb8:	602a      	str	r2, [r5, #0]
 8012bba:	461a      	mov	r2, r3
 8012bbc:	f7ee ff50 	bl	8001a60 <_write>
 8012bc0:	1c43      	adds	r3, r0, #1
 8012bc2:	d102      	bne.n	8012bca <_write_r+0x1e>
 8012bc4:	682b      	ldr	r3, [r5, #0]
 8012bc6:	b103      	cbz	r3, 8012bca <_write_r+0x1e>
 8012bc8:	6023      	str	r3, [r4, #0]
 8012bca:	bd38      	pop	{r3, r4, r5, pc}
 8012bcc:	24001690 	.word	0x24001690

08012bd0 <__errno>:
 8012bd0:	4b01      	ldr	r3, [pc, #4]	@ (8012bd8 <__errno+0x8>)
 8012bd2:	6818      	ldr	r0, [r3, #0]
 8012bd4:	4770      	bx	lr
 8012bd6:	bf00      	nop
 8012bd8:	2400004c 	.word	0x2400004c

08012bdc <__libc_init_array>:
 8012bdc:	b570      	push	{r4, r5, r6, lr}
 8012bde:	4d0d      	ldr	r5, [pc, #52]	@ (8012c14 <__libc_init_array+0x38>)
 8012be0:	4c0d      	ldr	r4, [pc, #52]	@ (8012c18 <__libc_init_array+0x3c>)
 8012be2:	1b64      	subs	r4, r4, r5
 8012be4:	10a4      	asrs	r4, r4, #2
 8012be6:	2600      	movs	r6, #0
 8012be8:	42a6      	cmp	r6, r4
 8012bea:	d109      	bne.n	8012c00 <__libc_init_array+0x24>
 8012bec:	4d0b      	ldr	r5, [pc, #44]	@ (8012c1c <__libc_init_array+0x40>)
 8012bee:	4c0c      	ldr	r4, [pc, #48]	@ (8012c20 <__libc_init_array+0x44>)
 8012bf0:	f003 fcc2 	bl	8016578 <_init>
 8012bf4:	1b64      	subs	r4, r4, r5
 8012bf6:	10a4      	asrs	r4, r4, #2
 8012bf8:	2600      	movs	r6, #0
 8012bfa:	42a6      	cmp	r6, r4
 8012bfc:	d105      	bne.n	8012c0a <__libc_init_array+0x2e>
 8012bfe:	bd70      	pop	{r4, r5, r6, pc}
 8012c00:	f855 3b04 	ldr.w	r3, [r5], #4
 8012c04:	4798      	blx	r3
 8012c06:	3601      	adds	r6, #1
 8012c08:	e7ee      	b.n	8012be8 <__libc_init_array+0xc>
 8012c0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8012c0e:	4798      	blx	r3
 8012c10:	3601      	adds	r6, #1
 8012c12:	e7f2      	b.n	8012bfa <__libc_init_array+0x1e>
 8012c14:	08017ad8 	.word	0x08017ad8
 8012c18:	08017ad8 	.word	0x08017ad8
 8012c1c:	08017ad8 	.word	0x08017ad8
 8012c20:	08017adc 	.word	0x08017adc

08012c24 <__retarget_lock_init_recursive>:
 8012c24:	4770      	bx	lr

08012c26 <__retarget_lock_acquire_recursive>:
 8012c26:	4770      	bx	lr

08012c28 <__retarget_lock_release_recursive>:
 8012c28:	4770      	bx	lr

08012c2a <memcpy>:
 8012c2a:	440a      	add	r2, r1
 8012c2c:	4291      	cmp	r1, r2
 8012c2e:	f100 33ff 	add.w	r3, r0, #4294967295
 8012c32:	d100      	bne.n	8012c36 <memcpy+0xc>
 8012c34:	4770      	bx	lr
 8012c36:	b510      	push	{r4, lr}
 8012c38:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012c3c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012c40:	4291      	cmp	r1, r2
 8012c42:	d1f9      	bne.n	8012c38 <memcpy+0xe>
 8012c44:	bd10      	pop	{r4, pc}
	...

08012c48 <nanf>:
 8012c48:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8012c50 <nanf+0x8>
 8012c4c:	4770      	bx	lr
 8012c4e:	bf00      	nop
 8012c50:	7fc00000 	.word	0x7fc00000

08012c54 <quorem>:
 8012c54:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c58:	6903      	ldr	r3, [r0, #16]
 8012c5a:	690c      	ldr	r4, [r1, #16]
 8012c5c:	42a3      	cmp	r3, r4
 8012c5e:	4607      	mov	r7, r0
 8012c60:	db7e      	blt.n	8012d60 <quorem+0x10c>
 8012c62:	3c01      	subs	r4, #1
 8012c64:	f101 0814 	add.w	r8, r1, #20
 8012c68:	00a3      	lsls	r3, r4, #2
 8012c6a:	f100 0514 	add.w	r5, r0, #20
 8012c6e:	9300      	str	r3, [sp, #0]
 8012c70:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012c74:	9301      	str	r3, [sp, #4]
 8012c76:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012c7a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012c7e:	3301      	adds	r3, #1
 8012c80:	429a      	cmp	r2, r3
 8012c82:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012c86:	fbb2 f6f3 	udiv	r6, r2, r3
 8012c8a:	d32e      	bcc.n	8012cea <quorem+0x96>
 8012c8c:	f04f 0a00 	mov.w	sl, #0
 8012c90:	46c4      	mov	ip, r8
 8012c92:	46ae      	mov	lr, r5
 8012c94:	46d3      	mov	fp, sl
 8012c96:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012c9a:	b298      	uxth	r0, r3
 8012c9c:	fb06 a000 	mla	r0, r6, r0, sl
 8012ca0:	0c02      	lsrs	r2, r0, #16
 8012ca2:	0c1b      	lsrs	r3, r3, #16
 8012ca4:	fb06 2303 	mla	r3, r6, r3, r2
 8012ca8:	f8de 2000 	ldr.w	r2, [lr]
 8012cac:	b280      	uxth	r0, r0
 8012cae:	b292      	uxth	r2, r2
 8012cb0:	1a12      	subs	r2, r2, r0
 8012cb2:	445a      	add	r2, fp
 8012cb4:	f8de 0000 	ldr.w	r0, [lr]
 8012cb8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012cbc:	b29b      	uxth	r3, r3
 8012cbe:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012cc2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012cc6:	b292      	uxth	r2, r2
 8012cc8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8012ccc:	45e1      	cmp	r9, ip
 8012cce:	f84e 2b04 	str.w	r2, [lr], #4
 8012cd2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012cd6:	d2de      	bcs.n	8012c96 <quorem+0x42>
 8012cd8:	9b00      	ldr	r3, [sp, #0]
 8012cda:	58eb      	ldr	r3, [r5, r3]
 8012cdc:	b92b      	cbnz	r3, 8012cea <quorem+0x96>
 8012cde:	9b01      	ldr	r3, [sp, #4]
 8012ce0:	3b04      	subs	r3, #4
 8012ce2:	429d      	cmp	r5, r3
 8012ce4:	461a      	mov	r2, r3
 8012ce6:	d32f      	bcc.n	8012d48 <quorem+0xf4>
 8012ce8:	613c      	str	r4, [r7, #16]
 8012cea:	4638      	mov	r0, r7
 8012cec:	f001 f956 	bl	8013f9c <__mcmp>
 8012cf0:	2800      	cmp	r0, #0
 8012cf2:	db25      	blt.n	8012d40 <quorem+0xec>
 8012cf4:	4629      	mov	r1, r5
 8012cf6:	2000      	movs	r0, #0
 8012cf8:	f858 2b04 	ldr.w	r2, [r8], #4
 8012cfc:	f8d1 c000 	ldr.w	ip, [r1]
 8012d00:	fa1f fe82 	uxth.w	lr, r2
 8012d04:	fa1f f38c 	uxth.w	r3, ip
 8012d08:	eba3 030e 	sub.w	r3, r3, lr
 8012d0c:	4403      	add	r3, r0
 8012d0e:	0c12      	lsrs	r2, r2, #16
 8012d10:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012d14:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012d18:	b29b      	uxth	r3, r3
 8012d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012d1e:	45c1      	cmp	r9, r8
 8012d20:	f841 3b04 	str.w	r3, [r1], #4
 8012d24:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012d28:	d2e6      	bcs.n	8012cf8 <quorem+0xa4>
 8012d2a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012d2e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012d32:	b922      	cbnz	r2, 8012d3e <quorem+0xea>
 8012d34:	3b04      	subs	r3, #4
 8012d36:	429d      	cmp	r5, r3
 8012d38:	461a      	mov	r2, r3
 8012d3a:	d30b      	bcc.n	8012d54 <quorem+0x100>
 8012d3c:	613c      	str	r4, [r7, #16]
 8012d3e:	3601      	adds	r6, #1
 8012d40:	4630      	mov	r0, r6
 8012d42:	b003      	add	sp, #12
 8012d44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d48:	6812      	ldr	r2, [r2, #0]
 8012d4a:	3b04      	subs	r3, #4
 8012d4c:	2a00      	cmp	r2, #0
 8012d4e:	d1cb      	bne.n	8012ce8 <quorem+0x94>
 8012d50:	3c01      	subs	r4, #1
 8012d52:	e7c6      	b.n	8012ce2 <quorem+0x8e>
 8012d54:	6812      	ldr	r2, [r2, #0]
 8012d56:	3b04      	subs	r3, #4
 8012d58:	2a00      	cmp	r2, #0
 8012d5a:	d1ef      	bne.n	8012d3c <quorem+0xe8>
 8012d5c:	3c01      	subs	r4, #1
 8012d5e:	e7ea      	b.n	8012d36 <quorem+0xe2>
 8012d60:	2000      	movs	r0, #0
 8012d62:	e7ee      	b.n	8012d42 <quorem+0xee>
 8012d64:	0000      	movs	r0, r0
	...

08012d68 <_dtoa_r>:
 8012d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012d6c:	ed2d 8b02 	vpush	{d8}
 8012d70:	69c7      	ldr	r7, [r0, #28]
 8012d72:	b091      	sub	sp, #68	@ 0x44
 8012d74:	ed8d 0b02 	vstr	d0, [sp, #8]
 8012d78:	ec55 4b10 	vmov	r4, r5, d0
 8012d7c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8012d7e:	9107      	str	r1, [sp, #28]
 8012d80:	4681      	mov	r9, r0
 8012d82:	9209      	str	r2, [sp, #36]	@ 0x24
 8012d84:	930d      	str	r3, [sp, #52]	@ 0x34
 8012d86:	b97f      	cbnz	r7, 8012da8 <_dtoa_r+0x40>
 8012d88:	2010      	movs	r0, #16
 8012d8a:	f000 fd95 	bl	80138b8 <malloc>
 8012d8e:	4602      	mov	r2, r0
 8012d90:	f8c9 001c 	str.w	r0, [r9, #28]
 8012d94:	b920      	cbnz	r0, 8012da0 <_dtoa_r+0x38>
 8012d96:	4ba0      	ldr	r3, [pc, #640]	@ (8013018 <_dtoa_r+0x2b0>)
 8012d98:	21ef      	movs	r1, #239	@ 0xef
 8012d9a:	48a0      	ldr	r0, [pc, #640]	@ (801301c <_dtoa_r+0x2b4>)
 8012d9c:	f002 fd64 	bl	8015868 <__assert_func>
 8012da0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012da4:	6007      	str	r7, [r0, #0]
 8012da6:	60c7      	str	r7, [r0, #12]
 8012da8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012dac:	6819      	ldr	r1, [r3, #0]
 8012dae:	b159      	cbz	r1, 8012dc8 <_dtoa_r+0x60>
 8012db0:	685a      	ldr	r2, [r3, #4]
 8012db2:	604a      	str	r2, [r1, #4]
 8012db4:	2301      	movs	r3, #1
 8012db6:	4093      	lsls	r3, r2
 8012db8:	608b      	str	r3, [r1, #8]
 8012dba:	4648      	mov	r0, r9
 8012dbc:	f000 fe72 	bl	8013aa4 <_Bfree>
 8012dc0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012dc4:	2200      	movs	r2, #0
 8012dc6:	601a      	str	r2, [r3, #0]
 8012dc8:	1e2b      	subs	r3, r5, #0
 8012dca:	bfbb      	ittet	lt
 8012dcc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8012dd0:	9303      	strlt	r3, [sp, #12]
 8012dd2:	2300      	movge	r3, #0
 8012dd4:	2201      	movlt	r2, #1
 8012dd6:	bfac      	ite	ge
 8012dd8:	6033      	strge	r3, [r6, #0]
 8012dda:	6032      	strlt	r2, [r6, #0]
 8012ddc:	4b90      	ldr	r3, [pc, #576]	@ (8013020 <_dtoa_r+0x2b8>)
 8012dde:	9e03      	ldr	r6, [sp, #12]
 8012de0:	43b3      	bics	r3, r6
 8012de2:	d110      	bne.n	8012e06 <_dtoa_r+0x9e>
 8012de4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012de6:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012dea:	6013      	str	r3, [r2, #0]
 8012dec:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8012df0:	4323      	orrs	r3, r4
 8012df2:	f000 84e6 	beq.w	80137c2 <_dtoa_r+0xa5a>
 8012df6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012df8:	4f8a      	ldr	r7, [pc, #552]	@ (8013024 <_dtoa_r+0x2bc>)
 8012dfa:	2b00      	cmp	r3, #0
 8012dfc:	f000 84e8 	beq.w	80137d0 <_dtoa_r+0xa68>
 8012e00:	1cfb      	adds	r3, r7, #3
 8012e02:	f000 bce3 	b.w	80137cc <_dtoa_r+0xa64>
 8012e06:	ed9d 8b02 	vldr	d8, [sp, #8]
 8012e0a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8012e0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e12:	d10a      	bne.n	8012e2a <_dtoa_r+0xc2>
 8012e14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012e16:	2301      	movs	r3, #1
 8012e18:	6013      	str	r3, [r2, #0]
 8012e1a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8012e1c:	b113      	cbz	r3, 8012e24 <_dtoa_r+0xbc>
 8012e1e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8012e20:	4b81      	ldr	r3, [pc, #516]	@ (8013028 <_dtoa_r+0x2c0>)
 8012e22:	6013      	str	r3, [r2, #0]
 8012e24:	4f81      	ldr	r7, [pc, #516]	@ (801302c <_dtoa_r+0x2c4>)
 8012e26:	f000 bcd3 	b.w	80137d0 <_dtoa_r+0xa68>
 8012e2a:	aa0e      	add	r2, sp, #56	@ 0x38
 8012e2c:	a90f      	add	r1, sp, #60	@ 0x3c
 8012e2e:	4648      	mov	r0, r9
 8012e30:	eeb0 0b48 	vmov.f64	d0, d8
 8012e34:	f001 f9d2 	bl	80141dc <__d2b>
 8012e38:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8012e3c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012e3e:	9001      	str	r0, [sp, #4]
 8012e40:	2b00      	cmp	r3, #0
 8012e42:	d045      	beq.n	8012ed0 <_dtoa_r+0x168>
 8012e44:	eeb0 7b48 	vmov.f64	d7, d8
 8012e48:	ee18 1a90 	vmov	r1, s17
 8012e4c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8012e50:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8012e54:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8012e58:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8012e5c:	2500      	movs	r5, #0
 8012e5e:	ee07 1a90 	vmov	s15, r1
 8012e62:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8012e66:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8013000 <_dtoa_r+0x298>
 8012e6a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8012e6e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8013008 <_dtoa_r+0x2a0>
 8012e72:	eea7 6b05 	vfma.f64	d6, d7, d5
 8012e76:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8013010 <_dtoa_r+0x2a8>
 8012e7a:	ee07 3a90 	vmov	s15, r3
 8012e7e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8012e82:	eeb0 7b46 	vmov.f64	d7, d6
 8012e86:	eea4 7b05 	vfma.f64	d7, d4, d5
 8012e8a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8012e8e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8012e92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e96:	ee16 8a90 	vmov	r8, s13
 8012e9a:	d508      	bpl.n	8012eae <_dtoa_r+0x146>
 8012e9c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8012ea0:	eeb4 6b47 	vcmp.f64	d6, d7
 8012ea4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ea8:	bf18      	it	ne
 8012eaa:	f108 38ff 	addne.w	r8, r8, #4294967295
 8012eae:	f1b8 0f16 	cmp.w	r8, #22
 8012eb2:	d82b      	bhi.n	8012f0c <_dtoa_r+0x1a4>
 8012eb4:	495e      	ldr	r1, [pc, #376]	@ (8013030 <_dtoa_r+0x2c8>)
 8012eb6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8012eba:	ed91 7b00 	vldr	d7, [r1]
 8012ebe:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8012ec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ec6:	d501      	bpl.n	8012ecc <_dtoa_r+0x164>
 8012ec8:	f108 38ff 	add.w	r8, r8, #4294967295
 8012ecc:	2100      	movs	r1, #0
 8012ece:	e01e      	b.n	8012f0e <_dtoa_r+0x1a6>
 8012ed0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012ed2:	4413      	add	r3, r2
 8012ed4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8012ed8:	2920      	cmp	r1, #32
 8012eda:	bfc1      	itttt	gt
 8012edc:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8012ee0:	408e      	lslgt	r6, r1
 8012ee2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8012ee6:	fa24 f101 	lsrgt.w	r1, r4, r1
 8012eea:	bfd6      	itet	le
 8012eec:	f1c1 0120 	rsble	r1, r1, #32
 8012ef0:	4331      	orrgt	r1, r6
 8012ef2:	fa04 f101 	lslle.w	r1, r4, r1
 8012ef6:	ee07 1a90 	vmov	s15, r1
 8012efa:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8012efe:	3b01      	subs	r3, #1
 8012f00:	ee17 1a90 	vmov	r1, s15
 8012f04:	2501      	movs	r5, #1
 8012f06:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8012f0a:	e7a8      	b.n	8012e5e <_dtoa_r+0xf6>
 8012f0c:	2101      	movs	r1, #1
 8012f0e:	1ad2      	subs	r2, r2, r3
 8012f10:	1e53      	subs	r3, r2, #1
 8012f12:	9306      	str	r3, [sp, #24]
 8012f14:	bf45      	ittet	mi
 8012f16:	f1c2 0301 	rsbmi	r3, r2, #1
 8012f1a:	9304      	strmi	r3, [sp, #16]
 8012f1c:	2300      	movpl	r3, #0
 8012f1e:	2300      	movmi	r3, #0
 8012f20:	bf4c      	ite	mi
 8012f22:	9306      	strmi	r3, [sp, #24]
 8012f24:	9304      	strpl	r3, [sp, #16]
 8012f26:	f1b8 0f00 	cmp.w	r8, #0
 8012f2a:	910c      	str	r1, [sp, #48]	@ 0x30
 8012f2c:	db18      	blt.n	8012f60 <_dtoa_r+0x1f8>
 8012f2e:	9b06      	ldr	r3, [sp, #24]
 8012f30:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8012f34:	4443      	add	r3, r8
 8012f36:	9306      	str	r3, [sp, #24]
 8012f38:	2300      	movs	r3, #0
 8012f3a:	9a07      	ldr	r2, [sp, #28]
 8012f3c:	2a09      	cmp	r2, #9
 8012f3e:	d845      	bhi.n	8012fcc <_dtoa_r+0x264>
 8012f40:	2a05      	cmp	r2, #5
 8012f42:	bfc4      	itt	gt
 8012f44:	3a04      	subgt	r2, #4
 8012f46:	9207      	strgt	r2, [sp, #28]
 8012f48:	9a07      	ldr	r2, [sp, #28]
 8012f4a:	f1a2 0202 	sub.w	r2, r2, #2
 8012f4e:	bfcc      	ite	gt
 8012f50:	2400      	movgt	r4, #0
 8012f52:	2401      	movle	r4, #1
 8012f54:	2a03      	cmp	r2, #3
 8012f56:	d844      	bhi.n	8012fe2 <_dtoa_r+0x27a>
 8012f58:	e8df f002 	tbb	[pc, r2]
 8012f5c:	0b173634 	.word	0x0b173634
 8012f60:	9b04      	ldr	r3, [sp, #16]
 8012f62:	2200      	movs	r2, #0
 8012f64:	eba3 0308 	sub.w	r3, r3, r8
 8012f68:	9304      	str	r3, [sp, #16]
 8012f6a:	920a      	str	r2, [sp, #40]	@ 0x28
 8012f6c:	f1c8 0300 	rsb	r3, r8, #0
 8012f70:	e7e3      	b.n	8012f3a <_dtoa_r+0x1d2>
 8012f72:	2201      	movs	r2, #1
 8012f74:	9208      	str	r2, [sp, #32]
 8012f76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012f78:	eb08 0b02 	add.w	fp, r8, r2
 8012f7c:	f10b 0a01 	add.w	sl, fp, #1
 8012f80:	4652      	mov	r2, sl
 8012f82:	2a01      	cmp	r2, #1
 8012f84:	bfb8      	it	lt
 8012f86:	2201      	movlt	r2, #1
 8012f88:	e006      	b.n	8012f98 <_dtoa_r+0x230>
 8012f8a:	2201      	movs	r2, #1
 8012f8c:	9208      	str	r2, [sp, #32]
 8012f8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012f90:	2a00      	cmp	r2, #0
 8012f92:	dd29      	ble.n	8012fe8 <_dtoa_r+0x280>
 8012f94:	4693      	mov	fp, r2
 8012f96:	4692      	mov	sl, r2
 8012f98:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8012f9c:	2100      	movs	r1, #0
 8012f9e:	2004      	movs	r0, #4
 8012fa0:	f100 0614 	add.w	r6, r0, #20
 8012fa4:	4296      	cmp	r6, r2
 8012fa6:	d926      	bls.n	8012ff6 <_dtoa_r+0x28e>
 8012fa8:	6079      	str	r1, [r7, #4]
 8012faa:	4648      	mov	r0, r9
 8012fac:	9305      	str	r3, [sp, #20]
 8012fae:	f000 fd39 	bl	8013a24 <_Balloc>
 8012fb2:	9b05      	ldr	r3, [sp, #20]
 8012fb4:	4607      	mov	r7, r0
 8012fb6:	2800      	cmp	r0, #0
 8012fb8:	d13e      	bne.n	8013038 <_dtoa_r+0x2d0>
 8012fba:	4b1e      	ldr	r3, [pc, #120]	@ (8013034 <_dtoa_r+0x2cc>)
 8012fbc:	4602      	mov	r2, r0
 8012fbe:	f240 11af 	movw	r1, #431	@ 0x1af
 8012fc2:	e6ea      	b.n	8012d9a <_dtoa_r+0x32>
 8012fc4:	2200      	movs	r2, #0
 8012fc6:	e7e1      	b.n	8012f8c <_dtoa_r+0x224>
 8012fc8:	2200      	movs	r2, #0
 8012fca:	e7d3      	b.n	8012f74 <_dtoa_r+0x20c>
 8012fcc:	2401      	movs	r4, #1
 8012fce:	2200      	movs	r2, #0
 8012fd0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8012fd4:	f04f 3bff 	mov.w	fp, #4294967295
 8012fd8:	2100      	movs	r1, #0
 8012fda:	46da      	mov	sl, fp
 8012fdc:	2212      	movs	r2, #18
 8012fde:	9109      	str	r1, [sp, #36]	@ 0x24
 8012fe0:	e7da      	b.n	8012f98 <_dtoa_r+0x230>
 8012fe2:	2201      	movs	r2, #1
 8012fe4:	9208      	str	r2, [sp, #32]
 8012fe6:	e7f5      	b.n	8012fd4 <_dtoa_r+0x26c>
 8012fe8:	f04f 0b01 	mov.w	fp, #1
 8012fec:	46da      	mov	sl, fp
 8012fee:	465a      	mov	r2, fp
 8012ff0:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8012ff4:	e7d0      	b.n	8012f98 <_dtoa_r+0x230>
 8012ff6:	3101      	adds	r1, #1
 8012ff8:	0040      	lsls	r0, r0, #1
 8012ffa:	e7d1      	b.n	8012fa0 <_dtoa_r+0x238>
 8012ffc:	f3af 8000 	nop.w
 8013000:	636f4361 	.word	0x636f4361
 8013004:	3fd287a7 	.word	0x3fd287a7
 8013008:	8b60c8b3 	.word	0x8b60c8b3
 801300c:	3fc68a28 	.word	0x3fc68a28
 8013010:	509f79fb 	.word	0x509f79fb
 8013014:	3fd34413 	.word	0x3fd34413
 8013018:	08016d36 	.word	0x08016d36
 801301c:	08016d4d 	.word	0x08016d4d
 8013020:	7ff00000 	.word	0x7ff00000
 8013024:	08016d32 	.word	0x08016d32
 8013028:	08016d01 	.word	0x08016d01
 801302c:	08016d00 	.word	0x08016d00
 8013030:	08016f00 	.word	0x08016f00
 8013034:	08016da5 	.word	0x08016da5
 8013038:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801303c:	f1ba 0f0e 	cmp.w	sl, #14
 8013040:	6010      	str	r0, [r2, #0]
 8013042:	d86e      	bhi.n	8013122 <_dtoa_r+0x3ba>
 8013044:	2c00      	cmp	r4, #0
 8013046:	d06c      	beq.n	8013122 <_dtoa_r+0x3ba>
 8013048:	f1b8 0f00 	cmp.w	r8, #0
 801304c:	f340 80b4 	ble.w	80131b8 <_dtoa_r+0x450>
 8013050:	4ac8      	ldr	r2, [pc, #800]	@ (8013374 <_dtoa_r+0x60c>)
 8013052:	f008 010f 	and.w	r1, r8, #15
 8013056:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801305a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801305e:	ed92 7b00 	vldr	d7, [r2]
 8013062:	ea4f 1128 	mov.w	r1, r8, asr #4
 8013066:	f000 809b 	beq.w	80131a0 <_dtoa_r+0x438>
 801306a:	4ac3      	ldr	r2, [pc, #780]	@ (8013378 <_dtoa_r+0x610>)
 801306c:	ed92 6b08 	vldr	d6, [r2, #32]
 8013070:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8013074:	ed8d 6b02 	vstr	d6, [sp, #8]
 8013078:	f001 010f 	and.w	r1, r1, #15
 801307c:	2203      	movs	r2, #3
 801307e:	48be      	ldr	r0, [pc, #760]	@ (8013378 <_dtoa_r+0x610>)
 8013080:	2900      	cmp	r1, #0
 8013082:	f040 808f 	bne.w	80131a4 <_dtoa_r+0x43c>
 8013086:	ed9d 6b02 	vldr	d6, [sp, #8]
 801308a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801308e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8013092:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8013094:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013098:	2900      	cmp	r1, #0
 801309a:	f000 80b3 	beq.w	8013204 <_dtoa_r+0x49c>
 801309e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80130a2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80130a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130aa:	f140 80ab 	bpl.w	8013204 <_dtoa_r+0x49c>
 80130ae:	f1ba 0f00 	cmp.w	sl, #0
 80130b2:	f000 80a7 	beq.w	8013204 <_dtoa_r+0x49c>
 80130b6:	f1bb 0f00 	cmp.w	fp, #0
 80130ba:	dd30      	ble.n	801311e <_dtoa_r+0x3b6>
 80130bc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80130c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80130c4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80130c8:	f108 31ff 	add.w	r1, r8, #4294967295
 80130cc:	9105      	str	r1, [sp, #20]
 80130ce:	3201      	adds	r2, #1
 80130d0:	465c      	mov	r4, fp
 80130d2:	ed9d 6b02 	vldr	d6, [sp, #8]
 80130d6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 80130da:	ee07 2a90 	vmov	s15, r2
 80130de:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80130e2:	eea7 5b06 	vfma.f64	d5, d7, d6
 80130e6:	ee15 2a90 	vmov	r2, s11
 80130ea:	ec51 0b15 	vmov	r0, r1, d5
 80130ee:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 80130f2:	2c00      	cmp	r4, #0
 80130f4:	f040 808a 	bne.w	801320c <_dtoa_r+0x4a4>
 80130f8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80130fc:	ee36 6b47 	vsub.f64	d6, d6, d7
 8013100:	ec41 0b17 	vmov	d7, r0, r1
 8013104:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013108:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801310c:	f300 826a 	bgt.w	80135e4 <_dtoa_r+0x87c>
 8013110:	eeb1 7b47 	vneg.f64	d7, d7
 8013114:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8013118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801311c:	d423      	bmi.n	8013166 <_dtoa_r+0x3fe>
 801311e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8013122:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8013124:	2a00      	cmp	r2, #0
 8013126:	f2c0 8129 	blt.w	801337c <_dtoa_r+0x614>
 801312a:	f1b8 0f0e 	cmp.w	r8, #14
 801312e:	f300 8125 	bgt.w	801337c <_dtoa_r+0x614>
 8013132:	4b90      	ldr	r3, [pc, #576]	@ (8013374 <_dtoa_r+0x60c>)
 8013134:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8013138:	ed93 6b00 	vldr	d6, [r3]
 801313c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801313e:	2b00      	cmp	r3, #0
 8013140:	f280 80c8 	bge.w	80132d4 <_dtoa_r+0x56c>
 8013144:	f1ba 0f00 	cmp.w	sl, #0
 8013148:	f300 80c4 	bgt.w	80132d4 <_dtoa_r+0x56c>
 801314c:	d10b      	bne.n	8013166 <_dtoa_r+0x3fe>
 801314e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8013152:	ee26 6b07 	vmul.f64	d6, d6, d7
 8013156:	ed9d 7b02 	vldr	d7, [sp, #8]
 801315a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801315e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013162:	f2c0 823c 	blt.w	80135de <_dtoa_r+0x876>
 8013166:	2400      	movs	r4, #0
 8013168:	4625      	mov	r5, r4
 801316a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801316c:	43db      	mvns	r3, r3
 801316e:	9305      	str	r3, [sp, #20]
 8013170:	463e      	mov	r6, r7
 8013172:	f04f 0800 	mov.w	r8, #0
 8013176:	4621      	mov	r1, r4
 8013178:	4648      	mov	r0, r9
 801317a:	f000 fc93 	bl	8013aa4 <_Bfree>
 801317e:	2d00      	cmp	r5, #0
 8013180:	f000 80a2 	beq.w	80132c8 <_dtoa_r+0x560>
 8013184:	f1b8 0f00 	cmp.w	r8, #0
 8013188:	d005      	beq.n	8013196 <_dtoa_r+0x42e>
 801318a:	45a8      	cmp	r8, r5
 801318c:	d003      	beq.n	8013196 <_dtoa_r+0x42e>
 801318e:	4641      	mov	r1, r8
 8013190:	4648      	mov	r0, r9
 8013192:	f000 fc87 	bl	8013aa4 <_Bfree>
 8013196:	4629      	mov	r1, r5
 8013198:	4648      	mov	r0, r9
 801319a:	f000 fc83 	bl	8013aa4 <_Bfree>
 801319e:	e093      	b.n	80132c8 <_dtoa_r+0x560>
 80131a0:	2202      	movs	r2, #2
 80131a2:	e76c      	b.n	801307e <_dtoa_r+0x316>
 80131a4:	07cc      	lsls	r4, r1, #31
 80131a6:	d504      	bpl.n	80131b2 <_dtoa_r+0x44a>
 80131a8:	ed90 6b00 	vldr	d6, [r0]
 80131ac:	3201      	adds	r2, #1
 80131ae:	ee27 7b06 	vmul.f64	d7, d7, d6
 80131b2:	1049      	asrs	r1, r1, #1
 80131b4:	3008      	adds	r0, #8
 80131b6:	e763      	b.n	8013080 <_dtoa_r+0x318>
 80131b8:	d022      	beq.n	8013200 <_dtoa_r+0x498>
 80131ba:	f1c8 0100 	rsb	r1, r8, #0
 80131be:	4a6d      	ldr	r2, [pc, #436]	@ (8013374 <_dtoa_r+0x60c>)
 80131c0:	f001 000f 	and.w	r0, r1, #15
 80131c4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80131c8:	ed92 7b00 	vldr	d7, [r2]
 80131cc:	ee28 7b07 	vmul.f64	d7, d8, d7
 80131d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80131d4:	4868      	ldr	r0, [pc, #416]	@ (8013378 <_dtoa_r+0x610>)
 80131d6:	1109      	asrs	r1, r1, #4
 80131d8:	2400      	movs	r4, #0
 80131da:	2202      	movs	r2, #2
 80131dc:	b929      	cbnz	r1, 80131ea <_dtoa_r+0x482>
 80131de:	2c00      	cmp	r4, #0
 80131e0:	f43f af57 	beq.w	8013092 <_dtoa_r+0x32a>
 80131e4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80131e8:	e753      	b.n	8013092 <_dtoa_r+0x32a>
 80131ea:	07ce      	lsls	r6, r1, #31
 80131ec:	d505      	bpl.n	80131fa <_dtoa_r+0x492>
 80131ee:	ed90 6b00 	vldr	d6, [r0]
 80131f2:	3201      	adds	r2, #1
 80131f4:	2401      	movs	r4, #1
 80131f6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80131fa:	1049      	asrs	r1, r1, #1
 80131fc:	3008      	adds	r0, #8
 80131fe:	e7ed      	b.n	80131dc <_dtoa_r+0x474>
 8013200:	2202      	movs	r2, #2
 8013202:	e746      	b.n	8013092 <_dtoa_r+0x32a>
 8013204:	f8cd 8014 	str.w	r8, [sp, #20]
 8013208:	4654      	mov	r4, sl
 801320a:	e762      	b.n	80130d2 <_dtoa_r+0x36a>
 801320c:	4a59      	ldr	r2, [pc, #356]	@ (8013374 <_dtoa_r+0x60c>)
 801320e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8013212:	ed12 4b02 	vldr	d4, [r2, #-8]
 8013216:	9a08      	ldr	r2, [sp, #32]
 8013218:	ec41 0b17 	vmov	d7, r0, r1
 801321c:	443c      	add	r4, r7
 801321e:	b34a      	cbz	r2, 8013274 <_dtoa_r+0x50c>
 8013220:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8013224:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8013228:	463e      	mov	r6, r7
 801322a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801322e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8013232:	ee35 7b47 	vsub.f64	d7, d5, d7
 8013236:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801323a:	ee14 2a90 	vmov	r2, s9
 801323e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8013242:	3230      	adds	r2, #48	@ 0x30
 8013244:	ee36 6b45 	vsub.f64	d6, d6, d5
 8013248:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801324c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013250:	f806 2b01 	strb.w	r2, [r6], #1
 8013254:	d438      	bmi.n	80132c8 <_dtoa_r+0x560>
 8013256:	ee32 5b46 	vsub.f64	d5, d2, d6
 801325a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801325e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013262:	d46e      	bmi.n	8013342 <_dtoa_r+0x5da>
 8013264:	42a6      	cmp	r6, r4
 8013266:	f43f af5a 	beq.w	801311e <_dtoa_r+0x3b6>
 801326a:	ee27 7b03 	vmul.f64	d7, d7, d3
 801326e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8013272:	e7e0      	b.n	8013236 <_dtoa_r+0x4ce>
 8013274:	4621      	mov	r1, r4
 8013276:	463e      	mov	r6, r7
 8013278:	ee27 7b04 	vmul.f64	d7, d7, d4
 801327c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8013280:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8013284:	ee14 2a90 	vmov	r2, s9
 8013288:	3230      	adds	r2, #48	@ 0x30
 801328a:	f806 2b01 	strb.w	r2, [r6], #1
 801328e:	42a6      	cmp	r6, r4
 8013290:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8013294:	ee36 6b45 	vsub.f64	d6, d6, d5
 8013298:	d119      	bne.n	80132ce <_dtoa_r+0x566>
 801329a:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801329e:	ee37 4b05 	vadd.f64	d4, d7, d5
 80132a2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80132a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132aa:	dc4a      	bgt.n	8013342 <_dtoa_r+0x5da>
 80132ac:	ee35 5b47 	vsub.f64	d5, d5, d7
 80132b0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80132b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80132b8:	f57f af31 	bpl.w	801311e <_dtoa_r+0x3b6>
 80132bc:	460e      	mov	r6, r1
 80132be:	3901      	subs	r1, #1
 80132c0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80132c4:	2b30      	cmp	r3, #48	@ 0x30
 80132c6:	d0f9      	beq.n	80132bc <_dtoa_r+0x554>
 80132c8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80132cc:	e027      	b.n	801331e <_dtoa_r+0x5b6>
 80132ce:	ee26 6b03 	vmul.f64	d6, d6, d3
 80132d2:	e7d5      	b.n	8013280 <_dtoa_r+0x518>
 80132d4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80132d8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80132dc:	463e      	mov	r6, r7
 80132de:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80132e2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80132e6:	ee15 3a10 	vmov	r3, s10
 80132ea:	3330      	adds	r3, #48	@ 0x30
 80132ec:	f806 3b01 	strb.w	r3, [r6], #1
 80132f0:	1bf3      	subs	r3, r6, r7
 80132f2:	459a      	cmp	sl, r3
 80132f4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80132f8:	eea3 7b46 	vfms.f64	d7, d3, d6
 80132fc:	d132      	bne.n	8013364 <_dtoa_r+0x5fc>
 80132fe:	ee37 7b07 	vadd.f64	d7, d7, d7
 8013302:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8013306:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801330a:	dc18      	bgt.n	801333e <_dtoa_r+0x5d6>
 801330c:	eeb4 7b46 	vcmp.f64	d7, d6
 8013310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013314:	d103      	bne.n	801331e <_dtoa_r+0x5b6>
 8013316:	ee15 3a10 	vmov	r3, s10
 801331a:	07db      	lsls	r3, r3, #31
 801331c:	d40f      	bmi.n	801333e <_dtoa_r+0x5d6>
 801331e:	9901      	ldr	r1, [sp, #4]
 8013320:	4648      	mov	r0, r9
 8013322:	f000 fbbf 	bl	8013aa4 <_Bfree>
 8013326:	2300      	movs	r3, #0
 8013328:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801332a:	7033      	strb	r3, [r6, #0]
 801332c:	f108 0301 	add.w	r3, r8, #1
 8013330:	6013      	str	r3, [r2, #0]
 8013332:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013334:	2b00      	cmp	r3, #0
 8013336:	f000 824b 	beq.w	80137d0 <_dtoa_r+0xa68>
 801333a:	601e      	str	r6, [r3, #0]
 801333c:	e248      	b.n	80137d0 <_dtoa_r+0xa68>
 801333e:	f8cd 8014 	str.w	r8, [sp, #20]
 8013342:	4633      	mov	r3, r6
 8013344:	461e      	mov	r6, r3
 8013346:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801334a:	2a39      	cmp	r2, #57	@ 0x39
 801334c:	d106      	bne.n	801335c <_dtoa_r+0x5f4>
 801334e:	429f      	cmp	r7, r3
 8013350:	d1f8      	bne.n	8013344 <_dtoa_r+0x5dc>
 8013352:	9a05      	ldr	r2, [sp, #20]
 8013354:	3201      	adds	r2, #1
 8013356:	9205      	str	r2, [sp, #20]
 8013358:	2230      	movs	r2, #48	@ 0x30
 801335a:	703a      	strb	r2, [r7, #0]
 801335c:	781a      	ldrb	r2, [r3, #0]
 801335e:	3201      	adds	r2, #1
 8013360:	701a      	strb	r2, [r3, #0]
 8013362:	e7b1      	b.n	80132c8 <_dtoa_r+0x560>
 8013364:	ee27 7b04 	vmul.f64	d7, d7, d4
 8013368:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801336c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013370:	d1b5      	bne.n	80132de <_dtoa_r+0x576>
 8013372:	e7d4      	b.n	801331e <_dtoa_r+0x5b6>
 8013374:	08016f00 	.word	0x08016f00
 8013378:	08016ed8 	.word	0x08016ed8
 801337c:	9908      	ldr	r1, [sp, #32]
 801337e:	2900      	cmp	r1, #0
 8013380:	f000 80e9 	beq.w	8013556 <_dtoa_r+0x7ee>
 8013384:	9907      	ldr	r1, [sp, #28]
 8013386:	2901      	cmp	r1, #1
 8013388:	f300 80cb 	bgt.w	8013522 <_dtoa_r+0x7ba>
 801338c:	2d00      	cmp	r5, #0
 801338e:	f000 80c4 	beq.w	801351a <_dtoa_r+0x7b2>
 8013392:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8013396:	9e04      	ldr	r6, [sp, #16]
 8013398:	461c      	mov	r4, r3
 801339a:	9305      	str	r3, [sp, #20]
 801339c:	9b04      	ldr	r3, [sp, #16]
 801339e:	4413      	add	r3, r2
 80133a0:	9304      	str	r3, [sp, #16]
 80133a2:	9b06      	ldr	r3, [sp, #24]
 80133a4:	2101      	movs	r1, #1
 80133a6:	4413      	add	r3, r2
 80133a8:	4648      	mov	r0, r9
 80133aa:	9306      	str	r3, [sp, #24]
 80133ac:	f000 fc78 	bl	8013ca0 <__i2b>
 80133b0:	9b05      	ldr	r3, [sp, #20]
 80133b2:	4605      	mov	r5, r0
 80133b4:	b166      	cbz	r6, 80133d0 <_dtoa_r+0x668>
 80133b6:	9a06      	ldr	r2, [sp, #24]
 80133b8:	2a00      	cmp	r2, #0
 80133ba:	dd09      	ble.n	80133d0 <_dtoa_r+0x668>
 80133bc:	42b2      	cmp	r2, r6
 80133be:	9904      	ldr	r1, [sp, #16]
 80133c0:	bfa8      	it	ge
 80133c2:	4632      	movge	r2, r6
 80133c4:	1a89      	subs	r1, r1, r2
 80133c6:	9104      	str	r1, [sp, #16]
 80133c8:	9906      	ldr	r1, [sp, #24]
 80133ca:	1ab6      	subs	r6, r6, r2
 80133cc:	1a8a      	subs	r2, r1, r2
 80133ce:	9206      	str	r2, [sp, #24]
 80133d0:	b30b      	cbz	r3, 8013416 <_dtoa_r+0x6ae>
 80133d2:	9a08      	ldr	r2, [sp, #32]
 80133d4:	2a00      	cmp	r2, #0
 80133d6:	f000 80c5 	beq.w	8013564 <_dtoa_r+0x7fc>
 80133da:	2c00      	cmp	r4, #0
 80133dc:	f000 80bf 	beq.w	801355e <_dtoa_r+0x7f6>
 80133e0:	4629      	mov	r1, r5
 80133e2:	4622      	mov	r2, r4
 80133e4:	4648      	mov	r0, r9
 80133e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80133e8:	f000 fd12 	bl	8013e10 <__pow5mult>
 80133ec:	9a01      	ldr	r2, [sp, #4]
 80133ee:	4601      	mov	r1, r0
 80133f0:	4605      	mov	r5, r0
 80133f2:	4648      	mov	r0, r9
 80133f4:	f000 fc6a 	bl	8013ccc <__multiply>
 80133f8:	9901      	ldr	r1, [sp, #4]
 80133fa:	9005      	str	r0, [sp, #20]
 80133fc:	4648      	mov	r0, r9
 80133fe:	f000 fb51 	bl	8013aa4 <_Bfree>
 8013402:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013404:	1b1b      	subs	r3, r3, r4
 8013406:	f000 80b0 	beq.w	801356a <_dtoa_r+0x802>
 801340a:	9905      	ldr	r1, [sp, #20]
 801340c:	461a      	mov	r2, r3
 801340e:	4648      	mov	r0, r9
 8013410:	f000 fcfe 	bl	8013e10 <__pow5mult>
 8013414:	9001      	str	r0, [sp, #4]
 8013416:	2101      	movs	r1, #1
 8013418:	4648      	mov	r0, r9
 801341a:	f000 fc41 	bl	8013ca0 <__i2b>
 801341e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013420:	4604      	mov	r4, r0
 8013422:	2b00      	cmp	r3, #0
 8013424:	f000 81da 	beq.w	80137dc <_dtoa_r+0xa74>
 8013428:	461a      	mov	r2, r3
 801342a:	4601      	mov	r1, r0
 801342c:	4648      	mov	r0, r9
 801342e:	f000 fcef 	bl	8013e10 <__pow5mult>
 8013432:	9b07      	ldr	r3, [sp, #28]
 8013434:	2b01      	cmp	r3, #1
 8013436:	4604      	mov	r4, r0
 8013438:	f300 80a0 	bgt.w	801357c <_dtoa_r+0x814>
 801343c:	9b02      	ldr	r3, [sp, #8]
 801343e:	2b00      	cmp	r3, #0
 8013440:	f040 8096 	bne.w	8013570 <_dtoa_r+0x808>
 8013444:	9b03      	ldr	r3, [sp, #12]
 8013446:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801344a:	2a00      	cmp	r2, #0
 801344c:	f040 8092 	bne.w	8013574 <_dtoa_r+0x80c>
 8013450:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8013454:	0d12      	lsrs	r2, r2, #20
 8013456:	0512      	lsls	r2, r2, #20
 8013458:	2a00      	cmp	r2, #0
 801345a:	f000 808d 	beq.w	8013578 <_dtoa_r+0x810>
 801345e:	9b04      	ldr	r3, [sp, #16]
 8013460:	3301      	adds	r3, #1
 8013462:	9304      	str	r3, [sp, #16]
 8013464:	9b06      	ldr	r3, [sp, #24]
 8013466:	3301      	adds	r3, #1
 8013468:	9306      	str	r3, [sp, #24]
 801346a:	2301      	movs	r3, #1
 801346c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801346e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013470:	2b00      	cmp	r3, #0
 8013472:	f000 81b9 	beq.w	80137e8 <_dtoa_r+0xa80>
 8013476:	6922      	ldr	r2, [r4, #16]
 8013478:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801347c:	6910      	ldr	r0, [r2, #16]
 801347e:	f000 fbc3 	bl	8013c08 <__hi0bits>
 8013482:	f1c0 0020 	rsb	r0, r0, #32
 8013486:	9b06      	ldr	r3, [sp, #24]
 8013488:	4418      	add	r0, r3
 801348a:	f010 001f 	ands.w	r0, r0, #31
 801348e:	f000 8081 	beq.w	8013594 <_dtoa_r+0x82c>
 8013492:	f1c0 0220 	rsb	r2, r0, #32
 8013496:	2a04      	cmp	r2, #4
 8013498:	dd73      	ble.n	8013582 <_dtoa_r+0x81a>
 801349a:	9b04      	ldr	r3, [sp, #16]
 801349c:	f1c0 001c 	rsb	r0, r0, #28
 80134a0:	4403      	add	r3, r0
 80134a2:	9304      	str	r3, [sp, #16]
 80134a4:	9b06      	ldr	r3, [sp, #24]
 80134a6:	4406      	add	r6, r0
 80134a8:	4403      	add	r3, r0
 80134aa:	9306      	str	r3, [sp, #24]
 80134ac:	9b04      	ldr	r3, [sp, #16]
 80134ae:	2b00      	cmp	r3, #0
 80134b0:	dd05      	ble.n	80134be <_dtoa_r+0x756>
 80134b2:	9901      	ldr	r1, [sp, #4]
 80134b4:	461a      	mov	r2, r3
 80134b6:	4648      	mov	r0, r9
 80134b8:	f000 fd04 	bl	8013ec4 <__lshift>
 80134bc:	9001      	str	r0, [sp, #4]
 80134be:	9b06      	ldr	r3, [sp, #24]
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	dd05      	ble.n	80134d0 <_dtoa_r+0x768>
 80134c4:	4621      	mov	r1, r4
 80134c6:	461a      	mov	r2, r3
 80134c8:	4648      	mov	r0, r9
 80134ca:	f000 fcfb 	bl	8013ec4 <__lshift>
 80134ce:	4604      	mov	r4, r0
 80134d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80134d2:	2b00      	cmp	r3, #0
 80134d4:	d060      	beq.n	8013598 <_dtoa_r+0x830>
 80134d6:	9801      	ldr	r0, [sp, #4]
 80134d8:	4621      	mov	r1, r4
 80134da:	f000 fd5f 	bl	8013f9c <__mcmp>
 80134de:	2800      	cmp	r0, #0
 80134e0:	da5a      	bge.n	8013598 <_dtoa_r+0x830>
 80134e2:	f108 33ff 	add.w	r3, r8, #4294967295
 80134e6:	9305      	str	r3, [sp, #20]
 80134e8:	9901      	ldr	r1, [sp, #4]
 80134ea:	2300      	movs	r3, #0
 80134ec:	220a      	movs	r2, #10
 80134ee:	4648      	mov	r0, r9
 80134f0:	f000 fafa 	bl	8013ae8 <__multadd>
 80134f4:	9b08      	ldr	r3, [sp, #32]
 80134f6:	9001      	str	r0, [sp, #4]
 80134f8:	2b00      	cmp	r3, #0
 80134fa:	f000 8177 	beq.w	80137ec <_dtoa_r+0xa84>
 80134fe:	4629      	mov	r1, r5
 8013500:	2300      	movs	r3, #0
 8013502:	220a      	movs	r2, #10
 8013504:	4648      	mov	r0, r9
 8013506:	f000 faef 	bl	8013ae8 <__multadd>
 801350a:	f1bb 0f00 	cmp.w	fp, #0
 801350e:	4605      	mov	r5, r0
 8013510:	dc6e      	bgt.n	80135f0 <_dtoa_r+0x888>
 8013512:	9b07      	ldr	r3, [sp, #28]
 8013514:	2b02      	cmp	r3, #2
 8013516:	dc48      	bgt.n	80135aa <_dtoa_r+0x842>
 8013518:	e06a      	b.n	80135f0 <_dtoa_r+0x888>
 801351a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801351c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8013520:	e739      	b.n	8013396 <_dtoa_r+0x62e>
 8013522:	f10a 34ff 	add.w	r4, sl, #4294967295
 8013526:	42a3      	cmp	r3, r4
 8013528:	db07      	blt.n	801353a <_dtoa_r+0x7d2>
 801352a:	f1ba 0f00 	cmp.w	sl, #0
 801352e:	eba3 0404 	sub.w	r4, r3, r4
 8013532:	db0b      	blt.n	801354c <_dtoa_r+0x7e4>
 8013534:	9e04      	ldr	r6, [sp, #16]
 8013536:	4652      	mov	r2, sl
 8013538:	e72f      	b.n	801339a <_dtoa_r+0x632>
 801353a:	1ae2      	subs	r2, r4, r3
 801353c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801353e:	9e04      	ldr	r6, [sp, #16]
 8013540:	4413      	add	r3, r2
 8013542:	930a      	str	r3, [sp, #40]	@ 0x28
 8013544:	4652      	mov	r2, sl
 8013546:	4623      	mov	r3, r4
 8013548:	2400      	movs	r4, #0
 801354a:	e726      	b.n	801339a <_dtoa_r+0x632>
 801354c:	9a04      	ldr	r2, [sp, #16]
 801354e:	eba2 060a 	sub.w	r6, r2, sl
 8013552:	2200      	movs	r2, #0
 8013554:	e721      	b.n	801339a <_dtoa_r+0x632>
 8013556:	9e04      	ldr	r6, [sp, #16]
 8013558:	9d08      	ldr	r5, [sp, #32]
 801355a:	461c      	mov	r4, r3
 801355c:	e72a      	b.n	80133b4 <_dtoa_r+0x64c>
 801355e:	9a01      	ldr	r2, [sp, #4]
 8013560:	9205      	str	r2, [sp, #20]
 8013562:	e752      	b.n	801340a <_dtoa_r+0x6a2>
 8013564:	9901      	ldr	r1, [sp, #4]
 8013566:	461a      	mov	r2, r3
 8013568:	e751      	b.n	801340e <_dtoa_r+0x6a6>
 801356a:	9b05      	ldr	r3, [sp, #20]
 801356c:	9301      	str	r3, [sp, #4]
 801356e:	e752      	b.n	8013416 <_dtoa_r+0x6ae>
 8013570:	2300      	movs	r3, #0
 8013572:	e77b      	b.n	801346c <_dtoa_r+0x704>
 8013574:	9b02      	ldr	r3, [sp, #8]
 8013576:	e779      	b.n	801346c <_dtoa_r+0x704>
 8013578:	920b      	str	r2, [sp, #44]	@ 0x2c
 801357a:	e778      	b.n	801346e <_dtoa_r+0x706>
 801357c:	2300      	movs	r3, #0
 801357e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013580:	e779      	b.n	8013476 <_dtoa_r+0x70e>
 8013582:	d093      	beq.n	80134ac <_dtoa_r+0x744>
 8013584:	9b04      	ldr	r3, [sp, #16]
 8013586:	321c      	adds	r2, #28
 8013588:	4413      	add	r3, r2
 801358a:	9304      	str	r3, [sp, #16]
 801358c:	9b06      	ldr	r3, [sp, #24]
 801358e:	4416      	add	r6, r2
 8013590:	4413      	add	r3, r2
 8013592:	e78a      	b.n	80134aa <_dtoa_r+0x742>
 8013594:	4602      	mov	r2, r0
 8013596:	e7f5      	b.n	8013584 <_dtoa_r+0x81c>
 8013598:	f1ba 0f00 	cmp.w	sl, #0
 801359c:	f8cd 8014 	str.w	r8, [sp, #20]
 80135a0:	46d3      	mov	fp, sl
 80135a2:	dc21      	bgt.n	80135e8 <_dtoa_r+0x880>
 80135a4:	9b07      	ldr	r3, [sp, #28]
 80135a6:	2b02      	cmp	r3, #2
 80135a8:	dd1e      	ble.n	80135e8 <_dtoa_r+0x880>
 80135aa:	f1bb 0f00 	cmp.w	fp, #0
 80135ae:	f47f addc 	bne.w	801316a <_dtoa_r+0x402>
 80135b2:	4621      	mov	r1, r4
 80135b4:	465b      	mov	r3, fp
 80135b6:	2205      	movs	r2, #5
 80135b8:	4648      	mov	r0, r9
 80135ba:	f000 fa95 	bl	8013ae8 <__multadd>
 80135be:	4601      	mov	r1, r0
 80135c0:	4604      	mov	r4, r0
 80135c2:	9801      	ldr	r0, [sp, #4]
 80135c4:	f000 fcea 	bl	8013f9c <__mcmp>
 80135c8:	2800      	cmp	r0, #0
 80135ca:	f77f adce 	ble.w	801316a <_dtoa_r+0x402>
 80135ce:	463e      	mov	r6, r7
 80135d0:	2331      	movs	r3, #49	@ 0x31
 80135d2:	f806 3b01 	strb.w	r3, [r6], #1
 80135d6:	9b05      	ldr	r3, [sp, #20]
 80135d8:	3301      	adds	r3, #1
 80135da:	9305      	str	r3, [sp, #20]
 80135dc:	e5c9      	b.n	8013172 <_dtoa_r+0x40a>
 80135de:	f8cd 8014 	str.w	r8, [sp, #20]
 80135e2:	4654      	mov	r4, sl
 80135e4:	4625      	mov	r5, r4
 80135e6:	e7f2      	b.n	80135ce <_dtoa_r+0x866>
 80135e8:	9b08      	ldr	r3, [sp, #32]
 80135ea:	2b00      	cmp	r3, #0
 80135ec:	f000 8102 	beq.w	80137f4 <_dtoa_r+0xa8c>
 80135f0:	2e00      	cmp	r6, #0
 80135f2:	dd05      	ble.n	8013600 <_dtoa_r+0x898>
 80135f4:	4629      	mov	r1, r5
 80135f6:	4632      	mov	r2, r6
 80135f8:	4648      	mov	r0, r9
 80135fa:	f000 fc63 	bl	8013ec4 <__lshift>
 80135fe:	4605      	mov	r5, r0
 8013600:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013602:	2b00      	cmp	r3, #0
 8013604:	d058      	beq.n	80136b8 <_dtoa_r+0x950>
 8013606:	6869      	ldr	r1, [r5, #4]
 8013608:	4648      	mov	r0, r9
 801360a:	f000 fa0b 	bl	8013a24 <_Balloc>
 801360e:	4606      	mov	r6, r0
 8013610:	b928      	cbnz	r0, 801361e <_dtoa_r+0x8b6>
 8013612:	4b82      	ldr	r3, [pc, #520]	@ (801381c <_dtoa_r+0xab4>)
 8013614:	4602      	mov	r2, r0
 8013616:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801361a:	f7ff bbbe 	b.w	8012d9a <_dtoa_r+0x32>
 801361e:	692a      	ldr	r2, [r5, #16]
 8013620:	3202      	adds	r2, #2
 8013622:	0092      	lsls	r2, r2, #2
 8013624:	f105 010c 	add.w	r1, r5, #12
 8013628:	300c      	adds	r0, #12
 801362a:	f7ff fafe 	bl	8012c2a <memcpy>
 801362e:	2201      	movs	r2, #1
 8013630:	4631      	mov	r1, r6
 8013632:	4648      	mov	r0, r9
 8013634:	f000 fc46 	bl	8013ec4 <__lshift>
 8013638:	1c7b      	adds	r3, r7, #1
 801363a:	9304      	str	r3, [sp, #16]
 801363c:	eb07 030b 	add.w	r3, r7, fp
 8013640:	9309      	str	r3, [sp, #36]	@ 0x24
 8013642:	9b02      	ldr	r3, [sp, #8]
 8013644:	f003 0301 	and.w	r3, r3, #1
 8013648:	46a8      	mov	r8, r5
 801364a:	9308      	str	r3, [sp, #32]
 801364c:	4605      	mov	r5, r0
 801364e:	9b04      	ldr	r3, [sp, #16]
 8013650:	9801      	ldr	r0, [sp, #4]
 8013652:	4621      	mov	r1, r4
 8013654:	f103 3bff 	add.w	fp, r3, #4294967295
 8013658:	f7ff fafc 	bl	8012c54 <quorem>
 801365c:	4641      	mov	r1, r8
 801365e:	9002      	str	r0, [sp, #8]
 8013660:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8013664:	9801      	ldr	r0, [sp, #4]
 8013666:	f000 fc99 	bl	8013f9c <__mcmp>
 801366a:	462a      	mov	r2, r5
 801366c:	9006      	str	r0, [sp, #24]
 801366e:	4621      	mov	r1, r4
 8013670:	4648      	mov	r0, r9
 8013672:	f000 fcaf 	bl	8013fd4 <__mdiff>
 8013676:	68c2      	ldr	r2, [r0, #12]
 8013678:	4606      	mov	r6, r0
 801367a:	b9fa      	cbnz	r2, 80136bc <_dtoa_r+0x954>
 801367c:	4601      	mov	r1, r0
 801367e:	9801      	ldr	r0, [sp, #4]
 8013680:	f000 fc8c 	bl	8013f9c <__mcmp>
 8013684:	4602      	mov	r2, r0
 8013686:	4631      	mov	r1, r6
 8013688:	4648      	mov	r0, r9
 801368a:	920a      	str	r2, [sp, #40]	@ 0x28
 801368c:	f000 fa0a 	bl	8013aa4 <_Bfree>
 8013690:	9b07      	ldr	r3, [sp, #28]
 8013692:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013694:	9e04      	ldr	r6, [sp, #16]
 8013696:	ea42 0103 	orr.w	r1, r2, r3
 801369a:	9b08      	ldr	r3, [sp, #32]
 801369c:	4319      	orrs	r1, r3
 801369e:	d10f      	bne.n	80136c0 <_dtoa_r+0x958>
 80136a0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80136a4:	d028      	beq.n	80136f8 <_dtoa_r+0x990>
 80136a6:	9b06      	ldr	r3, [sp, #24]
 80136a8:	2b00      	cmp	r3, #0
 80136aa:	dd02      	ble.n	80136b2 <_dtoa_r+0x94a>
 80136ac:	9b02      	ldr	r3, [sp, #8]
 80136ae:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 80136b2:	f88b a000 	strb.w	sl, [fp]
 80136b6:	e55e      	b.n	8013176 <_dtoa_r+0x40e>
 80136b8:	4628      	mov	r0, r5
 80136ba:	e7bd      	b.n	8013638 <_dtoa_r+0x8d0>
 80136bc:	2201      	movs	r2, #1
 80136be:	e7e2      	b.n	8013686 <_dtoa_r+0x91e>
 80136c0:	9b06      	ldr	r3, [sp, #24]
 80136c2:	2b00      	cmp	r3, #0
 80136c4:	db04      	blt.n	80136d0 <_dtoa_r+0x968>
 80136c6:	9907      	ldr	r1, [sp, #28]
 80136c8:	430b      	orrs	r3, r1
 80136ca:	9908      	ldr	r1, [sp, #32]
 80136cc:	430b      	orrs	r3, r1
 80136ce:	d120      	bne.n	8013712 <_dtoa_r+0x9aa>
 80136d0:	2a00      	cmp	r2, #0
 80136d2:	ddee      	ble.n	80136b2 <_dtoa_r+0x94a>
 80136d4:	9901      	ldr	r1, [sp, #4]
 80136d6:	2201      	movs	r2, #1
 80136d8:	4648      	mov	r0, r9
 80136da:	f000 fbf3 	bl	8013ec4 <__lshift>
 80136de:	4621      	mov	r1, r4
 80136e0:	9001      	str	r0, [sp, #4]
 80136e2:	f000 fc5b 	bl	8013f9c <__mcmp>
 80136e6:	2800      	cmp	r0, #0
 80136e8:	dc03      	bgt.n	80136f2 <_dtoa_r+0x98a>
 80136ea:	d1e2      	bne.n	80136b2 <_dtoa_r+0x94a>
 80136ec:	f01a 0f01 	tst.w	sl, #1
 80136f0:	d0df      	beq.n	80136b2 <_dtoa_r+0x94a>
 80136f2:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80136f6:	d1d9      	bne.n	80136ac <_dtoa_r+0x944>
 80136f8:	2339      	movs	r3, #57	@ 0x39
 80136fa:	f88b 3000 	strb.w	r3, [fp]
 80136fe:	4633      	mov	r3, r6
 8013700:	461e      	mov	r6, r3
 8013702:	3b01      	subs	r3, #1
 8013704:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8013708:	2a39      	cmp	r2, #57	@ 0x39
 801370a:	d052      	beq.n	80137b2 <_dtoa_r+0xa4a>
 801370c:	3201      	adds	r2, #1
 801370e:	701a      	strb	r2, [r3, #0]
 8013710:	e531      	b.n	8013176 <_dtoa_r+0x40e>
 8013712:	2a00      	cmp	r2, #0
 8013714:	dd07      	ble.n	8013726 <_dtoa_r+0x9be>
 8013716:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801371a:	d0ed      	beq.n	80136f8 <_dtoa_r+0x990>
 801371c:	f10a 0301 	add.w	r3, sl, #1
 8013720:	f88b 3000 	strb.w	r3, [fp]
 8013724:	e527      	b.n	8013176 <_dtoa_r+0x40e>
 8013726:	9b04      	ldr	r3, [sp, #16]
 8013728:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801372a:	f803 ac01 	strb.w	sl, [r3, #-1]
 801372e:	4293      	cmp	r3, r2
 8013730:	d029      	beq.n	8013786 <_dtoa_r+0xa1e>
 8013732:	9901      	ldr	r1, [sp, #4]
 8013734:	2300      	movs	r3, #0
 8013736:	220a      	movs	r2, #10
 8013738:	4648      	mov	r0, r9
 801373a:	f000 f9d5 	bl	8013ae8 <__multadd>
 801373e:	45a8      	cmp	r8, r5
 8013740:	9001      	str	r0, [sp, #4]
 8013742:	f04f 0300 	mov.w	r3, #0
 8013746:	f04f 020a 	mov.w	r2, #10
 801374a:	4641      	mov	r1, r8
 801374c:	4648      	mov	r0, r9
 801374e:	d107      	bne.n	8013760 <_dtoa_r+0x9f8>
 8013750:	f000 f9ca 	bl	8013ae8 <__multadd>
 8013754:	4680      	mov	r8, r0
 8013756:	4605      	mov	r5, r0
 8013758:	9b04      	ldr	r3, [sp, #16]
 801375a:	3301      	adds	r3, #1
 801375c:	9304      	str	r3, [sp, #16]
 801375e:	e776      	b.n	801364e <_dtoa_r+0x8e6>
 8013760:	f000 f9c2 	bl	8013ae8 <__multadd>
 8013764:	4629      	mov	r1, r5
 8013766:	4680      	mov	r8, r0
 8013768:	2300      	movs	r3, #0
 801376a:	220a      	movs	r2, #10
 801376c:	4648      	mov	r0, r9
 801376e:	f000 f9bb 	bl	8013ae8 <__multadd>
 8013772:	4605      	mov	r5, r0
 8013774:	e7f0      	b.n	8013758 <_dtoa_r+0x9f0>
 8013776:	f1bb 0f00 	cmp.w	fp, #0
 801377a:	bfcc      	ite	gt
 801377c:	465e      	movgt	r6, fp
 801377e:	2601      	movle	r6, #1
 8013780:	443e      	add	r6, r7
 8013782:	f04f 0800 	mov.w	r8, #0
 8013786:	9901      	ldr	r1, [sp, #4]
 8013788:	2201      	movs	r2, #1
 801378a:	4648      	mov	r0, r9
 801378c:	f000 fb9a 	bl	8013ec4 <__lshift>
 8013790:	4621      	mov	r1, r4
 8013792:	9001      	str	r0, [sp, #4]
 8013794:	f000 fc02 	bl	8013f9c <__mcmp>
 8013798:	2800      	cmp	r0, #0
 801379a:	dcb0      	bgt.n	80136fe <_dtoa_r+0x996>
 801379c:	d102      	bne.n	80137a4 <_dtoa_r+0xa3c>
 801379e:	f01a 0f01 	tst.w	sl, #1
 80137a2:	d1ac      	bne.n	80136fe <_dtoa_r+0x996>
 80137a4:	4633      	mov	r3, r6
 80137a6:	461e      	mov	r6, r3
 80137a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80137ac:	2a30      	cmp	r2, #48	@ 0x30
 80137ae:	d0fa      	beq.n	80137a6 <_dtoa_r+0xa3e>
 80137b0:	e4e1      	b.n	8013176 <_dtoa_r+0x40e>
 80137b2:	429f      	cmp	r7, r3
 80137b4:	d1a4      	bne.n	8013700 <_dtoa_r+0x998>
 80137b6:	9b05      	ldr	r3, [sp, #20]
 80137b8:	3301      	adds	r3, #1
 80137ba:	9305      	str	r3, [sp, #20]
 80137bc:	2331      	movs	r3, #49	@ 0x31
 80137be:	703b      	strb	r3, [r7, #0]
 80137c0:	e4d9      	b.n	8013176 <_dtoa_r+0x40e>
 80137c2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80137c4:	4f16      	ldr	r7, [pc, #88]	@ (8013820 <_dtoa_r+0xab8>)
 80137c6:	b11b      	cbz	r3, 80137d0 <_dtoa_r+0xa68>
 80137c8:	f107 0308 	add.w	r3, r7, #8
 80137cc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80137ce:	6013      	str	r3, [r2, #0]
 80137d0:	4638      	mov	r0, r7
 80137d2:	b011      	add	sp, #68	@ 0x44
 80137d4:	ecbd 8b02 	vpop	{d8}
 80137d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80137dc:	9b07      	ldr	r3, [sp, #28]
 80137de:	2b01      	cmp	r3, #1
 80137e0:	f77f ae2c 	ble.w	801343c <_dtoa_r+0x6d4>
 80137e4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80137e6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80137e8:	2001      	movs	r0, #1
 80137ea:	e64c      	b.n	8013486 <_dtoa_r+0x71e>
 80137ec:	f1bb 0f00 	cmp.w	fp, #0
 80137f0:	f77f aed8 	ble.w	80135a4 <_dtoa_r+0x83c>
 80137f4:	463e      	mov	r6, r7
 80137f6:	9801      	ldr	r0, [sp, #4]
 80137f8:	4621      	mov	r1, r4
 80137fa:	f7ff fa2b 	bl	8012c54 <quorem>
 80137fe:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8013802:	f806 ab01 	strb.w	sl, [r6], #1
 8013806:	1bf2      	subs	r2, r6, r7
 8013808:	4593      	cmp	fp, r2
 801380a:	ddb4      	ble.n	8013776 <_dtoa_r+0xa0e>
 801380c:	9901      	ldr	r1, [sp, #4]
 801380e:	2300      	movs	r3, #0
 8013810:	220a      	movs	r2, #10
 8013812:	4648      	mov	r0, r9
 8013814:	f000 f968 	bl	8013ae8 <__multadd>
 8013818:	9001      	str	r0, [sp, #4]
 801381a:	e7ec      	b.n	80137f6 <_dtoa_r+0xa8e>
 801381c:	08016da5 	.word	0x08016da5
 8013820:	08016d29 	.word	0x08016d29

08013824 <_free_r>:
 8013824:	b538      	push	{r3, r4, r5, lr}
 8013826:	4605      	mov	r5, r0
 8013828:	2900      	cmp	r1, #0
 801382a:	d041      	beq.n	80138b0 <_free_r+0x8c>
 801382c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013830:	1f0c      	subs	r4, r1, #4
 8013832:	2b00      	cmp	r3, #0
 8013834:	bfb8      	it	lt
 8013836:	18e4      	addlt	r4, r4, r3
 8013838:	f000 f8e8 	bl	8013a0c <__malloc_lock>
 801383c:	4a1d      	ldr	r2, [pc, #116]	@ (80138b4 <_free_r+0x90>)
 801383e:	6813      	ldr	r3, [r2, #0]
 8013840:	b933      	cbnz	r3, 8013850 <_free_r+0x2c>
 8013842:	6063      	str	r3, [r4, #4]
 8013844:	6014      	str	r4, [r2, #0]
 8013846:	4628      	mov	r0, r5
 8013848:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801384c:	f000 b8e4 	b.w	8013a18 <__malloc_unlock>
 8013850:	42a3      	cmp	r3, r4
 8013852:	d908      	bls.n	8013866 <_free_r+0x42>
 8013854:	6820      	ldr	r0, [r4, #0]
 8013856:	1821      	adds	r1, r4, r0
 8013858:	428b      	cmp	r3, r1
 801385a:	bf01      	itttt	eq
 801385c:	6819      	ldreq	r1, [r3, #0]
 801385e:	685b      	ldreq	r3, [r3, #4]
 8013860:	1809      	addeq	r1, r1, r0
 8013862:	6021      	streq	r1, [r4, #0]
 8013864:	e7ed      	b.n	8013842 <_free_r+0x1e>
 8013866:	461a      	mov	r2, r3
 8013868:	685b      	ldr	r3, [r3, #4]
 801386a:	b10b      	cbz	r3, 8013870 <_free_r+0x4c>
 801386c:	42a3      	cmp	r3, r4
 801386e:	d9fa      	bls.n	8013866 <_free_r+0x42>
 8013870:	6811      	ldr	r1, [r2, #0]
 8013872:	1850      	adds	r0, r2, r1
 8013874:	42a0      	cmp	r0, r4
 8013876:	d10b      	bne.n	8013890 <_free_r+0x6c>
 8013878:	6820      	ldr	r0, [r4, #0]
 801387a:	4401      	add	r1, r0
 801387c:	1850      	adds	r0, r2, r1
 801387e:	4283      	cmp	r3, r0
 8013880:	6011      	str	r1, [r2, #0]
 8013882:	d1e0      	bne.n	8013846 <_free_r+0x22>
 8013884:	6818      	ldr	r0, [r3, #0]
 8013886:	685b      	ldr	r3, [r3, #4]
 8013888:	6053      	str	r3, [r2, #4]
 801388a:	4408      	add	r0, r1
 801388c:	6010      	str	r0, [r2, #0]
 801388e:	e7da      	b.n	8013846 <_free_r+0x22>
 8013890:	d902      	bls.n	8013898 <_free_r+0x74>
 8013892:	230c      	movs	r3, #12
 8013894:	602b      	str	r3, [r5, #0]
 8013896:	e7d6      	b.n	8013846 <_free_r+0x22>
 8013898:	6820      	ldr	r0, [r4, #0]
 801389a:	1821      	adds	r1, r4, r0
 801389c:	428b      	cmp	r3, r1
 801389e:	bf04      	itt	eq
 80138a0:	6819      	ldreq	r1, [r3, #0]
 80138a2:	685b      	ldreq	r3, [r3, #4]
 80138a4:	6063      	str	r3, [r4, #4]
 80138a6:	bf04      	itt	eq
 80138a8:	1809      	addeq	r1, r1, r0
 80138aa:	6021      	streq	r1, [r4, #0]
 80138ac:	6054      	str	r4, [r2, #4]
 80138ae:	e7ca      	b.n	8013846 <_free_r+0x22>
 80138b0:	bd38      	pop	{r3, r4, r5, pc}
 80138b2:	bf00      	nop
 80138b4:	2400169c 	.word	0x2400169c

080138b8 <malloc>:
 80138b8:	4b02      	ldr	r3, [pc, #8]	@ (80138c4 <malloc+0xc>)
 80138ba:	4601      	mov	r1, r0
 80138bc:	6818      	ldr	r0, [r3, #0]
 80138be:	f000 b825 	b.w	801390c <_malloc_r>
 80138c2:	bf00      	nop
 80138c4:	2400004c 	.word	0x2400004c

080138c8 <sbrk_aligned>:
 80138c8:	b570      	push	{r4, r5, r6, lr}
 80138ca:	4e0f      	ldr	r6, [pc, #60]	@ (8013908 <sbrk_aligned+0x40>)
 80138cc:	460c      	mov	r4, r1
 80138ce:	6831      	ldr	r1, [r6, #0]
 80138d0:	4605      	mov	r5, r0
 80138d2:	b911      	cbnz	r1, 80138da <sbrk_aligned+0x12>
 80138d4:	f001 ffae 	bl	8015834 <_sbrk_r>
 80138d8:	6030      	str	r0, [r6, #0]
 80138da:	4621      	mov	r1, r4
 80138dc:	4628      	mov	r0, r5
 80138de:	f001 ffa9 	bl	8015834 <_sbrk_r>
 80138e2:	1c43      	adds	r3, r0, #1
 80138e4:	d103      	bne.n	80138ee <sbrk_aligned+0x26>
 80138e6:	f04f 34ff 	mov.w	r4, #4294967295
 80138ea:	4620      	mov	r0, r4
 80138ec:	bd70      	pop	{r4, r5, r6, pc}
 80138ee:	1cc4      	adds	r4, r0, #3
 80138f0:	f024 0403 	bic.w	r4, r4, #3
 80138f4:	42a0      	cmp	r0, r4
 80138f6:	d0f8      	beq.n	80138ea <sbrk_aligned+0x22>
 80138f8:	1a21      	subs	r1, r4, r0
 80138fa:	4628      	mov	r0, r5
 80138fc:	f001 ff9a 	bl	8015834 <_sbrk_r>
 8013900:	3001      	adds	r0, #1
 8013902:	d1f2      	bne.n	80138ea <sbrk_aligned+0x22>
 8013904:	e7ef      	b.n	80138e6 <sbrk_aligned+0x1e>
 8013906:	bf00      	nop
 8013908:	24001698 	.word	0x24001698

0801390c <_malloc_r>:
 801390c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013910:	1ccd      	adds	r5, r1, #3
 8013912:	f025 0503 	bic.w	r5, r5, #3
 8013916:	3508      	adds	r5, #8
 8013918:	2d0c      	cmp	r5, #12
 801391a:	bf38      	it	cc
 801391c:	250c      	movcc	r5, #12
 801391e:	2d00      	cmp	r5, #0
 8013920:	4606      	mov	r6, r0
 8013922:	db01      	blt.n	8013928 <_malloc_r+0x1c>
 8013924:	42a9      	cmp	r1, r5
 8013926:	d904      	bls.n	8013932 <_malloc_r+0x26>
 8013928:	230c      	movs	r3, #12
 801392a:	6033      	str	r3, [r6, #0]
 801392c:	2000      	movs	r0, #0
 801392e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013932:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013a08 <_malloc_r+0xfc>
 8013936:	f000 f869 	bl	8013a0c <__malloc_lock>
 801393a:	f8d8 3000 	ldr.w	r3, [r8]
 801393e:	461c      	mov	r4, r3
 8013940:	bb44      	cbnz	r4, 8013994 <_malloc_r+0x88>
 8013942:	4629      	mov	r1, r5
 8013944:	4630      	mov	r0, r6
 8013946:	f7ff ffbf 	bl	80138c8 <sbrk_aligned>
 801394a:	1c43      	adds	r3, r0, #1
 801394c:	4604      	mov	r4, r0
 801394e:	d158      	bne.n	8013a02 <_malloc_r+0xf6>
 8013950:	f8d8 4000 	ldr.w	r4, [r8]
 8013954:	4627      	mov	r7, r4
 8013956:	2f00      	cmp	r7, #0
 8013958:	d143      	bne.n	80139e2 <_malloc_r+0xd6>
 801395a:	2c00      	cmp	r4, #0
 801395c:	d04b      	beq.n	80139f6 <_malloc_r+0xea>
 801395e:	6823      	ldr	r3, [r4, #0]
 8013960:	4639      	mov	r1, r7
 8013962:	4630      	mov	r0, r6
 8013964:	eb04 0903 	add.w	r9, r4, r3
 8013968:	f001 ff64 	bl	8015834 <_sbrk_r>
 801396c:	4581      	cmp	r9, r0
 801396e:	d142      	bne.n	80139f6 <_malloc_r+0xea>
 8013970:	6821      	ldr	r1, [r4, #0]
 8013972:	1a6d      	subs	r5, r5, r1
 8013974:	4629      	mov	r1, r5
 8013976:	4630      	mov	r0, r6
 8013978:	f7ff ffa6 	bl	80138c8 <sbrk_aligned>
 801397c:	3001      	adds	r0, #1
 801397e:	d03a      	beq.n	80139f6 <_malloc_r+0xea>
 8013980:	6823      	ldr	r3, [r4, #0]
 8013982:	442b      	add	r3, r5
 8013984:	6023      	str	r3, [r4, #0]
 8013986:	f8d8 3000 	ldr.w	r3, [r8]
 801398a:	685a      	ldr	r2, [r3, #4]
 801398c:	bb62      	cbnz	r2, 80139e8 <_malloc_r+0xdc>
 801398e:	f8c8 7000 	str.w	r7, [r8]
 8013992:	e00f      	b.n	80139b4 <_malloc_r+0xa8>
 8013994:	6822      	ldr	r2, [r4, #0]
 8013996:	1b52      	subs	r2, r2, r5
 8013998:	d420      	bmi.n	80139dc <_malloc_r+0xd0>
 801399a:	2a0b      	cmp	r2, #11
 801399c:	d917      	bls.n	80139ce <_malloc_r+0xc2>
 801399e:	1961      	adds	r1, r4, r5
 80139a0:	42a3      	cmp	r3, r4
 80139a2:	6025      	str	r5, [r4, #0]
 80139a4:	bf18      	it	ne
 80139a6:	6059      	strne	r1, [r3, #4]
 80139a8:	6863      	ldr	r3, [r4, #4]
 80139aa:	bf08      	it	eq
 80139ac:	f8c8 1000 	streq.w	r1, [r8]
 80139b0:	5162      	str	r2, [r4, r5]
 80139b2:	604b      	str	r3, [r1, #4]
 80139b4:	4630      	mov	r0, r6
 80139b6:	f000 f82f 	bl	8013a18 <__malloc_unlock>
 80139ba:	f104 000b 	add.w	r0, r4, #11
 80139be:	1d23      	adds	r3, r4, #4
 80139c0:	f020 0007 	bic.w	r0, r0, #7
 80139c4:	1ac2      	subs	r2, r0, r3
 80139c6:	bf1c      	itt	ne
 80139c8:	1a1b      	subne	r3, r3, r0
 80139ca:	50a3      	strne	r3, [r4, r2]
 80139cc:	e7af      	b.n	801392e <_malloc_r+0x22>
 80139ce:	6862      	ldr	r2, [r4, #4]
 80139d0:	42a3      	cmp	r3, r4
 80139d2:	bf0c      	ite	eq
 80139d4:	f8c8 2000 	streq.w	r2, [r8]
 80139d8:	605a      	strne	r2, [r3, #4]
 80139da:	e7eb      	b.n	80139b4 <_malloc_r+0xa8>
 80139dc:	4623      	mov	r3, r4
 80139de:	6864      	ldr	r4, [r4, #4]
 80139e0:	e7ae      	b.n	8013940 <_malloc_r+0x34>
 80139e2:	463c      	mov	r4, r7
 80139e4:	687f      	ldr	r7, [r7, #4]
 80139e6:	e7b6      	b.n	8013956 <_malloc_r+0x4a>
 80139e8:	461a      	mov	r2, r3
 80139ea:	685b      	ldr	r3, [r3, #4]
 80139ec:	42a3      	cmp	r3, r4
 80139ee:	d1fb      	bne.n	80139e8 <_malloc_r+0xdc>
 80139f0:	2300      	movs	r3, #0
 80139f2:	6053      	str	r3, [r2, #4]
 80139f4:	e7de      	b.n	80139b4 <_malloc_r+0xa8>
 80139f6:	230c      	movs	r3, #12
 80139f8:	6033      	str	r3, [r6, #0]
 80139fa:	4630      	mov	r0, r6
 80139fc:	f000 f80c 	bl	8013a18 <__malloc_unlock>
 8013a00:	e794      	b.n	801392c <_malloc_r+0x20>
 8013a02:	6005      	str	r5, [r0, #0]
 8013a04:	e7d6      	b.n	80139b4 <_malloc_r+0xa8>
 8013a06:	bf00      	nop
 8013a08:	2400169c 	.word	0x2400169c

08013a0c <__malloc_lock>:
 8013a0c:	4801      	ldr	r0, [pc, #4]	@ (8013a14 <__malloc_lock+0x8>)
 8013a0e:	f7ff b90a 	b.w	8012c26 <__retarget_lock_acquire_recursive>
 8013a12:	bf00      	nop
 8013a14:	24001694 	.word	0x24001694

08013a18 <__malloc_unlock>:
 8013a18:	4801      	ldr	r0, [pc, #4]	@ (8013a20 <__malloc_unlock+0x8>)
 8013a1a:	f7ff b905 	b.w	8012c28 <__retarget_lock_release_recursive>
 8013a1e:	bf00      	nop
 8013a20:	24001694 	.word	0x24001694

08013a24 <_Balloc>:
 8013a24:	b570      	push	{r4, r5, r6, lr}
 8013a26:	69c6      	ldr	r6, [r0, #28]
 8013a28:	4604      	mov	r4, r0
 8013a2a:	460d      	mov	r5, r1
 8013a2c:	b976      	cbnz	r6, 8013a4c <_Balloc+0x28>
 8013a2e:	2010      	movs	r0, #16
 8013a30:	f7ff ff42 	bl	80138b8 <malloc>
 8013a34:	4602      	mov	r2, r0
 8013a36:	61e0      	str	r0, [r4, #28]
 8013a38:	b920      	cbnz	r0, 8013a44 <_Balloc+0x20>
 8013a3a:	4b18      	ldr	r3, [pc, #96]	@ (8013a9c <_Balloc+0x78>)
 8013a3c:	4818      	ldr	r0, [pc, #96]	@ (8013aa0 <_Balloc+0x7c>)
 8013a3e:	216b      	movs	r1, #107	@ 0x6b
 8013a40:	f001 ff12 	bl	8015868 <__assert_func>
 8013a44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013a48:	6006      	str	r6, [r0, #0]
 8013a4a:	60c6      	str	r6, [r0, #12]
 8013a4c:	69e6      	ldr	r6, [r4, #28]
 8013a4e:	68f3      	ldr	r3, [r6, #12]
 8013a50:	b183      	cbz	r3, 8013a74 <_Balloc+0x50>
 8013a52:	69e3      	ldr	r3, [r4, #28]
 8013a54:	68db      	ldr	r3, [r3, #12]
 8013a56:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013a5a:	b9b8      	cbnz	r0, 8013a8c <_Balloc+0x68>
 8013a5c:	2101      	movs	r1, #1
 8013a5e:	fa01 f605 	lsl.w	r6, r1, r5
 8013a62:	1d72      	adds	r2, r6, #5
 8013a64:	0092      	lsls	r2, r2, #2
 8013a66:	4620      	mov	r0, r4
 8013a68:	f001 ff1c 	bl	80158a4 <_calloc_r>
 8013a6c:	b160      	cbz	r0, 8013a88 <_Balloc+0x64>
 8013a6e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013a72:	e00e      	b.n	8013a92 <_Balloc+0x6e>
 8013a74:	2221      	movs	r2, #33	@ 0x21
 8013a76:	2104      	movs	r1, #4
 8013a78:	4620      	mov	r0, r4
 8013a7a:	f001 ff13 	bl	80158a4 <_calloc_r>
 8013a7e:	69e3      	ldr	r3, [r4, #28]
 8013a80:	60f0      	str	r0, [r6, #12]
 8013a82:	68db      	ldr	r3, [r3, #12]
 8013a84:	2b00      	cmp	r3, #0
 8013a86:	d1e4      	bne.n	8013a52 <_Balloc+0x2e>
 8013a88:	2000      	movs	r0, #0
 8013a8a:	bd70      	pop	{r4, r5, r6, pc}
 8013a8c:	6802      	ldr	r2, [r0, #0]
 8013a8e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013a92:	2300      	movs	r3, #0
 8013a94:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013a98:	e7f7      	b.n	8013a8a <_Balloc+0x66>
 8013a9a:	bf00      	nop
 8013a9c:	08016d36 	.word	0x08016d36
 8013aa0:	08016db6 	.word	0x08016db6

08013aa4 <_Bfree>:
 8013aa4:	b570      	push	{r4, r5, r6, lr}
 8013aa6:	69c6      	ldr	r6, [r0, #28]
 8013aa8:	4605      	mov	r5, r0
 8013aaa:	460c      	mov	r4, r1
 8013aac:	b976      	cbnz	r6, 8013acc <_Bfree+0x28>
 8013aae:	2010      	movs	r0, #16
 8013ab0:	f7ff ff02 	bl	80138b8 <malloc>
 8013ab4:	4602      	mov	r2, r0
 8013ab6:	61e8      	str	r0, [r5, #28]
 8013ab8:	b920      	cbnz	r0, 8013ac4 <_Bfree+0x20>
 8013aba:	4b09      	ldr	r3, [pc, #36]	@ (8013ae0 <_Bfree+0x3c>)
 8013abc:	4809      	ldr	r0, [pc, #36]	@ (8013ae4 <_Bfree+0x40>)
 8013abe:	218f      	movs	r1, #143	@ 0x8f
 8013ac0:	f001 fed2 	bl	8015868 <__assert_func>
 8013ac4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013ac8:	6006      	str	r6, [r0, #0]
 8013aca:	60c6      	str	r6, [r0, #12]
 8013acc:	b13c      	cbz	r4, 8013ade <_Bfree+0x3a>
 8013ace:	69eb      	ldr	r3, [r5, #28]
 8013ad0:	6862      	ldr	r2, [r4, #4]
 8013ad2:	68db      	ldr	r3, [r3, #12]
 8013ad4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013ad8:	6021      	str	r1, [r4, #0]
 8013ada:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013ade:	bd70      	pop	{r4, r5, r6, pc}
 8013ae0:	08016d36 	.word	0x08016d36
 8013ae4:	08016db6 	.word	0x08016db6

08013ae8 <__multadd>:
 8013ae8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013aec:	690d      	ldr	r5, [r1, #16]
 8013aee:	4607      	mov	r7, r0
 8013af0:	460c      	mov	r4, r1
 8013af2:	461e      	mov	r6, r3
 8013af4:	f101 0c14 	add.w	ip, r1, #20
 8013af8:	2000      	movs	r0, #0
 8013afa:	f8dc 3000 	ldr.w	r3, [ip]
 8013afe:	b299      	uxth	r1, r3
 8013b00:	fb02 6101 	mla	r1, r2, r1, r6
 8013b04:	0c1e      	lsrs	r6, r3, #16
 8013b06:	0c0b      	lsrs	r3, r1, #16
 8013b08:	fb02 3306 	mla	r3, r2, r6, r3
 8013b0c:	b289      	uxth	r1, r1
 8013b0e:	3001      	adds	r0, #1
 8013b10:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013b14:	4285      	cmp	r5, r0
 8013b16:	f84c 1b04 	str.w	r1, [ip], #4
 8013b1a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013b1e:	dcec      	bgt.n	8013afa <__multadd+0x12>
 8013b20:	b30e      	cbz	r6, 8013b66 <__multadd+0x7e>
 8013b22:	68a3      	ldr	r3, [r4, #8]
 8013b24:	42ab      	cmp	r3, r5
 8013b26:	dc19      	bgt.n	8013b5c <__multadd+0x74>
 8013b28:	6861      	ldr	r1, [r4, #4]
 8013b2a:	4638      	mov	r0, r7
 8013b2c:	3101      	adds	r1, #1
 8013b2e:	f7ff ff79 	bl	8013a24 <_Balloc>
 8013b32:	4680      	mov	r8, r0
 8013b34:	b928      	cbnz	r0, 8013b42 <__multadd+0x5a>
 8013b36:	4602      	mov	r2, r0
 8013b38:	4b0c      	ldr	r3, [pc, #48]	@ (8013b6c <__multadd+0x84>)
 8013b3a:	480d      	ldr	r0, [pc, #52]	@ (8013b70 <__multadd+0x88>)
 8013b3c:	21ba      	movs	r1, #186	@ 0xba
 8013b3e:	f001 fe93 	bl	8015868 <__assert_func>
 8013b42:	6922      	ldr	r2, [r4, #16]
 8013b44:	3202      	adds	r2, #2
 8013b46:	f104 010c 	add.w	r1, r4, #12
 8013b4a:	0092      	lsls	r2, r2, #2
 8013b4c:	300c      	adds	r0, #12
 8013b4e:	f7ff f86c 	bl	8012c2a <memcpy>
 8013b52:	4621      	mov	r1, r4
 8013b54:	4638      	mov	r0, r7
 8013b56:	f7ff ffa5 	bl	8013aa4 <_Bfree>
 8013b5a:	4644      	mov	r4, r8
 8013b5c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013b60:	3501      	adds	r5, #1
 8013b62:	615e      	str	r6, [r3, #20]
 8013b64:	6125      	str	r5, [r4, #16]
 8013b66:	4620      	mov	r0, r4
 8013b68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b6c:	08016da5 	.word	0x08016da5
 8013b70:	08016db6 	.word	0x08016db6

08013b74 <__s2b>:
 8013b74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013b78:	460c      	mov	r4, r1
 8013b7a:	4615      	mov	r5, r2
 8013b7c:	461f      	mov	r7, r3
 8013b7e:	2209      	movs	r2, #9
 8013b80:	3308      	adds	r3, #8
 8013b82:	4606      	mov	r6, r0
 8013b84:	fb93 f3f2 	sdiv	r3, r3, r2
 8013b88:	2100      	movs	r1, #0
 8013b8a:	2201      	movs	r2, #1
 8013b8c:	429a      	cmp	r2, r3
 8013b8e:	db09      	blt.n	8013ba4 <__s2b+0x30>
 8013b90:	4630      	mov	r0, r6
 8013b92:	f7ff ff47 	bl	8013a24 <_Balloc>
 8013b96:	b940      	cbnz	r0, 8013baa <__s2b+0x36>
 8013b98:	4602      	mov	r2, r0
 8013b9a:	4b19      	ldr	r3, [pc, #100]	@ (8013c00 <__s2b+0x8c>)
 8013b9c:	4819      	ldr	r0, [pc, #100]	@ (8013c04 <__s2b+0x90>)
 8013b9e:	21d3      	movs	r1, #211	@ 0xd3
 8013ba0:	f001 fe62 	bl	8015868 <__assert_func>
 8013ba4:	0052      	lsls	r2, r2, #1
 8013ba6:	3101      	adds	r1, #1
 8013ba8:	e7f0      	b.n	8013b8c <__s2b+0x18>
 8013baa:	9b08      	ldr	r3, [sp, #32]
 8013bac:	6143      	str	r3, [r0, #20]
 8013bae:	2d09      	cmp	r5, #9
 8013bb0:	f04f 0301 	mov.w	r3, #1
 8013bb4:	6103      	str	r3, [r0, #16]
 8013bb6:	dd16      	ble.n	8013be6 <__s2b+0x72>
 8013bb8:	f104 0909 	add.w	r9, r4, #9
 8013bbc:	46c8      	mov	r8, r9
 8013bbe:	442c      	add	r4, r5
 8013bc0:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013bc4:	4601      	mov	r1, r0
 8013bc6:	3b30      	subs	r3, #48	@ 0x30
 8013bc8:	220a      	movs	r2, #10
 8013bca:	4630      	mov	r0, r6
 8013bcc:	f7ff ff8c 	bl	8013ae8 <__multadd>
 8013bd0:	45a0      	cmp	r8, r4
 8013bd2:	d1f5      	bne.n	8013bc0 <__s2b+0x4c>
 8013bd4:	f1a5 0408 	sub.w	r4, r5, #8
 8013bd8:	444c      	add	r4, r9
 8013bda:	1b2d      	subs	r5, r5, r4
 8013bdc:	1963      	adds	r3, r4, r5
 8013bde:	42bb      	cmp	r3, r7
 8013be0:	db04      	blt.n	8013bec <__s2b+0x78>
 8013be2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013be6:	340a      	adds	r4, #10
 8013be8:	2509      	movs	r5, #9
 8013bea:	e7f6      	b.n	8013bda <__s2b+0x66>
 8013bec:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013bf0:	4601      	mov	r1, r0
 8013bf2:	3b30      	subs	r3, #48	@ 0x30
 8013bf4:	220a      	movs	r2, #10
 8013bf6:	4630      	mov	r0, r6
 8013bf8:	f7ff ff76 	bl	8013ae8 <__multadd>
 8013bfc:	e7ee      	b.n	8013bdc <__s2b+0x68>
 8013bfe:	bf00      	nop
 8013c00:	08016da5 	.word	0x08016da5
 8013c04:	08016db6 	.word	0x08016db6

08013c08 <__hi0bits>:
 8013c08:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013c0c:	4603      	mov	r3, r0
 8013c0e:	bf36      	itet	cc
 8013c10:	0403      	lslcc	r3, r0, #16
 8013c12:	2000      	movcs	r0, #0
 8013c14:	2010      	movcc	r0, #16
 8013c16:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013c1a:	bf3c      	itt	cc
 8013c1c:	021b      	lslcc	r3, r3, #8
 8013c1e:	3008      	addcc	r0, #8
 8013c20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013c24:	bf3c      	itt	cc
 8013c26:	011b      	lslcc	r3, r3, #4
 8013c28:	3004      	addcc	r0, #4
 8013c2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013c2e:	bf3c      	itt	cc
 8013c30:	009b      	lslcc	r3, r3, #2
 8013c32:	3002      	addcc	r0, #2
 8013c34:	2b00      	cmp	r3, #0
 8013c36:	db05      	blt.n	8013c44 <__hi0bits+0x3c>
 8013c38:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013c3c:	f100 0001 	add.w	r0, r0, #1
 8013c40:	bf08      	it	eq
 8013c42:	2020      	moveq	r0, #32
 8013c44:	4770      	bx	lr

08013c46 <__lo0bits>:
 8013c46:	6803      	ldr	r3, [r0, #0]
 8013c48:	4602      	mov	r2, r0
 8013c4a:	f013 0007 	ands.w	r0, r3, #7
 8013c4e:	d00b      	beq.n	8013c68 <__lo0bits+0x22>
 8013c50:	07d9      	lsls	r1, r3, #31
 8013c52:	d421      	bmi.n	8013c98 <__lo0bits+0x52>
 8013c54:	0798      	lsls	r0, r3, #30
 8013c56:	bf49      	itett	mi
 8013c58:	085b      	lsrmi	r3, r3, #1
 8013c5a:	089b      	lsrpl	r3, r3, #2
 8013c5c:	2001      	movmi	r0, #1
 8013c5e:	6013      	strmi	r3, [r2, #0]
 8013c60:	bf5c      	itt	pl
 8013c62:	6013      	strpl	r3, [r2, #0]
 8013c64:	2002      	movpl	r0, #2
 8013c66:	4770      	bx	lr
 8013c68:	b299      	uxth	r1, r3
 8013c6a:	b909      	cbnz	r1, 8013c70 <__lo0bits+0x2a>
 8013c6c:	0c1b      	lsrs	r3, r3, #16
 8013c6e:	2010      	movs	r0, #16
 8013c70:	b2d9      	uxtb	r1, r3
 8013c72:	b909      	cbnz	r1, 8013c78 <__lo0bits+0x32>
 8013c74:	3008      	adds	r0, #8
 8013c76:	0a1b      	lsrs	r3, r3, #8
 8013c78:	0719      	lsls	r1, r3, #28
 8013c7a:	bf04      	itt	eq
 8013c7c:	091b      	lsreq	r3, r3, #4
 8013c7e:	3004      	addeq	r0, #4
 8013c80:	0799      	lsls	r1, r3, #30
 8013c82:	bf04      	itt	eq
 8013c84:	089b      	lsreq	r3, r3, #2
 8013c86:	3002      	addeq	r0, #2
 8013c88:	07d9      	lsls	r1, r3, #31
 8013c8a:	d403      	bmi.n	8013c94 <__lo0bits+0x4e>
 8013c8c:	085b      	lsrs	r3, r3, #1
 8013c8e:	f100 0001 	add.w	r0, r0, #1
 8013c92:	d003      	beq.n	8013c9c <__lo0bits+0x56>
 8013c94:	6013      	str	r3, [r2, #0]
 8013c96:	4770      	bx	lr
 8013c98:	2000      	movs	r0, #0
 8013c9a:	4770      	bx	lr
 8013c9c:	2020      	movs	r0, #32
 8013c9e:	4770      	bx	lr

08013ca0 <__i2b>:
 8013ca0:	b510      	push	{r4, lr}
 8013ca2:	460c      	mov	r4, r1
 8013ca4:	2101      	movs	r1, #1
 8013ca6:	f7ff febd 	bl	8013a24 <_Balloc>
 8013caa:	4602      	mov	r2, r0
 8013cac:	b928      	cbnz	r0, 8013cba <__i2b+0x1a>
 8013cae:	4b05      	ldr	r3, [pc, #20]	@ (8013cc4 <__i2b+0x24>)
 8013cb0:	4805      	ldr	r0, [pc, #20]	@ (8013cc8 <__i2b+0x28>)
 8013cb2:	f240 1145 	movw	r1, #325	@ 0x145
 8013cb6:	f001 fdd7 	bl	8015868 <__assert_func>
 8013cba:	2301      	movs	r3, #1
 8013cbc:	6144      	str	r4, [r0, #20]
 8013cbe:	6103      	str	r3, [r0, #16]
 8013cc0:	bd10      	pop	{r4, pc}
 8013cc2:	bf00      	nop
 8013cc4:	08016da5 	.word	0x08016da5
 8013cc8:	08016db6 	.word	0x08016db6

08013ccc <__multiply>:
 8013ccc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013cd0:	4617      	mov	r7, r2
 8013cd2:	690a      	ldr	r2, [r1, #16]
 8013cd4:	693b      	ldr	r3, [r7, #16]
 8013cd6:	429a      	cmp	r2, r3
 8013cd8:	bfa8      	it	ge
 8013cda:	463b      	movge	r3, r7
 8013cdc:	4689      	mov	r9, r1
 8013cde:	bfa4      	itt	ge
 8013ce0:	460f      	movge	r7, r1
 8013ce2:	4699      	movge	r9, r3
 8013ce4:	693d      	ldr	r5, [r7, #16]
 8013ce6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013cea:	68bb      	ldr	r3, [r7, #8]
 8013cec:	6879      	ldr	r1, [r7, #4]
 8013cee:	eb05 060a 	add.w	r6, r5, sl
 8013cf2:	42b3      	cmp	r3, r6
 8013cf4:	b085      	sub	sp, #20
 8013cf6:	bfb8      	it	lt
 8013cf8:	3101      	addlt	r1, #1
 8013cfa:	f7ff fe93 	bl	8013a24 <_Balloc>
 8013cfe:	b930      	cbnz	r0, 8013d0e <__multiply+0x42>
 8013d00:	4602      	mov	r2, r0
 8013d02:	4b41      	ldr	r3, [pc, #260]	@ (8013e08 <__multiply+0x13c>)
 8013d04:	4841      	ldr	r0, [pc, #260]	@ (8013e0c <__multiply+0x140>)
 8013d06:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013d0a:	f001 fdad 	bl	8015868 <__assert_func>
 8013d0e:	f100 0414 	add.w	r4, r0, #20
 8013d12:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8013d16:	4623      	mov	r3, r4
 8013d18:	2200      	movs	r2, #0
 8013d1a:	4573      	cmp	r3, lr
 8013d1c:	d320      	bcc.n	8013d60 <__multiply+0x94>
 8013d1e:	f107 0814 	add.w	r8, r7, #20
 8013d22:	f109 0114 	add.w	r1, r9, #20
 8013d26:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8013d2a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8013d2e:	9302      	str	r3, [sp, #8]
 8013d30:	1beb      	subs	r3, r5, r7
 8013d32:	3b15      	subs	r3, #21
 8013d34:	f023 0303 	bic.w	r3, r3, #3
 8013d38:	3304      	adds	r3, #4
 8013d3a:	3715      	adds	r7, #21
 8013d3c:	42bd      	cmp	r5, r7
 8013d3e:	bf38      	it	cc
 8013d40:	2304      	movcc	r3, #4
 8013d42:	9301      	str	r3, [sp, #4]
 8013d44:	9b02      	ldr	r3, [sp, #8]
 8013d46:	9103      	str	r1, [sp, #12]
 8013d48:	428b      	cmp	r3, r1
 8013d4a:	d80c      	bhi.n	8013d66 <__multiply+0x9a>
 8013d4c:	2e00      	cmp	r6, #0
 8013d4e:	dd03      	ble.n	8013d58 <__multiply+0x8c>
 8013d50:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013d54:	2b00      	cmp	r3, #0
 8013d56:	d055      	beq.n	8013e04 <__multiply+0x138>
 8013d58:	6106      	str	r6, [r0, #16]
 8013d5a:	b005      	add	sp, #20
 8013d5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d60:	f843 2b04 	str.w	r2, [r3], #4
 8013d64:	e7d9      	b.n	8013d1a <__multiply+0x4e>
 8013d66:	f8b1 a000 	ldrh.w	sl, [r1]
 8013d6a:	f1ba 0f00 	cmp.w	sl, #0
 8013d6e:	d01f      	beq.n	8013db0 <__multiply+0xe4>
 8013d70:	46c4      	mov	ip, r8
 8013d72:	46a1      	mov	r9, r4
 8013d74:	2700      	movs	r7, #0
 8013d76:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013d7a:	f8d9 3000 	ldr.w	r3, [r9]
 8013d7e:	fa1f fb82 	uxth.w	fp, r2
 8013d82:	b29b      	uxth	r3, r3
 8013d84:	fb0a 330b 	mla	r3, sl, fp, r3
 8013d88:	443b      	add	r3, r7
 8013d8a:	f8d9 7000 	ldr.w	r7, [r9]
 8013d8e:	0c12      	lsrs	r2, r2, #16
 8013d90:	0c3f      	lsrs	r7, r7, #16
 8013d92:	fb0a 7202 	mla	r2, sl, r2, r7
 8013d96:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8013d9a:	b29b      	uxth	r3, r3
 8013d9c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013da0:	4565      	cmp	r5, ip
 8013da2:	f849 3b04 	str.w	r3, [r9], #4
 8013da6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8013daa:	d8e4      	bhi.n	8013d76 <__multiply+0xaa>
 8013dac:	9b01      	ldr	r3, [sp, #4]
 8013dae:	50e7      	str	r7, [r4, r3]
 8013db0:	9b03      	ldr	r3, [sp, #12]
 8013db2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013db6:	3104      	adds	r1, #4
 8013db8:	f1b9 0f00 	cmp.w	r9, #0
 8013dbc:	d020      	beq.n	8013e00 <__multiply+0x134>
 8013dbe:	6823      	ldr	r3, [r4, #0]
 8013dc0:	4647      	mov	r7, r8
 8013dc2:	46a4      	mov	ip, r4
 8013dc4:	f04f 0a00 	mov.w	sl, #0
 8013dc8:	f8b7 b000 	ldrh.w	fp, [r7]
 8013dcc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8013dd0:	fb09 220b 	mla	r2, r9, fp, r2
 8013dd4:	4452      	add	r2, sl
 8013dd6:	b29b      	uxth	r3, r3
 8013dd8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013ddc:	f84c 3b04 	str.w	r3, [ip], #4
 8013de0:	f857 3b04 	ldr.w	r3, [r7], #4
 8013de4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013de8:	f8bc 3000 	ldrh.w	r3, [ip]
 8013dec:	fb09 330a 	mla	r3, r9, sl, r3
 8013df0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8013df4:	42bd      	cmp	r5, r7
 8013df6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013dfa:	d8e5      	bhi.n	8013dc8 <__multiply+0xfc>
 8013dfc:	9a01      	ldr	r2, [sp, #4]
 8013dfe:	50a3      	str	r3, [r4, r2]
 8013e00:	3404      	adds	r4, #4
 8013e02:	e79f      	b.n	8013d44 <__multiply+0x78>
 8013e04:	3e01      	subs	r6, #1
 8013e06:	e7a1      	b.n	8013d4c <__multiply+0x80>
 8013e08:	08016da5 	.word	0x08016da5
 8013e0c:	08016db6 	.word	0x08016db6

08013e10 <__pow5mult>:
 8013e10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013e14:	4615      	mov	r5, r2
 8013e16:	f012 0203 	ands.w	r2, r2, #3
 8013e1a:	4607      	mov	r7, r0
 8013e1c:	460e      	mov	r6, r1
 8013e1e:	d007      	beq.n	8013e30 <__pow5mult+0x20>
 8013e20:	4c25      	ldr	r4, [pc, #148]	@ (8013eb8 <__pow5mult+0xa8>)
 8013e22:	3a01      	subs	r2, #1
 8013e24:	2300      	movs	r3, #0
 8013e26:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013e2a:	f7ff fe5d 	bl	8013ae8 <__multadd>
 8013e2e:	4606      	mov	r6, r0
 8013e30:	10ad      	asrs	r5, r5, #2
 8013e32:	d03d      	beq.n	8013eb0 <__pow5mult+0xa0>
 8013e34:	69fc      	ldr	r4, [r7, #28]
 8013e36:	b97c      	cbnz	r4, 8013e58 <__pow5mult+0x48>
 8013e38:	2010      	movs	r0, #16
 8013e3a:	f7ff fd3d 	bl	80138b8 <malloc>
 8013e3e:	4602      	mov	r2, r0
 8013e40:	61f8      	str	r0, [r7, #28]
 8013e42:	b928      	cbnz	r0, 8013e50 <__pow5mult+0x40>
 8013e44:	4b1d      	ldr	r3, [pc, #116]	@ (8013ebc <__pow5mult+0xac>)
 8013e46:	481e      	ldr	r0, [pc, #120]	@ (8013ec0 <__pow5mult+0xb0>)
 8013e48:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013e4c:	f001 fd0c 	bl	8015868 <__assert_func>
 8013e50:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013e54:	6004      	str	r4, [r0, #0]
 8013e56:	60c4      	str	r4, [r0, #12]
 8013e58:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013e5c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013e60:	b94c      	cbnz	r4, 8013e76 <__pow5mult+0x66>
 8013e62:	f240 2171 	movw	r1, #625	@ 0x271
 8013e66:	4638      	mov	r0, r7
 8013e68:	f7ff ff1a 	bl	8013ca0 <__i2b>
 8013e6c:	2300      	movs	r3, #0
 8013e6e:	f8c8 0008 	str.w	r0, [r8, #8]
 8013e72:	4604      	mov	r4, r0
 8013e74:	6003      	str	r3, [r0, #0]
 8013e76:	f04f 0900 	mov.w	r9, #0
 8013e7a:	07eb      	lsls	r3, r5, #31
 8013e7c:	d50a      	bpl.n	8013e94 <__pow5mult+0x84>
 8013e7e:	4631      	mov	r1, r6
 8013e80:	4622      	mov	r2, r4
 8013e82:	4638      	mov	r0, r7
 8013e84:	f7ff ff22 	bl	8013ccc <__multiply>
 8013e88:	4631      	mov	r1, r6
 8013e8a:	4680      	mov	r8, r0
 8013e8c:	4638      	mov	r0, r7
 8013e8e:	f7ff fe09 	bl	8013aa4 <_Bfree>
 8013e92:	4646      	mov	r6, r8
 8013e94:	106d      	asrs	r5, r5, #1
 8013e96:	d00b      	beq.n	8013eb0 <__pow5mult+0xa0>
 8013e98:	6820      	ldr	r0, [r4, #0]
 8013e9a:	b938      	cbnz	r0, 8013eac <__pow5mult+0x9c>
 8013e9c:	4622      	mov	r2, r4
 8013e9e:	4621      	mov	r1, r4
 8013ea0:	4638      	mov	r0, r7
 8013ea2:	f7ff ff13 	bl	8013ccc <__multiply>
 8013ea6:	6020      	str	r0, [r4, #0]
 8013ea8:	f8c0 9000 	str.w	r9, [r0]
 8013eac:	4604      	mov	r4, r0
 8013eae:	e7e4      	b.n	8013e7a <__pow5mult+0x6a>
 8013eb0:	4630      	mov	r0, r6
 8013eb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013eb6:	bf00      	nop
 8013eb8:	08016ec8 	.word	0x08016ec8
 8013ebc:	08016d36 	.word	0x08016d36
 8013ec0:	08016db6 	.word	0x08016db6

08013ec4 <__lshift>:
 8013ec4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013ec8:	460c      	mov	r4, r1
 8013eca:	6849      	ldr	r1, [r1, #4]
 8013ecc:	6923      	ldr	r3, [r4, #16]
 8013ece:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013ed2:	68a3      	ldr	r3, [r4, #8]
 8013ed4:	4607      	mov	r7, r0
 8013ed6:	4691      	mov	r9, r2
 8013ed8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013edc:	f108 0601 	add.w	r6, r8, #1
 8013ee0:	42b3      	cmp	r3, r6
 8013ee2:	db0b      	blt.n	8013efc <__lshift+0x38>
 8013ee4:	4638      	mov	r0, r7
 8013ee6:	f7ff fd9d 	bl	8013a24 <_Balloc>
 8013eea:	4605      	mov	r5, r0
 8013eec:	b948      	cbnz	r0, 8013f02 <__lshift+0x3e>
 8013eee:	4602      	mov	r2, r0
 8013ef0:	4b28      	ldr	r3, [pc, #160]	@ (8013f94 <__lshift+0xd0>)
 8013ef2:	4829      	ldr	r0, [pc, #164]	@ (8013f98 <__lshift+0xd4>)
 8013ef4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013ef8:	f001 fcb6 	bl	8015868 <__assert_func>
 8013efc:	3101      	adds	r1, #1
 8013efe:	005b      	lsls	r3, r3, #1
 8013f00:	e7ee      	b.n	8013ee0 <__lshift+0x1c>
 8013f02:	2300      	movs	r3, #0
 8013f04:	f100 0114 	add.w	r1, r0, #20
 8013f08:	f100 0210 	add.w	r2, r0, #16
 8013f0c:	4618      	mov	r0, r3
 8013f0e:	4553      	cmp	r3, sl
 8013f10:	db33      	blt.n	8013f7a <__lshift+0xb6>
 8013f12:	6920      	ldr	r0, [r4, #16]
 8013f14:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013f18:	f104 0314 	add.w	r3, r4, #20
 8013f1c:	f019 091f 	ands.w	r9, r9, #31
 8013f20:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013f24:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013f28:	d02b      	beq.n	8013f82 <__lshift+0xbe>
 8013f2a:	f1c9 0e20 	rsb	lr, r9, #32
 8013f2e:	468a      	mov	sl, r1
 8013f30:	2200      	movs	r2, #0
 8013f32:	6818      	ldr	r0, [r3, #0]
 8013f34:	fa00 f009 	lsl.w	r0, r0, r9
 8013f38:	4310      	orrs	r0, r2
 8013f3a:	f84a 0b04 	str.w	r0, [sl], #4
 8013f3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013f42:	459c      	cmp	ip, r3
 8013f44:	fa22 f20e 	lsr.w	r2, r2, lr
 8013f48:	d8f3      	bhi.n	8013f32 <__lshift+0x6e>
 8013f4a:	ebac 0304 	sub.w	r3, ip, r4
 8013f4e:	3b15      	subs	r3, #21
 8013f50:	f023 0303 	bic.w	r3, r3, #3
 8013f54:	3304      	adds	r3, #4
 8013f56:	f104 0015 	add.w	r0, r4, #21
 8013f5a:	4560      	cmp	r0, ip
 8013f5c:	bf88      	it	hi
 8013f5e:	2304      	movhi	r3, #4
 8013f60:	50ca      	str	r2, [r1, r3]
 8013f62:	b10a      	cbz	r2, 8013f68 <__lshift+0xa4>
 8013f64:	f108 0602 	add.w	r6, r8, #2
 8013f68:	3e01      	subs	r6, #1
 8013f6a:	4638      	mov	r0, r7
 8013f6c:	612e      	str	r6, [r5, #16]
 8013f6e:	4621      	mov	r1, r4
 8013f70:	f7ff fd98 	bl	8013aa4 <_Bfree>
 8013f74:	4628      	mov	r0, r5
 8013f76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013f7a:	f842 0f04 	str.w	r0, [r2, #4]!
 8013f7e:	3301      	adds	r3, #1
 8013f80:	e7c5      	b.n	8013f0e <__lshift+0x4a>
 8013f82:	3904      	subs	r1, #4
 8013f84:	f853 2b04 	ldr.w	r2, [r3], #4
 8013f88:	f841 2f04 	str.w	r2, [r1, #4]!
 8013f8c:	459c      	cmp	ip, r3
 8013f8e:	d8f9      	bhi.n	8013f84 <__lshift+0xc0>
 8013f90:	e7ea      	b.n	8013f68 <__lshift+0xa4>
 8013f92:	bf00      	nop
 8013f94:	08016da5 	.word	0x08016da5
 8013f98:	08016db6 	.word	0x08016db6

08013f9c <__mcmp>:
 8013f9c:	690a      	ldr	r2, [r1, #16]
 8013f9e:	4603      	mov	r3, r0
 8013fa0:	6900      	ldr	r0, [r0, #16]
 8013fa2:	1a80      	subs	r0, r0, r2
 8013fa4:	b530      	push	{r4, r5, lr}
 8013fa6:	d10e      	bne.n	8013fc6 <__mcmp+0x2a>
 8013fa8:	3314      	adds	r3, #20
 8013faa:	3114      	adds	r1, #20
 8013fac:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013fb0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013fb4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013fb8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013fbc:	4295      	cmp	r5, r2
 8013fbe:	d003      	beq.n	8013fc8 <__mcmp+0x2c>
 8013fc0:	d205      	bcs.n	8013fce <__mcmp+0x32>
 8013fc2:	f04f 30ff 	mov.w	r0, #4294967295
 8013fc6:	bd30      	pop	{r4, r5, pc}
 8013fc8:	42a3      	cmp	r3, r4
 8013fca:	d3f3      	bcc.n	8013fb4 <__mcmp+0x18>
 8013fcc:	e7fb      	b.n	8013fc6 <__mcmp+0x2a>
 8013fce:	2001      	movs	r0, #1
 8013fd0:	e7f9      	b.n	8013fc6 <__mcmp+0x2a>
	...

08013fd4 <__mdiff>:
 8013fd4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013fd8:	4689      	mov	r9, r1
 8013fda:	4606      	mov	r6, r0
 8013fdc:	4611      	mov	r1, r2
 8013fde:	4648      	mov	r0, r9
 8013fe0:	4614      	mov	r4, r2
 8013fe2:	f7ff ffdb 	bl	8013f9c <__mcmp>
 8013fe6:	1e05      	subs	r5, r0, #0
 8013fe8:	d112      	bne.n	8014010 <__mdiff+0x3c>
 8013fea:	4629      	mov	r1, r5
 8013fec:	4630      	mov	r0, r6
 8013fee:	f7ff fd19 	bl	8013a24 <_Balloc>
 8013ff2:	4602      	mov	r2, r0
 8013ff4:	b928      	cbnz	r0, 8014002 <__mdiff+0x2e>
 8013ff6:	4b3f      	ldr	r3, [pc, #252]	@ (80140f4 <__mdiff+0x120>)
 8013ff8:	f240 2137 	movw	r1, #567	@ 0x237
 8013ffc:	483e      	ldr	r0, [pc, #248]	@ (80140f8 <__mdiff+0x124>)
 8013ffe:	f001 fc33 	bl	8015868 <__assert_func>
 8014002:	2301      	movs	r3, #1
 8014004:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014008:	4610      	mov	r0, r2
 801400a:	b003      	add	sp, #12
 801400c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014010:	bfbc      	itt	lt
 8014012:	464b      	movlt	r3, r9
 8014014:	46a1      	movlt	r9, r4
 8014016:	4630      	mov	r0, r6
 8014018:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801401c:	bfba      	itte	lt
 801401e:	461c      	movlt	r4, r3
 8014020:	2501      	movlt	r5, #1
 8014022:	2500      	movge	r5, #0
 8014024:	f7ff fcfe 	bl	8013a24 <_Balloc>
 8014028:	4602      	mov	r2, r0
 801402a:	b918      	cbnz	r0, 8014034 <__mdiff+0x60>
 801402c:	4b31      	ldr	r3, [pc, #196]	@ (80140f4 <__mdiff+0x120>)
 801402e:	f240 2145 	movw	r1, #581	@ 0x245
 8014032:	e7e3      	b.n	8013ffc <__mdiff+0x28>
 8014034:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8014038:	6926      	ldr	r6, [r4, #16]
 801403a:	60c5      	str	r5, [r0, #12]
 801403c:	f109 0310 	add.w	r3, r9, #16
 8014040:	f109 0514 	add.w	r5, r9, #20
 8014044:	f104 0e14 	add.w	lr, r4, #20
 8014048:	f100 0b14 	add.w	fp, r0, #20
 801404c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8014050:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8014054:	9301      	str	r3, [sp, #4]
 8014056:	46d9      	mov	r9, fp
 8014058:	f04f 0c00 	mov.w	ip, #0
 801405c:	9b01      	ldr	r3, [sp, #4]
 801405e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8014062:	f853 af04 	ldr.w	sl, [r3, #4]!
 8014066:	9301      	str	r3, [sp, #4]
 8014068:	fa1f f38a 	uxth.w	r3, sl
 801406c:	4619      	mov	r1, r3
 801406e:	b283      	uxth	r3, r0
 8014070:	1acb      	subs	r3, r1, r3
 8014072:	0c00      	lsrs	r0, r0, #16
 8014074:	4463      	add	r3, ip
 8014076:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801407a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801407e:	b29b      	uxth	r3, r3
 8014080:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8014084:	4576      	cmp	r6, lr
 8014086:	f849 3b04 	str.w	r3, [r9], #4
 801408a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801408e:	d8e5      	bhi.n	801405c <__mdiff+0x88>
 8014090:	1b33      	subs	r3, r6, r4
 8014092:	3b15      	subs	r3, #21
 8014094:	f023 0303 	bic.w	r3, r3, #3
 8014098:	3415      	adds	r4, #21
 801409a:	3304      	adds	r3, #4
 801409c:	42a6      	cmp	r6, r4
 801409e:	bf38      	it	cc
 80140a0:	2304      	movcc	r3, #4
 80140a2:	441d      	add	r5, r3
 80140a4:	445b      	add	r3, fp
 80140a6:	461e      	mov	r6, r3
 80140a8:	462c      	mov	r4, r5
 80140aa:	4544      	cmp	r4, r8
 80140ac:	d30e      	bcc.n	80140cc <__mdiff+0xf8>
 80140ae:	f108 0103 	add.w	r1, r8, #3
 80140b2:	1b49      	subs	r1, r1, r5
 80140b4:	f021 0103 	bic.w	r1, r1, #3
 80140b8:	3d03      	subs	r5, #3
 80140ba:	45a8      	cmp	r8, r5
 80140bc:	bf38      	it	cc
 80140be:	2100      	movcc	r1, #0
 80140c0:	440b      	add	r3, r1
 80140c2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80140c6:	b191      	cbz	r1, 80140ee <__mdiff+0x11a>
 80140c8:	6117      	str	r7, [r2, #16]
 80140ca:	e79d      	b.n	8014008 <__mdiff+0x34>
 80140cc:	f854 1b04 	ldr.w	r1, [r4], #4
 80140d0:	46e6      	mov	lr, ip
 80140d2:	0c08      	lsrs	r0, r1, #16
 80140d4:	fa1c fc81 	uxtah	ip, ip, r1
 80140d8:	4471      	add	r1, lr
 80140da:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80140de:	b289      	uxth	r1, r1
 80140e0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80140e4:	f846 1b04 	str.w	r1, [r6], #4
 80140e8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80140ec:	e7dd      	b.n	80140aa <__mdiff+0xd6>
 80140ee:	3f01      	subs	r7, #1
 80140f0:	e7e7      	b.n	80140c2 <__mdiff+0xee>
 80140f2:	bf00      	nop
 80140f4:	08016da5 	.word	0x08016da5
 80140f8:	08016db6 	.word	0x08016db6

080140fc <__ulp>:
 80140fc:	b082      	sub	sp, #8
 80140fe:	ed8d 0b00 	vstr	d0, [sp]
 8014102:	9a01      	ldr	r2, [sp, #4]
 8014104:	4b0f      	ldr	r3, [pc, #60]	@ (8014144 <__ulp+0x48>)
 8014106:	4013      	ands	r3, r2
 8014108:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801410c:	2b00      	cmp	r3, #0
 801410e:	dc08      	bgt.n	8014122 <__ulp+0x26>
 8014110:	425b      	negs	r3, r3
 8014112:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8014116:	ea4f 5223 	mov.w	r2, r3, asr #20
 801411a:	da04      	bge.n	8014126 <__ulp+0x2a>
 801411c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8014120:	4113      	asrs	r3, r2
 8014122:	2200      	movs	r2, #0
 8014124:	e008      	b.n	8014138 <__ulp+0x3c>
 8014126:	f1a2 0314 	sub.w	r3, r2, #20
 801412a:	2b1e      	cmp	r3, #30
 801412c:	bfda      	itte	le
 801412e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8014132:	40da      	lsrle	r2, r3
 8014134:	2201      	movgt	r2, #1
 8014136:	2300      	movs	r3, #0
 8014138:	4619      	mov	r1, r3
 801413a:	4610      	mov	r0, r2
 801413c:	ec41 0b10 	vmov	d0, r0, r1
 8014140:	b002      	add	sp, #8
 8014142:	4770      	bx	lr
 8014144:	7ff00000 	.word	0x7ff00000

08014148 <__b2d>:
 8014148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801414c:	6906      	ldr	r6, [r0, #16]
 801414e:	f100 0814 	add.w	r8, r0, #20
 8014152:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8014156:	1f37      	subs	r7, r6, #4
 8014158:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801415c:	4610      	mov	r0, r2
 801415e:	f7ff fd53 	bl	8013c08 <__hi0bits>
 8014162:	f1c0 0320 	rsb	r3, r0, #32
 8014166:	280a      	cmp	r0, #10
 8014168:	600b      	str	r3, [r1, #0]
 801416a:	491b      	ldr	r1, [pc, #108]	@ (80141d8 <__b2d+0x90>)
 801416c:	dc15      	bgt.n	801419a <__b2d+0x52>
 801416e:	f1c0 0c0b 	rsb	ip, r0, #11
 8014172:	fa22 f30c 	lsr.w	r3, r2, ip
 8014176:	45b8      	cmp	r8, r7
 8014178:	ea43 0501 	orr.w	r5, r3, r1
 801417c:	bf34      	ite	cc
 801417e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8014182:	2300      	movcs	r3, #0
 8014184:	3015      	adds	r0, #21
 8014186:	fa02 f000 	lsl.w	r0, r2, r0
 801418a:	fa23 f30c 	lsr.w	r3, r3, ip
 801418e:	4303      	orrs	r3, r0
 8014190:	461c      	mov	r4, r3
 8014192:	ec45 4b10 	vmov	d0, r4, r5
 8014196:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801419a:	45b8      	cmp	r8, r7
 801419c:	bf3a      	itte	cc
 801419e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80141a2:	f1a6 0708 	subcc.w	r7, r6, #8
 80141a6:	2300      	movcs	r3, #0
 80141a8:	380b      	subs	r0, #11
 80141aa:	d012      	beq.n	80141d2 <__b2d+0x8a>
 80141ac:	f1c0 0120 	rsb	r1, r0, #32
 80141b0:	fa23 f401 	lsr.w	r4, r3, r1
 80141b4:	4082      	lsls	r2, r0
 80141b6:	4322      	orrs	r2, r4
 80141b8:	4547      	cmp	r7, r8
 80141ba:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80141be:	bf8c      	ite	hi
 80141c0:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80141c4:	2200      	movls	r2, #0
 80141c6:	4083      	lsls	r3, r0
 80141c8:	40ca      	lsrs	r2, r1
 80141ca:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80141ce:	4313      	orrs	r3, r2
 80141d0:	e7de      	b.n	8014190 <__b2d+0x48>
 80141d2:	ea42 0501 	orr.w	r5, r2, r1
 80141d6:	e7db      	b.n	8014190 <__b2d+0x48>
 80141d8:	3ff00000 	.word	0x3ff00000

080141dc <__d2b>:
 80141dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80141e0:	460f      	mov	r7, r1
 80141e2:	2101      	movs	r1, #1
 80141e4:	ec59 8b10 	vmov	r8, r9, d0
 80141e8:	4616      	mov	r6, r2
 80141ea:	f7ff fc1b 	bl	8013a24 <_Balloc>
 80141ee:	4604      	mov	r4, r0
 80141f0:	b930      	cbnz	r0, 8014200 <__d2b+0x24>
 80141f2:	4602      	mov	r2, r0
 80141f4:	4b23      	ldr	r3, [pc, #140]	@ (8014284 <__d2b+0xa8>)
 80141f6:	4824      	ldr	r0, [pc, #144]	@ (8014288 <__d2b+0xac>)
 80141f8:	f240 310f 	movw	r1, #783	@ 0x30f
 80141fc:	f001 fb34 	bl	8015868 <__assert_func>
 8014200:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014204:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014208:	b10d      	cbz	r5, 801420e <__d2b+0x32>
 801420a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801420e:	9301      	str	r3, [sp, #4]
 8014210:	f1b8 0300 	subs.w	r3, r8, #0
 8014214:	d023      	beq.n	801425e <__d2b+0x82>
 8014216:	4668      	mov	r0, sp
 8014218:	9300      	str	r3, [sp, #0]
 801421a:	f7ff fd14 	bl	8013c46 <__lo0bits>
 801421e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8014222:	b1d0      	cbz	r0, 801425a <__d2b+0x7e>
 8014224:	f1c0 0320 	rsb	r3, r0, #32
 8014228:	fa02 f303 	lsl.w	r3, r2, r3
 801422c:	430b      	orrs	r3, r1
 801422e:	40c2      	lsrs	r2, r0
 8014230:	6163      	str	r3, [r4, #20]
 8014232:	9201      	str	r2, [sp, #4]
 8014234:	9b01      	ldr	r3, [sp, #4]
 8014236:	61a3      	str	r3, [r4, #24]
 8014238:	2b00      	cmp	r3, #0
 801423a:	bf0c      	ite	eq
 801423c:	2201      	moveq	r2, #1
 801423e:	2202      	movne	r2, #2
 8014240:	6122      	str	r2, [r4, #16]
 8014242:	b1a5      	cbz	r5, 801426e <__d2b+0x92>
 8014244:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014248:	4405      	add	r5, r0
 801424a:	603d      	str	r5, [r7, #0]
 801424c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8014250:	6030      	str	r0, [r6, #0]
 8014252:	4620      	mov	r0, r4
 8014254:	b003      	add	sp, #12
 8014256:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801425a:	6161      	str	r1, [r4, #20]
 801425c:	e7ea      	b.n	8014234 <__d2b+0x58>
 801425e:	a801      	add	r0, sp, #4
 8014260:	f7ff fcf1 	bl	8013c46 <__lo0bits>
 8014264:	9b01      	ldr	r3, [sp, #4]
 8014266:	6163      	str	r3, [r4, #20]
 8014268:	3020      	adds	r0, #32
 801426a:	2201      	movs	r2, #1
 801426c:	e7e8      	b.n	8014240 <__d2b+0x64>
 801426e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014272:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8014276:	6038      	str	r0, [r7, #0]
 8014278:	6918      	ldr	r0, [r3, #16]
 801427a:	f7ff fcc5 	bl	8013c08 <__hi0bits>
 801427e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8014282:	e7e5      	b.n	8014250 <__d2b+0x74>
 8014284:	08016da5 	.word	0x08016da5
 8014288:	08016db6 	.word	0x08016db6

0801428c <__ratio>:
 801428c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014290:	4688      	mov	r8, r1
 8014292:	4669      	mov	r1, sp
 8014294:	4681      	mov	r9, r0
 8014296:	f7ff ff57 	bl	8014148 <__b2d>
 801429a:	a901      	add	r1, sp, #4
 801429c:	4640      	mov	r0, r8
 801429e:	ec55 4b10 	vmov	r4, r5, d0
 80142a2:	f7ff ff51 	bl	8014148 <__b2d>
 80142a6:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80142aa:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80142ae:	1ad2      	subs	r2, r2, r3
 80142b0:	e9dd 3100 	ldrd	r3, r1, [sp]
 80142b4:	1a5b      	subs	r3, r3, r1
 80142b6:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 80142ba:	ec57 6b10 	vmov	r6, r7, d0
 80142be:	2b00      	cmp	r3, #0
 80142c0:	bfd6      	itet	le
 80142c2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80142c6:	462a      	movgt	r2, r5
 80142c8:	463a      	movle	r2, r7
 80142ca:	46ab      	mov	fp, r5
 80142cc:	46a2      	mov	sl, r4
 80142ce:	bfce      	itee	gt
 80142d0:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80142d4:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 80142d8:	ee00 3a90 	vmovle	s1, r3
 80142dc:	ec4b ab17 	vmov	d7, sl, fp
 80142e0:	ee87 0b00 	vdiv.f64	d0, d7, d0
 80142e4:	b003      	add	sp, #12
 80142e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080142ea <__copybits>:
 80142ea:	3901      	subs	r1, #1
 80142ec:	b570      	push	{r4, r5, r6, lr}
 80142ee:	1149      	asrs	r1, r1, #5
 80142f0:	6914      	ldr	r4, [r2, #16]
 80142f2:	3101      	adds	r1, #1
 80142f4:	f102 0314 	add.w	r3, r2, #20
 80142f8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80142fc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8014300:	1f05      	subs	r5, r0, #4
 8014302:	42a3      	cmp	r3, r4
 8014304:	d30c      	bcc.n	8014320 <__copybits+0x36>
 8014306:	1aa3      	subs	r3, r4, r2
 8014308:	3b11      	subs	r3, #17
 801430a:	f023 0303 	bic.w	r3, r3, #3
 801430e:	3211      	adds	r2, #17
 8014310:	42a2      	cmp	r2, r4
 8014312:	bf88      	it	hi
 8014314:	2300      	movhi	r3, #0
 8014316:	4418      	add	r0, r3
 8014318:	2300      	movs	r3, #0
 801431a:	4288      	cmp	r0, r1
 801431c:	d305      	bcc.n	801432a <__copybits+0x40>
 801431e:	bd70      	pop	{r4, r5, r6, pc}
 8014320:	f853 6b04 	ldr.w	r6, [r3], #4
 8014324:	f845 6f04 	str.w	r6, [r5, #4]!
 8014328:	e7eb      	b.n	8014302 <__copybits+0x18>
 801432a:	f840 3b04 	str.w	r3, [r0], #4
 801432e:	e7f4      	b.n	801431a <__copybits+0x30>

08014330 <__any_on>:
 8014330:	f100 0214 	add.w	r2, r0, #20
 8014334:	6900      	ldr	r0, [r0, #16]
 8014336:	114b      	asrs	r3, r1, #5
 8014338:	4298      	cmp	r0, r3
 801433a:	b510      	push	{r4, lr}
 801433c:	db11      	blt.n	8014362 <__any_on+0x32>
 801433e:	dd0a      	ble.n	8014356 <__any_on+0x26>
 8014340:	f011 011f 	ands.w	r1, r1, #31
 8014344:	d007      	beq.n	8014356 <__any_on+0x26>
 8014346:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801434a:	fa24 f001 	lsr.w	r0, r4, r1
 801434e:	fa00 f101 	lsl.w	r1, r0, r1
 8014352:	428c      	cmp	r4, r1
 8014354:	d10b      	bne.n	801436e <__any_on+0x3e>
 8014356:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801435a:	4293      	cmp	r3, r2
 801435c:	d803      	bhi.n	8014366 <__any_on+0x36>
 801435e:	2000      	movs	r0, #0
 8014360:	bd10      	pop	{r4, pc}
 8014362:	4603      	mov	r3, r0
 8014364:	e7f7      	b.n	8014356 <__any_on+0x26>
 8014366:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801436a:	2900      	cmp	r1, #0
 801436c:	d0f5      	beq.n	801435a <__any_on+0x2a>
 801436e:	2001      	movs	r0, #1
 8014370:	e7f6      	b.n	8014360 <__any_on+0x30>

08014372 <sulp>:
 8014372:	b570      	push	{r4, r5, r6, lr}
 8014374:	4604      	mov	r4, r0
 8014376:	460d      	mov	r5, r1
 8014378:	4616      	mov	r6, r2
 801437a:	ec45 4b10 	vmov	d0, r4, r5
 801437e:	f7ff febd 	bl	80140fc <__ulp>
 8014382:	b17e      	cbz	r6, 80143a4 <sulp+0x32>
 8014384:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8014388:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801438c:	2b00      	cmp	r3, #0
 801438e:	dd09      	ble.n	80143a4 <sulp+0x32>
 8014390:	051b      	lsls	r3, r3, #20
 8014392:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8014396:	2000      	movs	r0, #0
 8014398:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 801439c:	ec41 0b17 	vmov	d7, r0, r1
 80143a0:	ee20 0b07 	vmul.f64	d0, d0, d7
 80143a4:	bd70      	pop	{r4, r5, r6, pc}
	...

080143a8 <_strtod_l>:
 80143a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143ac:	ed2d 8b0a 	vpush	{d8-d12}
 80143b0:	b097      	sub	sp, #92	@ 0x5c
 80143b2:	4688      	mov	r8, r1
 80143b4:	920e      	str	r2, [sp, #56]	@ 0x38
 80143b6:	2200      	movs	r2, #0
 80143b8:	9212      	str	r2, [sp, #72]	@ 0x48
 80143ba:	9005      	str	r0, [sp, #20]
 80143bc:	f04f 0a00 	mov.w	sl, #0
 80143c0:	f04f 0b00 	mov.w	fp, #0
 80143c4:	460a      	mov	r2, r1
 80143c6:	9211      	str	r2, [sp, #68]	@ 0x44
 80143c8:	7811      	ldrb	r1, [r2, #0]
 80143ca:	292b      	cmp	r1, #43	@ 0x2b
 80143cc:	d04c      	beq.n	8014468 <_strtod_l+0xc0>
 80143ce:	d839      	bhi.n	8014444 <_strtod_l+0x9c>
 80143d0:	290d      	cmp	r1, #13
 80143d2:	d833      	bhi.n	801443c <_strtod_l+0x94>
 80143d4:	2908      	cmp	r1, #8
 80143d6:	d833      	bhi.n	8014440 <_strtod_l+0x98>
 80143d8:	2900      	cmp	r1, #0
 80143da:	d03c      	beq.n	8014456 <_strtod_l+0xae>
 80143dc:	2200      	movs	r2, #0
 80143de:	9208      	str	r2, [sp, #32]
 80143e0:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 80143e2:	782a      	ldrb	r2, [r5, #0]
 80143e4:	2a30      	cmp	r2, #48	@ 0x30
 80143e6:	f040 80b7 	bne.w	8014558 <_strtod_l+0x1b0>
 80143ea:	786a      	ldrb	r2, [r5, #1]
 80143ec:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80143f0:	2a58      	cmp	r2, #88	@ 0x58
 80143f2:	d170      	bne.n	80144d6 <_strtod_l+0x12e>
 80143f4:	9302      	str	r3, [sp, #8]
 80143f6:	9b08      	ldr	r3, [sp, #32]
 80143f8:	9301      	str	r3, [sp, #4]
 80143fa:	ab12      	add	r3, sp, #72	@ 0x48
 80143fc:	9300      	str	r3, [sp, #0]
 80143fe:	4a90      	ldr	r2, [pc, #576]	@ (8014640 <_strtod_l+0x298>)
 8014400:	9805      	ldr	r0, [sp, #20]
 8014402:	ab13      	add	r3, sp, #76	@ 0x4c
 8014404:	a911      	add	r1, sp, #68	@ 0x44
 8014406:	f001 fac9 	bl	801599c <__gethex>
 801440a:	f010 060f 	ands.w	r6, r0, #15
 801440e:	4604      	mov	r4, r0
 8014410:	d005      	beq.n	801441e <_strtod_l+0x76>
 8014412:	2e06      	cmp	r6, #6
 8014414:	d12a      	bne.n	801446c <_strtod_l+0xc4>
 8014416:	3501      	adds	r5, #1
 8014418:	2300      	movs	r3, #0
 801441a:	9511      	str	r5, [sp, #68]	@ 0x44
 801441c:	9308      	str	r3, [sp, #32]
 801441e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014420:	2b00      	cmp	r3, #0
 8014422:	f040 8537 	bne.w	8014e94 <_strtod_l+0xaec>
 8014426:	9b08      	ldr	r3, [sp, #32]
 8014428:	ec4b ab10 	vmov	d0, sl, fp
 801442c:	b1cb      	cbz	r3, 8014462 <_strtod_l+0xba>
 801442e:	eeb1 0b40 	vneg.f64	d0, d0
 8014432:	b017      	add	sp, #92	@ 0x5c
 8014434:	ecbd 8b0a 	vpop	{d8-d12}
 8014438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801443c:	2920      	cmp	r1, #32
 801443e:	d1cd      	bne.n	80143dc <_strtod_l+0x34>
 8014440:	3201      	adds	r2, #1
 8014442:	e7c0      	b.n	80143c6 <_strtod_l+0x1e>
 8014444:	292d      	cmp	r1, #45	@ 0x2d
 8014446:	d1c9      	bne.n	80143dc <_strtod_l+0x34>
 8014448:	2101      	movs	r1, #1
 801444a:	9108      	str	r1, [sp, #32]
 801444c:	1c51      	adds	r1, r2, #1
 801444e:	9111      	str	r1, [sp, #68]	@ 0x44
 8014450:	7852      	ldrb	r2, [r2, #1]
 8014452:	2a00      	cmp	r2, #0
 8014454:	d1c4      	bne.n	80143e0 <_strtod_l+0x38>
 8014456:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014458:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801445c:	2b00      	cmp	r3, #0
 801445e:	f040 8517 	bne.w	8014e90 <_strtod_l+0xae8>
 8014462:	ec4b ab10 	vmov	d0, sl, fp
 8014466:	e7e4      	b.n	8014432 <_strtod_l+0x8a>
 8014468:	2100      	movs	r1, #0
 801446a:	e7ee      	b.n	801444a <_strtod_l+0xa2>
 801446c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801446e:	b13a      	cbz	r2, 8014480 <_strtod_l+0xd8>
 8014470:	2135      	movs	r1, #53	@ 0x35
 8014472:	a814      	add	r0, sp, #80	@ 0x50
 8014474:	f7ff ff39 	bl	80142ea <__copybits>
 8014478:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801447a:	9805      	ldr	r0, [sp, #20]
 801447c:	f7ff fb12 	bl	8013aa4 <_Bfree>
 8014480:	1e73      	subs	r3, r6, #1
 8014482:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014484:	2b04      	cmp	r3, #4
 8014486:	d806      	bhi.n	8014496 <_strtod_l+0xee>
 8014488:	e8df f003 	tbb	[pc, r3]
 801448c:	201d0314 	.word	0x201d0314
 8014490:	14          	.byte	0x14
 8014491:	00          	.byte	0x00
 8014492:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 8014496:	05e3      	lsls	r3, r4, #23
 8014498:	bf48      	it	mi
 801449a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801449e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80144a2:	0d1b      	lsrs	r3, r3, #20
 80144a4:	051b      	lsls	r3, r3, #20
 80144a6:	2b00      	cmp	r3, #0
 80144a8:	d1b9      	bne.n	801441e <_strtod_l+0x76>
 80144aa:	f7fe fb91 	bl	8012bd0 <__errno>
 80144ae:	2322      	movs	r3, #34	@ 0x22
 80144b0:	6003      	str	r3, [r0, #0]
 80144b2:	e7b4      	b.n	801441e <_strtod_l+0x76>
 80144b4:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 80144b8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80144bc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80144c0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80144c4:	e7e7      	b.n	8014496 <_strtod_l+0xee>
 80144c6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8014648 <_strtod_l+0x2a0>
 80144ca:	e7e4      	b.n	8014496 <_strtod_l+0xee>
 80144cc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80144d0:	f04f 3aff 	mov.w	sl, #4294967295
 80144d4:	e7df      	b.n	8014496 <_strtod_l+0xee>
 80144d6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80144d8:	1c5a      	adds	r2, r3, #1
 80144da:	9211      	str	r2, [sp, #68]	@ 0x44
 80144dc:	785b      	ldrb	r3, [r3, #1]
 80144de:	2b30      	cmp	r3, #48	@ 0x30
 80144e0:	d0f9      	beq.n	80144d6 <_strtod_l+0x12e>
 80144e2:	2b00      	cmp	r3, #0
 80144e4:	d09b      	beq.n	801441e <_strtod_l+0x76>
 80144e6:	2301      	movs	r3, #1
 80144e8:	9307      	str	r3, [sp, #28]
 80144ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80144ec:	930a      	str	r3, [sp, #40]	@ 0x28
 80144ee:	2300      	movs	r3, #0
 80144f0:	9306      	str	r3, [sp, #24]
 80144f2:	4699      	mov	r9, r3
 80144f4:	461d      	mov	r5, r3
 80144f6:	220a      	movs	r2, #10
 80144f8:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80144fa:	7804      	ldrb	r4, [r0, #0]
 80144fc:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 8014500:	b2d9      	uxtb	r1, r3
 8014502:	2909      	cmp	r1, #9
 8014504:	d92a      	bls.n	801455c <_strtod_l+0x1b4>
 8014506:	494f      	ldr	r1, [pc, #316]	@ (8014644 <_strtod_l+0x29c>)
 8014508:	2201      	movs	r2, #1
 801450a:	f001 f95f 	bl	80157cc <strncmp>
 801450e:	b398      	cbz	r0, 8014578 <_strtod_l+0x1d0>
 8014510:	2000      	movs	r0, #0
 8014512:	4622      	mov	r2, r4
 8014514:	462b      	mov	r3, r5
 8014516:	4607      	mov	r7, r0
 8014518:	4601      	mov	r1, r0
 801451a:	2a65      	cmp	r2, #101	@ 0x65
 801451c:	d001      	beq.n	8014522 <_strtod_l+0x17a>
 801451e:	2a45      	cmp	r2, #69	@ 0x45
 8014520:	d118      	bne.n	8014554 <_strtod_l+0x1ac>
 8014522:	b91b      	cbnz	r3, 801452c <_strtod_l+0x184>
 8014524:	9b07      	ldr	r3, [sp, #28]
 8014526:	4303      	orrs	r3, r0
 8014528:	d095      	beq.n	8014456 <_strtod_l+0xae>
 801452a:	2300      	movs	r3, #0
 801452c:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8014530:	f108 0201 	add.w	r2, r8, #1
 8014534:	9211      	str	r2, [sp, #68]	@ 0x44
 8014536:	f898 2001 	ldrb.w	r2, [r8, #1]
 801453a:	2a2b      	cmp	r2, #43	@ 0x2b
 801453c:	d074      	beq.n	8014628 <_strtod_l+0x280>
 801453e:	2a2d      	cmp	r2, #45	@ 0x2d
 8014540:	d07a      	beq.n	8014638 <_strtod_l+0x290>
 8014542:	f04f 0e00 	mov.w	lr, #0
 8014546:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 801454a:	2c09      	cmp	r4, #9
 801454c:	f240 8082 	bls.w	8014654 <_strtod_l+0x2ac>
 8014550:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8014554:	2400      	movs	r4, #0
 8014556:	e09d      	b.n	8014694 <_strtod_l+0x2ec>
 8014558:	2300      	movs	r3, #0
 801455a:	e7c5      	b.n	80144e8 <_strtod_l+0x140>
 801455c:	2d08      	cmp	r5, #8
 801455e:	bfc8      	it	gt
 8014560:	9906      	ldrgt	r1, [sp, #24]
 8014562:	f100 0001 	add.w	r0, r0, #1
 8014566:	bfca      	itet	gt
 8014568:	fb02 3301 	mlagt	r3, r2, r1, r3
 801456c:	fb02 3909 	mlale	r9, r2, r9, r3
 8014570:	9306      	strgt	r3, [sp, #24]
 8014572:	3501      	adds	r5, #1
 8014574:	9011      	str	r0, [sp, #68]	@ 0x44
 8014576:	e7bf      	b.n	80144f8 <_strtod_l+0x150>
 8014578:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801457a:	1c5a      	adds	r2, r3, #1
 801457c:	9211      	str	r2, [sp, #68]	@ 0x44
 801457e:	785a      	ldrb	r2, [r3, #1]
 8014580:	b3bd      	cbz	r5, 80145f2 <_strtod_l+0x24a>
 8014582:	4607      	mov	r7, r0
 8014584:	462b      	mov	r3, r5
 8014586:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801458a:	2909      	cmp	r1, #9
 801458c:	d912      	bls.n	80145b4 <_strtod_l+0x20c>
 801458e:	2101      	movs	r1, #1
 8014590:	e7c3      	b.n	801451a <_strtod_l+0x172>
 8014592:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014594:	1c5a      	adds	r2, r3, #1
 8014596:	9211      	str	r2, [sp, #68]	@ 0x44
 8014598:	785a      	ldrb	r2, [r3, #1]
 801459a:	3001      	adds	r0, #1
 801459c:	2a30      	cmp	r2, #48	@ 0x30
 801459e:	d0f8      	beq.n	8014592 <_strtod_l+0x1ea>
 80145a0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80145a4:	2b08      	cmp	r3, #8
 80145a6:	f200 847a 	bhi.w	8014e9e <_strtod_l+0xaf6>
 80145aa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80145ac:	930a      	str	r3, [sp, #40]	@ 0x28
 80145ae:	4607      	mov	r7, r0
 80145b0:	2000      	movs	r0, #0
 80145b2:	4603      	mov	r3, r0
 80145b4:	3a30      	subs	r2, #48	@ 0x30
 80145b6:	f100 0101 	add.w	r1, r0, #1
 80145ba:	d014      	beq.n	80145e6 <_strtod_l+0x23e>
 80145bc:	440f      	add	r7, r1
 80145be:	469c      	mov	ip, r3
 80145c0:	f04f 0e0a 	mov.w	lr, #10
 80145c4:	f10c 0401 	add.w	r4, ip, #1
 80145c8:	1ae6      	subs	r6, r4, r3
 80145ca:	42b1      	cmp	r1, r6
 80145cc:	dc13      	bgt.n	80145f6 <_strtod_l+0x24e>
 80145ce:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80145d2:	1819      	adds	r1, r3, r0
 80145d4:	2908      	cmp	r1, #8
 80145d6:	f103 0301 	add.w	r3, r3, #1
 80145da:	4403      	add	r3, r0
 80145dc:	dc19      	bgt.n	8014612 <_strtod_l+0x26a>
 80145de:	210a      	movs	r1, #10
 80145e0:	fb01 2909 	mla	r9, r1, r9, r2
 80145e4:	2100      	movs	r1, #0
 80145e6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80145e8:	1c50      	adds	r0, r2, #1
 80145ea:	9011      	str	r0, [sp, #68]	@ 0x44
 80145ec:	7852      	ldrb	r2, [r2, #1]
 80145ee:	4608      	mov	r0, r1
 80145f0:	e7c9      	b.n	8014586 <_strtod_l+0x1de>
 80145f2:	4628      	mov	r0, r5
 80145f4:	e7d2      	b.n	801459c <_strtod_l+0x1f4>
 80145f6:	f1bc 0f08 	cmp.w	ip, #8
 80145fa:	dc03      	bgt.n	8014604 <_strtod_l+0x25c>
 80145fc:	fb0e f909 	mul.w	r9, lr, r9
 8014600:	46a4      	mov	ip, r4
 8014602:	e7df      	b.n	80145c4 <_strtod_l+0x21c>
 8014604:	2c10      	cmp	r4, #16
 8014606:	bfde      	ittt	le
 8014608:	9e06      	ldrle	r6, [sp, #24]
 801460a:	fb0e f606 	mulle.w	r6, lr, r6
 801460e:	9606      	strle	r6, [sp, #24]
 8014610:	e7f6      	b.n	8014600 <_strtod_l+0x258>
 8014612:	290f      	cmp	r1, #15
 8014614:	bfdf      	itttt	le
 8014616:	9806      	ldrle	r0, [sp, #24]
 8014618:	210a      	movle	r1, #10
 801461a:	fb01 2200 	mlale	r2, r1, r0, r2
 801461e:	9206      	strle	r2, [sp, #24]
 8014620:	e7e0      	b.n	80145e4 <_strtod_l+0x23c>
 8014622:	2700      	movs	r7, #0
 8014624:	2101      	movs	r1, #1
 8014626:	e77d      	b.n	8014524 <_strtod_l+0x17c>
 8014628:	f04f 0e00 	mov.w	lr, #0
 801462c:	f108 0202 	add.w	r2, r8, #2
 8014630:	9211      	str	r2, [sp, #68]	@ 0x44
 8014632:	f898 2002 	ldrb.w	r2, [r8, #2]
 8014636:	e786      	b.n	8014546 <_strtod_l+0x19e>
 8014638:	f04f 0e01 	mov.w	lr, #1
 801463c:	e7f6      	b.n	801462c <_strtod_l+0x284>
 801463e:	bf00      	nop
 8014640:	08016fdc 	.word	0x08016fdc
 8014644:	08016e0f 	.word	0x08016e0f
 8014648:	7ff00000 	.word	0x7ff00000
 801464c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801464e:	1c54      	adds	r4, r2, #1
 8014650:	9411      	str	r4, [sp, #68]	@ 0x44
 8014652:	7852      	ldrb	r2, [r2, #1]
 8014654:	2a30      	cmp	r2, #48	@ 0x30
 8014656:	d0f9      	beq.n	801464c <_strtod_l+0x2a4>
 8014658:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 801465c:	2c08      	cmp	r4, #8
 801465e:	f63f af79 	bhi.w	8014554 <_strtod_l+0x1ac>
 8014662:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8014666:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8014668:	9209      	str	r2, [sp, #36]	@ 0x24
 801466a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801466c:	1c54      	adds	r4, r2, #1
 801466e:	9411      	str	r4, [sp, #68]	@ 0x44
 8014670:	7852      	ldrb	r2, [r2, #1]
 8014672:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 8014676:	2e09      	cmp	r6, #9
 8014678:	d937      	bls.n	80146ea <_strtod_l+0x342>
 801467a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 801467c:	1ba4      	subs	r4, r4, r6
 801467e:	2c08      	cmp	r4, #8
 8014680:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8014684:	dc02      	bgt.n	801468c <_strtod_l+0x2e4>
 8014686:	4564      	cmp	r4, ip
 8014688:	bfa8      	it	ge
 801468a:	4664      	movge	r4, ip
 801468c:	f1be 0f00 	cmp.w	lr, #0
 8014690:	d000      	beq.n	8014694 <_strtod_l+0x2ec>
 8014692:	4264      	negs	r4, r4
 8014694:	2b00      	cmp	r3, #0
 8014696:	d14d      	bne.n	8014734 <_strtod_l+0x38c>
 8014698:	9b07      	ldr	r3, [sp, #28]
 801469a:	4318      	orrs	r0, r3
 801469c:	f47f aebf 	bne.w	801441e <_strtod_l+0x76>
 80146a0:	2900      	cmp	r1, #0
 80146a2:	f47f aed8 	bne.w	8014456 <_strtod_l+0xae>
 80146a6:	2a69      	cmp	r2, #105	@ 0x69
 80146a8:	d027      	beq.n	80146fa <_strtod_l+0x352>
 80146aa:	dc24      	bgt.n	80146f6 <_strtod_l+0x34e>
 80146ac:	2a49      	cmp	r2, #73	@ 0x49
 80146ae:	d024      	beq.n	80146fa <_strtod_l+0x352>
 80146b0:	2a4e      	cmp	r2, #78	@ 0x4e
 80146b2:	f47f aed0 	bne.w	8014456 <_strtod_l+0xae>
 80146b6:	4997      	ldr	r1, [pc, #604]	@ (8014914 <_strtod_l+0x56c>)
 80146b8:	a811      	add	r0, sp, #68	@ 0x44
 80146ba:	f001 fb91 	bl	8015de0 <__match>
 80146be:	2800      	cmp	r0, #0
 80146c0:	f43f aec9 	beq.w	8014456 <_strtod_l+0xae>
 80146c4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80146c6:	781b      	ldrb	r3, [r3, #0]
 80146c8:	2b28      	cmp	r3, #40	@ 0x28
 80146ca:	d12d      	bne.n	8014728 <_strtod_l+0x380>
 80146cc:	4992      	ldr	r1, [pc, #584]	@ (8014918 <_strtod_l+0x570>)
 80146ce:	aa14      	add	r2, sp, #80	@ 0x50
 80146d0:	a811      	add	r0, sp, #68	@ 0x44
 80146d2:	f001 fb99 	bl	8015e08 <__hexnan>
 80146d6:	2805      	cmp	r0, #5
 80146d8:	d126      	bne.n	8014728 <_strtod_l+0x380>
 80146da:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80146dc:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 80146e0:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80146e4:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80146e8:	e699      	b.n	801441e <_strtod_l+0x76>
 80146ea:	240a      	movs	r4, #10
 80146ec:	fb04 2c0c 	mla	ip, r4, ip, r2
 80146f0:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 80146f4:	e7b9      	b.n	801466a <_strtod_l+0x2c2>
 80146f6:	2a6e      	cmp	r2, #110	@ 0x6e
 80146f8:	e7db      	b.n	80146b2 <_strtod_l+0x30a>
 80146fa:	4988      	ldr	r1, [pc, #544]	@ (801491c <_strtod_l+0x574>)
 80146fc:	a811      	add	r0, sp, #68	@ 0x44
 80146fe:	f001 fb6f 	bl	8015de0 <__match>
 8014702:	2800      	cmp	r0, #0
 8014704:	f43f aea7 	beq.w	8014456 <_strtod_l+0xae>
 8014708:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801470a:	4985      	ldr	r1, [pc, #532]	@ (8014920 <_strtod_l+0x578>)
 801470c:	3b01      	subs	r3, #1
 801470e:	a811      	add	r0, sp, #68	@ 0x44
 8014710:	9311      	str	r3, [sp, #68]	@ 0x44
 8014712:	f001 fb65 	bl	8015de0 <__match>
 8014716:	b910      	cbnz	r0, 801471e <_strtod_l+0x376>
 8014718:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801471a:	3301      	adds	r3, #1
 801471c:	9311      	str	r3, [sp, #68]	@ 0x44
 801471e:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8014934 <_strtod_l+0x58c>
 8014722:	f04f 0a00 	mov.w	sl, #0
 8014726:	e67a      	b.n	801441e <_strtod_l+0x76>
 8014728:	487e      	ldr	r0, [pc, #504]	@ (8014924 <_strtod_l+0x57c>)
 801472a:	f001 f895 	bl	8015858 <nan>
 801472e:	ec5b ab10 	vmov	sl, fp, d0
 8014732:	e674      	b.n	801441e <_strtod_l+0x76>
 8014734:	ee07 9a90 	vmov	s15, r9
 8014738:	1be2      	subs	r2, r4, r7
 801473a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801473e:	2d00      	cmp	r5, #0
 8014740:	bf08      	it	eq
 8014742:	461d      	moveq	r5, r3
 8014744:	2b10      	cmp	r3, #16
 8014746:	9209      	str	r2, [sp, #36]	@ 0x24
 8014748:	461a      	mov	r2, r3
 801474a:	bfa8      	it	ge
 801474c:	2210      	movge	r2, #16
 801474e:	2b09      	cmp	r3, #9
 8014750:	ec5b ab17 	vmov	sl, fp, d7
 8014754:	dc15      	bgt.n	8014782 <_strtod_l+0x3da>
 8014756:	1be1      	subs	r1, r4, r7
 8014758:	2900      	cmp	r1, #0
 801475a:	f43f ae60 	beq.w	801441e <_strtod_l+0x76>
 801475e:	eba4 0107 	sub.w	r1, r4, r7
 8014762:	dd72      	ble.n	801484a <_strtod_l+0x4a2>
 8014764:	2916      	cmp	r1, #22
 8014766:	dc59      	bgt.n	801481c <_strtod_l+0x474>
 8014768:	4b6f      	ldr	r3, [pc, #444]	@ (8014928 <_strtod_l+0x580>)
 801476a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801476c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014770:	ed93 7b00 	vldr	d7, [r3]
 8014774:	ec4b ab16 	vmov	d6, sl, fp
 8014778:	ee27 7b06 	vmul.f64	d7, d7, d6
 801477c:	ec5b ab17 	vmov	sl, fp, d7
 8014780:	e64d      	b.n	801441e <_strtod_l+0x76>
 8014782:	4969      	ldr	r1, [pc, #420]	@ (8014928 <_strtod_l+0x580>)
 8014784:	eddd 6a06 	vldr	s13, [sp, #24]
 8014788:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801478c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8014790:	2b0f      	cmp	r3, #15
 8014792:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8014796:	eea7 6b05 	vfma.f64	d6, d7, d5
 801479a:	ec5b ab16 	vmov	sl, fp, d6
 801479e:	ddda      	ble.n	8014756 <_strtod_l+0x3ae>
 80147a0:	1a9a      	subs	r2, r3, r2
 80147a2:	1be1      	subs	r1, r4, r7
 80147a4:	440a      	add	r2, r1
 80147a6:	2a00      	cmp	r2, #0
 80147a8:	f340 8094 	ble.w	80148d4 <_strtod_l+0x52c>
 80147ac:	f012 000f 	ands.w	r0, r2, #15
 80147b0:	d00a      	beq.n	80147c8 <_strtod_l+0x420>
 80147b2:	495d      	ldr	r1, [pc, #372]	@ (8014928 <_strtod_l+0x580>)
 80147b4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80147b8:	ed91 7b00 	vldr	d7, [r1]
 80147bc:	ec4b ab16 	vmov	d6, sl, fp
 80147c0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80147c4:	ec5b ab17 	vmov	sl, fp, d7
 80147c8:	f032 020f 	bics.w	r2, r2, #15
 80147cc:	d073      	beq.n	80148b6 <_strtod_l+0x50e>
 80147ce:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 80147d2:	dd47      	ble.n	8014864 <_strtod_l+0x4bc>
 80147d4:	2400      	movs	r4, #0
 80147d6:	4625      	mov	r5, r4
 80147d8:	9407      	str	r4, [sp, #28]
 80147da:	4626      	mov	r6, r4
 80147dc:	9a05      	ldr	r2, [sp, #20]
 80147de:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8014934 <_strtod_l+0x58c>
 80147e2:	2322      	movs	r3, #34	@ 0x22
 80147e4:	6013      	str	r3, [r2, #0]
 80147e6:	f04f 0a00 	mov.w	sl, #0
 80147ea:	9b07      	ldr	r3, [sp, #28]
 80147ec:	2b00      	cmp	r3, #0
 80147ee:	f43f ae16 	beq.w	801441e <_strtod_l+0x76>
 80147f2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80147f4:	9805      	ldr	r0, [sp, #20]
 80147f6:	f7ff f955 	bl	8013aa4 <_Bfree>
 80147fa:	9805      	ldr	r0, [sp, #20]
 80147fc:	4631      	mov	r1, r6
 80147fe:	f7ff f951 	bl	8013aa4 <_Bfree>
 8014802:	9805      	ldr	r0, [sp, #20]
 8014804:	4629      	mov	r1, r5
 8014806:	f7ff f94d 	bl	8013aa4 <_Bfree>
 801480a:	9907      	ldr	r1, [sp, #28]
 801480c:	9805      	ldr	r0, [sp, #20]
 801480e:	f7ff f949 	bl	8013aa4 <_Bfree>
 8014812:	9805      	ldr	r0, [sp, #20]
 8014814:	4621      	mov	r1, r4
 8014816:	f7ff f945 	bl	8013aa4 <_Bfree>
 801481a:	e600      	b.n	801441e <_strtod_l+0x76>
 801481c:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8014820:	1be0      	subs	r0, r4, r7
 8014822:	4281      	cmp	r1, r0
 8014824:	dbbc      	blt.n	80147a0 <_strtod_l+0x3f8>
 8014826:	4a40      	ldr	r2, [pc, #256]	@ (8014928 <_strtod_l+0x580>)
 8014828:	f1c3 030f 	rsb	r3, r3, #15
 801482c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8014830:	ed91 7b00 	vldr	d7, [r1]
 8014834:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014836:	ec4b ab16 	vmov	d6, sl, fp
 801483a:	1acb      	subs	r3, r1, r3
 801483c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8014840:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014844:	ed92 6b00 	vldr	d6, [r2]
 8014848:	e796      	b.n	8014778 <_strtod_l+0x3d0>
 801484a:	3116      	adds	r1, #22
 801484c:	dba8      	blt.n	80147a0 <_strtod_l+0x3f8>
 801484e:	4b36      	ldr	r3, [pc, #216]	@ (8014928 <_strtod_l+0x580>)
 8014850:	1b3c      	subs	r4, r7, r4
 8014852:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8014856:	ed94 7b00 	vldr	d7, [r4]
 801485a:	ec4b ab16 	vmov	d6, sl, fp
 801485e:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8014862:	e78b      	b.n	801477c <_strtod_l+0x3d4>
 8014864:	2000      	movs	r0, #0
 8014866:	ec4b ab17 	vmov	d7, sl, fp
 801486a:	4e30      	ldr	r6, [pc, #192]	@ (801492c <_strtod_l+0x584>)
 801486c:	1112      	asrs	r2, r2, #4
 801486e:	4601      	mov	r1, r0
 8014870:	2a01      	cmp	r2, #1
 8014872:	dc23      	bgt.n	80148bc <_strtod_l+0x514>
 8014874:	b108      	cbz	r0, 801487a <_strtod_l+0x4d2>
 8014876:	ec5b ab17 	vmov	sl, fp, d7
 801487a:	4a2c      	ldr	r2, [pc, #176]	@ (801492c <_strtod_l+0x584>)
 801487c:	482c      	ldr	r0, [pc, #176]	@ (8014930 <_strtod_l+0x588>)
 801487e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8014882:	ed92 7b00 	vldr	d7, [r2]
 8014886:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801488a:	ec4b ab16 	vmov	d6, sl, fp
 801488e:	4a29      	ldr	r2, [pc, #164]	@ (8014934 <_strtod_l+0x58c>)
 8014890:	ee27 7b06 	vmul.f64	d7, d7, d6
 8014894:	ee17 1a90 	vmov	r1, s15
 8014898:	400a      	ands	r2, r1
 801489a:	4282      	cmp	r2, r0
 801489c:	ec5b ab17 	vmov	sl, fp, d7
 80148a0:	d898      	bhi.n	80147d4 <_strtod_l+0x42c>
 80148a2:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 80148a6:	4282      	cmp	r2, r0
 80148a8:	bf86      	itte	hi
 80148aa:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8014938 <_strtod_l+0x590>
 80148ae:	f04f 3aff 	movhi.w	sl, #4294967295
 80148b2:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 80148b6:	2200      	movs	r2, #0
 80148b8:	9206      	str	r2, [sp, #24]
 80148ba:	e076      	b.n	80149aa <_strtod_l+0x602>
 80148bc:	f012 0f01 	tst.w	r2, #1
 80148c0:	d004      	beq.n	80148cc <_strtod_l+0x524>
 80148c2:	ed96 6b00 	vldr	d6, [r6]
 80148c6:	2001      	movs	r0, #1
 80148c8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80148cc:	3101      	adds	r1, #1
 80148ce:	1052      	asrs	r2, r2, #1
 80148d0:	3608      	adds	r6, #8
 80148d2:	e7cd      	b.n	8014870 <_strtod_l+0x4c8>
 80148d4:	d0ef      	beq.n	80148b6 <_strtod_l+0x50e>
 80148d6:	4252      	negs	r2, r2
 80148d8:	f012 000f 	ands.w	r0, r2, #15
 80148dc:	d00a      	beq.n	80148f4 <_strtod_l+0x54c>
 80148de:	4912      	ldr	r1, [pc, #72]	@ (8014928 <_strtod_l+0x580>)
 80148e0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80148e4:	ed91 7b00 	vldr	d7, [r1]
 80148e8:	ec4b ab16 	vmov	d6, sl, fp
 80148ec:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80148f0:	ec5b ab17 	vmov	sl, fp, d7
 80148f4:	1112      	asrs	r2, r2, #4
 80148f6:	d0de      	beq.n	80148b6 <_strtod_l+0x50e>
 80148f8:	2a1f      	cmp	r2, #31
 80148fa:	dd1f      	ble.n	801493c <_strtod_l+0x594>
 80148fc:	2400      	movs	r4, #0
 80148fe:	4625      	mov	r5, r4
 8014900:	9407      	str	r4, [sp, #28]
 8014902:	4626      	mov	r6, r4
 8014904:	9a05      	ldr	r2, [sp, #20]
 8014906:	2322      	movs	r3, #34	@ 0x22
 8014908:	f04f 0a00 	mov.w	sl, #0
 801490c:	f04f 0b00 	mov.w	fp, #0
 8014910:	6013      	str	r3, [r2, #0]
 8014912:	e76a      	b.n	80147ea <_strtod_l+0x442>
 8014914:	08016cfd 	.word	0x08016cfd
 8014918:	08016fc8 	.word	0x08016fc8
 801491c:	08016cf5 	.word	0x08016cf5
 8014920:	08016d2c 	.word	0x08016d2c
 8014924:	08016e65 	.word	0x08016e65
 8014928:	08016f00 	.word	0x08016f00
 801492c:	08016ed8 	.word	0x08016ed8
 8014930:	7ca00000 	.word	0x7ca00000
 8014934:	7ff00000 	.word	0x7ff00000
 8014938:	7fefffff 	.word	0x7fefffff
 801493c:	f012 0110 	ands.w	r1, r2, #16
 8014940:	bf18      	it	ne
 8014942:	216a      	movne	r1, #106	@ 0x6a
 8014944:	9106      	str	r1, [sp, #24]
 8014946:	ec4b ab17 	vmov	d7, sl, fp
 801494a:	49af      	ldr	r1, [pc, #700]	@ (8014c08 <_strtod_l+0x860>)
 801494c:	2000      	movs	r0, #0
 801494e:	07d6      	lsls	r6, r2, #31
 8014950:	d504      	bpl.n	801495c <_strtod_l+0x5b4>
 8014952:	ed91 6b00 	vldr	d6, [r1]
 8014956:	2001      	movs	r0, #1
 8014958:	ee27 7b06 	vmul.f64	d7, d7, d6
 801495c:	1052      	asrs	r2, r2, #1
 801495e:	f101 0108 	add.w	r1, r1, #8
 8014962:	d1f4      	bne.n	801494e <_strtod_l+0x5a6>
 8014964:	b108      	cbz	r0, 801496a <_strtod_l+0x5c2>
 8014966:	ec5b ab17 	vmov	sl, fp, d7
 801496a:	9a06      	ldr	r2, [sp, #24]
 801496c:	b1b2      	cbz	r2, 801499c <_strtod_l+0x5f4>
 801496e:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8014972:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8014976:	2a00      	cmp	r2, #0
 8014978:	4658      	mov	r0, fp
 801497a:	dd0f      	ble.n	801499c <_strtod_l+0x5f4>
 801497c:	2a1f      	cmp	r2, #31
 801497e:	dd55      	ble.n	8014a2c <_strtod_l+0x684>
 8014980:	2a34      	cmp	r2, #52	@ 0x34
 8014982:	bfde      	ittt	le
 8014984:	f04f 32ff 	movle.w	r2, #4294967295
 8014988:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 801498c:	408a      	lslle	r2, r1
 801498e:	f04f 0a00 	mov.w	sl, #0
 8014992:	bfcc      	ite	gt
 8014994:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8014998:	ea02 0b00 	andle.w	fp, r2, r0
 801499c:	ec4b ab17 	vmov	d7, sl, fp
 80149a0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80149a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80149a8:	d0a8      	beq.n	80148fc <_strtod_l+0x554>
 80149aa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80149ac:	9805      	ldr	r0, [sp, #20]
 80149ae:	f8cd 9000 	str.w	r9, [sp]
 80149b2:	462a      	mov	r2, r5
 80149b4:	f7ff f8de 	bl	8013b74 <__s2b>
 80149b8:	9007      	str	r0, [sp, #28]
 80149ba:	2800      	cmp	r0, #0
 80149bc:	f43f af0a 	beq.w	80147d4 <_strtod_l+0x42c>
 80149c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80149c2:	1b3f      	subs	r7, r7, r4
 80149c4:	2b00      	cmp	r3, #0
 80149c6:	bfb4      	ite	lt
 80149c8:	463b      	movlt	r3, r7
 80149ca:	2300      	movge	r3, #0
 80149cc:	930a      	str	r3, [sp, #40]	@ 0x28
 80149ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80149d0:	ed9f bb89 	vldr	d11, [pc, #548]	@ 8014bf8 <_strtod_l+0x850>
 80149d4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80149d8:	2400      	movs	r4, #0
 80149da:	930d      	str	r3, [sp, #52]	@ 0x34
 80149dc:	4625      	mov	r5, r4
 80149de:	9b07      	ldr	r3, [sp, #28]
 80149e0:	9805      	ldr	r0, [sp, #20]
 80149e2:	6859      	ldr	r1, [r3, #4]
 80149e4:	f7ff f81e 	bl	8013a24 <_Balloc>
 80149e8:	4606      	mov	r6, r0
 80149ea:	2800      	cmp	r0, #0
 80149ec:	f43f aef6 	beq.w	80147dc <_strtod_l+0x434>
 80149f0:	9b07      	ldr	r3, [sp, #28]
 80149f2:	691a      	ldr	r2, [r3, #16]
 80149f4:	ec4b ab19 	vmov	d9, sl, fp
 80149f8:	3202      	adds	r2, #2
 80149fa:	f103 010c 	add.w	r1, r3, #12
 80149fe:	0092      	lsls	r2, r2, #2
 8014a00:	300c      	adds	r0, #12
 8014a02:	f7fe f912 	bl	8012c2a <memcpy>
 8014a06:	eeb0 0b49 	vmov.f64	d0, d9
 8014a0a:	9805      	ldr	r0, [sp, #20]
 8014a0c:	aa14      	add	r2, sp, #80	@ 0x50
 8014a0e:	a913      	add	r1, sp, #76	@ 0x4c
 8014a10:	f7ff fbe4 	bl	80141dc <__d2b>
 8014a14:	9012      	str	r0, [sp, #72]	@ 0x48
 8014a16:	2800      	cmp	r0, #0
 8014a18:	f43f aee0 	beq.w	80147dc <_strtod_l+0x434>
 8014a1c:	9805      	ldr	r0, [sp, #20]
 8014a1e:	2101      	movs	r1, #1
 8014a20:	f7ff f93e 	bl	8013ca0 <__i2b>
 8014a24:	4605      	mov	r5, r0
 8014a26:	b940      	cbnz	r0, 8014a3a <_strtod_l+0x692>
 8014a28:	2500      	movs	r5, #0
 8014a2a:	e6d7      	b.n	80147dc <_strtod_l+0x434>
 8014a2c:	f04f 31ff 	mov.w	r1, #4294967295
 8014a30:	fa01 f202 	lsl.w	r2, r1, r2
 8014a34:	ea02 0a0a 	and.w	sl, r2, sl
 8014a38:	e7b0      	b.n	801499c <_strtod_l+0x5f4>
 8014a3a:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 8014a3c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8014a3e:	2f00      	cmp	r7, #0
 8014a40:	bfab      	itete	ge
 8014a42:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8014a44:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8014a46:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 8014a4a:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 8014a4e:	bfac      	ite	ge
 8014a50:	eb07 0903 	addge.w	r9, r7, r3
 8014a54:	eba3 0807 	sublt.w	r8, r3, r7
 8014a58:	9b06      	ldr	r3, [sp, #24]
 8014a5a:	1aff      	subs	r7, r7, r3
 8014a5c:	4417      	add	r7, r2
 8014a5e:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8014a62:	4a6a      	ldr	r2, [pc, #424]	@ (8014c0c <_strtod_l+0x864>)
 8014a64:	3f01      	subs	r7, #1
 8014a66:	4297      	cmp	r7, r2
 8014a68:	da51      	bge.n	8014b0e <_strtod_l+0x766>
 8014a6a:	1bd1      	subs	r1, r2, r7
 8014a6c:	291f      	cmp	r1, #31
 8014a6e:	eba3 0301 	sub.w	r3, r3, r1
 8014a72:	f04f 0201 	mov.w	r2, #1
 8014a76:	dc3e      	bgt.n	8014af6 <_strtod_l+0x74e>
 8014a78:	408a      	lsls	r2, r1
 8014a7a:	920c      	str	r2, [sp, #48]	@ 0x30
 8014a7c:	2200      	movs	r2, #0
 8014a7e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8014a80:	eb09 0703 	add.w	r7, r9, r3
 8014a84:	4498      	add	r8, r3
 8014a86:	9b06      	ldr	r3, [sp, #24]
 8014a88:	45b9      	cmp	r9, r7
 8014a8a:	4498      	add	r8, r3
 8014a8c:	464b      	mov	r3, r9
 8014a8e:	bfa8      	it	ge
 8014a90:	463b      	movge	r3, r7
 8014a92:	4543      	cmp	r3, r8
 8014a94:	bfa8      	it	ge
 8014a96:	4643      	movge	r3, r8
 8014a98:	2b00      	cmp	r3, #0
 8014a9a:	bfc2      	ittt	gt
 8014a9c:	1aff      	subgt	r7, r7, r3
 8014a9e:	eba8 0803 	subgt.w	r8, r8, r3
 8014aa2:	eba9 0903 	subgt.w	r9, r9, r3
 8014aa6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014aa8:	2b00      	cmp	r3, #0
 8014aaa:	dd16      	ble.n	8014ada <_strtod_l+0x732>
 8014aac:	4629      	mov	r1, r5
 8014aae:	9805      	ldr	r0, [sp, #20]
 8014ab0:	461a      	mov	r2, r3
 8014ab2:	f7ff f9ad 	bl	8013e10 <__pow5mult>
 8014ab6:	4605      	mov	r5, r0
 8014ab8:	2800      	cmp	r0, #0
 8014aba:	d0b5      	beq.n	8014a28 <_strtod_l+0x680>
 8014abc:	4601      	mov	r1, r0
 8014abe:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8014ac0:	9805      	ldr	r0, [sp, #20]
 8014ac2:	f7ff f903 	bl	8013ccc <__multiply>
 8014ac6:	900f      	str	r0, [sp, #60]	@ 0x3c
 8014ac8:	2800      	cmp	r0, #0
 8014aca:	f43f ae87 	beq.w	80147dc <_strtod_l+0x434>
 8014ace:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8014ad0:	9805      	ldr	r0, [sp, #20]
 8014ad2:	f7fe ffe7 	bl	8013aa4 <_Bfree>
 8014ad6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014ad8:	9312      	str	r3, [sp, #72]	@ 0x48
 8014ada:	2f00      	cmp	r7, #0
 8014adc:	dc1b      	bgt.n	8014b16 <_strtod_l+0x76e>
 8014ade:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014ae0:	2b00      	cmp	r3, #0
 8014ae2:	dd21      	ble.n	8014b28 <_strtod_l+0x780>
 8014ae4:	4631      	mov	r1, r6
 8014ae6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8014ae8:	9805      	ldr	r0, [sp, #20]
 8014aea:	f7ff f991 	bl	8013e10 <__pow5mult>
 8014aee:	4606      	mov	r6, r0
 8014af0:	b9d0      	cbnz	r0, 8014b28 <_strtod_l+0x780>
 8014af2:	2600      	movs	r6, #0
 8014af4:	e672      	b.n	80147dc <_strtod_l+0x434>
 8014af6:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 8014afa:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 8014afe:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 8014b02:	37e2      	adds	r7, #226	@ 0xe2
 8014b04:	fa02 f107 	lsl.w	r1, r2, r7
 8014b08:	910b      	str	r1, [sp, #44]	@ 0x2c
 8014b0a:	920c      	str	r2, [sp, #48]	@ 0x30
 8014b0c:	e7b8      	b.n	8014a80 <_strtod_l+0x6d8>
 8014b0e:	2200      	movs	r2, #0
 8014b10:	920b      	str	r2, [sp, #44]	@ 0x2c
 8014b12:	2201      	movs	r2, #1
 8014b14:	e7f9      	b.n	8014b0a <_strtod_l+0x762>
 8014b16:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8014b18:	9805      	ldr	r0, [sp, #20]
 8014b1a:	463a      	mov	r2, r7
 8014b1c:	f7ff f9d2 	bl	8013ec4 <__lshift>
 8014b20:	9012      	str	r0, [sp, #72]	@ 0x48
 8014b22:	2800      	cmp	r0, #0
 8014b24:	d1db      	bne.n	8014ade <_strtod_l+0x736>
 8014b26:	e659      	b.n	80147dc <_strtod_l+0x434>
 8014b28:	f1b8 0f00 	cmp.w	r8, #0
 8014b2c:	dd07      	ble.n	8014b3e <_strtod_l+0x796>
 8014b2e:	4631      	mov	r1, r6
 8014b30:	9805      	ldr	r0, [sp, #20]
 8014b32:	4642      	mov	r2, r8
 8014b34:	f7ff f9c6 	bl	8013ec4 <__lshift>
 8014b38:	4606      	mov	r6, r0
 8014b3a:	2800      	cmp	r0, #0
 8014b3c:	d0d9      	beq.n	8014af2 <_strtod_l+0x74a>
 8014b3e:	f1b9 0f00 	cmp.w	r9, #0
 8014b42:	dd08      	ble.n	8014b56 <_strtod_l+0x7ae>
 8014b44:	4629      	mov	r1, r5
 8014b46:	9805      	ldr	r0, [sp, #20]
 8014b48:	464a      	mov	r2, r9
 8014b4a:	f7ff f9bb 	bl	8013ec4 <__lshift>
 8014b4e:	4605      	mov	r5, r0
 8014b50:	2800      	cmp	r0, #0
 8014b52:	f43f ae43 	beq.w	80147dc <_strtod_l+0x434>
 8014b56:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8014b58:	9805      	ldr	r0, [sp, #20]
 8014b5a:	4632      	mov	r2, r6
 8014b5c:	f7ff fa3a 	bl	8013fd4 <__mdiff>
 8014b60:	4604      	mov	r4, r0
 8014b62:	2800      	cmp	r0, #0
 8014b64:	f43f ae3a 	beq.w	80147dc <_strtod_l+0x434>
 8014b68:	2300      	movs	r3, #0
 8014b6a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8014b6e:	60c3      	str	r3, [r0, #12]
 8014b70:	4629      	mov	r1, r5
 8014b72:	f7ff fa13 	bl	8013f9c <__mcmp>
 8014b76:	2800      	cmp	r0, #0
 8014b78:	da4c      	bge.n	8014c14 <_strtod_l+0x86c>
 8014b7a:	ea58 080a 	orrs.w	r8, r8, sl
 8014b7e:	d172      	bne.n	8014c66 <_strtod_l+0x8be>
 8014b80:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014b84:	2b00      	cmp	r3, #0
 8014b86:	d16e      	bne.n	8014c66 <_strtod_l+0x8be>
 8014b88:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014b8c:	0d1b      	lsrs	r3, r3, #20
 8014b8e:	051b      	lsls	r3, r3, #20
 8014b90:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8014b94:	d967      	bls.n	8014c66 <_strtod_l+0x8be>
 8014b96:	6963      	ldr	r3, [r4, #20]
 8014b98:	b913      	cbnz	r3, 8014ba0 <_strtod_l+0x7f8>
 8014b9a:	6923      	ldr	r3, [r4, #16]
 8014b9c:	2b01      	cmp	r3, #1
 8014b9e:	dd62      	ble.n	8014c66 <_strtod_l+0x8be>
 8014ba0:	4621      	mov	r1, r4
 8014ba2:	2201      	movs	r2, #1
 8014ba4:	9805      	ldr	r0, [sp, #20]
 8014ba6:	f7ff f98d 	bl	8013ec4 <__lshift>
 8014baa:	4629      	mov	r1, r5
 8014bac:	4604      	mov	r4, r0
 8014bae:	f7ff f9f5 	bl	8013f9c <__mcmp>
 8014bb2:	2800      	cmp	r0, #0
 8014bb4:	dd57      	ble.n	8014c66 <_strtod_l+0x8be>
 8014bb6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014bba:	9a06      	ldr	r2, [sp, #24]
 8014bbc:	0d1b      	lsrs	r3, r3, #20
 8014bbe:	051b      	lsls	r3, r3, #20
 8014bc0:	2a00      	cmp	r2, #0
 8014bc2:	d06e      	beq.n	8014ca2 <_strtod_l+0x8fa>
 8014bc4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8014bc8:	d86b      	bhi.n	8014ca2 <_strtod_l+0x8fa>
 8014bca:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8014bce:	f67f ae99 	bls.w	8014904 <_strtod_l+0x55c>
 8014bd2:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 8014c00 <_strtod_l+0x858>
 8014bd6:	ec4b ab16 	vmov	d6, sl, fp
 8014bda:	4b0d      	ldr	r3, [pc, #52]	@ (8014c10 <_strtod_l+0x868>)
 8014bdc:	ee26 7b07 	vmul.f64	d7, d6, d7
 8014be0:	ee17 2a90 	vmov	r2, s15
 8014be4:	4013      	ands	r3, r2
 8014be6:	ec5b ab17 	vmov	sl, fp, d7
 8014bea:	2b00      	cmp	r3, #0
 8014bec:	f47f ae01 	bne.w	80147f2 <_strtod_l+0x44a>
 8014bf0:	9a05      	ldr	r2, [sp, #20]
 8014bf2:	2322      	movs	r3, #34	@ 0x22
 8014bf4:	6013      	str	r3, [r2, #0]
 8014bf6:	e5fc      	b.n	80147f2 <_strtod_l+0x44a>
 8014bf8:	ffc00000 	.word	0xffc00000
 8014bfc:	41dfffff 	.word	0x41dfffff
 8014c00:	00000000 	.word	0x00000000
 8014c04:	39500000 	.word	0x39500000
 8014c08:	08016ff0 	.word	0x08016ff0
 8014c0c:	fffffc02 	.word	0xfffffc02
 8014c10:	7ff00000 	.word	0x7ff00000
 8014c14:	46d9      	mov	r9, fp
 8014c16:	d15d      	bne.n	8014cd4 <_strtod_l+0x92c>
 8014c18:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014c1c:	f1b8 0f00 	cmp.w	r8, #0
 8014c20:	d02a      	beq.n	8014c78 <_strtod_l+0x8d0>
 8014c22:	4aa9      	ldr	r2, [pc, #676]	@ (8014ec8 <_strtod_l+0xb20>)
 8014c24:	4293      	cmp	r3, r2
 8014c26:	d12a      	bne.n	8014c7e <_strtod_l+0x8d6>
 8014c28:	9b06      	ldr	r3, [sp, #24]
 8014c2a:	4652      	mov	r2, sl
 8014c2c:	b1fb      	cbz	r3, 8014c6e <_strtod_l+0x8c6>
 8014c2e:	4ba7      	ldr	r3, [pc, #668]	@ (8014ecc <_strtod_l+0xb24>)
 8014c30:	ea0b 0303 	and.w	r3, fp, r3
 8014c34:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8014c38:	f04f 31ff 	mov.w	r1, #4294967295
 8014c3c:	d81a      	bhi.n	8014c74 <_strtod_l+0x8cc>
 8014c3e:	0d1b      	lsrs	r3, r3, #20
 8014c40:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8014c44:	fa01 f303 	lsl.w	r3, r1, r3
 8014c48:	429a      	cmp	r2, r3
 8014c4a:	d118      	bne.n	8014c7e <_strtod_l+0x8d6>
 8014c4c:	4ba0      	ldr	r3, [pc, #640]	@ (8014ed0 <_strtod_l+0xb28>)
 8014c4e:	4599      	cmp	r9, r3
 8014c50:	d102      	bne.n	8014c58 <_strtod_l+0x8b0>
 8014c52:	3201      	adds	r2, #1
 8014c54:	f43f adc2 	beq.w	80147dc <_strtod_l+0x434>
 8014c58:	4b9c      	ldr	r3, [pc, #624]	@ (8014ecc <_strtod_l+0xb24>)
 8014c5a:	ea09 0303 	and.w	r3, r9, r3
 8014c5e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8014c62:	f04f 0a00 	mov.w	sl, #0
 8014c66:	9b06      	ldr	r3, [sp, #24]
 8014c68:	2b00      	cmp	r3, #0
 8014c6a:	d1b2      	bne.n	8014bd2 <_strtod_l+0x82a>
 8014c6c:	e5c1      	b.n	80147f2 <_strtod_l+0x44a>
 8014c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8014c72:	e7e9      	b.n	8014c48 <_strtod_l+0x8a0>
 8014c74:	460b      	mov	r3, r1
 8014c76:	e7e7      	b.n	8014c48 <_strtod_l+0x8a0>
 8014c78:	ea53 030a 	orrs.w	r3, r3, sl
 8014c7c:	d09b      	beq.n	8014bb6 <_strtod_l+0x80e>
 8014c7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014c80:	b1c3      	cbz	r3, 8014cb4 <_strtod_l+0x90c>
 8014c82:	ea13 0f09 	tst.w	r3, r9
 8014c86:	d0ee      	beq.n	8014c66 <_strtod_l+0x8be>
 8014c88:	9a06      	ldr	r2, [sp, #24]
 8014c8a:	4650      	mov	r0, sl
 8014c8c:	4659      	mov	r1, fp
 8014c8e:	f1b8 0f00 	cmp.w	r8, #0
 8014c92:	d013      	beq.n	8014cbc <_strtod_l+0x914>
 8014c94:	f7ff fb6d 	bl	8014372 <sulp>
 8014c98:	ee39 7b00 	vadd.f64	d7, d9, d0
 8014c9c:	ec5b ab17 	vmov	sl, fp, d7
 8014ca0:	e7e1      	b.n	8014c66 <_strtod_l+0x8be>
 8014ca2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8014ca6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8014caa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8014cae:	f04f 3aff 	mov.w	sl, #4294967295
 8014cb2:	e7d8      	b.n	8014c66 <_strtod_l+0x8be>
 8014cb4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014cb6:	ea13 0f0a 	tst.w	r3, sl
 8014cba:	e7e4      	b.n	8014c86 <_strtod_l+0x8de>
 8014cbc:	f7ff fb59 	bl	8014372 <sulp>
 8014cc0:	ee39 0b40 	vsub.f64	d0, d9, d0
 8014cc4:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8014cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014ccc:	ec5b ab10 	vmov	sl, fp, d0
 8014cd0:	d1c9      	bne.n	8014c66 <_strtod_l+0x8be>
 8014cd2:	e617      	b.n	8014904 <_strtod_l+0x55c>
 8014cd4:	4629      	mov	r1, r5
 8014cd6:	4620      	mov	r0, r4
 8014cd8:	f7ff fad8 	bl	801428c <__ratio>
 8014cdc:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8014ce0:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8014ce4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014ce8:	d85d      	bhi.n	8014da6 <_strtod_l+0x9fe>
 8014cea:	f1b8 0f00 	cmp.w	r8, #0
 8014cee:	d164      	bne.n	8014dba <_strtod_l+0xa12>
 8014cf0:	f1ba 0f00 	cmp.w	sl, #0
 8014cf4:	d14b      	bne.n	8014d8e <_strtod_l+0x9e6>
 8014cf6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014cfa:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8014cfe:	2b00      	cmp	r3, #0
 8014d00:	d160      	bne.n	8014dc4 <_strtod_l+0xa1c>
 8014d02:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8014d06:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8014d0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d0e:	d401      	bmi.n	8014d14 <_strtod_l+0x96c>
 8014d10:	ee20 8b08 	vmul.f64	d8, d0, d8
 8014d14:	eeb1 ab48 	vneg.f64	d10, d8
 8014d18:	486c      	ldr	r0, [pc, #432]	@ (8014ecc <_strtod_l+0xb24>)
 8014d1a:	496e      	ldr	r1, [pc, #440]	@ (8014ed4 <_strtod_l+0xb2c>)
 8014d1c:	ea09 0700 	and.w	r7, r9, r0
 8014d20:	428f      	cmp	r7, r1
 8014d22:	ec53 2b1a 	vmov	r2, r3, d10
 8014d26:	d17d      	bne.n	8014e24 <_strtod_l+0xa7c>
 8014d28:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8014d2c:	ec4b ab1c 	vmov	d12, sl, fp
 8014d30:	eeb0 0b4c 	vmov.f64	d0, d12
 8014d34:	f7ff f9e2 	bl	80140fc <__ulp>
 8014d38:	4864      	ldr	r0, [pc, #400]	@ (8014ecc <_strtod_l+0xb24>)
 8014d3a:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8014d3e:	ee1c 3a90 	vmov	r3, s25
 8014d42:	4a65      	ldr	r2, [pc, #404]	@ (8014ed8 <_strtod_l+0xb30>)
 8014d44:	ea03 0100 	and.w	r1, r3, r0
 8014d48:	4291      	cmp	r1, r2
 8014d4a:	ec5b ab1c 	vmov	sl, fp, d12
 8014d4e:	d93c      	bls.n	8014dca <_strtod_l+0xa22>
 8014d50:	ee19 2a90 	vmov	r2, s19
 8014d54:	4b5e      	ldr	r3, [pc, #376]	@ (8014ed0 <_strtod_l+0xb28>)
 8014d56:	429a      	cmp	r2, r3
 8014d58:	d104      	bne.n	8014d64 <_strtod_l+0x9bc>
 8014d5a:	ee19 3a10 	vmov	r3, s18
 8014d5e:	3301      	adds	r3, #1
 8014d60:	f43f ad3c 	beq.w	80147dc <_strtod_l+0x434>
 8014d64:	f8df b168 	ldr.w	fp, [pc, #360]	@ 8014ed0 <_strtod_l+0xb28>
 8014d68:	f04f 3aff 	mov.w	sl, #4294967295
 8014d6c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8014d6e:	9805      	ldr	r0, [sp, #20]
 8014d70:	f7fe fe98 	bl	8013aa4 <_Bfree>
 8014d74:	9805      	ldr	r0, [sp, #20]
 8014d76:	4631      	mov	r1, r6
 8014d78:	f7fe fe94 	bl	8013aa4 <_Bfree>
 8014d7c:	9805      	ldr	r0, [sp, #20]
 8014d7e:	4629      	mov	r1, r5
 8014d80:	f7fe fe90 	bl	8013aa4 <_Bfree>
 8014d84:	9805      	ldr	r0, [sp, #20]
 8014d86:	4621      	mov	r1, r4
 8014d88:	f7fe fe8c 	bl	8013aa4 <_Bfree>
 8014d8c:	e627      	b.n	80149de <_strtod_l+0x636>
 8014d8e:	f1ba 0f01 	cmp.w	sl, #1
 8014d92:	d103      	bne.n	8014d9c <_strtod_l+0x9f4>
 8014d94:	f1bb 0f00 	cmp.w	fp, #0
 8014d98:	f43f adb4 	beq.w	8014904 <_strtod_l+0x55c>
 8014d9c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8014da0:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8014da4:	e7b8      	b.n	8014d18 <_strtod_l+0x970>
 8014da6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8014daa:	ee20 8b08 	vmul.f64	d8, d0, d8
 8014dae:	f1b8 0f00 	cmp.w	r8, #0
 8014db2:	d0af      	beq.n	8014d14 <_strtod_l+0x96c>
 8014db4:	eeb0 ab48 	vmov.f64	d10, d8
 8014db8:	e7ae      	b.n	8014d18 <_strtod_l+0x970>
 8014dba:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8014dbe:	eeb0 8b4a 	vmov.f64	d8, d10
 8014dc2:	e7a9      	b.n	8014d18 <_strtod_l+0x970>
 8014dc4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8014dc8:	e7a6      	b.n	8014d18 <_strtod_l+0x970>
 8014dca:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8014dce:	9b06      	ldr	r3, [sp, #24]
 8014dd0:	46d9      	mov	r9, fp
 8014dd2:	2b00      	cmp	r3, #0
 8014dd4:	d1ca      	bne.n	8014d6c <_strtod_l+0x9c4>
 8014dd6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014dda:	0d1b      	lsrs	r3, r3, #20
 8014ddc:	051b      	lsls	r3, r3, #20
 8014dde:	429f      	cmp	r7, r3
 8014de0:	d1c4      	bne.n	8014d6c <_strtod_l+0x9c4>
 8014de2:	ec51 0b18 	vmov	r0, r1, d8
 8014de6:	f7eb fca7 	bl	8000738 <__aeabi_d2lz>
 8014dea:	f7eb fc5f 	bl	80006ac <__aeabi_l2d>
 8014dee:	f3cb 0913 	ubfx	r9, fp, #0, #20
 8014df2:	ec41 0b17 	vmov	d7, r0, r1
 8014df6:	ea49 090a 	orr.w	r9, r9, sl
 8014dfa:	ea59 0908 	orrs.w	r9, r9, r8
 8014dfe:	ee38 8b47 	vsub.f64	d8, d8, d7
 8014e02:	d03c      	beq.n	8014e7e <_strtod_l+0xad6>
 8014e04:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8014eb0 <_strtod_l+0xb08>
 8014e08:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8014e0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e10:	f53f acef 	bmi.w	80147f2 <_strtod_l+0x44a>
 8014e14:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8014eb8 <_strtod_l+0xb10>
 8014e18:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8014e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e20:	dda4      	ble.n	8014d6c <_strtod_l+0x9c4>
 8014e22:	e4e6      	b.n	80147f2 <_strtod_l+0x44a>
 8014e24:	9906      	ldr	r1, [sp, #24]
 8014e26:	b1e1      	cbz	r1, 8014e62 <_strtod_l+0xaba>
 8014e28:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8014e2c:	d819      	bhi.n	8014e62 <_strtod_l+0xaba>
 8014e2e:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8014e32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e36:	d811      	bhi.n	8014e5c <_strtod_l+0xab4>
 8014e38:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8014e3c:	ee18 3a10 	vmov	r3, s16
 8014e40:	2b01      	cmp	r3, #1
 8014e42:	bf38      	it	cc
 8014e44:	2301      	movcc	r3, #1
 8014e46:	ee08 3a10 	vmov	s16, r3
 8014e4a:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8014e4e:	f1b8 0f00 	cmp.w	r8, #0
 8014e52:	d111      	bne.n	8014e78 <_strtod_l+0xad0>
 8014e54:	eeb1 7b48 	vneg.f64	d7, d8
 8014e58:	ec53 2b17 	vmov	r2, r3, d7
 8014e5c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8014e60:	1bcb      	subs	r3, r1, r7
 8014e62:	eeb0 0b49 	vmov.f64	d0, d9
 8014e66:	ec43 2b1a 	vmov	d10, r2, r3
 8014e6a:	f7ff f947 	bl	80140fc <__ulp>
 8014e6e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8014e72:	ec5b ab19 	vmov	sl, fp, d9
 8014e76:	e7aa      	b.n	8014dce <_strtod_l+0xa26>
 8014e78:	eeb0 7b48 	vmov.f64	d7, d8
 8014e7c:	e7ec      	b.n	8014e58 <_strtod_l+0xab0>
 8014e7e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8014ec0 <_strtod_l+0xb18>
 8014e82:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8014e86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014e8a:	f57f af6f 	bpl.w	8014d6c <_strtod_l+0x9c4>
 8014e8e:	e4b0      	b.n	80147f2 <_strtod_l+0x44a>
 8014e90:	2300      	movs	r3, #0
 8014e92:	9308      	str	r3, [sp, #32]
 8014e94:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014e96:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014e98:	6013      	str	r3, [r2, #0]
 8014e9a:	f7ff bac4 	b.w	8014426 <_strtod_l+0x7e>
 8014e9e:	2a65      	cmp	r2, #101	@ 0x65
 8014ea0:	f43f abbf 	beq.w	8014622 <_strtod_l+0x27a>
 8014ea4:	2a45      	cmp	r2, #69	@ 0x45
 8014ea6:	f43f abbc 	beq.w	8014622 <_strtod_l+0x27a>
 8014eaa:	2101      	movs	r1, #1
 8014eac:	f7ff bbf4 	b.w	8014698 <_strtod_l+0x2f0>
 8014eb0:	94a03595 	.word	0x94a03595
 8014eb4:	3fdfffff 	.word	0x3fdfffff
 8014eb8:	35afe535 	.word	0x35afe535
 8014ebc:	3fe00000 	.word	0x3fe00000
 8014ec0:	94a03595 	.word	0x94a03595
 8014ec4:	3fcfffff 	.word	0x3fcfffff
 8014ec8:	000fffff 	.word	0x000fffff
 8014ecc:	7ff00000 	.word	0x7ff00000
 8014ed0:	7fefffff 	.word	0x7fefffff
 8014ed4:	7fe00000 	.word	0x7fe00000
 8014ed8:	7c9fffff 	.word	0x7c9fffff

08014edc <_strtod_r>:
 8014edc:	4b01      	ldr	r3, [pc, #4]	@ (8014ee4 <_strtod_r+0x8>)
 8014ede:	f7ff ba63 	b.w	80143a8 <_strtod_l>
 8014ee2:	bf00      	nop
 8014ee4:	2400009c 	.word	0x2400009c

08014ee8 <_strtol_l.isra.0>:
 8014ee8:	2b24      	cmp	r3, #36	@ 0x24
 8014eea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014eee:	4686      	mov	lr, r0
 8014ef0:	4690      	mov	r8, r2
 8014ef2:	d801      	bhi.n	8014ef8 <_strtol_l.isra.0+0x10>
 8014ef4:	2b01      	cmp	r3, #1
 8014ef6:	d106      	bne.n	8014f06 <_strtol_l.isra.0+0x1e>
 8014ef8:	f7fd fe6a 	bl	8012bd0 <__errno>
 8014efc:	2316      	movs	r3, #22
 8014efe:	6003      	str	r3, [r0, #0]
 8014f00:	2000      	movs	r0, #0
 8014f02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014f06:	4834      	ldr	r0, [pc, #208]	@ (8014fd8 <_strtol_l.isra.0+0xf0>)
 8014f08:	460d      	mov	r5, r1
 8014f0a:	462a      	mov	r2, r5
 8014f0c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014f10:	5d06      	ldrb	r6, [r0, r4]
 8014f12:	f016 0608 	ands.w	r6, r6, #8
 8014f16:	d1f8      	bne.n	8014f0a <_strtol_l.isra.0+0x22>
 8014f18:	2c2d      	cmp	r4, #45	@ 0x2d
 8014f1a:	d110      	bne.n	8014f3e <_strtol_l.isra.0+0x56>
 8014f1c:	782c      	ldrb	r4, [r5, #0]
 8014f1e:	2601      	movs	r6, #1
 8014f20:	1c95      	adds	r5, r2, #2
 8014f22:	f033 0210 	bics.w	r2, r3, #16
 8014f26:	d115      	bne.n	8014f54 <_strtol_l.isra.0+0x6c>
 8014f28:	2c30      	cmp	r4, #48	@ 0x30
 8014f2a:	d10d      	bne.n	8014f48 <_strtol_l.isra.0+0x60>
 8014f2c:	782a      	ldrb	r2, [r5, #0]
 8014f2e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8014f32:	2a58      	cmp	r2, #88	@ 0x58
 8014f34:	d108      	bne.n	8014f48 <_strtol_l.isra.0+0x60>
 8014f36:	786c      	ldrb	r4, [r5, #1]
 8014f38:	3502      	adds	r5, #2
 8014f3a:	2310      	movs	r3, #16
 8014f3c:	e00a      	b.n	8014f54 <_strtol_l.isra.0+0x6c>
 8014f3e:	2c2b      	cmp	r4, #43	@ 0x2b
 8014f40:	bf04      	itt	eq
 8014f42:	782c      	ldrbeq	r4, [r5, #0]
 8014f44:	1c95      	addeq	r5, r2, #2
 8014f46:	e7ec      	b.n	8014f22 <_strtol_l.isra.0+0x3a>
 8014f48:	2b00      	cmp	r3, #0
 8014f4a:	d1f6      	bne.n	8014f3a <_strtol_l.isra.0+0x52>
 8014f4c:	2c30      	cmp	r4, #48	@ 0x30
 8014f4e:	bf14      	ite	ne
 8014f50:	230a      	movne	r3, #10
 8014f52:	2308      	moveq	r3, #8
 8014f54:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8014f58:	f10c 3cff 	add.w	ip, ip, #4294967295
 8014f5c:	2200      	movs	r2, #0
 8014f5e:	fbbc f9f3 	udiv	r9, ip, r3
 8014f62:	4610      	mov	r0, r2
 8014f64:	fb03 ca19 	mls	sl, r3, r9, ip
 8014f68:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8014f6c:	2f09      	cmp	r7, #9
 8014f6e:	d80f      	bhi.n	8014f90 <_strtol_l.isra.0+0xa8>
 8014f70:	463c      	mov	r4, r7
 8014f72:	42a3      	cmp	r3, r4
 8014f74:	dd1b      	ble.n	8014fae <_strtol_l.isra.0+0xc6>
 8014f76:	1c57      	adds	r7, r2, #1
 8014f78:	d007      	beq.n	8014f8a <_strtol_l.isra.0+0xa2>
 8014f7a:	4581      	cmp	r9, r0
 8014f7c:	d314      	bcc.n	8014fa8 <_strtol_l.isra.0+0xc0>
 8014f7e:	d101      	bne.n	8014f84 <_strtol_l.isra.0+0x9c>
 8014f80:	45a2      	cmp	sl, r4
 8014f82:	db11      	blt.n	8014fa8 <_strtol_l.isra.0+0xc0>
 8014f84:	fb00 4003 	mla	r0, r0, r3, r4
 8014f88:	2201      	movs	r2, #1
 8014f8a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014f8e:	e7eb      	b.n	8014f68 <_strtol_l.isra.0+0x80>
 8014f90:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8014f94:	2f19      	cmp	r7, #25
 8014f96:	d801      	bhi.n	8014f9c <_strtol_l.isra.0+0xb4>
 8014f98:	3c37      	subs	r4, #55	@ 0x37
 8014f9a:	e7ea      	b.n	8014f72 <_strtol_l.isra.0+0x8a>
 8014f9c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8014fa0:	2f19      	cmp	r7, #25
 8014fa2:	d804      	bhi.n	8014fae <_strtol_l.isra.0+0xc6>
 8014fa4:	3c57      	subs	r4, #87	@ 0x57
 8014fa6:	e7e4      	b.n	8014f72 <_strtol_l.isra.0+0x8a>
 8014fa8:	f04f 32ff 	mov.w	r2, #4294967295
 8014fac:	e7ed      	b.n	8014f8a <_strtol_l.isra.0+0xa2>
 8014fae:	1c53      	adds	r3, r2, #1
 8014fb0:	d108      	bne.n	8014fc4 <_strtol_l.isra.0+0xdc>
 8014fb2:	2322      	movs	r3, #34	@ 0x22
 8014fb4:	f8ce 3000 	str.w	r3, [lr]
 8014fb8:	4660      	mov	r0, ip
 8014fba:	f1b8 0f00 	cmp.w	r8, #0
 8014fbe:	d0a0      	beq.n	8014f02 <_strtol_l.isra.0+0x1a>
 8014fc0:	1e69      	subs	r1, r5, #1
 8014fc2:	e006      	b.n	8014fd2 <_strtol_l.isra.0+0xea>
 8014fc4:	b106      	cbz	r6, 8014fc8 <_strtol_l.isra.0+0xe0>
 8014fc6:	4240      	negs	r0, r0
 8014fc8:	f1b8 0f00 	cmp.w	r8, #0
 8014fcc:	d099      	beq.n	8014f02 <_strtol_l.isra.0+0x1a>
 8014fce:	2a00      	cmp	r2, #0
 8014fd0:	d1f6      	bne.n	8014fc0 <_strtol_l.isra.0+0xd8>
 8014fd2:	f8c8 1000 	str.w	r1, [r8]
 8014fd6:	e794      	b.n	8014f02 <_strtol_l.isra.0+0x1a>
 8014fd8:	08017019 	.word	0x08017019

08014fdc <_strtol_r>:
 8014fdc:	f7ff bf84 	b.w	8014ee8 <_strtol_l.isra.0>

08014fe0 <__ssputs_r>:
 8014fe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014fe4:	688e      	ldr	r6, [r1, #8]
 8014fe6:	461f      	mov	r7, r3
 8014fe8:	42be      	cmp	r6, r7
 8014fea:	680b      	ldr	r3, [r1, #0]
 8014fec:	4682      	mov	sl, r0
 8014fee:	460c      	mov	r4, r1
 8014ff0:	4690      	mov	r8, r2
 8014ff2:	d82d      	bhi.n	8015050 <__ssputs_r+0x70>
 8014ff4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014ff8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014ffc:	d026      	beq.n	801504c <__ssputs_r+0x6c>
 8014ffe:	6965      	ldr	r5, [r4, #20]
 8015000:	6909      	ldr	r1, [r1, #16]
 8015002:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015006:	eba3 0901 	sub.w	r9, r3, r1
 801500a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801500e:	1c7b      	adds	r3, r7, #1
 8015010:	444b      	add	r3, r9
 8015012:	106d      	asrs	r5, r5, #1
 8015014:	429d      	cmp	r5, r3
 8015016:	bf38      	it	cc
 8015018:	461d      	movcc	r5, r3
 801501a:	0553      	lsls	r3, r2, #21
 801501c:	d527      	bpl.n	801506e <__ssputs_r+0x8e>
 801501e:	4629      	mov	r1, r5
 8015020:	f7fe fc74 	bl	801390c <_malloc_r>
 8015024:	4606      	mov	r6, r0
 8015026:	b360      	cbz	r0, 8015082 <__ssputs_r+0xa2>
 8015028:	6921      	ldr	r1, [r4, #16]
 801502a:	464a      	mov	r2, r9
 801502c:	f7fd fdfd 	bl	8012c2a <memcpy>
 8015030:	89a3      	ldrh	r3, [r4, #12]
 8015032:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8015036:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801503a:	81a3      	strh	r3, [r4, #12]
 801503c:	6126      	str	r6, [r4, #16]
 801503e:	6165      	str	r5, [r4, #20]
 8015040:	444e      	add	r6, r9
 8015042:	eba5 0509 	sub.w	r5, r5, r9
 8015046:	6026      	str	r6, [r4, #0]
 8015048:	60a5      	str	r5, [r4, #8]
 801504a:	463e      	mov	r6, r7
 801504c:	42be      	cmp	r6, r7
 801504e:	d900      	bls.n	8015052 <__ssputs_r+0x72>
 8015050:	463e      	mov	r6, r7
 8015052:	6820      	ldr	r0, [r4, #0]
 8015054:	4632      	mov	r2, r6
 8015056:	4641      	mov	r1, r8
 8015058:	f000 fb9e 	bl	8015798 <memmove>
 801505c:	68a3      	ldr	r3, [r4, #8]
 801505e:	1b9b      	subs	r3, r3, r6
 8015060:	60a3      	str	r3, [r4, #8]
 8015062:	6823      	ldr	r3, [r4, #0]
 8015064:	4433      	add	r3, r6
 8015066:	6023      	str	r3, [r4, #0]
 8015068:	2000      	movs	r0, #0
 801506a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801506e:	462a      	mov	r2, r5
 8015070:	f000 ff77 	bl	8015f62 <_realloc_r>
 8015074:	4606      	mov	r6, r0
 8015076:	2800      	cmp	r0, #0
 8015078:	d1e0      	bne.n	801503c <__ssputs_r+0x5c>
 801507a:	6921      	ldr	r1, [r4, #16]
 801507c:	4650      	mov	r0, sl
 801507e:	f7fe fbd1 	bl	8013824 <_free_r>
 8015082:	230c      	movs	r3, #12
 8015084:	f8ca 3000 	str.w	r3, [sl]
 8015088:	89a3      	ldrh	r3, [r4, #12]
 801508a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801508e:	81a3      	strh	r3, [r4, #12]
 8015090:	f04f 30ff 	mov.w	r0, #4294967295
 8015094:	e7e9      	b.n	801506a <__ssputs_r+0x8a>
	...

08015098 <_svfiprintf_r>:
 8015098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801509c:	4698      	mov	r8, r3
 801509e:	898b      	ldrh	r3, [r1, #12]
 80150a0:	061b      	lsls	r3, r3, #24
 80150a2:	b09d      	sub	sp, #116	@ 0x74
 80150a4:	4607      	mov	r7, r0
 80150a6:	460d      	mov	r5, r1
 80150a8:	4614      	mov	r4, r2
 80150aa:	d510      	bpl.n	80150ce <_svfiprintf_r+0x36>
 80150ac:	690b      	ldr	r3, [r1, #16]
 80150ae:	b973      	cbnz	r3, 80150ce <_svfiprintf_r+0x36>
 80150b0:	2140      	movs	r1, #64	@ 0x40
 80150b2:	f7fe fc2b 	bl	801390c <_malloc_r>
 80150b6:	6028      	str	r0, [r5, #0]
 80150b8:	6128      	str	r0, [r5, #16]
 80150ba:	b930      	cbnz	r0, 80150ca <_svfiprintf_r+0x32>
 80150bc:	230c      	movs	r3, #12
 80150be:	603b      	str	r3, [r7, #0]
 80150c0:	f04f 30ff 	mov.w	r0, #4294967295
 80150c4:	b01d      	add	sp, #116	@ 0x74
 80150c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80150ca:	2340      	movs	r3, #64	@ 0x40
 80150cc:	616b      	str	r3, [r5, #20]
 80150ce:	2300      	movs	r3, #0
 80150d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80150d2:	2320      	movs	r3, #32
 80150d4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80150d8:	f8cd 800c 	str.w	r8, [sp, #12]
 80150dc:	2330      	movs	r3, #48	@ 0x30
 80150de:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801527c <_svfiprintf_r+0x1e4>
 80150e2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80150e6:	f04f 0901 	mov.w	r9, #1
 80150ea:	4623      	mov	r3, r4
 80150ec:	469a      	mov	sl, r3
 80150ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80150f2:	b10a      	cbz	r2, 80150f8 <_svfiprintf_r+0x60>
 80150f4:	2a25      	cmp	r2, #37	@ 0x25
 80150f6:	d1f9      	bne.n	80150ec <_svfiprintf_r+0x54>
 80150f8:	ebba 0b04 	subs.w	fp, sl, r4
 80150fc:	d00b      	beq.n	8015116 <_svfiprintf_r+0x7e>
 80150fe:	465b      	mov	r3, fp
 8015100:	4622      	mov	r2, r4
 8015102:	4629      	mov	r1, r5
 8015104:	4638      	mov	r0, r7
 8015106:	f7ff ff6b 	bl	8014fe0 <__ssputs_r>
 801510a:	3001      	adds	r0, #1
 801510c:	f000 80a7 	beq.w	801525e <_svfiprintf_r+0x1c6>
 8015110:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015112:	445a      	add	r2, fp
 8015114:	9209      	str	r2, [sp, #36]	@ 0x24
 8015116:	f89a 3000 	ldrb.w	r3, [sl]
 801511a:	2b00      	cmp	r3, #0
 801511c:	f000 809f 	beq.w	801525e <_svfiprintf_r+0x1c6>
 8015120:	2300      	movs	r3, #0
 8015122:	f04f 32ff 	mov.w	r2, #4294967295
 8015126:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801512a:	f10a 0a01 	add.w	sl, sl, #1
 801512e:	9304      	str	r3, [sp, #16]
 8015130:	9307      	str	r3, [sp, #28]
 8015132:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015136:	931a      	str	r3, [sp, #104]	@ 0x68
 8015138:	4654      	mov	r4, sl
 801513a:	2205      	movs	r2, #5
 801513c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015140:	484e      	ldr	r0, [pc, #312]	@ (801527c <_svfiprintf_r+0x1e4>)
 8015142:	f7eb f8cd 	bl	80002e0 <memchr>
 8015146:	9a04      	ldr	r2, [sp, #16]
 8015148:	b9d8      	cbnz	r0, 8015182 <_svfiprintf_r+0xea>
 801514a:	06d0      	lsls	r0, r2, #27
 801514c:	bf44      	itt	mi
 801514e:	2320      	movmi	r3, #32
 8015150:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015154:	0711      	lsls	r1, r2, #28
 8015156:	bf44      	itt	mi
 8015158:	232b      	movmi	r3, #43	@ 0x2b
 801515a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801515e:	f89a 3000 	ldrb.w	r3, [sl]
 8015162:	2b2a      	cmp	r3, #42	@ 0x2a
 8015164:	d015      	beq.n	8015192 <_svfiprintf_r+0xfa>
 8015166:	9a07      	ldr	r2, [sp, #28]
 8015168:	4654      	mov	r4, sl
 801516a:	2000      	movs	r0, #0
 801516c:	f04f 0c0a 	mov.w	ip, #10
 8015170:	4621      	mov	r1, r4
 8015172:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015176:	3b30      	subs	r3, #48	@ 0x30
 8015178:	2b09      	cmp	r3, #9
 801517a:	d94b      	bls.n	8015214 <_svfiprintf_r+0x17c>
 801517c:	b1b0      	cbz	r0, 80151ac <_svfiprintf_r+0x114>
 801517e:	9207      	str	r2, [sp, #28]
 8015180:	e014      	b.n	80151ac <_svfiprintf_r+0x114>
 8015182:	eba0 0308 	sub.w	r3, r0, r8
 8015186:	fa09 f303 	lsl.w	r3, r9, r3
 801518a:	4313      	orrs	r3, r2
 801518c:	9304      	str	r3, [sp, #16]
 801518e:	46a2      	mov	sl, r4
 8015190:	e7d2      	b.n	8015138 <_svfiprintf_r+0xa0>
 8015192:	9b03      	ldr	r3, [sp, #12]
 8015194:	1d19      	adds	r1, r3, #4
 8015196:	681b      	ldr	r3, [r3, #0]
 8015198:	9103      	str	r1, [sp, #12]
 801519a:	2b00      	cmp	r3, #0
 801519c:	bfbb      	ittet	lt
 801519e:	425b      	neglt	r3, r3
 80151a0:	f042 0202 	orrlt.w	r2, r2, #2
 80151a4:	9307      	strge	r3, [sp, #28]
 80151a6:	9307      	strlt	r3, [sp, #28]
 80151a8:	bfb8      	it	lt
 80151aa:	9204      	strlt	r2, [sp, #16]
 80151ac:	7823      	ldrb	r3, [r4, #0]
 80151ae:	2b2e      	cmp	r3, #46	@ 0x2e
 80151b0:	d10a      	bne.n	80151c8 <_svfiprintf_r+0x130>
 80151b2:	7863      	ldrb	r3, [r4, #1]
 80151b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80151b6:	d132      	bne.n	801521e <_svfiprintf_r+0x186>
 80151b8:	9b03      	ldr	r3, [sp, #12]
 80151ba:	1d1a      	adds	r2, r3, #4
 80151bc:	681b      	ldr	r3, [r3, #0]
 80151be:	9203      	str	r2, [sp, #12]
 80151c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80151c4:	3402      	adds	r4, #2
 80151c6:	9305      	str	r3, [sp, #20]
 80151c8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801528c <_svfiprintf_r+0x1f4>
 80151cc:	7821      	ldrb	r1, [r4, #0]
 80151ce:	2203      	movs	r2, #3
 80151d0:	4650      	mov	r0, sl
 80151d2:	f7eb f885 	bl	80002e0 <memchr>
 80151d6:	b138      	cbz	r0, 80151e8 <_svfiprintf_r+0x150>
 80151d8:	9b04      	ldr	r3, [sp, #16]
 80151da:	eba0 000a 	sub.w	r0, r0, sl
 80151de:	2240      	movs	r2, #64	@ 0x40
 80151e0:	4082      	lsls	r2, r0
 80151e2:	4313      	orrs	r3, r2
 80151e4:	3401      	adds	r4, #1
 80151e6:	9304      	str	r3, [sp, #16]
 80151e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80151ec:	4824      	ldr	r0, [pc, #144]	@ (8015280 <_svfiprintf_r+0x1e8>)
 80151ee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80151f2:	2206      	movs	r2, #6
 80151f4:	f7eb f874 	bl	80002e0 <memchr>
 80151f8:	2800      	cmp	r0, #0
 80151fa:	d036      	beq.n	801526a <_svfiprintf_r+0x1d2>
 80151fc:	4b21      	ldr	r3, [pc, #132]	@ (8015284 <_svfiprintf_r+0x1ec>)
 80151fe:	bb1b      	cbnz	r3, 8015248 <_svfiprintf_r+0x1b0>
 8015200:	9b03      	ldr	r3, [sp, #12]
 8015202:	3307      	adds	r3, #7
 8015204:	f023 0307 	bic.w	r3, r3, #7
 8015208:	3308      	adds	r3, #8
 801520a:	9303      	str	r3, [sp, #12]
 801520c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801520e:	4433      	add	r3, r6
 8015210:	9309      	str	r3, [sp, #36]	@ 0x24
 8015212:	e76a      	b.n	80150ea <_svfiprintf_r+0x52>
 8015214:	fb0c 3202 	mla	r2, ip, r2, r3
 8015218:	460c      	mov	r4, r1
 801521a:	2001      	movs	r0, #1
 801521c:	e7a8      	b.n	8015170 <_svfiprintf_r+0xd8>
 801521e:	2300      	movs	r3, #0
 8015220:	3401      	adds	r4, #1
 8015222:	9305      	str	r3, [sp, #20]
 8015224:	4619      	mov	r1, r3
 8015226:	f04f 0c0a 	mov.w	ip, #10
 801522a:	4620      	mov	r0, r4
 801522c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015230:	3a30      	subs	r2, #48	@ 0x30
 8015232:	2a09      	cmp	r2, #9
 8015234:	d903      	bls.n	801523e <_svfiprintf_r+0x1a6>
 8015236:	2b00      	cmp	r3, #0
 8015238:	d0c6      	beq.n	80151c8 <_svfiprintf_r+0x130>
 801523a:	9105      	str	r1, [sp, #20]
 801523c:	e7c4      	b.n	80151c8 <_svfiprintf_r+0x130>
 801523e:	fb0c 2101 	mla	r1, ip, r1, r2
 8015242:	4604      	mov	r4, r0
 8015244:	2301      	movs	r3, #1
 8015246:	e7f0      	b.n	801522a <_svfiprintf_r+0x192>
 8015248:	ab03      	add	r3, sp, #12
 801524a:	9300      	str	r3, [sp, #0]
 801524c:	462a      	mov	r2, r5
 801524e:	4b0e      	ldr	r3, [pc, #56]	@ (8015288 <_svfiprintf_r+0x1f0>)
 8015250:	a904      	add	r1, sp, #16
 8015252:	4638      	mov	r0, r7
 8015254:	f7fc fc54 	bl	8011b00 <_printf_float>
 8015258:	1c42      	adds	r2, r0, #1
 801525a:	4606      	mov	r6, r0
 801525c:	d1d6      	bne.n	801520c <_svfiprintf_r+0x174>
 801525e:	89ab      	ldrh	r3, [r5, #12]
 8015260:	065b      	lsls	r3, r3, #25
 8015262:	f53f af2d 	bmi.w	80150c0 <_svfiprintf_r+0x28>
 8015266:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015268:	e72c      	b.n	80150c4 <_svfiprintf_r+0x2c>
 801526a:	ab03      	add	r3, sp, #12
 801526c:	9300      	str	r3, [sp, #0]
 801526e:	462a      	mov	r2, r5
 8015270:	4b05      	ldr	r3, [pc, #20]	@ (8015288 <_svfiprintf_r+0x1f0>)
 8015272:	a904      	add	r1, sp, #16
 8015274:	4638      	mov	r0, r7
 8015276:	f7fc fecb 	bl	8012010 <_printf_i>
 801527a:	e7ed      	b.n	8015258 <_svfiprintf_r+0x1c0>
 801527c:	08016e11 	.word	0x08016e11
 8015280:	08016e1b 	.word	0x08016e1b
 8015284:	08011b01 	.word	0x08011b01
 8015288:	08014fe1 	.word	0x08014fe1
 801528c:	08016e17 	.word	0x08016e17

08015290 <__sfputc_r>:
 8015290:	6893      	ldr	r3, [r2, #8]
 8015292:	3b01      	subs	r3, #1
 8015294:	2b00      	cmp	r3, #0
 8015296:	b410      	push	{r4}
 8015298:	6093      	str	r3, [r2, #8]
 801529a:	da08      	bge.n	80152ae <__sfputc_r+0x1e>
 801529c:	6994      	ldr	r4, [r2, #24]
 801529e:	42a3      	cmp	r3, r4
 80152a0:	db01      	blt.n	80152a6 <__sfputc_r+0x16>
 80152a2:	290a      	cmp	r1, #10
 80152a4:	d103      	bne.n	80152ae <__sfputc_r+0x1e>
 80152a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80152aa:	f7fd bbaa 	b.w	8012a02 <__swbuf_r>
 80152ae:	6813      	ldr	r3, [r2, #0]
 80152b0:	1c58      	adds	r0, r3, #1
 80152b2:	6010      	str	r0, [r2, #0]
 80152b4:	7019      	strb	r1, [r3, #0]
 80152b6:	4608      	mov	r0, r1
 80152b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80152bc:	4770      	bx	lr

080152be <__sfputs_r>:
 80152be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80152c0:	4606      	mov	r6, r0
 80152c2:	460f      	mov	r7, r1
 80152c4:	4614      	mov	r4, r2
 80152c6:	18d5      	adds	r5, r2, r3
 80152c8:	42ac      	cmp	r4, r5
 80152ca:	d101      	bne.n	80152d0 <__sfputs_r+0x12>
 80152cc:	2000      	movs	r0, #0
 80152ce:	e007      	b.n	80152e0 <__sfputs_r+0x22>
 80152d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80152d4:	463a      	mov	r2, r7
 80152d6:	4630      	mov	r0, r6
 80152d8:	f7ff ffda 	bl	8015290 <__sfputc_r>
 80152dc:	1c43      	adds	r3, r0, #1
 80152de:	d1f3      	bne.n	80152c8 <__sfputs_r+0xa>
 80152e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080152e4 <_vfiprintf_r>:
 80152e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80152e8:	460d      	mov	r5, r1
 80152ea:	b09d      	sub	sp, #116	@ 0x74
 80152ec:	4614      	mov	r4, r2
 80152ee:	4698      	mov	r8, r3
 80152f0:	4606      	mov	r6, r0
 80152f2:	b118      	cbz	r0, 80152fc <_vfiprintf_r+0x18>
 80152f4:	6a03      	ldr	r3, [r0, #32]
 80152f6:	b90b      	cbnz	r3, 80152fc <_vfiprintf_r+0x18>
 80152f8:	f7fd fa3a 	bl	8012770 <__sinit>
 80152fc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80152fe:	07d9      	lsls	r1, r3, #31
 8015300:	d405      	bmi.n	801530e <_vfiprintf_r+0x2a>
 8015302:	89ab      	ldrh	r3, [r5, #12]
 8015304:	059a      	lsls	r2, r3, #22
 8015306:	d402      	bmi.n	801530e <_vfiprintf_r+0x2a>
 8015308:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801530a:	f7fd fc8c 	bl	8012c26 <__retarget_lock_acquire_recursive>
 801530e:	89ab      	ldrh	r3, [r5, #12]
 8015310:	071b      	lsls	r3, r3, #28
 8015312:	d501      	bpl.n	8015318 <_vfiprintf_r+0x34>
 8015314:	692b      	ldr	r3, [r5, #16]
 8015316:	b99b      	cbnz	r3, 8015340 <_vfiprintf_r+0x5c>
 8015318:	4629      	mov	r1, r5
 801531a:	4630      	mov	r0, r6
 801531c:	f7fd fbb0 	bl	8012a80 <__swsetup_r>
 8015320:	b170      	cbz	r0, 8015340 <_vfiprintf_r+0x5c>
 8015322:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015324:	07dc      	lsls	r4, r3, #31
 8015326:	d504      	bpl.n	8015332 <_vfiprintf_r+0x4e>
 8015328:	f04f 30ff 	mov.w	r0, #4294967295
 801532c:	b01d      	add	sp, #116	@ 0x74
 801532e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015332:	89ab      	ldrh	r3, [r5, #12]
 8015334:	0598      	lsls	r0, r3, #22
 8015336:	d4f7      	bmi.n	8015328 <_vfiprintf_r+0x44>
 8015338:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801533a:	f7fd fc75 	bl	8012c28 <__retarget_lock_release_recursive>
 801533e:	e7f3      	b.n	8015328 <_vfiprintf_r+0x44>
 8015340:	2300      	movs	r3, #0
 8015342:	9309      	str	r3, [sp, #36]	@ 0x24
 8015344:	2320      	movs	r3, #32
 8015346:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801534a:	f8cd 800c 	str.w	r8, [sp, #12]
 801534e:	2330      	movs	r3, #48	@ 0x30
 8015350:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015500 <_vfiprintf_r+0x21c>
 8015354:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015358:	f04f 0901 	mov.w	r9, #1
 801535c:	4623      	mov	r3, r4
 801535e:	469a      	mov	sl, r3
 8015360:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015364:	b10a      	cbz	r2, 801536a <_vfiprintf_r+0x86>
 8015366:	2a25      	cmp	r2, #37	@ 0x25
 8015368:	d1f9      	bne.n	801535e <_vfiprintf_r+0x7a>
 801536a:	ebba 0b04 	subs.w	fp, sl, r4
 801536e:	d00b      	beq.n	8015388 <_vfiprintf_r+0xa4>
 8015370:	465b      	mov	r3, fp
 8015372:	4622      	mov	r2, r4
 8015374:	4629      	mov	r1, r5
 8015376:	4630      	mov	r0, r6
 8015378:	f7ff ffa1 	bl	80152be <__sfputs_r>
 801537c:	3001      	adds	r0, #1
 801537e:	f000 80a7 	beq.w	80154d0 <_vfiprintf_r+0x1ec>
 8015382:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015384:	445a      	add	r2, fp
 8015386:	9209      	str	r2, [sp, #36]	@ 0x24
 8015388:	f89a 3000 	ldrb.w	r3, [sl]
 801538c:	2b00      	cmp	r3, #0
 801538e:	f000 809f 	beq.w	80154d0 <_vfiprintf_r+0x1ec>
 8015392:	2300      	movs	r3, #0
 8015394:	f04f 32ff 	mov.w	r2, #4294967295
 8015398:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801539c:	f10a 0a01 	add.w	sl, sl, #1
 80153a0:	9304      	str	r3, [sp, #16]
 80153a2:	9307      	str	r3, [sp, #28]
 80153a4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80153a8:	931a      	str	r3, [sp, #104]	@ 0x68
 80153aa:	4654      	mov	r4, sl
 80153ac:	2205      	movs	r2, #5
 80153ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80153b2:	4853      	ldr	r0, [pc, #332]	@ (8015500 <_vfiprintf_r+0x21c>)
 80153b4:	f7ea ff94 	bl	80002e0 <memchr>
 80153b8:	9a04      	ldr	r2, [sp, #16]
 80153ba:	b9d8      	cbnz	r0, 80153f4 <_vfiprintf_r+0x110>
 80153bc:	06d1      	lsls	r1, r2, #27
 80153be:	bf44      	itt	mi
 80153c0:	2320      	movmi	r3, #32
 80153c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80153c6:	0713      	lsls	r3, r2, #28
 80153c8:	bf44      	itt	mi
 80153ca:	232b      	movmi	r3, #43	@ 0x2b
 80153cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80153d0:	f89a 3000 	ldrb.w	r3, [sl]
 80153d4:	2b2a      	cmp	r3, #42	@ 0x2a
 80153d6:	d015      	beq.n	8015404 <_vfiprintf_r+0x120>
 80153d8:	9a07      	ldr	r2, [sp, #28]
 80153da:	4654      	mov	r4, sl
 80153dc:	2000      	movs	r0, #0
 80153de:	f04f 0c0a 	mov.w	ip, #10
 80153e2:	4621      	mov	r1, r4
 80153e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80153e8:	3b30      	subs	r3, #48	@ 0x30
 80153ea:	2b09      	cmp	r3, #9
 80153ec:	d94b      	bls.n	8015486 <_vfiprintf_r+0x1a2>
 80153ee:	b1b0      	cbz	r0, 801541e <_vfiprintf_r+0x13a>
 80153f0:	9207      	str	r2, [sp, #28]
 80153f2:	e014      	b.n	801541e <_vfiprintf_r+0x13a>
 80153f4:	eba0 0308 	sub.w	r3, r0, r8
 80153f8:	fa09 f303 	lsl.w	r3, r9, r3
 80153fc:	4313      	orrs	r3, r2
 80153fe:	9304      	str	r3, [sp, #16]
 8015400:	46a2      	mov	sl, r4
 8015402:	e7d2      	b.n	80153aa <_vfiprintf_r+0xc6>
 8015404:	9b03      	ldr	r3, [sp, #12]
 8015406:	1d19      	adds	r1, r3, #4
 8015408:	681b      	ldr	r3, [r3, #0]
 801540a:	9103      	str	r1, [sp, #12]
 801540c:	2b00      	cmp	r3, #0
 801540e:	bfbb      	ittet	lt
 8015410:	425b      	neglt	r3, r3
 8015412:	f042 0202 	orrlt.w	r2, r2, #2
 8015416:	9307      	strge	r3, [sp, #28]
 8015418:	9307      	strlt	r3, [sp, #28]
 801541a:	bfb8      	it	lt
 801541c:	9204      	strlt	r2, [sp, #16]
 801541e:	7823      	ldrb	r3, [r4, #0]
 8015420:	2b2e      	cmp	r3, #46	@ 0x2e
 8015422:	d10a      	bne.n	801543a <_vfiprintf_r+0x156>
 8015424:	7863      	ldrb	r3, [r4, #1]
 8015426:	2b2a      	cmp	r3, #42	@ 0x2a
 8015428:	d132      	bne.n	8015490 <_vfiprintf_r+0x1ac>
 801542a:	9b03      	ldr	r3, [sp, #12]
 801542c:	1d1a      	adds	r2, r3, #4
 801542e:	681b      	ldr	r3, [r3, #0]
 8015430:	9203      	str	r2, [sp, #12]
 8015432:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015436:	3402      	adds	r4, #2
 8015438:	9305      	str	r3, [sp, #20]
 801543a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015510 <_vfiprintf_r+0x22c>
 801543e:	7821      	ldrb	r1, [r4, #0]
 8015440:	2203      	movs	r2, #3
 8015442:	4650      	mov	r0, sl
 8015444:	f7ea ff4c 	bl	80002e0 <memchr>
 8015448:	b138      	cbz	r0, 801545a <_vfiprintf_r+0x176>
 801544a:	9b04      	ldr	r3, [sp, #16]
 801544c:	eba0 000a 	sub.w	r0, r0, sl
 8015450:	2240      	movs	r2, #64	@ 0x40
 8015452:	4082      	lsls	r2, r0
 8015454:	4313      	orrs	r3, r2
 8015456:	3401      	adds	r4, #1
 8015458:	9304      	str	r3, [sp, #16]
 801545a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801545e:	4829      	ldr	r0, [pc, #164]	@ (8015504 <_vfiprintf_r+0x220>)
 8015460:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015464:	2206      	movs	r2, #6
 8015466:	f7ea ff3b 	bl	80002e0 <memchr>
 801546a:	2800      	cmp	r0, #0
 801546c:	d03f      	beq.n	80154ee <_vfiprintf_r+0x20a>
 801546e:	4b26      	ldr	r3, [pc, #152]	@ (8015508 <_vfiprintf_r+0x224>)
 8015470:	bb1b      	cbnz	r3, 80154ba <_vfiprintf_r+0x1d6>
 8015472:	9b03      	ldr	r3, [sp, #12]
 8015474:	3307      	adds	r3, #7
 8015476:	f023 0307 	bic.w	r3, r3, #7
 801547a:	3308      	adds	r3, #8
 801547c:	9303      	str	r3, [sp, #12]
 801547e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015480:	443b      	add	r3, r7
 8015482:	9309      	str	r3, [sp, #36]	@ 0x24
 8015484:	e76a      	b.n	801535c <_vfiprintf_r+0x78>
 8015486:	fb0c 3202 	mla	r2, ip, r2, r3
 801548a:	460c      	mov	r4, r1
 801548c:	2001      	movs	r0, #1
 801548e:	e7a8      	b.n	80153e2 <_vfiprintf_r+0xfe>
 8015490:	2300      	movs	r3, #0
 8015492:	3401      	adds	r4, #1
 8015494:	9305      	str	r3, [sp, #20]
 8015496:	4619      	mov	r1, r3
 8015498:	f04f 0c0a 	mov.w	ip, #10
 801549c:	4620      	mov	r0, r4
 801549e:	f810 2b01 	ldrb.w	r2, [r0], #1
 80154a2:	3a30      	subs	r2, #48	@ 0x30
 80154a4:	2a09      	cmp	r2, #9
 80154a6:	d903      	bls.n	80154b0 <_vfiprintf_r+0x1cc>
 80154a8:	2b00      	cmp	r3, #0
 80154aa:	d0c6      	beq.n	801543a <_vfiprintf_r+0x156>
 80154ac:	9105      	str	r1, [sp, #20]
 80154ae:	e7c4      	b.n	801543a <_vfiprintf_r+0x156>
 80154b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80154b4:	4604      	mov	r4, r0
 80154b6:	2301      	movs	r3, #1
 80154b8:	e7f0      	b.n	801549c <_vfiprintf_r+0x1b8>
 80154ba:	ab03      	add	r3, sp, #12
 80154bc:	9300      	str	r3, [sp, #0]
 80154be:	462a      	mov	r2, r5
 80154c0:	4b12      	ldr	r3, [pc, #72]	@ (801550c <_vfiprintf_r+0x228>)
 80154c2:	a904      	add	r1, sp, #16
 80154c4:	4630      	mov	r0, r6
 80154c6:	f7fc fb1b 	bl	8011b00 <_printf_float>
 80154ca:	4607      	mov	r7, r0
 80154cc:	1c78      	adds	r0, r7, #1
 80154ce:	d1d6      	bne.n	801547e <_vfiprintf_r+0x19a>
 80154d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80154d2:	07d9      	lsls	r1, r3, #31
 80154d4:	d405      	bmi.n	80154e2 <_vfiprintf_r+0x1fe>
 80154d6:	89ab      	ldrh	r3, [r5, #12]
 80154d8:	059a      	lsls	r2, r3, #22
 80154da:	d402      	bmi.n	80154e2 <_vfiprintf_r+0x1fe>
 80154dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80154de:	f7fd fba3 	bl	8012c28 <__retarget_lock_release_recursive>
 80154e2:	89ab      	ldrh	r3, [r5, #12]
 80154e4:	065b      	lsls	r3, r3, #25
 80154e6:	f53f af1f 	bmi.w	8015328 <_vfiprintf_r+0x44>
 80154ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80154ec:	e71e      	b.n	801532c <_vfiprintf_r+0x48>
 80154ee:	ab03      	add	r3, sp, #12
 80154f0:	9300      	str	r3, [sp, #0]
 80154f2:	462a      	mov	r2, r5
 80154f4:	4b05      	ldr	r3, [pc, #20]	@ (801550c <_vfiprintf_r+0x228>)
 80154f6:	a904      	add	r1, sp, #16
 80154f8:	4630      	mov	r0, r6
 80154fa:	f7fc fd89 	bl	8012010 <_printf_i>
 80154fe:	e7e4      	b.n	80154ca <_vfiprintf_r+0x1e6>
 8015500:	08016e11 	.word	0x08016e11
 8015504:	08016e1b 	.word	0x08016e1b
 8015508:	08011b01 	.word	0x08011b01
 801550c:	080152bf 	.word	0x080152bf
 8015510:	08016e17 	.word	0x08016e17

08015514 <__sflush_r>:
 8015514:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801551c:	0716      	lsls	r6, r2, #28
 801551e:	4605      	mov	r5, r0
 8015520:	460c      	mov	r4, r1
 8015522:	d454      	bmi.n	80155ce <__sflush_r+0xba>
 8015524:	684b      	ldr	r3, [r1, #4]
 8015526:	2b00      	cmp	r3, #0
 8015528:	dc02      	bgt.n	8015530 <__sflush_r+0x1c>
 801552a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801552c:	2b00      	cmp	r3, #0
 801552e:	dd48      	ble.n	80155c2 <__sflush_r+0xae>
 8015530:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015532:	2e00      	cmp	r6, #0
 8015534:	d045      	beq.n	80155c2 <__sflush_r+0xae>
 8015536:	2300      	movs	r3, #0
 8015538:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801553c:	682f      	ldr	r7, [r5, #0]
 801553e:	6a21      	ldr	r1, [r4, #32]
 8015540:	602b      	str	r3, [r5, #0]
 8015542:	d030      	beq.n	80155a6 <__sflush_r+0x92>
 8015544:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8015546:	89a3      	ldrh	r3, [r4, #12]
 8015548:	0759      	lsls	r1, r3, #29
 801554a:	d505      	bpl.n	8015558 <__sflush_r+0x44>
 801554c:	6863      	ldr	r3, [r4, #4]
 801554e:	1ad2      	subs	r2, r2, r3
 8015550:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8015552:	b10b      	cbz	r3, 8015558 <__sflush_r+0x44>
 8015554:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8015556:	1ad2      	subs	r2, r2, r3
 8015558:	2300      	movs	r3, #0
 801555a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801555c:	6a21      	ldr	r1, [r4, #32]
 801555e:	4628      	mov	r0, r5
 8015560:	47b0      	blx	r6
 8015562:	1c43      	adds	r3, r0, #1
 8015564:	89a3      	ldrh	r3, [r4, #12]
 8015566:	d106      	bne.n	8015576 <__sflush_r+0x62>
 8015568:	6829      	ldr	r1, [r5, #0]
 801556a:	291d      	cmp	r1, #29
 801556c:	d82b      	bhi.n	80155c6 <__sflush_r+0xb2>
 801556e:	4a2a      	ldr	r2, [pc, #168]	@ (8015618 <__sflush_r+0x104>)
 8015570:	40ca      	lsrs	r2, r1
 8015572:	07d6      	lsls	r6, r2, #31
 8015574:	d527      	bpl.n	80155c6 <__sflush_r+0xb2>
 8015576:	2200      	movs	r2, #0
 8015578:	6062      	str	r2, [r4, #4]
 801557a:	04d9      	lsls	r1, r3, #19
 801557c:	6922      	ldr	r2, [r4, #16]
 801557e:	6022      	str	r2, [r4, #0]
 8015580:	d504      	bpl.n	801558c <__sflush_r+0x78>
 8015582:	1c42      	adds	r2, r0, #1
 8015584:	d101      	bne.n	801558a <__sflush_r+0x76>
 8015586:	682b      	ldr	r3, [r5, #0]
 8015588:	b903      	cbnz	r3, 801558c <__sflush_r+0x78>
 801558a:	6560      	str	r0, [r4, #84]	@ 0x54
 801558c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801558e:	602f      	str	r7, [r5, #0]
 8015590:	b1b9      	cbz	r1, 80155c2 <__sflush_r+0xae>
 8015592:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015596:	4299      	cmp	r1, r3
 8015598:	d002      	beq.n	80155a0 <__sflush_r+0x8c>
 801559a:	4628      	mov	r0, r5
 801559c:	f7fe f942 	bl	8013824 <_free_r>
 80155a0:	2300      	movs	r3, #0
 80155a2:	6363      	str	r3, [r4, #52]	@ 0x34
 80155a4:	e00d      	b.n	80155c2 <__sflush_r+0xae>
 80155a6:	2301      	movs	r3, #1
 80155a8:	4628      	mov	r0, r5
 80155aa:	47b0      	blx	r6
 80155ac:	4602      	mov	r2, r0
 80155ae:	1c50      	adds	r0, r2, #1
 80155b0:	d1c9      	bne.n	8015546 <__sflush_r+0x32>
 80155b2:	682b      	ldr	r3, [r5, #0]
 80155b4:	2b00      	cmp	r3, #0
 80155b6:	d0c6      	beq.n	8015546 <__sflush_r+0x32>
 80155b8:	2b1d      	cmp	r3, #29
 80155ba:	d001      	beq.n	80155c0 <__sflush_r+0xac>
 80155bc:	2b16      	cmp	r3, #22
 80155be:	d11e      	bne.n	80155fe <__sflush_r+0xea>
 80155c0:	602f      	str	r7, [r5, #0]
 80155c2:	2000      	movs	r0, #0
 80155c4:	e022      	b.n	801560c <__sflush_r+0xf8>
 80155c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80155ca:	b21b      	sxth	r3, r3
 80155cc:	e01b      	b.n	8015606 <__sflush_r+0xf2>
 80155ce:	690f      	ldr	r7, [r1, #16]
 80155d0:	2f00      	cmp	r7, #0
 80155d2:	d0f6      	beq.n	80155c2 <__sflush_r+0xae>
 80155d4:	0793      	lsls	r3, r2, #30
 80155d6:	680e      	ldr	r6, [r1, #0]
 80155d8:	bf08      	it	eq
 80155da:	694b      	ldreq	r3, [r1, #20]
 80155dc:	600f      	str	r7, [r1, #0]
 80155de:	bf18      	it	ne
 80155e0:	2300      	movne	r3, #0
 80155e2:	eba6 0807 	sub.w	r8, r6, r7
 80155e6:	608b      	str	r3, [r1, #8]
 80155e8:	f1b8 0f00 	cmp.w	r8, #0
 80155ec:	dde9      	ble.n	80155c2 <__sflush_r+0xae>
 80155ee:	6a21      	ldr	r1, [r4, #32]
 80155f0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80155f2:	4643      	mov	r3, r8
 80155f4:	463a      	mov	r2, r7
 80155f6:	4628      	mov	r0, r5
 80155f8:	47b0      	blx	r6
 80155fa:	2800      	cmp	r0, #0
 80155fc:	dc08      	bgt.n	8015610 <__sflush_r+0xfc>
 80155fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015602:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015606:	81a3      	strh	r3, [r4, #12]
 8015608:	f04f 30ff 	mov.w	r0, #4294967295
 801560c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015610:	4407      	add	r7, r0
 8015612:	eba8 0800 	sub.w	r8, r8, r0
 8015616:	e7e7      	b.n	80155e8 <__sflush_r+0xd4>
 8015618:	20400001 	.word	0x20400001

0801561c <_fflush_r>:
 801561c:	b538      	push	{r3, r4, r5, lr}
 801561e:	690b      	ldr	r3, [r1, #16]
 8015620:	4605      	mov	r5, r0
 8015622:	460c      	mov	r4, r1
 8015624:	b913      	cbnz	r3, 801562c <_fflush_r+0x10>
 8015626:	2500      	movs	r5, #0
 8015628:	4628      	mov	r0, r5
 801562a:	bd38      	pop	{r3, r4, r5, pc}
 801562c:	b118      	cbz	r0, 8015636 <_fflush_r+0x1a>
 801562e:	6a03      	ldr	r3, [r0, #32]
 8015630:	b90b      	cbnz	r3, 8015636 <_fflush_r+0x1a>
 8015632:	f7fd f89d 	bl	8012770 <__sinit>
 8015636:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801563a:	2b00      	cmp	r3, #0
 801563c:	d0f3      	beq.n	8015626 <_fflush_r+0xa>
 801563e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015640:	07d0      	lsls	r0, r2, #31
 8015642:	d404      	bmi.n	801564e <_fflush_r+0x32>
 8015644:	0599      	lsls	r1, r3, #22
 8015646:	d402      	bmi.n	801564e <_fflush_r+0x32>
 8015648:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801564a:	f7fd faec 	bl	8012c26 <__retarget_lock_acquire_recursive>
 801564e:	4628      	mov	r0, r5
 8015650:	4621      	mov	r1, r4
 8015652:	f7ff ff5f 	bl	8015514 <__sflush_r>
 8015656:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015658:	07da      	lsls	r2, r3, #31
 801565a:	4605      	mov	r5, r0
 801565c:	d4e4      	bmi.n	8015628 <_fflush_r+0xc>
 801565e:	89a3      	ldrh	r3, [r4, #12]
 8015660:	059b      	lsls	r3, r3, #22
 8015662:	d4e1      	bmi.n	8015628 <_fflush_r+0xc>
 8015664:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015666:	f7fd fadf 	bl	8012c28 <__retarget_lock_release_recursive>
 801566a:	e7dd      	b.n	8015628 <_fflush_r+0xc>

0801566c <__swhatbuf_r>:
 801566c:	b570      	push	{r4, r5, r6, lr}
 801566e:	460c      	mov	r4, r1
 8015670:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015674:	2900      	cmp	r1, #0
 8015676:	b096      	sub	sp, #88	@ 0x58
 8015678:	4615      	mov	r5, r2
 801567a:	461e      	mov	r6, r3
 801567c:	da0d      	bge.n	801569a <__swhatbuf_r+0x2e>
 801567e:	89a3      	ldrh	r3, [r4, #12]
 8015680:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015684:	f04f 0100 	mov.w	r1, #0
 8015688:	bf14      	ite	ne
 801568a:	2340      	movne	r3, #64	@ 0x40
 801568c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015690:	2000      	movs	r0, #0
 8015692:	6031      	str	r1, [r6, #0]
 8015694:	602b      	str	r3, [r5, #0]
 8015696:	b016      	add	sp, #88	@ 0x58
 8015698:	bd70      	pop	{r4, r5, r6, pc}
 801569a:	466a      	mov	r2, sp
 801569c:	f000 f8a8 	bl	80157f0 <_fstat_r>
 80156a0:	2800      	cmp	r0, #0
 80156a2:	dbec      	blt.n	801567e <__swhatbuf_r+0x12>
 80156a4:	9901      	ldr	r1, [sp, #4]
 80156a6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80156aa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80156ae:	4259      	negs	r1, r3
 80156b0:	4159      	adcs	r1, r3
 80156b2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80156b6:	e7eb      	b.n	8015690 <__swhatbuf_r+0x24>

080156b8 <__smakebuf_r>:
 80156b8:	898b      	ldrh	r3, [r1, #12]
 80156ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80156bc:	079d      	lsls	r5, r3, #30
 80156be:	4606      	mov	r6, r0
 80156c0:	460c      	mov	r4, r1
 80156c2:	d507      	bpl.n	80156d4 <__smakebuf_r+0x1c>
 80156c4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80156c8:	6023      	str	r3, [r4, #0]
 80156ca:	6123      	str	r3, [r4, #16]
 80156cc:	2301      	movs	r3, #1
 80156ce:	6163      	str	r3, [r4, #20]
 80156d0:	b003      	add	sp, #12
 80156d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80156d4:	ab01      	add	r3, sp, #4
 80156d6:	466a      	mov	r2, sp
 80156d8:	f7ff ffc8 	bl	801566c <__swhatbuf_r>
 80156dc:	9f00      	ldr	r7, [sp, #0]
 80156de:	4605      	mov	r5, r0
 80156e0:	4639      	mov	r1, r7
 80156e2:	4630      	mov	r0, r6
 80156e4:	f7fe f912 	bl	801390c <_malloc_r>
 80156e8:	b948      	cbnz	r0, 80156fe <__smakebuf_r+0x46>
 80156ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80156ee:	059a      	lsls	r2, r3, #22
 80156f0:	d4ee      	bmi.n	80156d0 <__smakebuf_r+0x18>
 80156f2:	f023 0303 	bic.w	r3, r3, #3
 80156f6:	f043 0302 	orr.w	r3, r3, #2
 80156fa:	81a3      	strh	r3, [r4, #12]
 80156fc:	e7e2      	b.n	80156c4 <__smakebuf_r+0xc>
 80156fe:	89a3      	ldrh	r3, [r4, #12]
 8015700:	6020      	str	r0, [r4, #0]
 8015702:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015706:	81a3      	strh	r3, [r4, #12]
 8015708:	9b01      	ldr	r3, [sp, #4]
 801570a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801570e:	b15b      	cbz	r3, 8015728 <__smakebuf_r+0x70>
 8015710:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015714:	4630      	mov	r0, r6
 8015716:	f000 f87d 	bl	8015814 <_isatty_r>
 801571a:	b128      	cbz	r0, 8015728 <__smakebuf_r+0x70>
 801571c:	89a3      	ldrh	r3, [r4, #12]
 801571e:	f023 0303 	bic.w	r3, r3, #3
 8015722:	f043 0301 	orr.w	r3, r3, #1
 8015726:	81a3      	strh	r3, [r4, #12]
 8015728:	89a3      	ldrh	r3, [r4, #12]
 801572a:	431d      	orrs	r5, r3
 801572c:	81a5      	strh	r5, [r4, #12]
 801572e:	e7cf      	b.n	80156d0 <__smakebuf_r+0x18>

08015730 <_putc_r>:
 8015730:	b570      	push	{r4, r5, r6, lr}
 8015732:	460d      	mov	r5, r1
 8015734:	4614      	mov	r4, r2
 8015736:	4606      	mov	r6, r0
 8015738:	b118      	cbz	r0, 8015742 <_putc_r+0x12>
 801573a:	6a03      	ldr	r3, [r0, #32]
 801573c:	b90b      	cbnz	r3, 8015742 <_putc_r+0x12>
 801573e:	f7fd f817 	bl	8012770 <__sinit>
 8015742:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015744:	07d8      	lsls	r0, r3, #31
 8015746:	d405      	bmi.n	8015754 <_putc_r+0x24>
 8015748:	89a3      	ldrh	r3, [r4, #12]
 801574a:	0599      	lsls	r1, r3, #22
 801574c:	d402      	bmi.n	8015754 <_putc_r+0x24>
 801574e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015750:	f7fd fa69 	bl	8012c26 <__retarget_lock_acquire_recursive>
 8015754:	68a3      	ldr	r3, [r4, #8]
 8015756:	3b01      	subs	r3, #1
 8015758:	2b00      	cmp	r3, #0
 801575a:	60a3      	str	r3, [r4, #8]
 801575c:	da05      	bge.n	801576a <_putc_r+0x3a>
 801575e:	69a2      	ldr	r2, [r4, #24]
 8015760:	4293      	cmp	r3, r2
 8015762:	db12      	blt.n	801578a <_putc_r+0x5a>
 8015764:	b2eb      	uxtb	r3, r5
 8015766:	2b0a      	cmp	r3, #10
 8015768:	d00f      	beq.n	801578a <_putc_r+0x5a>
 801576a:	6823      	ldr	r3, [r4, #0]
 801576c:	1c5a      	adds	r2, r3, #1
 801576e:	6022      	str	r2, [r4, #0]
 8015770:	701d      	strb	r5, [r3, #0]
 8015772:	b2ed      	uxtb	r5, r5
 8015774:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015776:	07da      	lsls	r2, r3, #31
 8015778:	d405      	bmi.n	8015786 <_putc_r+0x56>
 801577a:	89a3      	ldrh	r3, [r4, #12]
 801577c:	059b      	lsls	r3, r3, #22
 801577e:	d402      	bmi.n	8015786 <_putc_r+0x56>
 8015780:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015782:	f7fd fa51 	bl	8012c28 <__retarget_lock_release_recursive>
 8015786:	4628      	mov	r0, r5
 8015788:	bd70      	pop	{r4, r5, r6, pc}
 801578a:	4629      	mov	r1, r5
 801578c:	4622      	mov	r2, r4
 801578e:	4630      	mov	r0, r6
 8015790:	f7fd f937 	bl	8012a02 <__swbuf_r>
 8015794:	4605      	mov	r5, r0
 8015796:	e7ed      	b.n	8015774 <_putc_r+0x44>

08015798 <memmove>:
 8015798:	4288      	cmp	r0, r1
 801579a:	b510      	push	{r4, lr}
 801579c:	eb01 0402 	add.w	r4, r1, r2
 80157a0:	d902      	bls.n	80157a8 <memmove+0x10>
 80157a2:	4284      	cmp	r4, r0
 80157a4:	4623      	mov	r3, r4
 80157a6:	d807      	bhi.n	80157b8 <memmove+0x20>
 80157a8:	1e43      	subs	r3, r0, #1
 80157aa:	42a1      	cmp	r1, r4
 80157ac:	d008      	beq.n	80157c0 <memmove+0x28>
 80157ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80157b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80157b6:	e7f8      	b.n	80157aa <memmove+0x12>
 80157b8:	4402      	add	r2, r0
 80157ba:	4601      	mov	r1, r0
 80157bc:	428a      	cmp	r2, r1
 80157be:	d100      	bne.n	80157c2 <memmove+0x2a>
 80157c0:	bd10      	pop	{r4, pc}
 80157c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80157c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80157ca:	e7f7      	b.n	80157bc <memmove+0x24>

080157cc <strncmp>:
 80157cc:	b510      	push	{r4, lr}
 80157ce:	b16a      	cbz	r2, 80157ec <strncmp+0x20>
 80157d0:	3901      	subs	r1, #1
 80157d2:	1884      	adds	r4, r0, r2
 80157d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80157d8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80157dc:	429a      	cmp	r2, r3
 80157de:	d103      	bne.n	80157e8 <strncmp+0x1c>
 80157e0:	42a0      	cmp	r0, r4
 80157e2:	d001      	beq.n	80157e8 <strncmp+0x1c>
 80157e4:	2a00      	cmp	r2, #0
 80157e6:	d1f5      	bne.n	80157d4 <strncmp+0x8>
 80157e8:	1ad0      	subs	r0, r2, r3
 80157ea:	bd10      	pop	{r4, pc}
 80157ec:	4610      	mov	r0, r2
 80157ee:	e7fc      	b.n	80157ea <strncmp+0x1e>

080157f0 <_fstat_r>:
 80157f0:	b538      	push	{r3, r4, r5, lr}
 80157f2:	4d07      	ldr	r5, [pc, #28]	@ (8015810 <_fstat_r+0x20>)
 80157f4:	2300      	movs	r3, #0
 80157f6:	4604      	mov	r4, r0
 80157f8:	4608      	mov	r0, r1
 80157fa:	4611      	mov	r1, r2
 80157fc:	602b      	str	r3, [r5, #0]
 80157fe:	f7ee ff2f 	bl	8004660 <_fstat>
 8015802:	1c43      	adds	r3, r0, #1
 8015804:	d102      	bne.n	801580c <_fstat_r+0x1c>
 8015806:	682b      	ldr	r3, [r5, #0]
 8015808:	b103      	cbz	r3, 801580c <_fstat_r+0x1c>
 801580a:	6023      	str	r3, [r4, #0]
 801580c:	bd38      	pop	{r3, r4, r5, pc}
 801580e:	bf00      	nop
 8015810:	24001690 	.word	0x24001690

08015814 <_isatty_r>:
 8015814:	b538      	push	{r3, r4, r5, lr}
 8015816:	4d06      	ldr	r5, [pc, #24]	@ (8015830 <_isatty_r+0x1c>)
 8015818:	2300      	movs	r3, #0
 801581a:	4604      	mov	r4, r0
 801581c:	4608      	mov	r0, r1
 801581e:	602b      	str	r3, [r5, #0]
 8015820:	f7ee ff2e 	bl	8004680 <_isatty>
 8015824:	1c43      	adds	r3, r0, #1
 8015826:	d102      	bne.n	801582e <_isatty_r+0x1a>
 8015828:	682b      	ldr	r3, [r5, #0]
 801582a:	b103      	cbz	r3, 801582e <_isatty_r+0x1a>
 801582c:	6023      	str	r3, [r4, #0]
 801582e:	bd38      	pop	{r3, r4, r5, pc}
 8015830:	24001690 	.word	0x24001690

08015834 <_sbrk_r>:
 8015834:	b538      	push	{r3, r4, r5, lr}
 8015836:	4d06      	ldr	r5, [pc, #24]	@ (8015850 <_sbrk_r+0x1c>)
 8015838:	2300      	movs	r3, #0
 801583a:	4604      	mov	r4, r0
 801583c:	4608      	mov	r0, r1
 801583e:	602b      	str	r3, [r5, #0]
 8015840:	f7ee ff36 	bl	80046b0 <_sbrk>
 8015844:	1c43      	adds	r3, r0, #1
 8015846:	d102      	bne.n	801584e <_sbrk_r+0x1a>
 8015848:	682b      	ldr	r3, [r5, #0]
 801584a:	b103      	cbz	r3, 801584e <_sbrk_r+0x1a>
 801584c:	6023      	str	r3, [r4, #0]
 801584e:	bd38      	pop	{r3, r4, r5, pc}
 8015850:	24001690 	.word	0x24001690
 8015854:	00000000 	.word	0x00000000

08015858 <nan>:
 8015858:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8015860 <nan+0x8>
 801585c:	4770      	bx	lr
 801585e:	bf00      	nop
 8015860:	00000000 	.word	0x00000000
 8015864:	7ff80000 	.word	0x7ff80000

08015868 <__assert_func>:
 8015868:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801586a:	4614      	mov	r4, r2
 801586c:	461a      	mov	r2, r3
 801586e:	4b09      	ldr	r3, [pc, #36]	@ (8015894 <__assert_func+0x2c>)
 8015870:	681b      	ldr	r3, [r3, #0]
 8015872:	4605      	mov	r5, r0
 8015874:	68d8      	ldr	r0, [r3, #12]
 8015876:	b14c      	cbz	r4, 801588c <__assert_func+0x24>
 8015878:	4b07      	ldr	r3, [pc, #28]	@ (8015898 <__assert_func+0x30>)
 801587a:	9100      	str	r1, [sp, #0]
 801587c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015880:	4906      	ldr	r1, [pc, #24]	@ (801589c <__assert_func+0x34>)
 8015882:	462b      	mov	r3, r5
 8015884:	f000 fba8 	bl	8015fd8 <fiprintf>
 8015888:	f000 fbb8 	bl	8015ffc <abort>
 801588c:	4b04      	ldr	r3, [pc, #16]	@ (80158a0 <__assert_func+0x38>)
 801588e:	461c      	mov	r4, r3
 8015890:	e7f3      	b.n	801587a <__assert_func+0x12>
 8015892:	bf00      	nop
 8015894:	2400004c 	.word	0x2400004c
 8015898:	08016e2a 	.word	0x08016e2a
 801589c:	08016e37 	.word	0x08016e37
 80158a0:	08016e65 	.word	0x08016e65

080158a4 <_calloc_r>:
 80158a4:	b570      	push	{r4, r5, r6, lr}
 80158a6:	fba1 5402 	umull	r5, r4, r1, r2
 80158aa:	b934      	cbnz	r4, 80158ba <_calloc_r+0x16>
 80158ac:	4629      	mov	r1, r5
 80158ae:	f7fe f82d 	bl	801390c <_malloc_r>
 80158b2:	4606      	mov	r6, r0
 80158b4:	b928      	cbnz	r0, 80158c2 <_calloc_r+0x1e>
 80158b6:	4630      	mov	r0, r6
 80158b8:	bd70      	pop	{r4, r5, r6, pc}
 80158ba:	220c      	movs	r2, #12
 80158bc:	6002      	str	r2, [r0, #0]
 80158be:	2600      	movs	r6, #0
 80158c0:	e7f9      	b.n	80158b6 <_calloc_r+0x12>
 80158c2:	462a      	mov	r2, r5
 80158c4:	4621      	mov	r1, r4
 80158c6:	f7fd f931 	bl	8012b2c <memset>
 80158ca:	e7f4      	b.n	80158b6 <_calloc_r+0x12>

080158cc <rshift>:
 80158cc:	6903      	ldr	r3, [r0, #16]
 80158ce:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80158d2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80158d6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80158da:	f100 0414 	add.w	r4, r0, #20
 80158de:	dd45      	ble.n	801596c <rshift+0xa0>
 80158e0:	f011 011f 	ands.w	r1, r1, #31
 80158e4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80158e8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80158ec:	d10c      	bne.n	8015908 <rshift+0x3c>
 80158ee:	f100 0710 	add.w	r7, r0, #16
 80158f2:	4629      	mov	r1, r5
 80158f4:	42b1      	cmp	r1, r6
 80158f6:	d334      	bcc.n	8015962 <rshift+0x96>
 80158f8:	1a9b      	subs	r3, r3, r2
 80158fa:	009b      	lsls	r3, r3, #2
 80158fc:	1eea      	subs	r2, r5, #3
 80158fe:	4296      	cmp	r6, r2
 8015900:	bf38      	it	cc
 8015902:	2300      	movcc	r3, #0
 8015904:	4423      	add	r3, r4
 8015906:	e015      	b.n	8015934 <rshift+0x68>
 8015908:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801590c:	f1c1 0820 	rsb	r8, r1, #32
 8015910:	40cf      	lsrs	r7, r1
 8015912:	f105 0e04 	add.w	lr, r5, #4
 8015916:	46a1      	mov	r9, r4
 8015918:	4576      	cmp	r6, lr
 801591a:	46f4      	mov	ip, lr
 801591c:	d815      	bhi.n	801594a <rshift+0x7e>
 801591e:	1a9a      	subs	r2, r3, r2
 8015920:	0092      	lsls	r2, r2, #2
 8015922:	3a04      	subs	r2, #4
 8015924:	3501      	adds	r5, #1
 8015926:	42ae      	cmp	r6, r5
 8015928:	bf38      	it	cc
 801592a:	2200      	movcc	r2, #0
 801592c:	18a3      	adds	r3, r4, r2
 801592e:	50a7      	str	r7, [r4, r2]
 8015930:	b107      	cbz	r7, 8015934 <rshift+0x68>
 8015932:	3304      	adds	r3, #4
 8015934:	1b1a      	subs	r2, r3, r4
 8015936:	42a3      	cmp	r3, r4
 8015938:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801593c:	bf08      	it	eq
 801593e:	2300      	moveq	r3, #0
 8015940:	6102      	str	r2, [r0, #16]
 8015942:	bf08      	it	eq
 8015944:	6143      	streq	r3, [r0, #20]
 8015946:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801594a:	f8dc c000 	ldr.w	ip, [ip]
 801594e:	fa0c fc08 	lsl.w	ip, ip, r8
 8015952:	ea4c 0707 	orr.w	r7, ip, r7
 8015956:	f849 7b04 	str.w	r7, [r9], #4
 801595a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801595e:	40cf      	lsrs	r7, r1
 8015960:	e7da      	b.n	8015918 <rshift+0x4c>
 8015962:	f851 cb04 	ldr.w	ip, [r1], #4
 8015966:	f847 cf04 	str.w	ip, [r7, #4]!
 801596a:	e7c3      	b.n	80158f4 <rshift+0x28>
 801596c:	4623      	mov	r3, r4
 801596e:	e7e1      	b.n	8015934 <rshift+0x68>

08015970 <__hexdig_fun>:
 8015970:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8015974:	2b09      	cmp	r3, #9
 8015976:	d802      	bhi.n	801597e <__hexdig_fun+0xe>
 8015978:	3820      	subs	r0, #32
 801597a:	b2c0      	uxtb	r0, r0
 801597c:	4770      	bx	lr
 801597e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8015982:	2b05      	cmp	r3, #5
 8015984:	d801      	bhi.n	801598a <__hexdig_fun+0x1a>
 8015986:	3847      	subs	r0, #71	@ 0x47
 8015988:	e7f7      	b.n	801597a <__hexdig_fun+0xa>
 801598a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801598e:	2b05      	cmp	r3, #5
 8015990:	d801      	bhi.n	8015996 <__hexdig_fun+0x26>
 8015992:	3827      	subs	r0, #39	@ 0x27
 8015994:	e7f1      	b.n	801597a <__hexdig_fun+0xa>
 8015996:	2000      	movs	r0, #0
 8015998:	4770      	bx	lr
	...

0801599c <__gethex>:
 801599c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159a0:	b085      	sub	sp, #20
 80159a2:	468a      	mov	sl, r1
 80159a4:	9302      	str	r3, [sp, #8]
 80159a6:	680b      	ldr	r3, [r1, #0]
 80159a8:	9001      	str	r0, [sp, #4]
 80159aa:	4690      	mov	r8, r2
 80159ac:	1c9c      	adds	r4, r3, #2
 80159ae:	46a1      	mov	r9, r4
 80159b0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80159b4:	2830      	cmp	r0, #48	@ 0x30
 80159b6:	d0fa      	beq.n	80159ae <__gethex+0x12>
 80159b8:	eba9 0303 	sub.w	r3, r9, r3
 80159bc:	f1a3 0b02 	sub.w	fp, r3, #2
 80159c0:	f7ff ffd6 	bl	8015970 <__hexdig_fun>
 80159c4:	4605      	mov	r5, r0
 80159c6:	2800      	cmp	r0, #0
 80159c8:	d168      	bne.n	8015a9c <__gethex+0x100>
 80159ca:	49a0      	ldr	r1, [pc, #640]	@ (8015c4c <__gethex+0x2b0>)
 80159cc:	2201      	movs	r2, #1
 80159ce:	4648      	mov	r0, r9
 80159d0:	f7ff fefc 	bl	80157cc <strncmp>
 80159d4:	4607      	mov	r7, r0
 80159d6:	2800      	cmp	r0, #0
 80159d8:	d167      	bne.n	8015aaa <__gethex+0x10e>
 80159da:	f899 0001 	ldrb.w	r0, [r9, #1]
 80159de:	4626      	mov	r6, r4
 80159e0:	f7ff ffc6 	bl	8015970 <__hexdig_fun>
 80159e4:	2800      	cmp	r0, #0
 80159e6:	d062      	beq.n	8015aae <__gethex+0x112>
 80159e8:	4623      	mov	r3, r4
 80159ea:	7818      	ldrb	r0, [r3, #0]
 80159ec:	2830      	cmp	r0, #48	@ 0x30
 80159ee:	4699      	mov	r9, r3
 80159f0:	f103 0301 	add.w	r3, r3, #1
 80159f4:	d0f9      	beq.n	80159ea <__gethex+0x4e>
 80159f6:	f7ff ffbb 	bl	8015970 <__hexdig_fun>
 80159fa:	fab0 f580 	clz	r5, r0
 80159fe:	096d      	lsrs	r5, r5, #5
 8015a00:	f04f 0b01 	mov.w	fp, #1
 8015a04:	464a      	mov	r2, r9
 8015a06:	4616      	mov	r6, r2
 8015a08:	3201      	adds	r2, #1
 8015a0a:	7830      	ldrb	r0, [r6, #0]
 8015a0c:	f7ff ffb0 	bl	8015970 <__hexdig_fun>
 8015a10:	2800      	cmp	r0, #0
 8015a12:	d1f8      	bne.n	8015a06 <__gethex+0x6a>
 8015a14:	498d      	ldr	r1, [pc, #564]	@ (8015c4c <__gethex+0x2b0>)
 8015a16:	2201      	movs	r2, #1
 8015a18:	4630      	mov	r0, r6
 8015a1a:	f7ff fed7 	bl	80157cc <strncmp>
 8015a1e:	2800      	cmp	r0, #0
 8015a20:	d13f      	bne.n	8015aa2 <__gethex+0x106>
 8015a22:	b944      	cbnz	r4, 8015a36 <__gethex+0x9a>
 8015a24:	1c74      	adds	r4, r6, #1
 8015a26:	4622      	mov	r2, r4
 8015a28:	4616      	mov	r6, r2
 8015a2a:	3201      	adds	r2, #1
 8015a2c:	7830      	ldrb	r0, [r6, #0]
 8015a2e:	f7ff ff9f 	bl	8015970 <__hexdig_fun>
 8015a32:	2800      	cmp	r0, #0
 8015a34:	d1f8      	bne.n	8015a28 <__gethex+0x8c>
 8015a36:	1ba4      	subs	r4, r4, r6
 8015a38:	00a7      	lsls	r7, r4, #2
 8015a3a:	7833      	ldrb	r3, [r6, #0]
 8015a3c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8015a40:	2b50      	cmp	r3, #80	@ 0x50
 8015a42:	d13e      	bne.n	8015ac2 <__gethex+0x126>
 8015a44:	7873      	ldrb	r3, [r6, #1]
 8015a46:	2b2b      	cmp	r3, #43	@ 0x2b
 8015a48:	d033      	beq.n	8015ab2 <__gethex+0x116>
 8015a4a:	2b2d      	cmp	r3, #45	@ 0x2d
 8015a4c:	d034      	beq.n	8015ab8 <__gethex+0x11c>
 8015a4e:	1c71      	adds	r1, r6, #1
 8015a50:	2400      	movs	r4, #0
 8015a52:	7808      	ldrb	r0, [r1, #0]
 8015a54:	f7ff ff8c 	bl	8015970 <__hexdig_fun>
 8015a58:	1e43      	subs	r3, r0, #1
 8015a5a:	b2db      	uxtb	r3, r3
 8015a5c:	2b18      	cmp	r3, #24
 8015a5e:	d830      	bhi.n	8015ac2 <__gethex+0x126>
 8015a60:	f1a0 0210 	sub.w	r2, r0, #16
 8015a64:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015a68:	f7ff ff82 	bl	8015970 <__hexdig_fun>
 8015a6c:	f100 3cff 	add.w	ip, r0, #4294967295
 8015a70:	fa5f fc8c 	uxtb.w	ip, ip
 8015a74:	f1bc 0f18 	cmp.w	ip, #24
 8015a78:	f04f 030a 	mov.w	r3, #10
 8015a7c:	d91e      	bls.n	8015abc <__gethex+0x120>
 8015a7e:	b104      	cbz	r4, 8015a82 <__gethex+0xe6>
 8015a80:	4252      	negs	r2, r2
 8015a82:	4417      	add	r7, r2
 8015a84:	f8ca 1000 	str.w	r1, [sl]
 8015a88:	b1ed      	cbz	r5, 8015ac6 <__gethex+0x12a>
 8015a8a:	f1bb 0f00 	cmp.w	fp, #0
 8015a8e:	bf0c      	ite	eq
 8015a90:	2506      	moveq	r5, #6
 8015a92:	2500      	movne	r5, #0
 8015a94:	4628      	mov	r0, r5
 8015a96:	b005      	add	sp, #20
 8015a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a9c:	2500      	movs	r5, #0
 8015a9e:	462c      	mov	r4, r5
 8015aa0:	e7b0      	b.n	8015a04 <__gethex+0x68>
 8015aa2:	2c00      	cmp	r4, #0
 8015aa4:	d1c7      	bne.n	8015a36 <__gethex+0x9a>
 8015aa6:	4627      	mov	r7, r4
 8015aa8:	e7c7      	b.n	8015a3a <__gethex+0x9e>
 8015aaa:	464e      	mov	r6, r9
 8015aac:	462f      	mov	r7, r5
 8015aae:	2501      	movs	r5, #1
 8015ab0:	e7c3      	b.n	8015a3a <__gethex+0x9e>
 8015ab2:	2400      	movs	r4, #0
 8015ab4:	1cb1      	adds	r1, r6, #2
 8015ab6:	e7cc      	b.n	8015a52 <__gethex+0xb6>
 8015ab8:	2401      	movs	r4, #1
 8015aba:	e7fb      	b.n	8015ab4 <__gethex+0x118>
 8015abc:	fb03 0002 	mla	r0, r3, r2, r0
 8015ac0:	e7ce      	b.n	8015a60 <__gethex+0xc4>
 8015ac2:	4631      	mov	r1, r6
 8015ac4:	e7de      	b.n	8015a84 <__gethex+0xe8>
 8015ac6:	eba6 0309 	sub.w	r3, r6, r9
 8015aca:	3b01      	subs	r3, #1
 8015acc:	4629      	mov	r1, r5
 8015ace:	2b07      	cmp	r3, #7
 8015ad0:	dc0a      	bgt.n	8015ae8 <__gethex+0x14c>
 8015ad2:	9801      	ldr	r0, [sp, #4]
 8015ad4:	f7fd ffa6 	bl	8013a24 <_Balloc>
 8015ad8:	4604      	mov	r4, r0
 8015ada:	b940      	cbnz	r0, 8015aee <__gethex+0x152>
 8015adc:	4b5c      	ldr	r3, [pc, #368]	@ (8015c50 <__gethex+0x2b4>)
 8015ade:	4602      	mov	r2, r0
 8015ae0:	21e4      	movs	r1, #228	@ 0xe4
 8015ae2:	485c      	ldr	r0, [pc, #368]	@ (8015c54 <__gethex+0x2b8>)
 8015ae4:	f7ff fec0 	bl	8015868 <__assert_func>
 8015ae8:	3101      	adds	r1, #1
 8015aea:	105b      	asrs	r3, r3, #1
 8015aec:	e7ef      	b.n	8015ace <__gethex+0x132>
 8015aee:	f100 0a14 	add.w	sl, r0, #20
 8015af2:	2300      	movs	r3, #0
 8015af4:	4655      	mov	r5, sl
 8015af6:	469b      	mov	fp, r3
 8015af8:	45b1      	cmp	r9, r6
 8015afa:	d337      	bcc.n	8015b6c <__gethex+0x1d0>
 8015afc:	f845 bb04 	str.w	fp, [r5], #4
 8015b00:	eba5 050a 	sub.w	r5, r5, sl
 8015b04:	10ad      	asrs	r5, r5, #2
 8015b06:	6125      	str	r5, [r4, #16]
 8015b08:	4658      	mov	r0, fp
 8015b0a:	f7fe f87d 	bl	8013c08 <__hi0bits>
 8015b0e:	016d      	lsls	r5, r5, #5
 8015b10:	f8d8 6000 	ldr.w	r6, [r8]
 8015b14:	1a2d      	subs	r5, r5, r0
 8015b16:	42b5      	cmp	r5, r6
 8015b18:	dd54      	ble.n	8015bc4 <__gethex+0x228>
 8015b1a:	1bad      	subs	r5, r5, r6
 8015b1c:	4629      	mov	r1, r5
 8015b1e:	4620      	mov	r0, r4
 8015b20:	f7fe fc06 	bl	8014330 <__any_on>
 8015b24:	4681      	mov	r9, r0
 8015b26:	b178      	cbz	r0, 8015b48 <__gethex+0x1ac>
 8015b28:	1e6b      	subs	r3, r5, #1
 8015b2a:	1159      	asrs	r1, r3, #5
 8015b2c:	f003 021f 	and.w	r2, r3, #31
 8015b30:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8015b34:	f04f 0901 	mov.w	r9, #1
 8015b38:	fa09 f202 	lsl.w	r2, r9, r2
 8015b3c:	420a      	tst	r2, r1
 8015b3e:	d003      	beq.n	8015b48 <__gethex+0x1ac>
 8015b40:	454b      	cmp	r3, r9
 8015b42:	dc36      	bgt.n	8015bb2 <__gethex+0x216>
 8015b44:	f04f 0902 	mov.w	r9, #2
 8015b48:	4629      	mov	r1, r5
 8015b4a:	4620      	mov	r0, r4
 8015b4c:	f7ff febe 	bl	80158cc <rshift>
 8015b50:	442f      	add	r7, r5
 8015b52:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015b56:	42bb      	cmp	r3, r7
 8015b58:	da42      	bge.n	8015be0 <__gethex+0x244>
 8015b5a:	9801      	ldr	r0, [sp, #4]
 8015b5c:	4621      	mov	r1, r4
 8015b5e:	f7fd ffa1 	bl	8013aa4 <_Bfree>
 8015b62:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015b64:	2300      	movs	r3, #0
 8015b66:	6013      	str	r3, [r2, #0]
 8015b68:	25a3      	movs	r5, #163	@ 0xa3
 8015b6a:	e793      	b.n	8015a94 <__gethex+0xf8>
 8015b6c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8015b70:	2a2e      	cmp	r2, #46	@ 0x2e
 8015b72:	d012      	beq.n	8015b9a <__gethex+0x1fe>
 8015b74:	2b20      	cmp	r3, #32
 8015b76:	d104      	bne.n	8015b82 <__gethex+0x1e6>
 8015b78:	f845 bb04 	str.w	fp, [r5], #4
 8015b7c:	f04f 0b00 	mov.w	fp, #0
 8015b80:	465b      	mov	r3, fp
 8015b82:	7830      	ldrb	r0, [r6, #0]
 8015b84:	9303      	str	r3, [sp, #12]
 8015b86:	f7ff fef3 	bl	8015970 <__hexdig_fun>
 8015b8a:	9b03      	ldr	r3, [sp, #12]
 8015b8c:	f000 000f 	and.w	r0, r0, #15
 8015b90:	4098      	lsls	r0, r3
 8015b92:	ea4b 0b00 	orr.w	fp, fp, r0
 8015b96:	3304      	adds	r3, #4
 8015b98:	e7ae      	b.n	8015af8 <__gethex+0x15c>
 8015b9a:	45b1      	cmp	r9, r6
 8015b9c:	d8ea      	bhi.n	8015b74 <__gethex+0x1d8>
 8015b9e:	492b      	ldr	r1, [pc, #172]	@ (8015c4c <__gethex+0x2b0>)
 8015ba0:	9303      	str	r3, [sp, #12]
 8015ba2:	2201      	movs	r2, #1
 8015ba4:	4630      	mov	r0, r6
 8015ba6:	f7ff fe11 	bl	80157cc <strncmp>
 8015baa:	9b03      	ldr	r3, [sp, #12]
 8015bac:	2800      	cmp	r0, #0
 8015bae:	d1e1      	bne.n	8015b74 <__gethex+0x1d8>
 8015bb0:	e7a2      	b.n	8015af8 <__gethex+0x15c>
 8015bb2:	1ea9      	subs	r1, r5, #2
 8015bb4:	4620      	mov	r0, r4
 8015bb6:	f7fe fbbb 	bl	8014330 <__any_on>
 8015bba:	2800      	cmp	r0, #0
 8015bbc:	d0c2      	beq.n	8015b44 <__gethex+0x1a8>
 8015bbe:	f04f 0903 	mov.w	r9, #3
 8015bc2:	e7c1      	b.n	8015b48 <__gethex+0x1ac>
 8015bc4:	da09      	bge.n	8015bda <__gethex+0x23e>
 8015bc6:	1b75      	subs	r5, r6, r5
 8015bc8:	4621      	mov	r1, r4
 8015bca:	9801      	ldr	r0, [sp, #4]
 8015bcc:	462a      	mov	r2, r5
 8015bce:	f7fe f979 	bl	8013ec4 <__lshift>
 8015bd2:	1b7f      	subs	r7, r7, r5
 8015bd4:	4604      	mov	r4, r0
 8015bd6:	f100 0a14 	add.w	sl, r0, #20
 8015bda:	f04f 0900 	mov.w	r9, #0
 8015bde:	e7b8      	b.n	8015b52 <__gethex+0x1b6>
 8015be0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8015be4:	42bd      	cmp	r5, r7
 8015be6:	dd6f      	ble.n	8015cc8 <__gethex+0x32c>
 8015be8:	1bed      	subs	r5, r5, r7
 8015bea:	42ae      	cmp	r6, r5
 8015bec:	dc34      	bgt.n	8015c58 <__gethex+0x2bc>
 8015bee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015bf2:	2b02      	cmp	r3, #2
 8015bf4:	d022      	beq.n	8015c3c <__gethex+0x2a0>
 8015bf6:	2b03      	cmp	r3, #3
 8015bf8:	d024      	beq.n	8015c44 <__gethex+0x2a8>
 8015bfa:	2b01      	cmp	r3, #1
 8015bfc:	d115      	bne.n	8015c2a <__gethex+0x28e>
 8015bfe:	42ae      	cmp	r6, r5
 8015c00:	d113      	bne.n	8015c2a <__gethex+0x28e>
 8015c02:	2e01      	cmp	r6, #1
 8015c04:	d10b      	bne.n	8015c1e <__gethex+0x282>
 8015c06:	9a02      	ldr	r2, [sp, #8]
 8015c08:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015c0c:	6013      	str	r3, [r2, #0]
 8015c0e:	2301      	movs	r3, #1
 8015c10:	6123      	str	r3, [r4, #16]
 8015c12:	f8ca 3000 	str.w	r3, [sl]
 8015c16:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015c18:	2562      	movs	r5, #98	@ 0x62
 8015c1a:	601c      	str	r4, [r3, #0]
 8015c1c:	e73a      	b.n	8015a94 <__gethex+0xf8>
 8015c1e:	1e71      	subs	r1, r6, #1
 8015c20:	4620      	mov	r0, r4
 8015c22:	f7fe fb85 	bl	8014330 <__any_on>
 8015c26:	2800      	cmp	r0, #0
 8015c28:	d1ed      	bne.n	8015c06 <__gethex+0x26a>
 8015c2a:	9801      	ldr	r0, [sp, #4]
 8015c2c:	4621      	mov	r1, r4
 8015c2e:	f7fd ff39 	bl	8013aa4 <_Bfree>
 8015c32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015c34:	2300      	movs	r3, #0
 8015c36:	6013      	str	r3, [r2, #0]
 8015c38:	2550      	movs	r5, #80	@ 0x50
 8015c3a:	e72b      	b.n	8015a94 <__gethex+0xf8>
 8015c3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015c3e:	2b00      	cmp	r3, #0
 8015c40:	d1f3      	bne.n	8015c2a <__gethex+0x28e>
 8015c42:	e7e0      	b.n	8015c06 <__gethex+0x26a>
 8015c44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015c46:	2b00      	cmp	r3, #0
 8015c48:	d1dd      	bne.n	8015c06 <__gethex+0x26a>
 8015c4a:	e7ee      	b.n	8015c2a <__gethex+0x28e>
 8015c4c:	08016e0f 	.word	0x08016e0f
 8015c50:	08016da5 	.word	0x08016da5
 8015c54:	08016e66 	.word	0x08016e66
 8015c58:	1e6f      	subs	r7, r5, #1
 8015c5a:	f1b9 0f00 	cmp.w	r9, #0
 8015c5e:	d130      	bne.n	8015cc2 <__gethex+0x326>
 8015c60:	b127      	cbz	r7, 8015c6c <__gethex+0x2d0>
 8015c62:	4639      	mov	r1, r7
 8015c64:	4620      	mov	r0, r4
 8015c66:	f7fe fb63 	bl	8014330 <__any_on>
 8015c6a:	4681      	mov	r9, r0
 8015c6c:	117a      	asrs	r2, r7, #5
 8015c6e:	2301      	movs	r3, #1
 8015c70:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8015c74:	f007 071f 	and.w	r7, r7, #31
 8015c78:	40bb      	lsls	r3, r7
 8015c7a:	4213      	tst	r3, r2
 8015c7c:	4629      	mov	r1, r5
 8015c7e:	4620      	mov	r0, r4
 8015c80:	bf18      	it	ne
 8015c82:	f049 0902 	orrne.w	r9, r9, #2
 8015c86:	f7ff fe21 	bl	80158cc <rshift>
 8015c8a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8015c8e:	1b76      	subs	r6, r6, r5
 8015c90:	2502      	movs	r5, #2
 8015c92:	f1b9 0f00 	cmp.w	r9, #0
 8015c96:	d047      	beq.n	8015d28 <__gethex+0x38c>
 8015c98:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015c9c:	2b02      	cmp	r3, #2
 8015c9e:	d015      	beq.n	8015ccc <__gethex+0x330>
 8015ca0:	2b03      	cmp	r3, #3
 8015ca2:	d017      	beq.n	8015cd4 <__gethex+0x338>
 8015ca4:	2b01      	cmp	r3, #1
 8015ca6:	d109      	bne.n	8015cbc <__gethex+0x320>
 8015ca8:	f019 0f02 	tst.w	r9, #2
 8015cac:	d006      	beq.n	8015cbc <__gethex+0x320>
 8015cae:	f8da 3000 	ldr.w	r3, [sl]
 8015cb2:	ea49 0903 	orr.w	r9, r9, r3
 8015cb6:	f019 0f01 	tst.w	r9, #1
 8015cba:	d10e      	bne.n	8015cda <__gethex+0x33e>
 8015cbc:	f045 0510 	orr.w	r5, r5, #16
 8015cc0:	e032      	b.n	8015d28 <__gethex+0x38c>
 8015cc2:	f04f 0901 	mov.w	r9, #1
 8015cc6:	e7d1      	b.n	8015c6c <__gethex+0x2d0>
 8015cc8:	2501      	movs	r5, #1
 8015cca:	e7e2      	b.n	8015c92 <__gethex+0x2f6>
 8015ccc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015cce:	f1c3 0301 	rsb	r3, r3, #1
 8015cd2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015cd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015cd6:	2b00      	cmp	r3, #0
 8015cd8:	d0f0      	beq.n	8015cbc <__gethex+0x320>
 8015cda:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8015cde:	f104 0314 	add.w	r3, r4, #20
 8015ce2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8015ce6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8015cea:	f04f 0c00 	mov.w	ip, #0
 8015cee:	4618      	mov	r0, r3
 8015cf0:	f853 2b04 	ldr.w	r2, [r3], #4
 8015cf4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8015cf8:	d01b      	beq.n	8015d32 <__gethex+0x396>
 8015cfa:	3201      	adds	r2, #1
 8015cfc:	6002      	str	r2, [r0, #0]
 8015cfe:	2d02      	cmp	r5, #2
 8015d00:	f104 0314 	add.w	r3, r4, #20
 8015d04:	d13c      	bne.n	8015d80 <__gethex+0x3e4>
 8015d06:	f8d8 2000 	ldr.w	r2, [r8]
 8015d0a:	3a01      	subs	r2, #1
 8015d0c:	42b2      	cmp	r2, r6
 8015d0e:	d109      	bne.n	8015d24 <__gethex+0x388>
 8015d10:	1171      	asrs	r1, r6, #5
 8015d12:	2201      	movs	r2, #1
 8015d14:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015d18:	f006 061f 	and.w	r6, r6, #31
 8015d1c:	fa02 f606 	lsl.w	r6, r2, r6
 8015d20:	421e      	tst	r6, r3
 8015d22:	d13a      	bne.n	8015d9a <__gethex+0x3fe>
 8015d24:	f045 0520 	orr.w	r5, r5, #32
 8015d28:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015d2a:	601c      	str	r4, [r3, #0]
 8015d2c:	9b02      	ldr	r3, [sp, #8]
 8015d2e:	601f      	str	r7, [r3, #0]
 8015d30:	e6b0      	b.n	8015a94 <__gethex+0xf8>
 8015d32:	4299      	cmp	r1, r3
 8015d34:	f843 cc04 	str.w	ip, [r3, #-4]
 8015d38:	d8d9      	bhi.n	8015cee <__gethex+0x352>
 8015d3a:	68a3      	ldr	r3, [r4, #8]
 8015d3c:	459b      	cmp	fp, r3
 8015d3e:	db17      	blt.n	8015d70 <__gethex+0x3d4>
 8015d40:	6861      	ldr	r1, [r4, #4]
 8015d42:	9801      	ldr	r0, [sp, #4]
 8015d44:	3101      	adds	r1, #1
 8015d46:	f7fd fe6d 	bl	8013a24 <_Balloc>
 8015d4a:	4681      	mov	r9, r0
 8015d4c:	b918      	cbnz	r0, 8015d56 <__gethex+0x3ba>
 8015d4e:	4b1a      	ldr	r3, [pc, #104]	@ (8015db8 <__gethex+0x41c>)
 8015d50:	4602      	mov	r2, r0
 8015d52:	2184      	movs	r1, #132	@ 0x84
 8015d54:	e6c5      	b.n	8015ae2 <__gethex+0x146>
 8015d56:	6922      	ldr	r2, [r4, #16]
 8015d58:	3202      	adds	r2, #2
 8015d5a:	f104 010c 	add.w	r1, r4, #12
 8015d5e:	0092      	lsls	r2, r2, #2
 8015d60:	300c      	adds	r0, #12
 8015d62:	f7fc ff62 	bl	8012c2a <memcpy>
 8015d66:	4621      	mov	r1, r4
 8015d68:	9801      	ldr	r0, [sp, #4]
 8015d6a:	f7fd fe9b 	bl	8013aa4 <_Bfree>
 8015d6e:	464c      	mov	r4, r9
 8015d70:	6923      	ldr	r3, [r4, #16]
 8015d72:	1c5a      	adds	r2, r3, #1
 8015d74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015d78:	6122      	str	r2, [r4, #16]
 8015d7a:	2201      	movs	r2, #1
 8015d7c:	615a      	str	r2, [r3, #20]
 8015d7e:	e7be      	b.n	8015cfe <__gethex+0x362>
 8015d80:	6922      	ldr	r2, [r4, #16]
 8015d82:	455a      	cmp	r2, fp
 8015d84:	dd0b      	ble.n	8015d9e <__gethex+0x402>
 8015d86:	2101      	movs	r1, #1
 8015d88:	4620      	mov	r0, r4
 8015d8a:	f7ff fd9f 	bl	80158cc <rshift>
 8015d8e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015d92:	3701      	adds	r7, #1
 8015d94:	42bb      	cmp	r3, r7
 8015d96:	f6ff aee0 	blt.w	8015b5a <__gethex+0x1be>
 8015d9a:	2501      	movs	r5, #1
 8015d9c:	e7c2      	b.n	8015d24 <__gethex+0x388>
 8015d9e:	f016 061f 	ands.w	r6, r6, #31
 8015da2:	d0fa      	beq.n	8015d9a <__gethex+0x3fe>
 8015da4:	4453      	add	r3, sl
 8015da6:	f1c6 0620 	rsb	r6, r6, #32
 8015daa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8015dae:	f7fd ff2b 	bl	8013c08 <__hi0bits>
 8015db2:	42b0      	cmp	r0, r6
 8015db4:	dbe7      	blt.n	8015d86 <__gethex+0x3ea>
 8015db6:	e7f0      	b.n	8015d9a <__gethex+0x3fe>
 8015db8:	08016da5 	.word	0x08016da5

08015dbc <L_shift>:
 8015dbc:	f1c2 0208 	rsb	r2, r2, #8
 8015dc0:	0092      	lsls	r2, r2, #2
 8015dc2:	b570      	push	{r4, r5, r6, lr}
 8015dc4:	f1c2 0620 	rsb	r6, r2, #32
 8015dc8:	6843      	ldr	r3, [r0, #4]
 8015dca:	6804      	ldr	r4, [r0, #0]
 8015dcc:	fa03 f506 	lsl.w	r5, r3, r6
 8015dd0:	432c      	orrs	r4, r5
 8015dd2:	40d3      	lsrs	r3, r2
 8015dd4:	6004      	str	r4, [r0, #0]
 8015dd6:	f840 3f04 	str.w	r3, [r0, #4]!
 8015dda:	4288      	cmp	r0, r1
 8015ddc:	d3f4      	bcc.n	8015dc8 <L_shift+0xc>
 8015dde:	bd70      	pop	{r4, r5, r6, pc}

08015de0 <__match>:
 8015de0:	b530      	push	{r4, r5, lr}
 8015de2:	6803      	ldr	r3, [r0, #0]
 8015de4:	3301      	adds	r3, #1
 8015de6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015dea:	b914      	cbnz	r4, 8015df2 <__match+0x12>
 8015dec:	6003      	str	r3, [r0, #0]
 8015dee:	2001      	movs	r0, #1
 8015df0:	bd30      	pop	{r4, r5, pc}
 8015df2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015df6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8015dfa:	2d19      	cmp	r5, #25
 8015dfc:	bf98      	it	ls
 8015dfe:	3220      	addls	r2, #32
 8015e00:	42a2      	cmp	r2, r4
 8015e02:	d0f0      	beq.n	8015de6 <__match+0x6>
 8015e04:	2000      	movs	r0, #0
 8015e06:	e7f3      	b.n	8015df0 <__match+0x10>

08015e08 <__hexnan>:
 8015e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e0c:	680b      	ldr	r3, [r1, #0]
 8015e0e:	6801      	ldr	r1, [r0, #0]
 8015e10:	115e      	asrs	r6, r3, #5
 8015e12:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8015e16:	f013 031f 	ands.w	r3, r3, #31
 8015e1a:	b087      	sub	sp, #28
 8015e1c:	bf18      	it	ne
 8015e1e:	3604      	addne	r6, #4
 8015e20:	2500      	movs	r5, #0
 8015e22:	1f37      	subs	r7, r6, #4
 8015e24:	4682      	mov	sl, r0
 8015e26:	4690      	mov	r8, r2
 8015e28:	9301      	str	r3, [sp, #4]
 8015e2a:	f846 5c04 	str.w	r5, [r6, #-4]
 8015e2e:	46b9      	mov	r9, r7
 8015e30:	463c      	mov	r4, r7
 8015e32:	9502      	str	r5, [sp, #8]
 8015e34:	46ab      	mov	fp, r5
 8015e36:	784a      	ldrb	r2, [r1, #1]
 8015e38:	1c4b      	adds	r3, r1, #1
 8015e3a:	9303      	str	r3, [sp, #12]
 8015e3c:	b342      	cbz	r2, 8015e90 <__hexnan+0x88>
 8015e3e:	4610      	mov	r0, r2
 8015e40:	9105      	str	r1, [sp, #20]
 8015e42:	9204      	str	r2, [sp, #16]
 8015e44:	f7ff fd94 	bl	8015970 <__hexdig_fun>
 8015e48:	2800      	cmp	r0, #0
 8015e4a:	d151      	bne.n	8015ef0 <__hexnan+0xe8>
 8015e4c:	9a04      	ldr	r2, [sp, #16]
 8015e4e:	9905      	ldr	r1, [sp, #20]
 8015e50:	2a20      	cmp	r2, #32
 8015e52:	d818      	bhi.n	8015e86 <__hexnan+0x7e>
 8015e54:	9b02      	ldr	r3, [sp, #8]
 8015e56:	459b      	cmp	fp, r3
 8015e58:	dd13      	ble.n	8015e82 <__hexnan+0x7a>
 8015e5a:	454c      	cmp	r4, r9
 8015e5c:	d206      	bcs.n	8015e6c <__hexnan+0x64>
 8015e5e:	2d07      	cmp	r5, #7
 8015e60:	dc04      	bgt.n	8015e6c <__hexnan+0x64>
 8015e62:	462a      	mov	r2, r5
 8015e64:	4649      	mov	r1, r9
 8015e66:	4620      	mov	r0, r4
 8015e68:	f7ff ffa8 	bl	8015dbc <L_shift>
 8015e6c:	4544      	cmp	r4, r8
 8015e6e:	d952      	bls.n	8015f16 <__hexnan+0x10e>
 8015e70:	2300      	movs	r3, #0
 8015e72:	f1a4 0904 	sub.w	r9, r4, #4
 8015e76:	f844 3c04 	str.w	r3, [r4, #-4]
 8015e7a:	f8cd b008 	str.w	fp, [sp, #8]
 8015e7e:	464c      	mov	r4, r9
 8015e80:	461d      	mov	r5, r3
 8015e82:	9903      	ldr	r1, [sp, #12]
 8015e84:	e7d7      	b.n	8015e36 <__hexnan+0x2e>
 8015e86:	2a29      	cmp	r2, #41	@ 0x29
 8015e88:	d157      	bne.n	8015f3a <__hexnan+0x132>
 8015e8a:	3102      	adds	r1, #2
 8015e8c:	f8ca 1000 	str.w	r1, [sl]
 8015e90:	f1bb 0f00 	cmp.w	fp, #0
 8015e94:	d051      	beq.n	8015f3a <__hexnan+0x132>
 8015e96:	454c      	cmp	r4, r9
 8015e98:	d206      	bcs.n	8015ea8 <__hexnan+0xa0>
 8015e9a:	2d07      	cmp	r5, #7
 8015e9c:	dc04      	bgt.n	8015ea8 <__hexnan+0xa0>
 8015e9e:	462a      	mov	r2, r5
 8015ea0:	4649      	mov	r1, r9
 8015ea2:	4620      	mov	r0, r4
 8015ea4:	f7ff ff8a 	bl	8015dbc <L_shift>
 8015ea8:	4544      	cmp	r4, r8
 8015eaa:	d936      	bls.n	8015f1a <__hexnan+0x112>
 8015eac:	f1a8 0204 	sub.w	r2, r8, #4
 8015eb0:	4623      	mov	r3, r4
 8015eb2:	f853 1b04 	ldr.w	r1, [r3], #4
 8015eb6:	f842 1f04 	str.w	r1, [r2, #4]!
 8015eba:	429f      	cmp	r7, r3
 8015ebc:	d2f9      	bcs.n	8015eb2 <__hexnan+0xaa>
 8015ebe:	1b3b      	subs	r3, r7, r4
 8015ec0:	f023 0303 	bic.w	r3, r3, #3
 8015ec4:	3304      	adds	r3, #4
 8015ec6:	3401      	adds	r4, #1
 8015ec8:	3e03      	subs	r6, #3
 8015eca:	42b4      	cmp	r4, r6
 8015ecc:	bf88      	it	hi
 8015ece:	2304      	movhi	r3, #4
 8015ed0:	4443      	add	r3, r8
 8015ed2:	2200      	movs	r2, #0
 8015ed4:	f843 2b04 	str.w	r2, [r3], #4
 8015ed8:	429f      	cmp	r7, r3
 8015eda:	d2fb      	bcs.n	8015ed4 <__hexnan+0xcc>
 8015edc:	683b      	ldr	r3, [r7, #0]
 8015ede:	b91b      	cbnz	r3, 8015ee8 <__hexnan+0xe0>
 8015ee0:	4547      	cmp	r7, r8
 8015ee2:	d128      	bne.n	8015f36 <__hexnan+0x12e>
 8015ee4:	2301      	movs	r3, #1
 8015ee6:	603b      	str	r3, [r7, #0]
 8015ee8:	2005      	movs	r0, #5
 8015eea:	b007      	add	sp, #28
 8015eec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015ef0:	3501      	adds	r5, #1
 8015ef2:	2d08      	cmp	r5, #8
 8015ef4:	f10b 0b01 	add.w	fp, fp, #1
 8015ef8:	dd06      	ble.n	8015f08 <__hexnan+0x100>
 8015efa:	4544      	cmp	r4, r8
 8015efc:	d9c1      	bls.n	8015e82 <__hexnan+0x7a>
 8015efe:	2300      	movs	r3, #0
 8015f00:	f844 3c04 	str.w	r3, [r4, #-4]
 8015f04:	2501      	movs	r5, #1
 8015f06:	3c04      	subs	r4, #4
 8015f08:	6822      	ldr	r2, [r4, #0]
 8015f0a:	f000 000f 	and.w	r0, r0, #15
 8015f0e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8015f12:	6020      	str	r0, [r4, #0]
 8015f14:	e7b5      	b.n	8015e82 <__hexnan+0x7a>
 8015f16:	2508      	movs	r5, #8
 8015f18:	e7b3      	b.n	8015e82 <__hexnan+0x7a>
 8015f1a:	9b01      	ldr	r3, [sp, #4]
 8015f1c:	2b00      	cmp	r3, #0
 8015f1e:	d0dd      	beq.n	8015edc <__hexnan+0xd4>
 8015f20:	f1c3 0320 	rsb	r3, r3, #32
 8015f24:	f04f 32ff 	mov.w	r2, #4294967295
 8015f28:	40da      	lsrs	r2, r3
 8015f2a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8015f2e:	4013      	ands	r3, r2
 8015f30:	f846 3c04 	str.w	r3, [r6, #-4]
 8015f34:	e7d2      	b.n	8015edc <__hexnan+0xd4>
 8015f36:	3f04      	subs	r7, #4
 8015f38:	e7d0      	b.n	8015edc <__hexnan+0xd4>
 8015f3a:	2004      	movs	r0, #4
 8015f3c:	e7d5      	b.n	8015eea <__hexnan+0xe2>

08015f3e <__ascii_mbtowc>:
 8015f3e:	b082      	sub	sp, #8
 8015f40:	b901      	cbnz	r1, 8015f44 <__ascii_mbtowc+0x6>
 8015f42:	a901      	add	r1, sp, #4
 8015f44:	b142      	cbz	r2, 8015f58 <__ascii_mbtowc+0x1a>
 8015f46:	b14b      	cbz	r3, 8015f5c <__ascii_mbtowc+0x1e>
 8015f48:	7813      	ldrb	r3, [r2, #0]
 8015f4a:	600b      	str	r3, [r1, #0]
 8015f4c:	7812      	ldrb	r2, [r2, #0]
 8015f4e:	1e10      	subs	r0, r2, #0
 8015f50:	bf18      	it	ne
 8015f52:	2001      	movne	r0, #1
 8015f54:	b002      	add	sp, #8
 8015f56:	4770      	bx	lr
 8015f58:	4610      	mov	r0, r2
 8015f5a:	e7fb      	b.n	8015f54 <__ascii_mbtowc+0x16>
 8015f5c:	f06f 0001 	mvn.w	r0, #1
 8015f60:	e7f8      	b.n	8015f54 <__ascii_mbtowc+0x16>

08015f62 <_realloc_r>:
 8015f62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015f66:	4607      	mov	r7, r0
 8015f68:	4614      	mov	r4, r2
 8015f6a:	460d      	mov	r5, r1
 8015f6c:	b921      	cbnz	r1, 8015f78 <_realloc_r+0x16>
 8015f6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015f72:	4611      	mov	r1, r2
 8015f74:	f7fd bcca 	b.w	801390c <_malloc_r>
 8015f78:	b92a      	cbnz	r2, 8015f86 <_realloc_r+0x24>
 8015f7a:	f7fd fc53 	bl	8013824 <_free_r>
 8015f7e:	4625      	mov	r5, r4
 8015f80:	4628      	mov	r0, r5
 8015f82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015f86:	f000 f840 	bl	801600a <_malloc_usable_size_r>
 8015f8a:	4284      	cmp	r4, r0
 8015f8c:	4606      	mov	r6, r0
 8015f8e:	d802      	bhi.n	8015f96 <_realloc_r+0x34>
 8015f90:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8015f94:	d8f4      	bhi.n	8015f80 <_realloc_r+0x1e>
 8015f96:	4621      	mov	r1, r4
 8015f98:	4638      	mov	r0, r7
 8015f9a:	f7fd fcb7 	bl	801390c <_malloc_r>
 8015f9e:	4680      	mov	r8, r0
 8015fa0:	b908      	cbnz	r0, 8015fa6 <_realloc_r+0x44>
 8015fa2:	4645      	mov	r5, r8
 8015fa4:	e7ec      	b.n	8015f80 <_realloc_r+0x1e>
 8015fa6:	42b4      	cmp	r4, r6
 8015fa8:	4622      	mov	r2, r4
 8015faa:	4629      	mov	r1, r5
 8015fac:	bf28      	it	cs
 8015fae:	4632      	movcs	r2, r6
 8015fb0:	f7fc fe3b 	bl	8012c2a <memcpy>
 8015fb4:	4629      	mov	r1, r5
 8015fb6:	4638      	mov	r0, r7
 8015fb8:	f7fd fc34 	bl	8013824 <_free_r>
 8015fbc:	e7f1      	b.n	8015fa2 <_realloc_r+0x40>

08015fbe <__ascii_wctomb>:
 8015fbe:	4603      	mov	r3, r0
 8015fc0:	4608      	mov	r0, r1
 8015fc2:	b141      	cbz	r1, 8015fd6 <__ascii_wctomb+0x18>
 8015fc4:	2aff      	cmp	r2, #255	@ 0xff
 8015fc6:	d904      	bls.n	8015fd2 <__ascii_wctomb+0x14>
 8015fc8:	228a      	movs	r2, #138	@ 0x8a
 8015fca:	601a      	str	r2, [r3, #0]
 8015fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8015fd0:	4770      	bx	lr
 8015fd2:	700a      	strb	r2, [r1, #0]
 8015fd4:	2001      	movs	r0, #1
 8015fd6:	4770      	bx	lr

08015fd8 <fiprintf>:
 8015fd8:	b40e      	push	{r1, r2, r3}
 8015fda:	b503      	push	{r0, r1, lr}
 8015fdc:	4601      	mov	r1, r0
 8015fde:	ab03      	add	r3, sp, #12
 8015fe0:	4805      	ldr	r0, [pc, #20]	@ (8015ff8 <fiprintf+0x20>)
 8015fe2:	f853 2b04 	ldr.w	r2, [r3], #4
 8015fe6:	6800      	ldr	r0, [r0, #0]
 8015fe8:	9301      	str	r3, [sp, #4]
 8015fea:	f7ff f97b 	bl	80152e4 <_vfiprintf_r>
 8015fee:	b002      	add	sp, #8
 8015ff0:	f85d eb04 	ldr.w	lr, [sp], #4
 8015ff4:	b003      	add	sp, #12
 8015ff6:	4770      	bx	lr
 8015ff8:	2400004c 	.word	0x2400004c

08015ffc <abort>:
 8015ffc:	b508      	push	{r3, lr}
 8015ffe:	2006      	movs	r0, #6
 8016000:	f000 f834 	bl	801606c <raise>
 8016004:	2001      	movs	r0, #1
 8016006:	f7ee faf7 	bl	80045f8 <_exit>

0801600a <_malloc_usable_size_r>:
 801600a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801600e:	1f18      	subs	r0, r3, #4
 8016010:	2b00      	cmp	r3, #0
 8016012:	bfbc      	itt	lt
 8016014:	580b      	ldrlt	r3, [r1, r0]
 8016016:	18c0      	addlt	r0, r0, r3
 8016018:	4770      	bx	lr

0801601a <_raise_r>:
 801601a:	291f      	cmp	r1, #31
 801601c:	b538      	push	{r3, r4, r5, lr}
 801601e:	4605      	mov	r5, r0
 8016020:	460c      	mov	r4, r1
 8016022:	d904      	bls.n	801602e <_raise_r+0x14>
 8016024:	2316      	movs	r3, #22
 8016026:	6003      	str	r3, [r0, #0]
 8016028:	f04f 30ff 	mov.w	r0, #4294967295
 801602c:	bd38      	pop	{r3, r4, r5, pc}
 801602e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8016030:	b112      	cbz	r2, 8016038 <_raise_r+0x1e>
 8016032:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016036:	b94b      	cbnz	r3, 801604c <_raise_r+0x32>
 8016038:	4628      	mov	r0, r5
 801603a:	f000 f831 	bl	80160a0 <_getpid_r>
 801603e:	4622      	mov	r2, r4
 8016040:	4601      	mov	r1, r0
 8016042:	4628      	mov	r0, r5
 8016044:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016048:	f000 b818 	b.w	801607c <_kill_r>
 801604c:	2b01      	cmp	r3, #1
 801604e:	d00a      	beq.n	8016066 <_raise_r+0x4c>
 8016050:	1c59      	adds	r1, r3, #1
 8016052:	d103      	bne.n	801605c <_raise_r+0x42>
 8016054:	2316      	movs	r3, #22
 8016056:	6003      	str	r3, [r0, #0]
 8016058:	2001      	movs	r0, #1
 801605a:	e7e7      	b.n	801602c <_raise_r+0x12>
 801605c:	2100      	movs	r1, #0
 801605e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8016062:	4620      	mov	r0, r4
 8016064:	4798      	blx	r3
 8016066:	2000      	movs	r0, #0
 8016068:	e7e0      	b.n	801602c <_raise_r+0x12>
	...

0801606c <raise>:
 801606c:	4b02      	ldr	r3, [pc, #8]	@ (8016078 <raise+0xc>)
 801606e:	4601      	mov	r1, r0
 8016070:	6818      	ldr	r0, [r3, #0]
 8016072:	f7ff bfd2 	b.w	801601a <_raise_r>
 8016076:	bf00      	nop
 8016078:	2400004c 	.word	0x2400004c

0801607c <_kill_r>:
 801607c:	b538      	push	{r3, r4, r5, lr}
 801607e:	4d07      	ldr	r5, [pc, #28]	@ (801609c <_kill_r+0x20>)
 8016080:	2300      	movs	r3, #0
 8016082:	4604      	mov	r4, r0
 8016084:	4608      	mov	r0, r1
 8016086:	4611      	mov	r1, r2
 8016088:	602b      	str	r3, [r5, #0]
 801608a:	f7ee faa5 	bl	80045d8 <_kill>
 801608e:	1c43      	adds	r3, r0, #1
 8016090:	d102      	bne.n	8016098 <_kill_r+0x1c>
 8016092:	682b      	ldr	r3, [r5, #0]
 8016094:	b103      	cbz	r3, 8016098 <_kill_r+0x1c>
 8016096:	6023      	str	r3, [r4, #0]
 8016098:	bd38      	pop	{r3, r4, r5, pc}
 801609a:	bf00      	nop
 801609c:	24001690 	.word	0x24001690

080160a0 <_getpid_r>:
 80160a0:	f7ee ba92 	b.w	80045c8 <_getpid>
 80160a4:	0000      	movs	r0, r0
	...

080160a8 <log10>:
 80160a8:	b508      	push	{r3, lr}
 80160aa:	ed2d 8b02 	vpush	{d8}
 80160ae:	eeb0 8b40 	vmov.f64	d8, d0
 80160b2:	f000 f8c1 	bl	8016238 <__ieee754_log10>
 80160b6:	eeb4 8b48 	vcmp.f64	d8, d8
 80160ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80160be:	d60f      	bvs.n	80160e0 <log10+0x38>
 80160c0:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 80160c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80160c8:	d80a      	bhi.n	80160e0 <log10+0x38>
 80160ca:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80160ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80160d2:	d108      	bne.n	80160e6 <log10+0x3e>
 80160d4:	f7fc fd7c 	bl	8012bd0 <__errno>
 80160d8:	ed9f 0b09 	vldr	d0, [pc, #36]	@ 8016100 <log10+0x58>
 80160dc:	2322      	movs	r3, #34	@ 0x22
 80160de:	6003      	str	r3, [r0, #0]
 80160e0:	ecbd 8b02 	vpop	{d8}
 80160e4:	bd08      	pop	{r3, pc}
 80160e6:	f7fc fd73 	bl	8012bd0 <__errno>
 80160ea:	ecbd 8b02 	vpop	{d8}
 80160ee:	2321      	movs	r3, #33	@ 0x21
 80160f0:	6003      	str	r3, [r0, #0]
 80160f2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80160f6:	4804      	ldr	r0, [pc, #16]	@ (8016108 <log10+0x60>)
 80160f8:	f7ff bbae 	b.w	8015858 <nan>
 80160fc:	f3af 8000 	nop.w
 8016100:	00000000 	.word	0x00000000
 8016104:	fff00000 	.word	0xfff00000
 8016108:	08016e65 	.word	0x08016e65

0801610c <logf>:
 801610c:	ee10 3a10 	vmov	r3, s0
 8016110:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8016114:	b410      	push	{r4}
 8016116:	d055      	beq.n	80161c4 <logf+0xb8>
 8016118:	f5a3 0200 	sub.w	r2, r3, #8388608	@ 0x800000
 801611c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8016120:	d31a      	bcc.n	8016158 <logf+0x4c>
 8016122:	005a      	lsls	r2, r3, #1
 8016124:	d104      	bne.n	8016130 <logf+0x24>
 8016126:	f85d 4b04 	ldr.w	r4, [sp], #4
 801612a:	2001      	movs	r0, #1
 801612c:	f000 b862 	b.w	80161f4 <__math_divzerof>
 8016130:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8016134:	d043      	beq.n	80161be <logf+0xb2>
 8016136:	2b00      	cmp	r3, #0
 8016138:	db02      	blt.n	8016140 <logf+0x34>
 801613a:	f1b2 4f7f 	cmp.w	r2, #4278190080	@ 0xff000000
 801613e:	d303      	bcc.n	8016148 <logf+0x3c>
 8016140:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016144:	f000 b868 	b.w	8016218 <__math_invalidf>
 8016148:	eddf 7a20 	vldr	s15, [pc, #128]	@ 80161cc <logf+0xc0>
 801614c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8016150:	ee10 3a10 	vmov	r3, s0
 8016154:	f1a3 6338 	sub.w	r3, r3, #192937984	@ 0xb800000
 8016158:	f103 4240 	add.w	r2, r3, #3221225472	@ 0xc0000000
 801615c:	491c      	ldr	r1, [pc, #112]	@ (80161d0 <logf+0xc4>)
 801615e:	eebf 0b00 	vmov.f64	d0, #240	@ 0xbf800000 -1.0
 8016162:	f502 024d 	add.w	r2, r2, #13434880	@ 0xcd0000
 8016166:	f3c2 40c3 	ubfx	r0, r2, #19, #4
 801616a:	0dd4      	lsrs	r4, r2, #23
 801616c:	eb01 1000 	add.w	r0, r1, r0, lsl #4
 8016170:	05e4      	lsls	r4, r4, #23
 8016172:	ed90 5b00 	vldr	d5, [r0]
 8016176:	1b1b      	subs	r3, r3, r4
 8016178:	ee07 3a90 	vmov	s15, r3
 801617c:	ed90 6b02 	vldr	d6, [r0, #8]
 8016180:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8016184:	15d2      	asrs	r2, r2, #23
 8016186:	eea5 0b07 	vfma.f64	d0, d5, d7
 801618a:	ed91 5b40 	vldr	d5, [r1, #256]	@ 0x100
 801618e:	ee20 4b00 	vmul.f64	d4, d0, d0
 8016192:	ee07 2a90 	vmov	s15, r2
 8016196:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801619a:	eea7 6b05 	vfma.f64	d6, d7, d5
 801619e:	ed91 5b44 	vldr	d5, [r1, #272]	@ 0x110
 80161a2:	ed91 7b46 	vldr	d7, [r1, #280]	@ 0x118
 80161a6:	eea5 7b00 	vfma.f64	d7, d5, d0
 80161aa:	ed91 5b42 	vldr	d5, [r1, #264]	@ 0x108
 80161ae:	ee30 0b06 	vadd.f64	d0, d0, d6
 80161b2:	eea5 7b04 	vfma.f64	d7, d5, d4
 80161b6:	eea4 0b07 	vfma.f64	d0, d4, d7
 80161ba:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80161be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80161c2:	4770      	bx	lr
 80161c4:	ed9f 0a03 	vldr	s0, [pc, #12]	@ 80161d4 <logf+0xc8>
 80161c8:	e7f9      	b.n	80161be <logf+0xb2>
 80161ca:	bf00      	nop
 80161cc:	4b000000 	.word	0x4b000000
 80161d0:	08017120 	.word	0x08017120
 80161d4:	00000000 	.word	0x00000000

080161d8 <with_errnof>:
 80161d8:	b510      	push	{r4, lr}
 80161da:	ed2d 8b02 	vpush	{d8}
 80161de:	eeb0 8a40 	vmov.f32	s16, s0
 80161e2:	4604      	mov	r4, r0
 80161e4:	f7fc fcf4 	bl	8012bd0 <__errno>
 80161e8:	eeb0 0a48 	vmov.f32	s0, s16
 80161ec:	ecbd 8b02 	vpop	{d8}
 80161f0:	6004      	str	r4, [r0, #0]
 80161f2:	bd10      	pop	{r4, pc}

080161f4 <__math_divzerof>:
 80161f4:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8016214 <__math_divzerof+0x20>
 80161f8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80161fc:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8016200:	2800      	cmp	r0, #0
 8016202:	f04f 0022 	mov.w	r0, #34	@ 0x22
 8016206:	fe47 7a87 	vseleq.f32	s15, s15, s14
 801620a:	ee87 0a80 	vdiv.f32	s0, s15, s0
 801620e:	f7ff bfe3 	b.w	80161d8 <with_errnof>
 8016212:	bf00      	nop
 8016214:	00000000 	.word	0x00000000

08016218 <__math_invalidf>:
 8016218:	eef0 7a40 	vmov.f32	s15, s0
 801621c:	ee30 7a40 	vsub.f32	s14, s0, s0
 8016220:	eef4 7a67 	vcmp.f32	s15, s15
 8016224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016228:	ee87 0a07 	vdiv.f32	s0, s14, s14
 801622c:	d602      	bvs.n	8016234 <__math_invalidf+0x1c>
 801622e:	2021      	movs	r0, #33	@ 0x21
 8016230:	f7ff bfd2 	b.w	80161d8 <with_errnof>
 8016234:	4770      	bx	lr
	...

08016238 <__ieee754_log10>:
 8016238:	b510      	push	{r4, lr}
 801623a:	ee10 3a90 	vmov	r3, s1
 801623e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8016242:	ed2d 8b02 	vpush	{d8}
 8016246:	da21      	bge.n	801628c <__ieee754_log10+0x54>
 8016248:	ee10 1a10 	vmov	r1, s0
 801624c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8016250:	430a      	orrs	r2, r1
 8016252:	d108      	bne.n	8016266 <__ieee754_log10+0x2e>
 8016254:	ed9f 6b22 	vldr	d6, [pc, #136]	@ 80162e0 <__ieee754_log10+0xa8>
 8016258:	ed9f 7b23 	vldr	d7, [pc, #140]	@ 80162e8 <__ieee754_log10+0xb0>
 801625c:	ee86 0b07 	vdiv.f64	d0, d6, d7
 8016260:	ecbd 8b02 	vpop	{d8}
 8016264:	bd10      	pop	{r4, pc}
 8016266:	2b00      	cmp	r3, #0
 8016268:	da02      	bge.n	8016270 <__ieee754_log10+0x38>
 801626a:	ee30 6b40 	vsub.f64	d6, d0, d0
 801626e:	e7f3      	b.n	8016258 <__ieee754_log10+0x20>
 8016270:	ed9f 7b1f 	vldr	d7, [pc, #124]	@ 80162f0 <__ieee754_log10+0xb8>
 8016274:	ee20 0b07 	vmul.f64	d0, d0, d7
 8016278:	ee10 3a90 	vmov	r3, s1
 801627c:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 8016280:	4923      	ldr	r1, [pc, #140]	@ (8016310 <__ieee754_log10+0xd8>)
 8016282:	428b      	cmp	r3, r1
 8016284:	dd04      	ble.n	8016290 <__ieee754_log10+0x58>
 8016286:	ee30 0b00 	vadd.f64	d0, d0, d0
 801628a:	e7e9      	b.n	8016260 <__ieee754_log10+0x28>
 801628c:	2200      	movs	r2, #0
 801628e:	e7f7      	b.n	8016280 <__ieee754_log10+0x48>
 8016290:	1518      	asrs	r0, r3, #20
 8016292:	f2a0 30ff 	subw	r0, r0, #1023	@ 0x3ff
 8016296:	4410      	add	r0, r2
 8016298:	f3c3 0113 	ubfx	r1, r3, #0, #20
 801629c:	f240 34ff 	movw	r4, #1023	@ 0x3ff
 80162a0:	eb00 73d0 	add.w	r3, r0, r0, lsr #31
 80162a4:	ee08 3a10 	vmov	s16, r3
 80162a8:	eba4 70d0 	sub.w	r0, r4, r0, lsr #31
 80162ac:	ec53 2b10 	vmov	r2, r3, d0
 80162b0:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 80162b4:	ec43 2b10 	vmov	d0, r2, r3
 80162b8:	f000 f82e 	bl	8016318 <log>
 80162bc:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 80162f8 <__ieee754_log10+0xc0>
 80162c0:	ee20 0b07 	vmul.f64	d0, d0, d7
 80162c4:	ed9f 7b0e 	vldr	d7, [pc, #56]	@ 8016300 <__ieee754_log10+0xc8>
 80162c8:	eeb8 8bc8 	vcvt.f64.s32	d8, s16
 80162cc:	eea8 0b07 	vfma.f64	d0, d8, d7
 80162d0:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8016308 <__ieee754_log10+0xd0>
 80162d4:	eea8 0b07 	vfma.f64	d0, d8, d7
 80162d8:	e7c2      	b.n	8016260 <__ieee754_log10+0x28>
 80162da:	bf00      	nop
 80162dc:	f3af 8000 	nop.w
 80162e0:	00000000 	.word	0x00000000
 80162e4:	c3500000 	.word	0xc3500000
	...
 80162f4:	43500000 	.word	0x43500000
 80162f8:	1526e50e 	.word	0x1526e50e
 80162fc:	3fdbcb7b 	.word	0x3fdbcb7b
 8016300:	11f12b36 	.word	0x11f12b36
 8016304:	3d59fef3 	.word	0x3d59fef3
 8016308:	509f6000 	.word	0x509f6000
 801630c:	3fd34413 	.word	0x3fd34413
 8016310:	7fefffff 	.word	0x7fefffff
 8016314:	00000000 	.word	0x00000000

08016318 <log>:
 8016318:	b4f0      	push	{r4, r5, r6, r7}
 801631a:	ee10 0a90 	vmov	r0, s1
 801631e:	ee10 3a10 	vmov	r3, s0
 8016322:	f04f 34ff 	mov.w	r4, #4294967295
 8016326:	429c      	cmp	r4, r3
 8016328:	f100 4140 	add.w	r1, r0, #3221225472	@ 0xc0000000
 801632c:	4c72      	ldr	r4, [pc, #456]	@ (80164f8 <log+0x1e0>)
 801632e:	f501 1190 	add.w	r1, r1, #1179648	@ 0x120000
 8016332:	418c      	sbcs	r4, r1
 8016334:	ed2d 8b02 	vpush	{d8}
 8016338:	ea4f 4210 	mov.w	r2, r0, lsr #16
 801633c:	d35a      	bcc.n	80163f4 <log+0xdc>
 801633e:	4a6f      	ldr	r2, [pc, #444]	@ (80164fc <log+0x1e4>)
 8016340:	4290      	cmp	r0, r2
 8016342:	bf08      	it	eq
 8016344:	2b00      	cmpeq	r3, #0
 8016346:	f000 80c7 	beq.w	80164d8 <log+0x1c0>
 801634a:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 801634e:	ee30 0b47 	vsub.f64	d0, d0, d7
 8016352:	4b6b      	ldr	r3, [pc, #428]	@ (8016500 <log+0x1e8>)
 8016354:	ee20 2b00 	vmul.f64	d2, d0, d0
 8016358:	ed93 6b12 	vldr	d6, [r3, #72]	@ 0x48
 801635c:	ee20 4b02 	vmul.f64	d4, d0, d2
 8016360:	ed93 7b10 	vldr	d7, [r3, #64]	@ 0x40
 8016364:	eea6 7b00 	vfma.f64	d7, d6, d0
 8016368:	ed93 6b14 	vldr	d6, [r3, #80]	@ 0x50
 801636c:	ed93 5b18 	vldr	d5, [r3, #96]	@ 0x60
 8016370:	eea6 7b02 	vfma.f64	d7, d6, d2
 8016374:	ed93 6b16 	vldr	d6, [r3, #88]	@ 0x58
 8016378:	eea5 6b00 	vfma.f64	d6, d5, d0
 801637c:	ed93 5b1a 	vldr	d5, [r3, #104]	@ 0x68
 8016380:	ed93 3b1e 	vldr	d3, [r3, #120]	@ 0x78
 8016384:	eea5 6b02 	vfma.f64	d6, d5, d2
 8016388:	ed93 5b1c 	vldr	d5, [r3, #112]	@ 0x70
 801638c:	eea3 5b00 	vfma.f64	d5, d3, d0
 8016390:	ed93 3b20 	vldr	d3, [r3, #128]	@ 0x80
 8016394:	eea3 5b02 	vfma.f64	d5, d3, d2
 8016398:	ed93 3b22 	vldr	d3, [r3, #136]	@ 0x88
 801639c:	eea3 5b04 	vfma.f64	d5, d3, d4
 80163a0:	eea5 6b04 	vfma.f64	d6, d5, d4
 80163a4:	ed93 5b0e 	vldr	d5, [r3, #56]	@ 0x38
 80163a8:	eea6 7b04 	vfma.f64	d7, d6, d4
 80163ac:	eeb0 2b47 	vmov.f64	d2, d7
 80163b0:	ed9f 7b4b 	vldr	d7, [pc, #300]	@ 80164e0 <log+0x1c8>
 80163b4:	eeb0 6b40 	vmov.f64	d6, d0
 80163b8:	eeb0 3b40 	vmov.f64	d3, d0
 80163bc:	eea0 6b07 	vfma.f64	d6, d0, d7
 80163c0:	eea0 6b47 	vfms.f64	d6, d0, d7
 80163c4:	ee30 8b46 	vsub.f64	d8, d0, d6
 80163c8:	ee26 1b06 	vmul.f64	d1, d6, d6
 80163cc:	eea1 3b05 	vfma.f64	d3, d1, d5
 80163d0:	ee30 7b43 	vsub.f64	d7, d0, d3
 80163d4:	ee30 0b06 	vadd.f64	d0, d0, d6
 80163d8:	eea1 7b05 	vfma.f64	d7, d1, d5
 80163dc:	ee25 5b08 	vmul.f64	d5, d5, d8
 80163e0:	eea5 7b00 	vfma.f64	d7, d5, d0
 80163e4:	eea2 7b04 	vfma.f64	d7, d2, d4
 80163e8:	ee33 0b07 	vadd.f64	d0, d3, d7
 80163ec:	ecbd 8b02 	vpop	{d8}
 80163f0:	bcf0      	pop	{r4, r5, r6, r7}
 80163f2:	4770      	bx	lr
 80163f4:	f1a2 0410 	sub.w	r4, r2, #16
 80163f8:	f647 71df 	movw	r1, #32735	@ 0x7fdf
 80163fc:	428c      	cmp	r4, r1
 80163fe:	d923      	bls.n	8016448 <log+0x130>
 8016400:	18d9      	adds	r1, r3, r3
 8016402:	eb40 0400 	adc.w	r4, r0, r0
 8016406:	4321      	orrs	r1, r4
 8016408:	d105      	bne.n	8016416 <log+0xfe>
 801640a:	ecbd 8b02 	vpop	{d8}
 801640e:	2001      	movs	r0, #1
 8016410:	bcf0      	pop	{r4, r5, r6, r7}
 8016412:	f000 b889 	b.w	8016528 <__math_divzero>
 8016416:	493b      	ldr	r1, [pc, #236]	@ (8016504 <log+0x1ec>)
 8016418:	4288      	cmp	r0, r1
 801641a:	bf08      	it	eq
 801641c:	2b00      	cmpeq	r3, #0
 801641e:	d0e5      	beq.n	80163ec <log+0xd4>
 8016420:	0413      	lsls	r3, r2, #16
 8016422:	d403      	bmi.n	801642c <log+0x114>
 8016424:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8016428:	4393      	bics	r3, r2
 801642a:	d104      	bne.n	8016436 <log+0x11e>
 801642c:	ecbd 8b02 	vpop	{d8}
 8016430:	bcf0      	pop	{r4, r5, r6, r7}
 8016432:	f000 b891 	b.w	8016558 <__math_invalid>
 8016436:	ed9f 7b2c 	vldr	d7, [pc, #176]	@ 80164e8 <log+0x1d0>
 801643a:	ee20 7b07 	vmul.f64	d7, d0, d7
 801643e:	ec53 2b17 	vmov	r2, r3, d7
 8016442:	f1a3 7050 	sub.w	r0, r3, #54525952	@ 0x3400000
 8016446:	4613      	mov	r3, r2
 8016448:	f100 4240 	add.w	r2, r0, #3221225472	@ 0xc0000000
 801644c:	492c      	ldr	r1, [pc, #176]	@ (8016500 <log+0x1e8>)
 801644e:	eebf 5b00 	vmov.f64	d5, #240	@ 0xbf800000 -1.0
 8016452:	f502 12d0 	add.w	r2, r2, #1703936	@ 0x1a0000
 8016456:	f3c2 3446 	ubfx	r4, r2, #13, #7
 801645a:	ea4f 5c12 	mov.w	ip, r2, lsr #20
 801645e:	eb01 1504 	add.w	r5, r1, r4, lsl #4
 8016462:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
 8016466:	ed95 7b24 	vldr	d7, [r5, #144]	@ 0x90
 801646a:	1e1e      	subs	r6, r3, #0
 801646c:	eba0 070c 	sub.w	r7, r0, ip
 8016470:	ec47 6b16 	vmov	d6, r6, r7
 8016474:	1512      	asrs	r2, r2, #20
 8016476:	eea7 5b06 	vfma.f64	d5, d7, d6
 801647a:	ee07 2a90 	vmov	s15, r2
 801647e:	ee25 2b05 	vmul.f64	d2, d5, d5
 8016482:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8016486:	ed91 4b00 	vldr	d4, [r1]
 801648a:	ee25 1b02 	vmul.f64	d1, d5, d2
 801648e:	ed95 7b26 	vldr	d7, [r5, #152]	@ 0x98
 8016492:	eea4 7b06 	vfma.f64	d7, d4, d6
 8016496:	ee35 4b07 	vadd.f64	d4, d5, d7
 801649a:	ee37 0b44 	vsub.f64	d0, d7, d4
 801649e:	ed91 7b02 	vldr	d7, [r1, #8]
 80164a2:	ee30 0b05 	vadd.f64	d0, d0, d5
 80164a6:	eea7 0b06 	vfma.f64	d0, d7, d6
 80164aa:	ed91 7b04 	vldr	d7, [r1, #16]
 80164ae:	ed91 6b08 	vldr	d6, [r1, #32]
 80164b2:	eea7 0b02 	vfma.f64	d0, d7, d2
 80164b6:	ed91 7b06 	vldr	d7, [r1, #24]
 80164ba:	ed91 3b0c 	vldr	d3, [r1, #48]	@ 0x30
 80164be:	eea6 7b05 	vfma.f64	d7, d6, d5
 80164c2:	ed91 6b0a 	vldr	d6, [r1, #40]	@ 0x28
 80164c6:	eea3 6b05 	vfma.f64	d6, d3, d5
 80164ca:	eea6 7b02 	vfma.f64	d7, d6, d2
 80164ce:	eea1 0b07 	vfma.f64	d0, d1, d7
 80164d2:	ee30 0b04 	vadd.f64	d0, d0, d4
 80164d6:	e789      	b.n	80163ec <log+0xd4>
 80164d8:	ed9f 0b05 	vldr	d0, [pc, #20]	@ 80164f0 <log+0x1d8>
 80164dc:	e786      	b.n	80163ec <log+0xd4>
 80164de:	bf00      	nop
 80164e0:	00000000 	.word	0x00000000
 80164e4:	41a00000 	.word	0x41a00000
 80164e8:	00000000 	.word	0x00000000
 80164ec:	43300000 	.word	0x43300000
	...
 80164f8:	000308ff 	.word	0x000308ff
 80164fc:	3ff00000 	.word	0x3ff00000
 8016500:	08017240 	.word	0x08017240
 8016504:	7ff00000 	.word	0x7ff00000

08016508 <with_errno>:
 8016508:	b510      	push	{r4, lr}
 801650a:	ed2d 8b02 	vpush	{d8}
 801650e:	eeb0 8b40 	vmov.f64	d8, d0
 8016512:	4604      	mov	r4, r0
 8016514:	f7fc fb5c 	bl	8012bd0 <__errno>
 8016518:	eeb0 0b48 	vmov.f64	d0, d8
 801651c:	ecbd 8b02 	vpop	{d8}
 8016520:	6004      	str	r4, [r0, #0]
 8016522:	bd10      	pop	{r4, pc}
 8016524:	0000      	movs	r0, r0
	...

08016528 <__math_divzero>:
 8016528:	b082      	sub	sp, #8
 801652a:	2800      	cmp	r0, #0
 801652c:	eebf 6b00 	vmov.f64	d6, #240	@ 0xbf800000 -1.0
 8016530:	eeb7 7b00 	vmov.f64	d7, #112	@ 0x3f800000  1.0
 8016534:	fe07 7b06 	vseleq.f64	d7, d7, d6
 8016538:	ed8d 7b00 	vstr	d7, [sp]
 801653c:	ed9d 0b00 	vldr	d0, [sp]
 8016540:	ed9f 7b03 	vldr	d7, [pc, #12]	@ 8016550 <__math_divzero+0x28>
 8016544:	2022      	movs	r0, #34	@ 0x22
 8016546:	ee80 0b07 	vdiv.f64	d0, d0, d7
 801654a:	b002      	add	sp, #8
 801654c:	f7ff bfdc 	b.w	8016508 <with_errno>
	...

08016558 <__math_invalid>:
 8016558:	eeb0 7b40 	vmov.f64	d7, d0
 801655c:	eeb4 7b47 	vcmp.f64	d7, d7
 8016560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016564:	ee30 6b40 	vsub.f64	d6, d0, d0
 8016568:	ee86 0b06 	vdiv.f64	d0, d6, d6
 801656c:	d602      	bvs.n	8016574 <__math_invalid+0x1c>
 801656e:	2021      	movs	r0, #33	@ 0x21
 8016570:	f7ff bfca 	b.w	8016508 <with_errno>
 8016574:	4770      	bx	lr
	...

08016578 <_init>:
 8016578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801657a:	bf00      	nop
 801657c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801657e:	bc08      	pop	{r3}
 8016580:	469e      	mov	lr, r3
 8016582:	4770      	bx	lr

08016584 <_fini>:
 8016584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016586:	bf00      	nop
 8016588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801658a:	bc08      	pop	{r3}
 801658c:	469e      	mov	lr, r3
 801658e:	4770      	bx	lr
