
stm32h7_basev2_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d60  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001ff8  08001ff8  00002ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002008  08002008  00004010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002008  08002008  00004010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002008  08002008  00004010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002008  08002008  00003008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800200c  0800200c  0000300c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  08002010  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  24000010  08002020  00004010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24000030  08002020  00004030  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00004010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000076ae  00000000  00000000  0000403e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000012c9  00000000  00000000  0000b6ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000698  00000000  00000000  0000c9b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004db  00000000  00000000  0000d050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00037eae  00000000  00000000  0000d52b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007841  00000000  00000000  000453d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00172bad  00000000  00000000  0004cc1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001bf7c7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001930  00000000  00000000  001bf80c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000052  00000000  00000000  001c113c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08001fe0 	.word	0x08001fe0

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08001fe0 	.word	0x08001fe0

080002d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002dc:	4b49      	ldr	r3, [pc, #292]	@ (8000404 <SystemInit+0x12c>)
 80002de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002e2:	4a48      	ldr	r2, [pc, #288]	@ (8000404 <SystemInit+0x12c>)
 80002e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80002e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002ec:	4b45      	ldr	r3, [pc, #276]	@ (8000404 <SystemInit+0x12c>)
 80002ee:	691b      	ldr	r3, [r3, #16]
 80002f0:	4a44      	ldr	r2, [pc, #272]	@ (8000404 <SystemInit+0x12c>)
 80002f2:	f043 0310 	orr.w	r3, r3, #16
 80002f6:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002f8:	4b43      	ldr	r3, [pc, #268]	@ (8000408 <SystemInit+0x130>)
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	f003 030f 	and.w	r3, r3, #15
 8000300:	2b06      	cmp	r3, #6
 8000302:	d807      	bhi.n	8000314 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000304:	4b40      	ldr	r3, [pc, #256]	@ (8000408 <SystemInit+0x130>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	f023 030f 	bic.w	r3, r3, #15
 800030c:	4a3e      	ldr	r2, [pc, #248]	@ (8000408 <SystemInit+0x130>)
 800030e:	f043 0307 	orr.w	r3, r3, #7
 8000312:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000314:	4b3d      	ldr	r3, [pc, #244]	@ (800040c <SystemInit+0x134>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4a3c      	ldr	r2, [pc, #240]	@ (800040c <SystemInit+0x134>)
 800031a:	f043 0301 	orr.w	r3, r3, #1
 800031e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000320:	4b3a      	ldr	r3, [pc, #232]	@ (800040c <SystemInit+0x134>)
 8000322:	2200      	movs	r2, #0
 8000324:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000326:	4b39      	ldr	r3, [pc, #228]	@ (800040c <SystemInit+0x134>)
 8000328:	681a      	ldr	r2, [r3, #0]
 800032a:	4938      	ldr	r1, [pc, #224]	@ (800040c <SystemInit+0x134>)
 800032c:	4b38      	ldr	r3, [pc, #224]	@ (8000410 <SystemInit+0x138>)
 800032e:	4013      	ands	r3, r2
 8000330:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000332:	4b35      	ldr	r3, [pc, #212]	@ (8000408 <SystemInit+0x130>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	f003 0308 	and.w	r3, r3, #8
 800033a:	2b00      	cmp	r3, #0
 800033c:	d007      	beq.n	800034e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800033e:	4b32      	ldr	r3, [pc, #200]	@ (8000408 <SystemInit+0x130>)
 8000340:	681b      	ldr	r3, [r3, #0]
 8000342:	f023 030f 	bic.w	r3, r3, #15
 8000346:	4a30      	ldr	r2, [pc, #192]	@ (8000408 <SystemInit+0x130>)
 8000348:	f043 0307 	orr.w	r3, r3, #7
 800034c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800034e:	4b2f      	ldr	r3, [pc, #188]	@ (800040c <SystemInit+0x134>)
 8000350:	2200      	movs	r2, #0
 8000352:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000354:	4b2d      	ldr	r3, [pc, #180]	@ (800040c <SystemInit+0x134>)
 8000356:	2200      	movs	r2, #0
 8000358:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800035a:	4b2c      	ldr	r3, [pc, #176]	@ (800040c <SystemInit+0x134>)
 800035c:	2200      	movs	r2, #0
 800035e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000360:	4b2a      	ldr	r3, [pc, #168]	@ (800040c <SystemInit+0x134>)
 8000362:	4a2c      	ldr	r2, [pc, #176]	@ (8000414 <SystemInit+0x13c>)
 8000364:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000366:	4b29      	ldr	r3, [pc, #164]	@ (800040c <SystemInit+0x134>)
 8000368:	4a2b      	ldr	r2, [pc, #172]	@ (8000418 <SystemInit+0x140>)
 800036a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800036c:	4b27      	ldr	r3, [pc, #156]	@ (800040c <SystemInit+0x134>)
 800036e:	4a2b      	ldr	r2, [pc, #172]	@ (800041c <SystemInit+0x144>)
 8000370:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000372:	4b26      	ldr	r3, [pc, #152]	@ (800040c <SystemInit+0x134>)
 8000374:	2200      	movs	r2, #0
 8000376:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000378:	4b24      	ldr	r3, [pc, #144]	@ (800040c <SystemInit+0x134>)
 800037a:	4a28      	ldr	r2, [pc, #160]	@ (800041c <SystemInit+0x144>)
 800037c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800037e:	4b23      	ldr	r3, [pc, #140]	@ (800040c <SystemInit+0x134>)
 8000380:	2200      	movs	r2, #0
 8000382:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000384:	4b21      	ldr	r3, [pc, #132]	@ (800040c <SystemInit+0x134>)
 8000386:	4a25      	ldr	r2, [pc, #148]	@ (800041c <SystemInit+0x144>)
 8000388:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800038a:	4b20      	ldr	r3, [pc, #128]	@ (800040c <SystemInit+0x134>)
 800038c:	2200      	movs	r2, #0
 800038e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000390:	4b1e      	ldr	r3, [pc, #120]	@ (800040c <SystemInit+0x134>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a1d      	ldr	r2, [pc, #116]	@ (800040c <SystemInit+0x134>)
 8000396:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800039a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800039c:	4b1b      	ldr	r3, [pc, #108]	@ (800040c <SystemInit+0x134>)
 800039e:	2200      	movs	r2, #0
 80003a0:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80003a2:	4b1f      	ldr	r3, [pc, #124]	@ (8000420 <SystemInit+0x148>)
 80003a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003a6:	4a1e      	ldr	r2, [pc, #120]	@ (8000420 <SystemInit+0x148>)
 80003a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80003ac:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80003ae:	4b1d      	ldr	r3, [pc, #116]	@ (8000424 <SystemInit+0x14c>)
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	4b1d      	ldr	r3, [pc, #116]	@ (8000428 <SystemInit+0x150>)
 80003b4:	4013      	ands	r3, r2
 80003b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80003ba:	d202      	bcs.n	80003c2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80003bc:	4b1b      	ldr	r3, [pc, #108]	@ (800042c <SystemInit+0x154>)
 80003be:	2201      	movs	r2, #1
 80003c0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80003c2:	4b12      	ldr	r3, [pc, #72]	@ (800040c <SystemInit+0x134>)
 80003c4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80003c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d113      	bne.n	80003f8 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80003d0:	4b0e      	ldr	r3, [pc, #56]	@ (800040c <SystemInit+0x134>)
 80003d2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80003d6:	4a0d      	ldr	r2, [pc, #52]	@ (800040c <SystemInit+0x134>)
 80003d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80003dc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80003e0:	4b13      	ldr	r3, [pc, #76]	@ (8000430 <SystemInit+0x158>)
 80003e2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80003e6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80003e8:	4b08      	ldr	r3, [pc, #32]	@ (800040c <SystemInit+0x134>)
 80003ea:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80003ee:	4a07      	ldr	r2, [pc, #28]	@ (800040c <SystemInit+0x134>)
 80003f0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80003f4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80003f8:	bf00      	nop
 80003fa:	46bd      	mov	sp, r7
 80003fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000400:	4770      	bx	lr
 8000402:	bf00      	nop
 8000404:	e000ed00 	.word	0xe000ed00
 8000408:	52002000 	.word	0x52002000
 800040c:	58024400 	.word	0x58024400
 8000410:	eaf6ed7f 	.word	0xeaf6ed7f
 8000414:	02020200 	.word	0x02020200
 8000418:	01ff0000 	.word	0x01ff0000
 800041c:	01010280 	.word	0x01010280
 8000420:	580000c0 	.word	0x580000c0
 8000424:	5c001000 	.word	0x5c001000
 8000428:	ffff0000 	.word	0xffff0000
 800042c:	51008108 	.word	0x51008108
 8000430:	52004000 	.word	0x52004000

08000434 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000438:	4b09      	ldr	r3, [pc, #36]	@ (8000460 <ExitRun0Mode+0x2c>)
 800043a:	68db      	ldr	r3, [r3, #12]
 800043c:	4a08      	ldr	r2, [pc, #32]	@ (8000460 <ExitRun0Mode+0x2c>)
 800043e:	f023 0302 	bic.w	r3, r3, #2
 8000442:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000444:	bf00      	nop
 8000446:	4b06      	ldr	r3, [pc, #24]	@ (8000460 <ExitRun0Mode+0x2c>)
 8000448:	685b      	ldr	r3, [r3, #4]
 800044a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800044e:	2b00      	cmp	r3, #0
 8000450:	d0f9      	beq.n	8000446 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000452:	bf00      	nop
 8000454:	bf00      	nop
 8000456:	46bd      	mov	sp, r7
 8000458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045c:	4770      	bx	lr
 800045e:	bf00      	nop
 8000460:	58024800 	.word	0x58024800

08000464 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0
  int32_t timeout;
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000468:	f000 f924 	bl	80006b4 <MPU_Config>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800046c:	f000 f9ca 	bl	8000804 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000470:	f000 f828 	bl	80004c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000474:	f000 f8a4 	bl	80005c0 <MX_GPIO_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000478:	2101      	movs	r1, #1
 800047a:	4810      	ldr	r0, [pc, #64]	@ (80004bc <main+0x58>)
 800047c:	f000 fd85 	bl	8000f8a <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000480:	2101      	movs	r1, #1
 8000482:	480e      	ldr	r0, [pc, #56]	@ (80004bc <main+0x58>)
 8000484:	f000 fd81 	bl	8000f8a <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000488:	2102      	movs	r1, #2
 800048a:	480d      	ldr	r0, [pc, #52]	@ (80004c0 <main+0x5c>)
 800048c:	f000 fd7d 	bl	8000f8a <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000490:	2102      	movs	r1, #2
 8000492:	480b      	ldr	r0, [pc, #44]	@ (80004c0 <main+0x5c>)
 8000494:	f000 fd79 	bl	8000f8a <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000498:	2101      	movs	r1, #1
 800049a:	4808      	ldr	r0, [pc, #32]	@ (80004bc <main+0x58>)
 800049c:	f000 fd75 	bl	8000f8a <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80004a0:	2101      	movs	r1, #1
 80004a2:	4806      	ldr	r0, [pc, #24]	@ (80004bc <main+0x58>)
 80004a4:	f000 fd71 	bl	8000f8a <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80004a8:	2101      	movs	r1, #1
 80004aa:	4804      	ldr	r0, [pc, #16]	@ (80004bc <main+0x58>)
 80004ac:	f000 fd6d 	bl	8000f8a <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80004b0:	2101      	movs	r1, #1
 80004b2:	4802      	ldr	r0, [pc, #8]	@ (80004bc <main+0x58>)
 80004b4:	f000 fd69 	bl	8000f8a <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80004b8:	bf00      	nop
 80004ba:	e7dd      	b.n	8000478 <main+0x14>
 80004bc:	58020400 	.word	0x58020400
 80004c0:	58021000 	.word	0x58021000

080004c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b09c      	sub	sp, #112	@ 0x70
 80004c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004ca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80004ce:	224c      	movs	r2, #76	@ 0x4c
 80004d0:	2100      	movs	r1, #0
 80004d2:	4618      	mov	r0, r3
 80004d4:	f001 fd58 	bl	8001f88 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004d8:	1d3b      	adds	r3, r7, #4
 80004da:	2220      	movs	r2, #32
 80004dc:	2100      	movs	r1, #0
 80004de:	4618      	mov	r0, r3
 80004e0:	f001 fd52 	bl	8001f88 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80004e4:	2004      	movs	r0, #4
 80004e6:	f000 fd6b 	bl	8000fc0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80004ea:	2300      	movs	r3, #0
 80004ec:	603b      	str	r3, [r7, #0]
 80004ee:	4b32      	ldr	r3, [pc, #200]	@ (80005b8 <SystemClock_Config+0xf4>)
 80004f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004f2:	4a31      	ldr	r2, [pc, #196]	@ (80005b8 <SystemClock_Config+0xf4>)
 80004f4:	f023 0301 	bic.w	r3, r3, #1
 80004f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80004fa:	4b2f      	ldr	r3, [pc, #188]	@ (80005b8 <SystemClock_Config+0xf4>)
 80004fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004fe:	f003 0301 	and.w	r3, r3, #1
 8000502:	603b      	str	r3, [r7, #0]
 8000504:	4b2d      	ldr	r3, [pc, #180]	@ (80005bc <SystemClock_Config+0xf8>)
 8000506:	699b      	ldr	r3, [r3, #24]
 8000508:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800050c:	4a2b      	ldr	r2, [pc, #172]	@ (80005bc <SystemClock_Config+0xf8>)
 800050e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000512:	6193      	str	r3, [r2, #24]
 8000514:	4b29      	ldr	r3, [pc, #164]	@ (80005bc <SystemClock_Config+0xf8>)
 8000516:	699b      	ldr	r3, [r3, #24]
 8000518:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800051c:	603b      	str	r3, [r7, #0]
 800051e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000520:	bf00      	nop
 8000522:	4b26      	ldr	r3, [pc, #152]	@ (80005bc <SystemClock_Config+0xf8>)
 8000524:	699b      	ldr	r3, [r3, #24]
 8000526:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800052a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800052e:	d1f8      	bne.n	8000522 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000530:	2301      	movs	r3, #1
 8000532:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000534:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000538:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800053a:	2302      	movs	r3, #2
 800053c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800053e:	2302      	movs	r3, #2
 8000540:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000542:	2301      	movs	r3, #1
 8000544:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 56;
 8000546:	2338      	movs	r3, #56	@ 0x38
 8000548:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 800054a:	2302      	movs	r3, #2
 800054c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800054e:	2302      	movs	r3, #2
 8000550:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000552:	2302      	movs	r3, #2
 8000554:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000556:	230c      	movs	r3, #12
 8000558:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800055a:	2300      	movs	r3, #0
 800055c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 2048;
 800055e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000562:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000564:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000568:	4618      	mov	r0, r3
 800056a:	f000 fd83 	bl	8001074 <HAL_RCC_OscConfig>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000574:	f000 f8ca 	bl	800070c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000578:	233f      	movs	r3, #63	@ 0x3f
 800057a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800057c:	2303      	movs	r3, #3
 800057e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000580:	2300      	movs	r3, #0
 8000582:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000584:	2300      	movs	r3, #0
 8000586:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000588:	2340      	movs	r3, #64	@ 0x40
 800058a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800058c:	2340      	movs	r3, #64	@ 0x40
 800058e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000590:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000594:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000596:	2340      	movs	r3, #64	@ 0x40
 8000598:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800059a:	1d3b      	adds	r3, r7, #4
 800059c:	2104      	movs	r1, #4
 800059e:	4618      	mov	r0, r3
 80005a0:	f001 f9c2 	bl	8001928 <HAL_RCC_ClockConfig>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <SystemClock_Config+0xea>
  {
    Error_Handler();
 80005aa:	f000 f8af 	bl	800070c <Error_Handler>
  }
}
 80005ae:	bf00      	nop
 80005b0:	3770      	adds	r7, #112	@ 0x70
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	58000400 	.word	0x58000400
 80005bc:	58024800 	.word	0x58024800

080005c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b088      	sub	sp, #32
 80005c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005c6:	f107 030c 	add.w	r3, r7, #12
 80005ca:	2200      	movs	r2, #0
 80005cc:	601a      	str	r2, [r3, #0]
 80005ce:	605a      	str	r2, [r3, #4]
 80005d0:	609a      	str	r2, [r3, #8]
 80005d2:	60da      	str	r2, [r3, #12]
 80005d4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005d6:	4b33      	ldr	r3, [pc, #204]	@ (80006a4 <MX_GPIO_Init+0xe4>)
 80005d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005dc:	4a31      	ldr	r2, [pc, #196]	@ (80006a4 <MX_GPIO_Init+0xe4>)
 80005de:	f043 0304 	orr.w	r3, r3, #4
 80005e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80005e6:	4b2f      	ldr	r3, [pc, #188]	@ (80006a4 <MX_GPIO_Init+0xe4>)
 80005e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005ec:	f003 0304 	and.w	r3, r3, #4
 80005f0:	60bb      	str	r3, [r7, #8]
 80005f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005f4:	4b2b      	ldr	r3, [pc, #172]	@ (80006a4 <MX_GPIO_Init+0xe4>)
 80005f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005fa:	4a2a      	ldr	r2, [pc, #168]	@ (80006a4 <MX_GPIO_Init+0xe4>)
 80005fc:	f043 0302 	orr.w	r3, r3, #2
 8000600:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000604:	4b27      	ldr	r3, [pc, #156]	@ (80006a4 <MX_GPIO_Init+0xe4>)
 8000606:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800060a:	f003 0302 	and.w	r3, r3, #2
 800060e:	607b      	str	r3, [r7, #4]
 8000610:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000612:	4b24      	ldr	r3, [pc, #144]	@ (80006a4 <MX_GPIO_Init+0xe4>)
 8000614:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000618:	4a22      	ldr	r2, [pc, #136]	@ (80006a4 <MX_GPIO_Init+0xe4>)
 800061a:	f043 0310 	orr.w	r3, r3, #16
 800061e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000622:	4b20      	ldr	r3, [pc, #128]	@ (80006a4 <MX_GPIO_Init+0xe4>)
 8000624:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000628:	f003 0310 	and.w	r3, r3, #16
 800062c:	603b      	str	r3, [r7, #0]
 800062e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000630:	2200      	movs	r2, #0
 8000632:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000636:	481c      	ldr	r0, [pc, #112]	@ (80006a8 <MX_GPIO_Init+0xe8>)
 8000638:	f000 fc8e 	bl	8000f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800063c:	2200      	movs	r2, #0
 800063e:	2102      	movs	r1, #2
 8000640:	481a      	ldr	r0, [pc, #104]	@ (80006ac <MX_GPIO_Init+0xec>)
 8000642:	f000 fc89 	bl	8000f58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000646:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800064a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800064c:	2300      	movs	r3, #0
 800064e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000650:	2300      	movs	r3, #0
 8000652:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000654:	f107 030c 	add.w	r3, r7, #12
 8000658:	4619      	mov	r1, r3
 800065a:	4815      	ldr	r0, [pc, #84]	@ (80006b0 <MX_GPIO_Init+0xf0>)
 800065c:	f000 facc 	bl	8000bf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000660:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000664:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000666:	2301      	movs	r3, #1
 8000668:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066a:	2300      	movs	r3, #0
 800066c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800066e:	2300      	movs	r3, #0
 8000670:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000672:	f107 030c 	add.w	r3, r7, #12
 8000676:	4619      	mov	r1, r3
 8000678:	480b      	ldr	r0, [pc, #44]	@ (80006a8 <MX_GPIO_Init+0xe8>)
 800067a:	f000 fabd 	bl	8000bf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800067e:	2302      	movs	r3, #2
 8000680:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000682:	2301      	movs	r3, #1
 8000684:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000686:	2300      	movs	r3, #0
 8000688:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800068a:	2300      	movs	r3, #0
 800068c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800068e:	f107 030c 	add.w	r3, r7, #12
 8000692:	4619      	mov	r1, r3
 8000694:	4805      	ldr	r0, [pc, #20]	@ (80006ac <MX_GPIO_Init+0xec>)
 8000696:	f000 faaf 	bl	8000bf8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800069a:	bf00      	nop
 800069c:	3720      	adds	r7, #32
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	58024400 	.word	0x58024400
 80006a8:	58020400 	.word	0x58020400
 80006ac:	58021000 	.word	0x58021000
 80006b0:	58020800 	.word	0x58020800

080006b4 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b084      	sub	sp, #16
 80006b8:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80006ba:	463b      	mov	r3, r7
 80006bc:	2200      	movs	r2, #0
 80006be:	601a      	str	r2, [r3, #0]
 80006c0:	605a      	str	r2, [r3, #4]
 80006c2:	609a      	str	r2, [r3, #8]
 80006c4:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80006c6:	f000 fa1f 	bl	8000b08 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80006ca:	2301      	movs	r3, #1
 80006cc:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80006ce:	2300      	movs	r3, #0
 80006d0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80006d2:	2300      	movs	r3, #0
 80006d4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80006d6:	231f      	movs	r3, #31
 80006d8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80006da:	2387      	movs	r3, #135	@ 0x87
 80006dc:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80006de:	2300      	movs	r3, #0
 80006e0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80006e2:	2300      	movs	r3, #0
 80006e4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80006e6:	2301      	movs	r3, #1
 80006e8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80006ea:	2301      	movs	r3, #1
 80006ec:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80006ee:	2300      	movs	r3, #0
 80006f0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80006f2:	2300      	movs	r3, #0
 80006f4:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80006f6:	463b      	mov	r3, r7
 80006f8:	4618      	mov	r0, r3
 80006fa:	f000 fa3d 	bl	8000b78 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80006fe:	2004      	movs	r0, #4
 8000700:	f000 fa1a 	bl	8000b38 <HAL_MPU_Enable>

}
 8000704:	bf00      	nop
 8000706:	3710      	adds	r7, #16
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}

0800070c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000710:	b672      	cpsid	i
}
 8000712:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000714:	bf00      	nop
 8000716:	e7fd      	b.n	8000714 <Error_Handler+0x8>

08000718 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800071e:	4b0a      	ldr	r3, [pc, #40]	@ (8000748 <HAL_MspInit+0x30>)
 8000720:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000724:	4a08      	ldr	r2, [pc, #32]	@ (8000748 <HAL_MspInit+0x30>)
 8000726:	f043 0302 	orr.w	r3, r3, #2
 800072a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800072e:	4b06      	ldr	r3, [pc, #24]	@ (8000748 <HAL_MspInit+0x30>)
 8000730:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000734:	f003 0302 	and.w	r3, r3, #2
 8000738:	607b      	str	r3, [r7, #4]
 800073a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800073c:	bf00      	nop
 800073e:	370c      	adds	r7, #12
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr
 8000748:	58024400 	.word	0x58024400

0800074c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800074c:	b480      	push	{r7}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000750:	bf00      	nop
 8000752:	e7fd      	b.n	8000750 <NMI_Handler+0x4>

08000754 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000758:	bf00      	nop
 800075a:	e7fd      	b.n	8000758 <HardFault_Handler+0x4>

0800075c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000760:	bf00      	nop
 8000762:	e7fd      	b.n	8000760 <MemManage_Handler+0x4>

08000764 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000768:	bf00      	nop
 800076a:	e7fd      	b.n	8000768 <BusFault_Handler+0x4>

0800076c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000770:	bf00      	nop
 8000772:	e7fd      	b.n	8000770 <UsageFault_Handler+0x4>

08000774 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000778:	bf00      	nop
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr

08000782 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000782:	b480      	push	{r7}
 8000784:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000786:	bf00      	nop
 8000788:	46bd      	mov	sp, r7
 800078a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078e:	4770      	bx	lr

08000790 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000794:	bf00      	nop
 8000796:	46bd      	mov	sp, r7
 8000798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079c:	4770      	bx	lr

0800079e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800079e:	b580      	push	{r7, lr}
 80007a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007a2:	f000 f8a1 	bl	80008e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007a6:	bf00      	nop
 80007a8:	bd80      	pop	{r7, pc}
	...

080007ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80007ac:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80007e8 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80007b0:	f7ff fe40 	bl	8000434 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80007b4:	f7ff fd90 	bl	80002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007b8:	480c      	ldr	r0, [pc, #48]	@ (80007ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80007ba:	490d      	ldr	r1, [pc, #52]	@ (80007f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80007bc:	4a0d      	ldr	r2, [pc, #52]	@ (80007f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80007be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007c0:	e002      	b.n	80007c8 <LoopCopyDataInit>

080007c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007c6:	3304      	adds	r3, #4

080007c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007cc:	d3f9      	bcc.n	80007c2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007ce:	4a0a      	ldr	r2, [pc, #40]	@ (80007f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80007d0:	4c0a      	ldr	r4, [pc, #40]	@ (80007fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80007d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007d4:	e001      	b.n	80007da <LoopFillZerobss>

080007d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007d8:	3204      	adds	r2, #4

080007da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007dc:	d3fb      	bcc.n	80007d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007de:	f001 fbdb 	bl	8001f98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80007e2:	f7ff fe3f 	bl	8000464 <main>
  bx  lr
 80007e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80007e8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80007ec:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80007f0:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 80007f4:	08002010 	.word	0x08002010
  ldr r2, =_sbss
 80007f8:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 80007fc:	24000030 	.word	0x24000030

08000800 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000800:	e7fe      	b.n	8000800 <ADC3_IRQHandler>
	...

08000804 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800080a:	2003      	movs	r0, #3
 800080c:	f000 f94a 	bl	8000aa4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000810:	f001 fa40 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 8000814:	4602      	mov	r2, r0
 8000816:	4b15      	ldr	r3, [pc, #84]	@ (800086c <HAL_Init+0x68>)
 8000818:	699b      	ldr	r3, [r3, #24]
 800081a:	0a1b      	lsrs	r3, r3, #8
 800081c:	f003 030f 	and.w	r3, r3, #15
 8000820:	4913      	ldr	r1, [pc, #76]	@ (8000870 <HAL_Init+0x6c>)
 8000822:	5ccb      	ldrb	r3, [r1, r3]
 8000824:	f003 031f 	and.w	r3, r3, #31
 8000828:	fa22 f303 	lsr.w	r3, r2, r3
 800082c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800082e:	4b0f      	ldr	r3, [pc, #60]	@ (800086c <HAL_Init+0x68>)
 8000830:	699b      	ldr	r3, [r3, #24]
 8000832:	f003 030f 	and.w	r3, r3, #15
 8000836:	4a0e      	ldr	r2, [pc, #56]	@ (8000870 <HAL_Init+0x6c>)
 8000838:	5cd3      	ldrb	r3, [r2, r3]
 800083a:	f003 031f 	and.w	r3, r3, #31
 800083e:	687a      	ldr	r2, [r7, #4]
 8000840:	fa22 f303 	lsr.w	r3, r2, r3
 8000844:	4a0b      	ldr	r2, [pc, #44]	@ (8000874 <HAL_Init+0x70>)
 8000846:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000848:	4a0b      	ldr	r2, [pc, #44]	@ (8000878 <HAL_Init+0x74>)
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800084e:	200f      	movs	r0, #15
 8000850:	f000 f814 	bl	800087c <HAL_InitTick>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800085a:	2301      	movs	r3, #1
 800085c:	e002      	b.n	8000864 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800085e:	f7ff ff5b 	bl	8000718 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000862:	2300      	movs	r3, #0
}
 8000864:	4618      	mov	r0, r3
 8000866:	3708      	adds	r7, #8
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	58024400 	.word	0x58024400
 8000870:	08001ff8 	.word	0x08001ff8
 8000874:	24000004 	.word	0x24000004
 8000878:	24000000 	.word	0x24000000

0800087c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b082      	sub	sp, #8
 8000880:	af00      	add	r7, sp, #0
 8000882:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000884:	4b15      	ldr	r3, [pc, #84]	@ (80008dc <HAL_InitTick+0x60>)
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	2b00      	cmp	r3, #0
 800088a:	d101      	bne.n	8000890 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800088c:	2301      	movs	r3, #1
 800088e:	e021      	b.n	80008d4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000890:	4b13      	ldr	r3, [pc, #76]	@ (80008e0 <HAL_InitTick+0x64>)
 8000892:	681a      	ldr	r2, [r3, #0]
 8000894:	4b11      	ldr	r3, [pc, #68]	@ (80008dc <HAL_InitTick+0x60>)
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	4619      	mov	r1, r3
 800089a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800089e:	fbb3 f3f1 	udiv	r3, r3, r1
 80008a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80008a6:	4618      	mov	r0, r3
 80008a8:	f000 f921 	bl	8000aee <HAL_SYSTICK_Config>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80008b2:	2301      	movs	r3, #1
 80008b4:	e00e      	b.n	80008d4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	2b0f      	cmp	r3, #15
 80008ba:	d80a      	bhi.n	80008d2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008bc:	2200      	movs	r2, #0
 80008be:	6879      	ldr	r1, [r7, #4]
 80008c0:	f04f 30ff 	mov.w	r0, #4294967295
 80008c4:	f000 f8f9 	bl	8000aba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008c8:	4a06      	ldr	r2, [pc, #24]	@ (80008e4 <HAL_InitTick+0x68>)
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008ce:	2300      	movs	r3, #0
 80008d0:	e000      	b.n	80008d4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80008d2:	2301      	movs	r3, #1
}
 80008d4:	4618      	mov	r0, r3
 80008d6:	3708      	adds	r7, #8
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	2400000c 	.word	0x2400000c
 80008e0:	24000000 	.word	0x24000000
 80008e4:	24000008 	.word	0x24000008

080008e8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80008ec:	4b06      	ldr	r3, [pc, #24]	@ (8000908 <HAL_IncTick+0x20>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	461a      	mov	r2, r3
 80008f2:	4b06      	ldr	r3, [pc, #24]	@ (800090c <HAL_IncTick+0x24>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	4413      	add	r3, r2
 80008f8:	4a04      	ldr	r2, [pc, #16]	@ (800090c <HAL_IncTick+0x24>)
 80008fa:	6013      	str	r3, [r2, #0]
}
 80008fc:	bf00      	nop
 80008fe:	46bd      	mov	sp, r7
 8000900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000904:	4770      	bx	lr
 8000906:	bf00      	nop
 8000908:	2400000c 	.word	0x2400000c
 800090c:	2400002c 	.word	0x2400002c

08000910 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  return uwTick;
 8000914:	4b03      	ldr	r3, [pc, #12]	@ (8000924 <HAL_GetTick+0x14>)
 8000916:	681b      	ldr	r3, [r3, #0]
}
 8000918:	4618      	mov	r0, r3
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr
 8000922:	bf00      	nop
 8000924:	2400002c 	.word	0x2400002c

08000928 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800092c:	4b03      	ldr	r3, [pc, #12]	@ (800093c <HAL_GetREVID+0x14>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	0c1b      	lsrs	r3, r3, #16
}
 8000932:	4618      	mov	r0, r3
 8000934:	46bd      	mov	sp, r7
 8000936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800093a:	4770      	bx	lr
 800093c:	5c001000 	.word	0x5c001000

08000940 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000940:	b480      	push	{r7}
 8000942:	b085      	sub	sp, #20
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	f003 0307 	and.w	r3, r3, #7
 800094e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000950:	4b0b      	ldr	r3, [pc, #44]	@ (8000980 <__NVIC_SetPriorityGrouping+0x40>)
 8000952:	68db      	ldr	r3, [r3, #12]
 8000954:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000956:	68ba      	ldr	r2, [r7, #8]
 8000958:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800095c:	4013      	ands	r3, r2
 800095e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000964:	68bb      	ldr	r3, [r7, #8]
 8000966:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000968:	4b06      	ldr	r3, [pc, #24]	@ (8000984 <__NVIC_SetPriorityGrouping+0x44>)
 800096a:	4313      	orrs	r3, r2
 800096c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800096e:	4a04      	ldr	r2, [pc, #16]	@ (8000980 <__NVIC_SetPriorityGrouping+0x40>)
 8000970:	68bb      	ldr	r3, [r7, #8]
 8000972:	60d3      	str	r3, [r2, #12]
}
 8000974:	bf00      	nop
 8000976:	3714      	adds	r7, #20
 8000978:	46bd      	mov	sp, r7
 800097a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097e:	4770      	bx	lr
 8000980:	e000ed00 	.word	0xe000ed00
 8000984:	05fa0000 	.word	0x05fa0000

08000988 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800098c:	4b04      	ldr	r3, [pc, #16]	@ (80009a0 <__NVIC_GetPriorityGrouping+0x18>)
 800098e:	68db      	ldr	r3, [r3, #12]
 8000990:	0a1b      	lsrs	r3, r3, #8
 8000992:	f003 0307 	and.w	r3, r3, #7
}
 8000996:	4618      	mov	r0, r3
 8000998:	46bd      	mov	sp, r7
 800099a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099e:	4770      	bx	lr
 80009a0:	e000ed00 	.word	0xe000ed00

080009a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	6039      	str	r1, [r7, #0]
 80009ae:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80009b0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	db0a      	blt.n	80009ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	b2da      	uxtb	r2, r3
 80009bc:	490c      	ldr	r1, [pc, #48]	@ (80009f0 <__NVIC_SetPriority+0x4c>)
 80009be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80009c2:	0112      	lsls	r2, r2, #4
 80009c4:	b2d2      	uxtb	r2, r2
 80009c6:	440b      	add	r3, r1
 80009c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009cc:	e00a      	b.n	80009e4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	b2da      	uxtb	r2, r3
 80009d2:	4908      	ldr	r1, [pc, #32]	@ (80009f4 <__NVIC_SetPriority+0x50>)
 80009d4:	88fb      	ldrh	r3, [r7, #6]
 80009d6:	f003 030f 	and.w	r3, r3, #15
 80009da:	3b04      	subs	r3, #4
 80009dc:	0112      	lsls	r2, r2, #4
 80009de:	b2d2      	uxtb	r2, r2
 80009e0:	440b      	add	r3, r1
 80009e2:	761a      	strb	r2, [r3, #24]
}
 80009e4:	bf00      	nop
 80009e6:	370c      	adds	r7, #12
 80009e8:	46bd      	mov	sp, r7
 80009ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ee:	4770      	bx	lr
 80009f0:	e000e100 	.word	0xe000e100
 80009f4:	e000ed00 	.word	0xe000ed00

080009f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b089      	sub	sp, #36	@ 0x24
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	60f8      	str	r0, [r7, #12]
 8000a00:	60b9      	str	r1, [r7, #8]
 8000a02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a04:	68fb      	ldr	r3, [r7, #12]
 8000a06:	f003 0307 	and.w	r3, r3, #7
 8000a0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a0c:	69fb      	ldr	r3, [r7, #28]
 8000a0e:	f1c3 0307 	rsb	r3, r3, #7
 8000a12:	2b04      	cmp	r3, #4
 8000a14:	bf28      	it	cs
 8000a16:	2304      	movcs	r3, #4
 8000a18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a1a:	69fb      	ldr	r3, [r7, #28]
 8000a1c:	3304      	adds	r3, #4
 8000a1e:	2b06      	cmp	r3, #6
 8000a20:	d902      	bls.n	8000a28 <NVIC_EncodePriority+0x30>
 8000a22:	69fb      	ldr	r3, [r7, #28]
 8000a24:	3b03      	subs	r3, #3
 8000a26:	e000      	b.n	8000a2a <NVIC_EncodePriority+0x32>
 8000a28:	2300      	movs	r3, #0
 8000a2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a2c:	f04f 32ff 	mov.w	r2, #4294967295
 8000a30:	69bb      	ldr	r3, [r7, #24]
 8000a32:	fa02 f303 	lsl.w	r3, r2, r3
 8000a36:	43da      	mvns	r2, r3
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	401a      	ands	r2, r3
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a40:	f04f 31ff 	mov.w	r1, #4294967295
 8000a44:	697b      	ldr	r3, [r7, #20]
 8000a46:	fa01 f303 	lsl.w	r3, r1, r3
 8000a4a:	43d9      	mvns	r1, r3
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a50:	4313      	orrs	r3, r2
         );
}
 8000a52:	4618      	mov	r0, r3
 8000a54:	3724      	adds	r7, #36	@ 0x24
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr
	...

08000a60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	3b01      	subs	r3, #1
 8000a6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a70:	d301      	bcc.n	8000a76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a72:	2301      	movs	r3, #1
 8000a74:	e00f      	b.n	8000a96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a76:	4a0a      	ldr	r2, [pc, #40]	@ (8000aa0 <SysTick_Config+0x40>)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	3b01      	subs	r3, #1
 8000a7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a7e:	210f      	movs	r1, #15
 8000a80:	f04f 30ff 	mov.w	r0, #4294967295
 8000a84:	f7ff ff8e 	bl	80009a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a88:	4b05      	ldr	r3, [pc, #20]	@ (8000aa0 <SysTick_Config+0x40>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a8e:	4b04      	ldr	r3, [pc, #16]	@ (8000aa0 <SysTick_Config+0x40>)
 8000a90:	2207      	movs	r2, #7
 8000a92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a94:	2300      	movs	r3, #0
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	3708      	adds	r7, #8
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	e000e010 	.word	0xe000e010

08000aa4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000aac:	6878      	ldr	r0, [r7, #4]
 8000aae:	f7ff ff47 	bl	8000940 <__NVIC_SetPriorityGrouping>
}
 8000ab2:	bf00      	nop
 8000ab4:	3708      	adds	r7, #8
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bd80      	pop	{r7, pc}

08000aba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000aba:	b580      	push	{r7, lr}
 8000abc:	b086      	sub	sp, #24
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	60b9      	str	r1, [r7, #8]
 8000ac4:	607a      	str	r2, [r7, #4]
 8000ac6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ac8:	f7ff ff5e 	bl	8000988 <__NVIC_GetPriorityGrouping>
 8000acc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ace:	687a      	ldr	r2, [r7, #4]
 8000ad0:	68b9      	ldr	r1, [r7, #8]
 8000ad2:	6978      	ldr	r0, [r7, #20]
 8000ad4:	f7ff ff90 	bl	80009f8 <NVIC_EncodePriority>
 8000ad8:	4602      	mov	r2, r0
 8000ada:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ade:	4611      	mov	r1, r2
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	f7ff ff5f 	bl	80009a4 <__NVIC_SetPriority>
}
 8000ae6:	bf00      	nop
 8000ae8:	3718      	adds	r7, #24
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}

08000aee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000aee:	b580      	push	{r7, lr}
 8000af0:	b082      	sub	sp, #8
 8000af2:	af00      	add	r7, sp, #0
 8000af4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000af6:	6878      	ldr	r0, [r7, #4]
 8000af8:	f7ff ffb2 	bl	8000a60 <SysTick_Config>
 8000afc:	4603      	mov	r3, r0
}
 8000afe:	4618      	mov	r0, r3
 8000b00:	3708      	adds	r7, #8
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
	...

08000b08 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000b0c:	f3bf 8f5f 	dmb	sy
}
 8000b10:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000b12:	4b07      	ldr	r3, [pc, #28]	@ (8000b30 <HAL_MPU_Disable+0x28>)
 8000b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b16:	4a06      	ldr	r2, [pc, #24]	@ (8000b30 <HAL_MPU_Disable+0x28>)
 8000b18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b1c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000b1e:	4b05      	ldr	r3, [pc, #20]	@ (8000b34 <HAL_MPU_Disable+0x2c>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	605a      	str	r2, [r3, #4]
}
 8000b24:	bf00      	nop
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	e000ed00 	.word	0xe000ed00
 8000b34:	e000ed90 	.word	0xe000ed90

08000b38 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	b083      	sub	sp, #12
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000b40:	4a0b      	ldr	r2, [pc, #44]	@ (8000b70 <HAL_MPU_Enable+0x38>)
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	f043 0301 	orr.w	r3, r3, #1
 8000b48:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000b4a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b74 <HAL_MPU_Enable+0x3c>)
 8000b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b4e:	4a09      	ldr	r2, [pc, #36]	@ (8000b74 <HAL_MPU_Enable+0x3c>)
 8000b50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b54:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000b56:	f3bf 8f4f 	dsb	sy
}
 8000b5a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000b5c:	f3bf 8f6f 	isb	sy
}
 8000b60:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000b62:	bf00      	nop
 8000b64:	370c      	adds	r7, #12
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	e000ed90 	.word	0xe000ed90
 8000b74:	e000ed00 	.word	0xe000ed00

08000b78 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	785a      	ldrb	r2, [r3, #1]
 8000b84:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf4 <HAL_MPU_ConfigRegion+0x7c>)
 8000b86:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000b88:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf4 <HAL_MPU_ConfigRegion+0x7c>)
 8000b8a:	691b      	ldr	r3, [r3, #16]
 8000b8c:	4a19      	ldr	r2, [pc, #100]	@ (8000bf4 <HAL_MPU_ConfigRegion+0x7c>)
 8000b8e:	f023 0301 	bic.w	r3, r3, #1
 8000b92:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000b94:	4a17      	ldr	r2, [pc, #92]	@ (8000bf4 <HAL_MPU_ConfigRegion+0x7c>)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	685b      	ldr	r3, [r3, #4]
 8000b9a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	7b1b      	ldrb	r3, [r3, #12]
 8000ba0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	7adb      	ldrb	r3, [r3, #11]
 8000ba6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000ba8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	7a9b      	ldrb	r3, [r3, #10]
 8000bae:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000bb0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	7b5b      	ldrb	r3, [r3, #13]
 8000bb6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000bb8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	7b9b      	ldrb	r3, [r3, #14]
 8000bbe:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000bc0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	7bdb      	ldrb	r3, [r3, #15]
 8000bc6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000bc8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	7a5b      	ldrb	r3, [r3, #9]
 8000bce:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000bd0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	7a1b      	ldrb	r3, [r3, #8]
 8000bd6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000bd8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000bda:	687a      	ldr	r2, [r7, #4]
 8000bdc:	7812      	ldrb	r2, [r2, #0]
 8000bde:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000be0:	4a04      	ldr	r2, [pc, #16]	@ (8000bf4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000be2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000be4:	6113      	str	r3, [r2, #16]
}
 8000be6:	bf00      	nop
 8000be8:	370c      	adds	r7, #12
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	e000ed90 	.word	0xe000ed90

08000bf8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b089      	sub	sp, #36	@ 0x24
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000c02:	2300      	movs	r3, #0
 8000c04:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000c06:	4b89      	ldr	r3, [pc, #548]	@ (8000e2c <HAL_GPIO_Init+0x234>)
 8000c08:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000c0a:	e194      	b.n	8000f36 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000c0c:	683b      	ldr	r3, [r7, #0]
 8000c0e:	681a      	ldr	r2, [r3, #0]
 8000c10:	2101      	movs	r1, #1
 8000c12:	69fb      	ldr	r3, [r7, #28]
 8000c14:	fa01 f303 	lsl.w	r3, r1, r3
 8000c18:	4013      	ands	r3, r2
 8000c1a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8000c1c:	693b      	ldr	r3, [r7, #16]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	f000 8186 	beq.w	8000f30 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	f003 0303 	and.w	r3, r3, #3
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d005      	beq.n	8000c3c <HAL_GPIO_Init+0x44>
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	f003 0303 	and.w	r3, r3, #3
 8000c38:	2b02      	cmp	r3, #2
 8000c3a:	d130      	bne.n	8000c9e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	689b      	ldr	r3, [r3, #8]
 8000c40:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000c42:	69fb      	ldr	r3, [r7, #28]
 8000c44:	005b      	lsls	r3, r3, #1
 8000c46:	2203      	movs	r2, #3
 8000c48:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4c:	43db      	mvns	r3, r3
 8000c4e:	69ba      	ldr	r2, [r7, #24]
 8000c50:	4013      	ands	r3, r2
 8000c52:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	68da      	ldr	r2, [r3, #12]
 8000c58:	69fb      	ldr	r3, [r7, #28]
 8000c5a:	005b      	lsls	r3, r3, #1
 8000c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c60:	69ba      	ldr	r2, [r7, #24]
 8000c62:	4313      	orrs	r3, r2
 8000c64:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	69ba      	ldr	r2, [r7, #24]
 8000c6a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c72:	2201      	movs	r2, #1
 8000c74:	69fb      	ldr	r3, [r7, #28]
 8000c76:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7a:	43db      	mvns	r3, r3
 8000c7c:	69ba      	ldr	r2, [r7, #24]
 8000c7e:	4013      	ands	r3, r2
 8000c80:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	091b      	lsrs	r3, r3, #4
 8000c88:	f003 0201 	and.w	r2, r3, #1
 8000c8c:	69fb      	ldr	r3, [r7, #28]
 8000c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c92:	69ba      	ldr	r2, [r7, #24]
 8000c94:	4313      	orrs	r3, r2
 8000c96:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	69ba      	ldr	r2, [r7, #24]
 8000c9c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c9e:	683b      	ldr	r3, [r7, #0]
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	f003 0303 	and.w	r3, r3, #3
 8000ca6:	2b03      	cmp	r3, #3
 8000ca8:	d017      	beq.n	8000cda <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	68db      	ldr	r3, [r3, #12]
 8000cae:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000cb0:	69fb      	ldr	r3, [r7, #28]
 8000cb2:	005b      	lsls	r3, r3, #1
 8000cb4:	2203      	movs	r2, #3
 8000cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cba:	43db      	mvns	r3, r3
 8000cbc:	69ba      	ldr	r2, [r7, #24]
 8000cbe:	4013      	ands	r3, r2
 8000cc0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	689a      	ldr	r2, [r3, #8]
 8000cc6:	69fb      	ldr	r3, [r7, #28]
 8000cc8:	005b      	lsls	r3, r3, #1
 8000cca:	fa02 f303 	lsl.w	r3, r2, r3
 8000cce:	69ba      	ldr	r2, [r7, #24]
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	69ba      	ldr	r2, [r7, #24]
 8000cd8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	f003 0303 	and.w	r3, r3, #3
 8000ce2:	2b02      	cmp	r3, #2
 8000ce4:	d123      	bne.n	8000d2e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ce6:	69fb      	ldr	r3, [r7, #28]
 8000ce8:	08da      	lsrs	r2, r3, #3
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	3208      	adds	r2, #8
 8000cee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000cf4:	69fb      	ldr	r3, [r7, #28]
 8000cf6:	f003 0307 	and.w	r3, r3, #7
 8000cfa:	009b      	lsls	r3, r3, #2
 8000cfc:	220f      	movs	r2, #15
 8000cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000d02:	43db      	mvns	r3, r3
 8000d04:	69ba      	ldr	r2, [r7, #24]
 8000d06:	4013      	ands	r3, r2
 8000d08:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	691a      	ldr	r2, [r3, #16]
 8000d0e:	69fb      	ldr	r3, [r7, #28]
 8000d10:	f003 0307 	and.w	r3, r3, #7
 8000d14:	009b      	lsls	r3, r3, #2
 8000d16:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1a:	69ba      	ldr	r2, [r7, #24]
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000d20:	69fb      	ldr	r3, [r7, #28]
 8000d22:	08da      	lsrs	r2, r3, #3
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	3208      	adds	r2, #8
 8000d28:	69b9      	ldr	r1, [r7, #24]
 8000d2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000d34:	69fb      	ldr	r3, [r7, #28]
 8000d36:	005b      	lsls	r3, r3, #1
 8000d38:	2203      	movs	r2, #3
 8000d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d3e:	43db      	mvns	r3, r3
 8000d40:	69ba      	ldr	r2, [r7, #24]
 8000d42:	4013      	ands	r3, r2
 8000d44:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	685b      	ldr	r3, [r3, #4]
 8000d4a:	f003 0203 	and.w	r2, r3, #3
 8000d4e:	69fb      	ldr	r3, [r7, #28]
 8000d50:	005b      	lsls	r3, r3, #1
 8000d52:	fa02 f303 	lsl.w	r3, r2, r3
 8000d56:	69ba      	ldr	r2, [r7, #24]
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	69ba      	ldr	r2, [r7, #24]
 8000d60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	685b      	ldr	r3, [r3, #4]
 8000d66:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	f000 80e0 	beq.w	8000f30 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d70:	4b2f      	ldr	r3, [pc, #188]	@ (8000e30 <HAL_GPIO_Init+0x238>)
 8000d72:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d76:	4a2e      	ldr	r2, [pc, #184]	@ (8000e30 <HAL_GPIO_Init+0x238>)
 8000d78:	f043 0302 	orr.w	r3, r3, #2
 8000d7c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000d80:	4b2b      	ldr	r3, [pc, #172]	@ (8000e30 <HAL_GPIO_Init+0x238>)
 8000d82:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d86:	f003 0302 	and.w	r3, r3, #2
 8000d8a:	60fb      	str	r3, [r7, #12]
 8000d8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d8e:	4a29      	ldr	r2, [pc, #164]	@ (8000e34 <HAL_GPIO_Init+0x23c>)
 8000d90:	69fb      	ldr	r3, [r7, #28]
 8000d92:	089b      	lsrs	r3, r3, #2
 8000d94:	3302      	adds	r3, #2
 8000d96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000d9c:	69fb      	ldr	r3, [r7, #28]
 8000d9e:	f003 0303 	and.w	r3, r3, #3
 8000da2:	009b      	lsls	r3, r3, #2
 8000da4:	220f      	movs	r2, #15
 8000da6:	fa02 f303 	lsl.w	r3, r2, r3
 8000daa:	43db      	mvns	r3, r3
 8000dac:	69ba      	ldr	r2, [r7, #24]
 8000dae:	4013      	ands	r3, r2
 8000db0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4a20      	ldr	r2, [pc, #128]	@ (8000e38 <HAL_GPIO_Init+0x240>)
 8000db6:	4293      	cmp	r3, r2
 8000db8:	d052      	beq.n	8000e60 <HAL_GPIO_Init+0x268>
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4a1f      	ldr	r2, [pc, #124]	@ (8000e3c <HAL_GPIO_Init+0x244>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d031      	beq.n	8000e26 <HAL_GPIO_Init+0x22e>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	4a1e      	ldr	r2, [pc, #120]	@ (8000e40 <HAL_GPIO_Init+0x248>)
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	d02b      	beq.n	8000e22 <HAL_GPIO_Init+0x22a>
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	4a1d      	ldr	r2, [pc, #116]	@ (8000e44 <HAL_GPIO_Init+0x24c>)
 8000dce:	4293      	cmp	r3, r2
 8000dd0:	d025      	beq.n	8000e1e <HAL_GPIO_Init+0x226>
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	4a1c      	ldr	r2, [pc, #112]	@ (8000e48 <HAL_GPIO_Init+0x250>)
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d01f      	beq.n	8000e1a <HAL_GPIO_Init+0x222>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	4a1b      	ldr	r2, [pc, #108]	@ (8000e4c <HAL_GPIO_Init+0x254>)
 8000dde:	4293      	cmp	r3, r2
 8000de0:	d019      	beq.n	8000e16 <HAL_GPIO_Init+0x21e>
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	4a1a      	ldr	r2, [pc, #104]	@ (8000e50 <HAL_GPIO_Init+0x258>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d013      	beq.n	8000e12 <HAL_GPIO_Init+0x21a>
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	4a19      	ldr	r2, [pc, #100]	@ (8000e54 <HAL_GPIO_Init+0x25c>)
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d00d      	beq.n	8000e0e <HAL_GPIO_Init+0x216>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	4a18      	ldr	r2, [pc, #96]	@ (8000e58 <HAL_GPIO_Init+0x260>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d007      	beq.n	8000e0a <HAL_GPIO_Init+0x212>
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	4a17      	ldr	r2, [pc, #92]	@ (8000e5c <HAL_GPIO_Init+0x264>)
 8000dfe:	4293      	cmp	r3, r2
 8000e00:	d101      	bne.n	8000e06 <HAL_GPIO_Init+0x20e>
 8000e02:	2309      	movs	r3, #9
 8000e04:	e02d      	b.n	8000e62 <HAL_GPIO_Init+0x26a>
 8000e06:	230a      	movs	r3, #10
 8000e08:	e02b      	b.n	8000e62 <HAL_GPIO_Init+0x26a>
 8000e0a:	2308      	movs	r3, #8
 8000e0c:	e029      	b.n	8000e62 <HAL_GPIO_Init+0x26a>
 8000e0e:	2307      	movs	r3, #7
 8000e10:	e027      	b.n	8000e62 <HAL_GPIO_Init+0x26a>
 8000e12:	2306      	movs	r3, #6
 8000e14:	e025      	b.n	8000e62 <HAL_GPIO_Init+0x26a>
 8000e16:	2305      	movs	r3, #5
 8000e18:	e023      	b.n	8000e62 <HAL_GPIO_Init+0x26a>
 8000e1a:	2304      	movs	r3, #4
 8000e1c:	e021      	b.n	8000e62 <HAL_GPIO_Init+0x26a>
 8000e1e:	2303      	movs	r3, #3
 8000e20:	e01f      	b.n	8000e62 <HAL_GPIO_Init+0x26a>
 8000e22:	2302      	movs	r3, #2
 8000e24:	e01d      	b.n	8000e62 <HAL_GPIO_Init+0x26a>
 8000e26:	2301      	movs	r3, #1
 8000e28:	e01b      	b.n	8000e62 <HAL_GPIO_Init+0x26a>
 8000e2a:	bf00      	nop
 8000e2c:	58000080 	.word	0x58000080
 8000e30:	58024400 	.word	0x58024400
 8000e34:	58000400 	.word	0x58000400
 8000e38:	58020000 	.word	0x58020000
 8000e3c:	58020400 	.word	0x58020400
 8000e40:	58020800 	.word	0x58020800
 8000e44:	58020c00 	.word	0x58020c00
 8000e48:	58021000 	.word	0x58021000
 8000e4c:	58021400 	.word	0x58021400
 8000e50:	58021800 	.word	0x58021800
 8000e54:	58021c00 	.word	0x58021c00
 8000e58:	58022000 	.word	0x58022000
 8000e5c:	58022400 	.word	0x58022400
 8000e60:	2300      	movs	r3, #0
 8000e62:	69fa      	ldr	r2, [r7, #28]
 8000e64:	f002 0203 	and.w	r2, r2, #3
 8000e68:	0092      	lsls	r2, r2, #2
 8000e6a:	4093      	lsls	r3, r2
 8000e6c:	69ba      	ldr	r2, [r7, #24]
 8000e6e:	4313      	orrs	r3, r2
 8000e70:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e72:	4938      	ldr	r1, [pc, #224]	@ (8000f54 <HAL_GPIO_Init+0x35c>)
 8000e74:	69fb      	ldr	r3, [r7, #28]
 8000e76:	089b      	lsrs	r3, r3, #2
 8000e78:	3302      	adds	r3, #2
 8000e7a:	69ba      	ldr	r2, [r7, #24]
 8000e7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000e80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000e88:	693b      	ldr	r3, [r7, #16]
 8000e8a:	43db      	mvns	r3, r3
 8000e8c:	69ba      	ldr	r2, [r7, #24]
 8000e8e:	4013      	ands	r3, r2
 8000e90:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	685b      	ldr	r3, [r3, #4]
 8000e96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d003      	beq.n	8000ea6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8000e9e:	69ba      	ldr	r2, [r7, #24]
 8000ea0:	693b      	ldr	r3, [r7, #16]
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8000ea6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000eaa:	69bb      	ldr	r3, [r7, #24]
 8000eac:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8000eae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000eb6:	693b      	ldr	r3, [r7, #16]
 8000eb8:	43db      	mvns	r3, r3
 8000eba:	69ba      	ldr	r2, [r7, #24]
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d003      	beq.n	8000ed4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000ecc:	69ba      	ldr	r2, [r7, #24]
 8000ece:	693b      	ldr	r3, [r7, #16]
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8000ed4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8000ed8:	69bb      	ldr	r3, [r7, #24]
 8000eda:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8000edc:	697b      	ldr	r3, [r7, #20]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	43db      	mvns	r3, r3
 8000ee6:	69ba      	ldr	r2, [r7, #24]
 8000ee8:	4013      	ands	r3, r2
 8000eea:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000eec:	683b      	ldr	r3, [r7, #0]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d003      	beq.n	8000f00 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8000ef8:	69ba      	ldr	r2, [r7, #24]
 8000efa:	693b      	ldr	r3, [r7, #16]
 8000efc:	4313      	orrs	r3, r2
 8000efe:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	69ba      	ldr	r2, [r7, #24]
 8000f04:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8000f0c:	693b      	ldr	r3, [r7, #16]
 8000f0e:	43db      	mvns	r3, r3
 8000f10:	69ba      	ldr	r2, [r7, #24]
 8000f12:	4013      	ands	r3, r2
 8000f14:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d003      	beq.n	8000f2a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8000f22:	69ba      	ldr	r2, [r7, #24]
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	4313      	orrs	r3, r2
 8000f28:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8000f2a:	697b      	ldr	r3, [r7, #20]
 8000f2c:	69ba      	ldr	r2, [r7, #24]
 8000f2e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	3301      	adds	r3, #1
 8000f34:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	681a      	ldr	r2, [r3, #0]
 8000f3a:	69fb      	ldr	r3, [r7, #28]
 8000f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	f47f ae63 	bne.w	8000c0c <HAL_GPIO_Init+0x14>
  }
}
 8000f46:	bf00      	nop
 8000f48:	bf00      	nop
 8000f4a:	3724      	adds	r7, #36	@ 0x24
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr
 8000f54:	58000400 	.word	0x58000400

08000f58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	460b      	mov	r3, r1
 8000f62:	807b      	strh	r3, [r7, #2]
 8000f64:	4613      	mov	r3, r2
 8000f66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f68:	787b      	ldrb	r3, [r7, #1]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d003      	beq.n	8000f76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000f6e:	887a      	ldrh	r2, [r7, #2]
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8000f74:	e003      	b.n	8000f7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000f76:	887b      	ldrh	r3, [r7, #2]
 8000f78:	041a      	lsls	r2, r3, #16
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	619a      	str	r2, [r3, #24]
}
 8000f7e:	bf00      	nop
 8000f80:	370c      	adds	r7, #12
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr

08000f8a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f8a:	b480      	push	{r7}
 8000f8c:	b085      	sub	sp, #20
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	6078      	str	r0, [r7, #4]
 8000f92:	460b      	mov	r3, r1
 8000f94:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	695b      	ldr	r3, [r3, #20]
 8000f9a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f9c:	887a      	ldrh	r2, [r7, #2]
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	041a      	lsls	r2, r3, #16
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	43d9      	mvns	r1, r3
 8000fa8:	887b      	ldrh	r3, [r7, #2]
 8000faa:	400b      	ands	r3, r1
 8000fac:	431a      	orrs	r2, r3
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	619a      	str	r2, [r3, #24]
}
 8000fb2:	bf00      	nop
 8000fb4:	3714      	adds	r7, #20
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
	...

08000fc0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8000fc8:	4b29      	ldr	r3, [pc, #164]	@ (8001070 <HAL_PWREx_ConfigSupply+0xb0>)
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	f003 0307 	and.w	r3, r3, #7
 8000fd0:	2b06      	cmp	r3, #6
 8000fd2:	d00a      	beq.n	8000fea <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8000fd4:	4b26      	ldr	r3, [pc, #152]	@ (8001070 <HAL_PWREx_ConfigSupply+0xb0>)
 8000fd6:	68db      	ldr	r3, [r3, #12]
 8000fd8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000fdc:	687a      	ldr	r2, [r7, #4]
 8000fde:	429a      	cmp	r2, r3
 8000fe0:	d001      	beq.n	8000fe6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e040      	b.n	8001068 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	e03e      	b.n	8001068 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8000fea:	4b21      	ldr	r3, [pc, #132]	@ (8001070 <HAL_PWREx_ConfigSupply+0xb0>)
 8000fec:	68db      	ldr	r3, [r3, #12]
 8000fee:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8000ff2:	491f      	ldr	r1, [pc, #124]	@ (8001070 <HAL_PWREx_ConfigSupply+0xb0>)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8000ffa:	f7ff fc89 	bl	8000910 <HAL_GetTick>
 8000ffe:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001000:	e009      	b.n	8001016 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001002:	f7ff fc85 	bl	8000910 <HAL_GetTick>
 8001006:	4602      	mov	r2, r0
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	1ad3      	subs	r3, r2, r3
 800100c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001010:	d901      	bls.n	8001016 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001012:	2301      	movs	r3, #1
 8001014:	e028      	b.n	8001068 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001016:	4b16      	ldr	r3, [pc, #88]	@ (8001070 <HAL_PWREx_ConfigSupply+0xb0>)
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800101e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001022:	d1ee      	bne.n	8001002 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2b1e      	cmp	r3, #30
 8001028:	d008      	beq.n	800103c <HAL_PWREx_ConfigSupply+0x7c>
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2b2e      	cmp	r3, #46	@ 0x2e
 800102e:	d005      	beq.n	800103c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2b1d      	cmp	r3, #29
 8001034:	d002      	beq.n	800103c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2b2d      	cmp	r3, #45	@ 0x2d
 800103a:	d114      	bne.n	8001066 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800103c:	f7ff fc68 	bl	8000910 <HAL_GetTick>
 8001040:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001042:	e009      	b.n	8001058 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001044:	f7ff fc64 	bl	8000910 <HAL_GetTick>
 8001048:	4602      	mov	r2, r0
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	1ad3      	subs	r3, r2, r3
 800104e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001052:	d901      	bls.n	8001058 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8001054:	2301      	movs	r3, #1
 8001056:	e007      	b.n	8001068 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8001058:	4b05      	ldr	r3, [pc, #20]	@ (8001070 <HAL_PWREx_ConfigSupply+0xb0>)
 800105a:	68db      	ldr	r3, [r3, #12]
 800105c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001060:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001064:	d1ee      	bne.n	8001044 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001066:	2300      	movs	r3, #0
}
 8001068:	4618      	mov	r0, r3
 800106a:	3710      	adds	r7, #16
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	58024800 	.word	0x58024800

08001074 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b08c      	sub	sp, #48	@ 0x30
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d102      	bne.n	8001088 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	f000 bc48 	b.w	8001918 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	f003 0301 	and.w	r3, r3, #1
 8001090:	2b00      	cmp	r3, #0
 8001092:	f000 8088 	beq.w	80011a6 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001096:	4b99      	ldr	r3, [pc, #612]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 8001098:	691b      	ldr	r3, [r3, #16]
 800109a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800109e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80010a0:	4b96      	ldr	r3, [pc, #600]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 80010a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80010a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010a8:	2b10      	cmp	r3, #16
 80010aa:	d007      	beq.n	80010bc <HAL_RCC_OscConfig+0x48>
 80010ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80010ae:	2b18      	cmp	r3, #24
 80010b0:	d111      	bne.n	80010d6 <HAL_RCC_OscConfig+0x62>
 80010b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010b4:	f003 0303 	and.w	r3, r3, #3
 80010b8:	2b02      	cmp	r3, #2
 80010ba:	d10c      	bne.n	80010d6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010bc:	4b8f      	ldr	r3, [pc, #572]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d06d      	beq.n	80011a4 <HAL_RCC_OscConfig+0x130>
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d169      	bne.n	80011a4 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80010d0:	2301      	movs	r3, #1
 80010d2:	f000 bc21 	b.w	8001918 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	685b      	ldr	r3, [r3, #4]
 80010da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80010de:	d106      	bne.n	80010ee <HAL_RCC_OscConfig+0x7a>
 80010e0:	4b86      	ldr	r3, [pc, #536]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a85      	ldr	r2, [pc, #532]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 80010e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80010ea:	6013      	str	r3, [r2, #0]
 80010ec:	e02e      	b.n	800114c <HAL_RCC_OscConfig+0xd8>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d10c      	bne.n	8001110 <HAL_RCC_OscConfig+0x9c>
 80010f6:	4b81      	ldr	r3, [pc, #516]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a80      	ldr	r2, [pc, #512]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 80010fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001100:	6013      	str	r3, [r2, #0]
 8001102:	4b7e      	ldr	r3, [pc, #504]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4a7d      	ldr	r2, [pc, #500]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 8001108:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800110c:	6013      	str	r3, [r2, #0]
 800110e:	e01d      	b.n	800114c <HAL_RCC_OscConfig+0xd8>
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001118:	d10c      	bne.n	8001134 <HAL_RCC_OscConfig+0xc0>
 800111a:	4b78      	ldr	r3, [pc, #480]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4a77      	ldr	r2, [pc, #476]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 8001120:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001124:	6013      	str	r3, [r2, #0]
 8001126:	4b75      	ldr	r3, [pc, #468]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a74      	ldr	r2, [pc, #464]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 800112c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001130:	6013      	str	r3, [r2, #0]
 8001132:	e00b      	b.n	800114c <HAL_RCC_OscConfig+0xd8>
 8001134:	4b71      	ldr	r3, [pc, #452]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a70      	ldr	r2, [pc, #448]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 800113a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800113e:	6013      	str	r3, [r2, #0]
 8001140:	4b6e      	ldr	r3, [pc, #440]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a6d      	ldr	r2, [pc, #436]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 8001146:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800114a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d013      	beq.n	800117c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001154:	f7ff fbdc 	bl	8000910 <HAL_GetTick>
 8001158:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800115a:	e008      	b.n	800116e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800115c:	f7ff fbd8 	bl	8000910 <HAL_GetTick>
 8001160:	4602      	mov	r2, r0
 8001162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	2b64      	cmp	r3, #100	@ 0x64
 8001168:	d901      	bls.n	800116e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800116a:	2303      	movs	r3, #3
 800116c:	e3d4      	b.n	8001918 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800116e:	4b63      	ldr	r3, [pc, #396]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001176:	2b00      	cmp	r3, #0
 8001178:	d0f0      	beq.n	800115c <HAL_RCC_OscConfig+0xe8>
 800117a:	e014      	b.n	80011a6 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800117c:	f7ff fbc8 	bl	8000910 <HAL_GetTick>
 8001180:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001182:	e008      	b.n	8001196 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001184:	f7ff fbc4 	bl	8000910 <HAL_GetTick>
 8001188:	4602      	mov	r2, r0
 800118a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800118c:	1ad3      	subs	r3, r2, r3
 800118e:	2b64      	cmp	r3, #100	@ 0x64
 8001190:	d901      	bls.n	8001196 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001192:	2303      	movs	r3, #3
 8001194:	e3c0      	b.n	8001918 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001196:	4b59      	ldr	r3, [pc, #356]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d1f0      	bne.n	8001184 <HAL_RCC_OscConfig+0x110>
 80011a2:	e000      	b.n	80011a6 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f003 0302 	and.w	r3, r3, #2
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	f000 80ca 	beq.w	8001348 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011b4:	4b51      	ldr	r3, [pc, #324]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 80011b6:	691b      	ldr	r3, [r3, #16]
 80011b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80011bc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80011be:	4b4f      	ldr	r3, [pc, #316]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 80011c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011c2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80011c4:	6a3b      	ldr	r3, [r7, #32]
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d007      	beq.n	80011da <HAL_RCC_OscConfig+0x166>
 80011ca:	6a3b      	ldr	r3, [r7, #32]
 80011cc:	2b18      	cmp	r3, #24
 80011ce:	d156      	bne.n	800127e <HAL_RCC_OscConfig+0x20a>
 80011d0:	69fb      	ldr	r3, [r7, #28]
 80011d2:	f003 0303 	and.w	r3, r3, #3
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d151      	bne.n	800127e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80011da:	4b48      	ldr	r3, [pc, #288]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f003 0304 	and.w	r3, r3, #4
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d005      	beq.n	80011f2 <HAL_RCC_OscConfig+0x17e>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	68db      	ldr	r3, [r3, #12]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d101      	bne.n	80011f2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80011ee:	2301      	movs	r3, #1
 80011f0:	e392      	b.n	8001918 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80011f2:	4b42      	ldr	r3, [pc, #264]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f023 0219 	bic.w	r2, r3, #25
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	68db      	ldr	r3, [r3, #12]
 80011fe:	493f      	ldr	r1, [pc, #252]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 8001200:	4313      	orrs	r3, r2
 8001202:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001204:	f7ff fb84 	bl	8000910 <HAL_GetTick>
 8001208:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800120a:	e008      	b.n	800121e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800120c:	f7ff fb80 	bl	8000910 <HAL_GetTick>
 8001210:	4602      	mov	r2, r0
 8001212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001214:	1ad3      	subs	r3, r2, r3
 8001216:	2b02      	cmp	r3, #2
 8001218:	d901      	bls.n	800121e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800121a:	2303      	movs	r3, #3
 800121c:	e37c      	b.n	8001918 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800121e:	4b37      	ldr	r3, [pc, #220]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f003 0304 	and.w	r3, r3, #4
 8001226:	2b00      	cmp	r3, #0
 8001228:	d0f0      	beq.n	800120c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800122a:	f7ff fb7d 	bl	8000928 <HAL_GetREVID>
 800122e:	4603      	mov	r3, r0
 8001230:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001234:	4293      	cmp	r3, r2
 8001236:	d817      	bhi.n	8001268 <HAL_RCC_OscConfig+0x1f4>
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	691b      	ldr	r3, [r3, #16]
 800123c:	2b40      	cmp	r3, #64	@ 0x40
 800123e:	d108      	bne.n	8001252 <HAL_RCC_OscConfig+0x1de>
 8001240:	4b2e      	ldr	r3, [pc, #184]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001248:	4a2c      	ldr	r2, [pc, #176]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 800124a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800124e:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001250:	e07a      	b.n	8001348 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001252:	4b2a      	ldr	r3, [pc, #168]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	691b      	ldr	r3, [r3, #16]
 800125e:	031b      	lsls	r3, r3, #12
 8001260:	4926      	ldr	r1, [pc, #152]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 8001262:	4313      	orrs	r3, r2
 8001264:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001266:	e06f      	b.n	8001348 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001268:	4b24      	ldr	r3, [pc, #144]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	691b      	ldr	r3, [r3, #16]
 8001274:	061b      	lsls	r3, r3, #24
 8001276:	4921      	ldr	r1, [pc, #132]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 8001278:	4313      	orrs	r3, r2
 800127a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800127c:	e064      	b.n	8001348 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	68db      	ldr	r3, [r3, #12]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d047      	beq.n	8001316 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001286:	4b1d      	ldr	r3, [pc, #116]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f023 0219 	bic.w	r2, r3, #25
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	68db      	ldr	r3, [r3, #12]
 8001292:	491a      	ldr	r1, [pc, #104]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 8001294:	4313      	orrs	r3, r2
 8001296:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001298:	f7ff fb3a 	bl	8000910 <HAL_GetTick>
 800129c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800129e:	e008      	b.n	80012b2 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012a0:	f7ff fb36 	bl	8000910 <HAL_GetTick>
 80012a4:	4602      	mov	r2, r0
 80012a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012a8:	1ad3      	subs	r3, r2, r3
 80012aa:	2b02      	cmp	r3, #2
 80012ac:	d901      	bls.n	80012b2 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80012ae:	2303      	movs	r3, #3
 80012b0:	e332      	b.n	8001918 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80012b2:	4b12      	ldr	r3, [pc, #72]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f003 0304 	and.w	r3, r3, #4
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d0f0      	beq.n	80012a0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012be:	f7ff fb33 	bl	8000928 <HAL_GetREVID>
 80012c2:	4603      	mov	r3, r0
 80012c4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d819      	bhi.n	8001300 <HAL_RCC_OscConfig+0x28c>
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	691b      	ldr	r3, [r3, #16]
 80012d0:	2b40      	cmp	r3, #64	@ 0x40
 80012d2:	d108      	bne.n	80012e6 <HAL_RCC_OscConfig+0x272>
 80012d4:	4b09      	ldr	r3, [pc, #36]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80012dc:	4a07      	ldr	r2, [pc, #28]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 80012de:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012e2:	6053      	str	r3, [r2, #4]
 80012e4:	e030      	b.n	8001348 <HAL_RCC_OscConfig+0x2d4>
 80012e6:	4b05      	ldr	r3, [pc, #20]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 80012e8:	685b      	ldr	r3, [r3, #4]
 80012ea:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	691b      	ldr	r3, [r3, #16]
 80012f2:	031b      	lsls	r3, r3, #12
 80012f4:	4901      	ldr	r1, [pc, #4]	@ (80012fc <HAL_RCC_OscConfig+0x288>)
 80012f6:	4313      	orrs	r3, r2
 80012f8:	604b      	str	r3, [r1, #4]
 80012fa:	e025      	b.n	8001348 <HAL_RCC_OscConfig+0x2d4>
 80012fc:	58024400 	.word	0x58024400
 8001300:	4b9a      	ldr	r3, [pc, #616]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	691b      	ldr	r3, [r3, #16]
 800130c:	061b      	lsls	r3, r3, #24
 800130e:	4997      	ldr	r1, [pc, #604]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 8001310:	4313      	orrs	r3, r2
 8001312:	604b      	str	r3, [r1, #4]
 8001314:	e018      	b.n	8001348 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001316:	4b95      	ldr	r3, [pc, #596]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a94      	ldr	r2, [pc, #592]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 800131c:	f023 0301 	bic.w	r3, r3, #1
 8001320:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001322:	f7ff faf5 	bl	8000910 <HAL_GetTick>
 8001326:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001328:	e008      	b.n	800133c <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800132a:	f7ff faf1 	bl	8000910 <HAL_GetTick>
 800132e:	4602      	mov	r2, r0
 8001330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	2b02      	cmp	r3, #2
 8001336:	d901      	bls.n	800133c <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001338:	2303      	movs	r3, #3
 800133a:	e2ed      	b.n	8001918 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800133c:	4b8b      	ldr	r3, [pc, #556]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f003 0304 	and.w	r3, r3, #4
 8001344:	2b00      	cmp	r3, #0
 8001346:	d1f0      	bne.n	800132a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f003 0310 	and.w	r3, r3, #16
 8001350:	2b00      	cmp	r3, #0
 8001352:	f000 80a9 	beq.w	80014a8 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001356:	4b85      	ldr	r3, [pc, #532]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 8001358:	691b      	ldr	r3, [r3, #16]
 800135a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800135e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001360:	4b82      	ldr	r3, [pc, #520]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 8001362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001364:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001366:	69bb      	ldr	r3, [r7, #24]
 8001368:	2b08      	cmp	r3, #8
 800136a:	d007      	beq.n	800137c <HAL_RCC_OscConfig+0x308>
 800136c:	69bb      	ldr	r3, [r7, #24]
 800136e:	2b18      	cmp	r3, #24
 8001370:	d13a      	bne.n	80013e8 <HAL_RCC_OscConfig+0x374>
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	f003 0303 	and.w	r3, r3, #3
 8001378:	2b01      	cmp	r3, #1
 800137a:	d135      	bne.n	80013e8 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800137c:	4b7b      	ldr	r3, [pc, #492]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001384:	2b00      	cmp	r3, #0
 8001386:	d005      	beq.n	8001394 <HAL_RCC_OscConfig+0x320>
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	69db      	ldr	r3, [r3, #28]
 800138c:	2b80      	cmp	r3, #128	@ 0x80
 800138e:	d001      	beq.n	8001394 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001390:	2301      	movs	r3, #1
 8001392:	e2c1      	b.n	8001918 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001394:	f7ff fac8 	bl	8000928 <HAL_GetREVID>
 8001398:	4603      	mov	r3, r0
 800139a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800139e:	4293      	cmp	r3, r2
 80013a0:	d817      	bhi.n	80013d2 <HAL_RCC_OscConfig+0x35e>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6a1b      	ldr	r3, [r3, #32]
 80013a6:	2b20      	cmp	r3, #32
 80013a8:	d108      	bne.n	80013bc <HAL_RCC_OscConfig+0x348>
 80013aa:	4b70      	ldr	r3, [pc, #448]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80013b2:	4a6e      	ldr	r2, [pc, #440]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 80013b4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80013b8:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80013ba:	e075      	b.n	80014a8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80013bc:	4b6b      	ldr	r3, [pc, #428]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6a1b      	ldr	r3, [r3, #32]
 80013c8:	069b      	lsls	r3, r3, #26
 80013ca:	4968      	ldr	r1, [pc, #416]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 80013cc:	4313      	orrs	r3, r2
 80013ce:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80013d0:	e06a      	b.n	80014a8 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80013d2:	4b66      	ldr	r3, [pc, #408]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 80013d4:	68db      	ldr	r3, [r3, #12]
 80013d6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6a1b      	ldr	r3, [r3, #32]
 80013de:	061b      	lsls	r3, r3, #24
 80013e0:	4962      	ldr	r1, [pc, #392]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 80013e2:	4313      	orrs	r3, r2
 80013e4:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80013e6:	e05f      	b.n	80014a8 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	69db      	ldr	r3, [r3, #28]
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d042      	beq.n	8001476 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80013f0:	4b5e      	ldr	r3, [pc, #376]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a5d      	ldr	r2, [pc, #372]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 80013f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013fc:	f7ff fa88 	bl	8000910 <HAL_GetTick>
 8001400:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001402:	e008      	b.n	8001416 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001404:	f7ff fa84 	bl	8000910 <HAL_GetTick>
 8001408:	4602      	mov	r2, r0
 800140a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	2b02      	cmp	r3, #2
 8001410:	d901      	bls.n	8001416 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001412:	2303      	movs	r3, #3
 8001414:	e280      	b.n	8001918 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001416:	4b55      	ldr	r3, [pc, #340]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800141e:	2b00      	cmp	r3, #0
 8001420:	d0f0      	beq.n	8001404 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001422:	f7ff fa81 	bl	8000928 <HAL_GetREVID>
 8001426:	4603      	mov	r3, r0
 8001428:	f241 0203 	movw	r2, #4099	@ 0x1003
 800142c:	4293      	cmp	r3, r2
 800142e:	d817      	bhi.n	8001460 <HAL_RCC_OscConfig+0x3ec>
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6a1b      	ldr	r3, [r3, #32]
 8001434:	2b20      	cmp	r3, #32
 8001436:	d108      	bne.n	800144a <HAL_RCC_OscConfig+0x3d6>
 8001438:	4b4c      	ldr	r3, [pc, #304]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001440:	4a4a      	ldr	r2, [pc, #296]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 8001442:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001446:	6053      	str	r3, [r2, #4]
 8001448:	e02e      	b.n	80014a8 <HAL_RCC_OscConfig+0x434>
 800144a:	4b48      	ldr	r3, [pc, #288]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6a1b      	ldr	r3, [r3, #32]
 8001456:	069b      	lsls	r3, r3, #26
 8001458:	4944      	ldr	r1, [pc, #272]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 800145a:	4313      	orrs	r3, r2
 800145c:	604b      	str	r3, [r1, #4]
 800145e:	e023      	b.n	80014a8 <HAL_RCC_OscConfig+0x434>
 8001460:	4b42      	ldr	r3, [pc, #264]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 8001462:	68db      	ldr	r3, [r3, #12]
 8001464:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6a1b      	ldr	r3, [r3, #32]
 800146c:	061b      	lsls	r3, r3, #24
 800146e:	493f      	ldr	r1, [pc, #252]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 8001470:	4313      	orrs	r3, r2
 8001472:	60cb      	str	r3, [r1, #12]
 8001474:	e018      	b.n	80014a8 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001476:	4b3d      	ldr	r3, [pc, #244]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a3c      	ldr	r2, [pc, #240]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 800147c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001480:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001482:	f7ff fa45 	bl	8000910 <HAL_GetTick>
 8001486:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001488:	e008      	b.n	800149c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800148a:	f7ff fa41 	bl	8000910 <HAL_GetTick>
 800148e:	4602      	mov	r2, r0
 8001490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001492:	1ad3      	subs	r3, r2, r3
 8001494:	2b02      	cmp	r3, #2
 8001496:	d901      	bls.n	800149c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001498:	2303      	movs	r3, #3
 800149a:	e23d      	b.n	8001918 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800149c:	4b33      	ldr	r3, [pc, #204]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d1f0      	bne.n	800148a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f003 0308 	and.w	r3, r3, #8
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d036      	beq.n	8001522 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	695b      	ldr	r3, [r3, #20]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d019      	beq.n	80014f0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014bc:	4b2b      	ldr	r3, [pc, #172]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 80014be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014c0:	4a2a      	ldr	r2, [pc, #168]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 80014c2:	f043 0301 	orr.w	r3, r3, #1
 80014c6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014c8:	f7ff fa22 	bl	8000910 <HAL_GetTick>
 80014cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80014ce:	e008      	b.n	80014e2 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014d0:	f7ff fa1e 	bl	8000910 <HAL_GetTick>
 80014d4:	4602      	mov	r2, r0
 80014d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014d8:	1ad3      	subs	r3, r2, r3
 80014da:	2b02      	cmp	r3, #2
 80014dc:	d901      	bls.n	80014e2 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80014de:	2303      	movs	r3, #3
 80014e0:	e21a      	b.n	8001918 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80014e2:	4b22      	ldr	r3, [pc, #136]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 80014e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014e6:	f003 0302 	and.w	r3, r3, #2
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d0f0      	beq.n	80014d0 <HAL_RCC_OscConfig+0x45c>
 80014ee:	e018      	b.n	8001522 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014f0:	4b1e      	ldr	r3, [pc, #120]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 80014f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014f4:	4a1d      	ldr	r2, [pc, #116]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 80014f6:	f023 0301 	bic.w	r3, r3, #1
 80014fa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014fc:	f7ff fa08 	bl	8000910 <HAL_GetTick>
 8001500:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001502:	e008      	b.n	8001516 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001504:	f7ff fa04 	bl	8000910 <HAL_GetTick>
 8001508:	4602      	mov	r2, r0
 800150a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	2b02      	cmp	r3, #2
 8001510:	d901      	bls.n	8001516 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001512:	2303      	movs	r3, #3
 8001514:	e200      	b.n	8001918 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001516:	4b15      	ldr	r3, [pc, #84]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 8001518:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800151a:	f003 0302 	and.w	r3, r3, #2
 800151e:	2b00      	cmp	r3, #0
 8001520:	d1f0      	bne.n	8001504 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f003 0320 	and.w	r3, r3, #32
 800152a:	2b00      	cmp	r3, #0
 800152c:	d039      	beq.n	80015a2 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	699b      	ldr	r3, [r3, #24]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d01c      	beq.n	8001570 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001536:	4b0d      	ldr	r3, [pc, #52]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4a0c      	ldr	r2, [pc, #48]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 800153c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001540:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001542:	f7ff f9e5 	bl	8000910 <HAL_GetTick>
 8001546:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001548:	e008      	b.n	800155c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800154a:	f7ff f9e1 	bl	8000910 <HAL_GetTick>
 800154e:	4602      	mov	r2, r0
 8001550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001552:	1ad3      	subs	r3, r2, r3
 8001554:	2b02      	cmp	r3, #2
 8001556:	d901      	bls.n	800155c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001558:	2303      	movs	r3, #3
 800155a:	e1dd      	b.n	8001918 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800155c:	4b03      	ldr	r3, [pc, #12]	@ (800156c <HAL_RCC_OscConfig+0x4f8>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001564:	2b00      	cmp	r3, #0
 8001566:	d0f0      	beq.n	800154a <HAL_RCC_OscConfig+0x4d6>
 8001568:	e01b      	b.n	80015a2 <HAL_RCC_OscConfig+0x52e>
 800156a:	bf00      	nop
 800156c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001570:	4b9b      	ldr	r3, [pc, #620]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	4a9a      	ldr	r2, [pc, #616]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 8001576:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800157a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800157c:	f7ff f9c8 	bl	8000910 <HAL_GetTick>
 8001580:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001582:	e008      	b.n	8001596 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001584:	f7ff f9c4 	bl	8000910 <HAL_GetTick>
 8001588:	4602      	mov	r2, r0
 800158a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	2b02      	cmp	r3, #2
 8001590:	d901      	bls.n	8001596 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	e1c0      	b.n	8001918 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001596:	4b92      	ldr	r3, [pc, #584]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d1f0      	bne.n	8001584 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f003 0304 	and.w	r3, r3, #4
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	f000 8081 	beq.w	80016b2 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80015b0:	4b8c      	ldr	r3, [pc, #560]	@ (80017e4 <HAL_RCC_OscConfig+0x770>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a8b      	ldr	r2, [pc, #556]	@ (80017e4 <HAL_RCC_OscConfig+0x770>)
 80015b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015ba:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80015bc:	f7ff f9a8 	bl	8000910 <HAL_GetTick>
 80015c0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80015c2:	e008      	b.n	80015d6 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015c4:	f7ff f9a4 	bl	8000910 <HAL_GetTick>
 80015c8:	4602      	mov	r2, r0
 80015ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015cc:	1ad3      	subs	r3, r2, r3
 80015ce:	2b64      	cmp	r3, #100	@ 0x64
 80015d0:	d901      	bls.n	80015d6 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80015d2:	2303      	movs	r3, #3
 80015d4:	e1a0      	b.n	8001918 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80015d6:	4b83      	ldr	r3, [pc, #524]	@ (80017e4 <HAL_RCC_OscConfig+0x770>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d0f0      	beq.n	80015c4 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	2b01      	cmp	r3, #1
 80015e8:	d106      	bne.n	80015f8 <HAL_RCC_OscConfig+0x584>
 80015ea:	4b7d      	ldr	r3, [pc, #500]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 80015ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015ee:	4a7c      	ldr	r2, [pc, #496]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 80015f0:	f043 0301 	orr.w	r3, r3, #1
 80015f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80015f6:	e02d      	b.n	8001654 <HAL_RCC_OscConfig+0x5e0>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d10c      	bne.n	800161a <HAL_RCC_OscConfig+0x5a6>
 8001600:	4b77      	ldr	r3, [pc, #476]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 8001602:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001604:	4a76      	ldr	r2, [pc, #472]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 8001606:	f023 0301 	bic.w	r3, r3, #1
 800160a:	6713      	str	r3, [r2, #112]	@ 0x70
 800160c:	4b74      	ldr	r3, [pc, #464]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 800160e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001610:	4a73      	ldr	r2, [pc, #460]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 8001612:	f023 0304 	bic.w	r3, r3, #4
 8001616:	6713      	str	r3, [r2, #112]	@ 0x70
 8001618:	e01c      	b.n	8001654 <HAL_RCC_OscConfig+0x5e0>
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	689b      	ldr	r3, [r3, #8]
 800161e:	2b05      	cmp	r3, #5
 8001620:	d10c      	bne.n	800163c <HAL_RCC_OscConfig+0x5c8>
 8001622:	4b6f      	ldr	r3, [pc, #444]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 8001624:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001626:	4a6e      	ldr	r2, [pc, #440]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 8001628:	f043 0304 	orr.w	r3, r3, #4
 800162c:	6713      	str	r3, [r2, #112]	@ 0x70
 800162e:	4b6c      	ldr	r3, [pc, #432]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 8001630:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001632:	4a6b      	ldr	r2, [pc, #428]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 8001634:	f043 0301 	orr.w	r3, r3, #1
 8001638:	6713      	str	r3, [r2, #112]	@ 0x70
 800163a:	e00b      	b.n	8001654 <HAL_RCC_OscConfig+0x5e0>
 800163c:	4b68      	ldr	r3, [pc, #416]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 800163e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001640:	4a67      	ldr	r2, [pc, #412]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 8001642:	f023 0301 	bic.w	r3, r3, #1
 8001646:	6713      	str	r3, [r2, #112]	@ 0x70
 8001648:	4b65      	ldr	r3, [pc, #404]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 800164a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800164c:	4a64      	ldr	r2, [pc, #400]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 800164e:	f023 0304 	bic.w	r3, r3, #4
 8001652:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d015      	beq.n	8001688 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800165c:	f7ff f958 	bl	8000910 <HAL_GetTick>
 8001660:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001662:	e00a      	b.n	800167a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001664:	f7ff f954 	bl	8000910 <HAL_GetTick>
 8001668:	4602      	mov	r2, r0
 800166a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001672:	4293      	cmp	r3, r2
 8001674:	d901      	bls.n	800167a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001676:	2303      	movs	r3, #3
 8001678:	e14e      	b.n	8001918 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800167a:	4b59      	ldr	r3, [pc, #356]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 800167c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800167e:	f003 0302 	and.w	r3, r3, #2
 8001682:	2b00      	cmp	r3, #0
 8001684:	d0ee      	beq.n	8001664 <HAL_RCC_OscConfig+0x5f0>
 8001686:	e014      	b.n	80016b2 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001688:	f7ff f942 	bl	8000910 <HAL_GetTick>
 800168c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800168e:	e00a      	b.n	80016a6 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001690:	f7ff f93e 	bl	8000910 <HAL_GetTick>
 8001694:	4602      	mov	r2, r0
 8001696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800169e:	4293      	cmp	r3, r2
 80016a0:	d901      	bls.n	80016a6 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80016a2:	2303      	movs	r3, #3
 80016a4:	e138      	b.n	8001918 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80016a6:	4b4e      	ldr	r3, [pc, #312]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 80016a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016aa:	f003 0302 	and.w	r3, r3, #2
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d1ee      	bne.n	8001690 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	f000 812d 	beq.w	8001916 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80016bc:	4b48      	ldr	r3, [pc, #288]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 80016be:	691b      	ldr	r3, [r3, #16]
 80016c0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80016c4:	2b18      	cmp	r3, #24
 80016c6:	f000 80bd 	beq.w	8001844 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016ce:	2b02      	cmp	r3, #2
 80016d0:	f040 809e 	bne.w	8001810 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016d4:	4b42      	ldr	r3, [pc, #264]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a41      	ldr	r2, [pc, #260]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 80016da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80016de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016e0:	f7ff f916 	bl	8000910 <HAL_GetTick>
 80016e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80016e6:	e008      	b.n	80016fa <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016e8:	f7ff f912 	bl	8000910 <HAL_GetTick>
 80016ec:	4602      	mov	r2, r0
 80016ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	2b02      	cmp	r3, #2
 80016f4:	d901      	bls.n	80016fa <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80016f6:	2303      	movs	r3, #3
 80016f8:	e10e      	b.n	8001918 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80016fa:	4b39      	ldr	r3, [pc, #228]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d1f0      	bne.n	80016e8 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001706:	4b36      	ldr	r3, [pc, #216]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 8001708:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800170a:	4b37      	ldr	r3, [pc, #220]	@ (80017e8 <HAL_RCC_OscConfig+0x774>)
 800170c:	4013      	ands	r3, r2
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001712:	687a      	ldr	r2, [r7, #4]
 8001714:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001716:	0112      	lsls	r2, r2, #4
 8001718:	430a      	orrs	r2, r1
 800171a:	4931      	ldr	r1, [pc, #196]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 800171c:	4313      	orrs	r3, r2
 800171e:	628b      	str	r3, [r1, #40]	@ 0x28
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001724:	3b01      	subs	r3, #1
 8001726:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800172e:	3b01      	subs	r3, #1
 8001730:	025b      	lsls	r3, r3, #9
 8001732:	b29b      	uxth	r3, r3
 8001734:	431a      	orrs	r2, r3
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800173a:	3b01      	subs	r3, #1
 800173c:	041b      	lsls	r3, r3, #16
 800173e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001742:	431a      	orrs	r2, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001748:	3b01      	subs	r3, #1
 800174a:	061b      	lsls	r3, r3, #24
 800174c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001750:	4923      	ldr	r1, [pc, #140]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 8001752:	4313      	orrs	r3, r2
 8001754:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001756:	4b22      	ldr	r3, [pc, #136]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 8001758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800175a:	4a21      	ldr	r2, [pc, #132]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 800175c:	f023 0301 	bic.w	r3, r3, #1
 8001760:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001762:	4b1f      	ldr	r3, [pc, #124]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 8001764:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001766:	4b21      	ldr	r3, [pc, #132]	@ (80017ec <HAL_RCC_OscConfig+0x778>)
 8001768:	4013      	ands	r3, r2
 800176a:	687a      	ldr	r2, [r7, #4]
 800176c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800176e:	00d2      	lsls	r2, r2, #3
 8001770:	491b      	ldr	r1, [pc, #108]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 8001772:	4313      	orrs	r3, r2
 8001774:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001776:	4b1a      	ldr	r3, [pc, #104]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 8001778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800177a:	f023 020c 	bic.w	r2, r3, #12
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001782:	4917      	ldr	r1, [pc, #92]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 8001784:	4313      	orrs	r3, r2
 8001786:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001788:	4b15      	ldr	r3, [pc, #84]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 800178a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800178c:	f023 0202 	bic.w	r2, r3, #2
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001794:	4912      	ldr	r1, [pc, #72]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 8001796:	4313      	orrs	r3, r2
 8001798:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800179a:	4b11      	ldr	r3, [pc, #68]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 800179c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800179e:	4a10      	ldr	r2, [pc, #64]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 80017a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80017a6:	4b0e      	ldr	r3, [pc, #56]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 80017a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017aa:	4a0d      	ldr	r2, [pc, #52]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 80017ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80017b2:	4b0b      	ldr	r3, [pc, #44]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 80017b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017b6:	4a0a      	ldr	r2, [pc, #40]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 80017b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80017be:	4b08      	ldr	r3, [pc, #32]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 80017c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017c2:	4a07      	ldr	r2, [pc, #28]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 80017c4:	f043 0301 	orr.w	r3, r3, #1
 80017c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017ca:	4b05      	ldr	r3, [pc, #20]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a04      	ldr	r2, [pc, #16]	@ (80017e0 <HAL_RCC_OscConfig+0x76c>)
 80017d0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80017d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017d6:	f7ff f89b 	bl	8000910 <HAL_GetTick>
 80017da:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80017dc:	e011      	b.n	8001802 <HAL_RCC_OscConfig+0x78e>
 80017de:	bf00      	nop
 80017e0:	58024400 	.word	0x58024400
 80017e4:	58024800 	.word	0x58024800
 80017e8:	fffffc0c 	.word	0xfffffc0c
 80017ec:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017f0:	f7ff f88e 	bl	8000910 <HAL_GetTick>
 80017f4:	4602      	mov	r2, r0
 80017f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	d901      	bls.n	8001802 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80017fe:	2303      	movs	r3, #3
 8001800:	e08a      	b.n	8001918 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001802:	4b47      	ldr	r3, [pc, #284]	@ (8001920 <HAL_RCC_OscConfig+0x8ac>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800180a:	2b00      	cmp	r3, #0
 800180c:	d0f0      	beq.n	80017f0 <HAL_RCC_OscConfig+0x77c>
 800180e:	e082      	b.n	8001916 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001810:	4b43      	ldr	r3, [pc, #268]	@ (8001920 <HAL_RCC_OscConfig+0x8ac>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a42      	ldr	r2, [pc, #264]	@ (8001920 <HAL_RCC_OscConfig+0x8ac>)
 8001816:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800181a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800181c:	f7ff f878 	bl	8000910 <HAL_GetTick>
 8001820:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001822:	e008      	b.n	8001836 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001824:	f7ff f874 	bl	8000910 <HAL_GetTick>
 8001828:	4602      	mov	r2, r0
 800182a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	2b02      	cmp	r3, #2
 8001830:	d901      	bls.n	8001836 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001832:	2303      	movs	r3, #3
 8001834:	e070      	b.n	8001918 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001836:	4b3a      	ldr	r3, [pc, #232]	@ (8001920 <HAL_RCC_OscConfig+0x8ac>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d1f0      	bne.n	8001824 <HAL_RCC_OscConfig+0x7b0>
 8001842:	e068      	b.n	8001916 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001844:	4b36      	ldr	r3, [pc, #216]	@ (8001920 <HAL_RCC_OscConfig+0x8ac>)
 8001846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001848:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800184a:	4b35      	ldr	r3, [pc, #212]	@ (8001920 <HAL_RCC_OscConfig+0x8ac>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800184e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001854:	2b01      	cmp	r3, #1
 8001856:	d031      	beq.n	80018bc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	f003 0203 	and.w	r2, r3, #3
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001862:	429a      	cmp	r2, r3
 8001864:	d12a      	bne.n	80018bc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001866:	693b      	ldr	r3, [r7, #16]
 8001868:	091b      	lsrs	r3, r3, #4
 800186a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001872:	429a      	cmp	r2, r3
 8001874:	d122      	bne.n	80018bc <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001880:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001882:	429a      	cmp	r2, r3
 8001884:	d11a      	bne.n	80018bc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	0a5b      	lsrs	r3, r3, #9
 800188a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001892:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001894:	429a      	cmp	r2, r3
 8001896:	d111      	bne.n	80018bc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	0c1b      	lsrs	r3, r3, #16
 800189c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80018a4:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80018a6:	429a      	cmp	r2, r3
 80018a8:	d108      	bne.n	80018bc <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	0e1b      	lsrs	r3, r3, #24
 80018ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80018b6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d001      	beq.n	80018c0 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
 80018be:	e02b      	b.n	8001918 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80018c0:	4b17      	ldr	r3, [pc, #92]	@ (8001920 <HAL_RCC_OscConfig+0x8ac>)
 80018c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018c4:	08db      	lsrs	r3, r3, #3
 80018c6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80018ca:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80018d0:	693a      	ldr	r2, [r7, #16]
 80018d2:	429a      	cmp	r2, r3
 80018d4:	d01f      	beq.n	8001916 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80018d6:	4b12      	ldr	r3, [pc, #72]	@ (8001920 <HAL_RCC_OscConfig+0x8ac>)
 80018d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018da:	4a11      	ldr	r2, [pc, #68]	@ (8001920 <HAL_RCC_OscConfig+0x8ac>)
 80018dc:	f023 0301 	bic.w	r3, r3, #1
 80018e0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80018e2:	f7ff f815 	bl	8000910 <HAL_GetTick>
 80018e6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80018e8:	bf00      	nop
 80018ea:	f7ff f811 	bl	8000910 <HAL_GetTick>
 80018ee:	4602      	mov	r2, r0
 80018f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d0f9      	beq.n	80018ea <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80018f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001920 <HAL_RCC_OscConfig+0x8ac>)
 80018f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80018fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001924 <HAL_RCC_OscConfig+0x8b0>)
 80018fc:	4013      	ands	r3, r2
 80018fe:	687a      	ldr	r2, [r7, #4]
 8001900:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001902:	00d2      	lsls	r2, r2, #3
 8001904:	4906      	ldr	r1, [pc, #24]	@ (8001920 <HAL_RCC_OscConfig+0x8ac>)
 8001906:	4313      	orrs	r3, r2
 8001908:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800190a:	4b05      	ldr	r3, [pc, #20]	@ (8001920 <HAL_RCC_OscConfig+0x8ac>)
 800190c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800190e:	4a04      	ldr	r2, [pc, #16]	@ (8001920 <HAL_RCC_OscConfig+0x8ac>)
 8001910:	f043 0301 	orr.w	r3, r3, #1
 8001914:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8001916:	2300      	movs	r3, #0
}
 8001918:	4618      	mov	r0, r3
 800191a:	3730      	adds	r7, #48	@ 0x30
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	58024400 	.word	0x58024400
 8001924:	ffff0007 	.word	0xffff0007

08001928 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b086      	sub	sp, #24
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d101      	bne.n	800193c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e19c      	b.n	8001c76 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800193c:	4b8a      	ldr	r3, [pc, #552]	@ (8001b68 <HAL_RCC_ClockConfig+0x240>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 030f 	and.w	r3, r3, #15
 8001944:	683a      	ldr	r2, [r7, #0]
 8001946:	429a      	cmp	r2, r3
 8001948:	d910      	bls.n	800196c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800194a:	4b87      	ldr	r3, [pc, #540]	@ (8001b68 <HAL_RCC_ClockConfig+0x240>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f023 020f 	bic.w	r2, r3, #15
 8001952:	4985      	ldr	r1, [pc, #532]	@ (8001b68 <HAL_RCC_ClockConfig+0x240>)
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	4313      	orrs	r3, r2
 8001958:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800195a:	4b83      	ldr	r3, [pc, #524]	@ (8001b68 <HAL_RCC_ClockConfig+0x240>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f003 030f 	and.w	r3, r3, #15
 8001962:	683a      	ldr	r2, [r7, #0]
 8001964:	429a      	cmp	r2, r3
 8001966:	d001      	beq.n	800196c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001968:	2301      	movs	r3, #1
 800196a:	e184      	b.n	8001c76 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	f003 0304 	and.w	r3, r3, #4
 8001974:	2b00      	cmp	r3, #0
 8001976:	d010      	beq.n	800199a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	691a      	ldr	r2, [r3, #16]
 800197c:	4b7b      	ldr	r3, [pc, #492]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 800197e:	699b      	ldr	r3, [r3, #24]
 8001980:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001984:	429a      	cmp	r2, r3
 8001986:	d908      	bls.n	800199a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001988:	4b78      	ldr	r3, [pc, #480]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 800198a:	699b      	ldr	r3, [r3, #24]
 800198c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	691b      	ldr	r3, [r3, #16]
 8001994:	4975      	ldr	r1, [pc, #468]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 8001996:	4313      	orrs	r3, r2
 8001998:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 0308 	and.w	r3, r3, #8
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d010      	beq.n	80019c8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	695a      	ldr	r2, [r3, #20]
 80019aa:	4b70      	ldr	r3, [pc, #448]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 80019ac:	69db      	ldr	r3, [r3, #28]
 80019ae:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d908      	bls.n	80019c8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80019b6:	4b6d      	ldr	r3, [pc, #436]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 80019b8:	69db      	ldr	r3, [r3, #28]
 80019ba:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	695b      	ldr	r3, [r3, #20]
 80019c2:	496a      	ldr	r1, [pc, #424]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 80019c4:	4313      	orrs	r3, r2
 80019c6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f003 0310 	and.w	r3, r3, #16
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d010      	beq.n	80019f6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	699a      	ldr	r2, [r3, #24]
 80019d8:	4b64      	ldr	r3, [pc, #400]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 80019da:	69db      	ldr	r3, [r3, #28]
 80019dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80019e0:	429a      	cmp	r2, r3
 80019e2:	d908      	bls.n	80019f6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80019e4:	4b61      	ldr	r3, [pc, #388]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 80019e6:	69db      	ldr	r3, [r3, #28]
 80019e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	699b      	ldr	r3, [r3, #24]
 80019f0:	495e      	ldr	r1, [pc, #376]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 80019f2:	4313      	orrs	r3, r2
 80019f4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 0320 	and.w	r3, r3, #32
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d010      	beq.n	8001a24 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	69da      	ldr	r2, [r3, #28]
 8001a06:	4b59      	ldr	r3, [pc, #356]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 8001a08:	6a1b      	ldr	r3, [r3, #32]
 8001a0a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001a0e:	429a      	cmp	r2, r3
 8001a10:	d908      	bls.n	8001a24 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001a12:	4b56      	ldr	r3, [pc, #344]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 8001a14:	6a1b      	ldr	r3, [r3, #32]
 8001a16:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	69db      	ldr	r3, [r3, #28]
 8001a1e:	4953      	ldr	r1, [pc, #332]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 8001a20:	4313      	orrs	r3, r2
 8001a22:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 0302 	and.w	r3, r3, #2
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d010      	beq.n	8001a52 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	68da      	ldr	r2, [r3, #12]
 8001a34:	4b4d      	ldr	r3, [pc, #308]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 8001a36:	699b      	ldr	r3, [r3, #24]
 8001a38:	f003 030f 	and.w	r3, r3, #15
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	d908      	bls.n	8001a52 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a40:	4b4a      	ldr	r3, [pc, #296]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 8001a42:	699b      	ldr	r3, [r3, #24]
 8001a44:	f023 020f 	bic.w	r2, r3, #15
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	4947      	ldr	r1, [pc, #284]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 8001a4e:	4313      	orrs	r3, r2
 8001a50:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0301 	and.w	r3, r3, #1
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d055      	beq.n	8001b0a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001a5e:	4b43      	ldr	r3, [pc, #268]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 8001a60:	699b      	ldr	r3, [r3, #24]
 8001a62:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	4940      	ldr	r1, [pc, #256]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	d107      	bne.n	8001a88 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001a78:	4b3c      	ldr	r3, [pc, #240]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d121      	bne.n	8001ac8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e0f6      	b.n	8001c76 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	2b03      	cmp	r3, #3
 8001a8e:	d107      	bne.n	8001aa0 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001a90:	4b36      	ldr	r3, [pc, #216]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d115      	bne.n	8001ac8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e0ea      	b.n	8001c76 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d107      	bne.n	8001ab8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001aa8:	4b30      	ldr	r3, [pc, #192]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d109      	bne.n	8001ac8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e0de      	b.n	8001c76 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001ab8:	4b2c      	ldr	r3, [pc, #176]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 0304 	and.w	r3, r3, #4
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d101      	bne.n	8001ac8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	e0d6      	b.n	8001c76 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001ac8:	4b28      	ldr	r3, [pc, #160]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 8001aca:	691b      	ldr	r3, [r3, #16]
 8001acc:	f023 0207 	bic.w	r2, r3, #7
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	4925      	ldr	r1, [pc, #148]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001ada:	f7fe ff19 	bl	8000910 <HAL_GetTick>
 8001ade:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ae0:	e00a      	b.n	8001af8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ae2:	f7fe ff15 	bl	8000910 <HAL_GetTick>
 8001ae6:	4602      	mov	r2, r0
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	1ad3      	subs	r3, r2, r3
 8001aec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001af0:	4293      	cmp	r3, r2
 8001af2:	d901      	bls.n	8001af8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8001af4:	2303      	movs	r3, #3
 8001af6:	e0be      	b.n	8001c76 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001af8:	4b1c      	ldr	r3, [pc, #112]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 8001afa:	691b      	ldr	r3, [r3, #16]
 8001afc:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	00db      	lsls	r3, r3, #3
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d1eb      	bne.n	8001ae2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f003 0302 	and.w	r3, r3, #2
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d010      	beq.n	8001b38 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	68da      	ldr	r2, [r3, #12]
 8001b1a:	4b14      	ldr	r3, [pc, #80]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 8001b1c:	699b      	ldr	r3, [r3, #24]
 8001b1e:	f003 030f 	and.w	r3, r3, #15
 8001b22:	429a      	cmp	r2, r3
 8001b24:	d208      	bcs.n	8001b38 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b26:	4b11      	ldr	r3, [pc, #68]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 8001b28:	699b      	ldr	r3, [r3, #24]
 8001b2a:	f023 020f 	bic.w	r2, r3, #15
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	68db      	ldr	r3, [r3, #12]
 8001b32:	490e      	ldr	r1, [pc, #56]	@ (8001b6c <HAL_RCC_ClockConfig+0x244>)
 8001b34:	4313      	orrs	r3, r2
 8001b36:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001b38:	4b0b      	ldr	r3, [pc, #44]	@ (8001b68 <HAL_RCC_ClockConfig+0x240>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f003 030f 	and.w	r3, r3, #15
 8001b40:	683a      	ldr	r2, [r7, #0]
 8001b42:	429a      	cmp	r2, r3
 8001b44:	d214      	bcs.n	8001b70 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b46:	4b08      	ldr	r3, [pc, #32]	@ (8001b68 <HAL_RCC_ClockConfig+0x240>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f023 020f 	bic.w	r2, r3, #15
 8001b4e:	4906      	ldr	r1, [pc, #24]	@ (8001b68 <HAL_RCC_ClockConfig+0x240>)
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	4313      	orrs	r3, r2
 8001b54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b56:	4b04      	ldr	r3, [pc, #16]	@ (8001b68 <HAL_RCC_ClockConfig+0x240>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 030f 	and.w	r3, r3, #15
 8001b5e:	683a      	ldr	r2, [r7, #0]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	d005      	beq.n	8001b70 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	e086      	b.n	8001c76 <HAL_RCC_ClockConfig+0x34e>
 8001b68:	52002000 	.word	0x52002000
 8001b6c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 0304 	and.w	r3, r3, #4
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d010      	beq.n	8001b9e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	691a      	ldr	r2, [r3, #16]
 8001b80:	4b3f      	ldr	r3, [pc, #252]	@ (8001c80 <HAL_RCC_ClockConfig+0x358>)
 8001b82:	699b      	ldr	r3, [r3, #24]
 8001b84:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	d208      	bcs.n	8001b9e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001b8c:	4b3c      	ldr	r3, [pc, #240]	@ (8001c80 <HAL_RCC_ClockConfig+0x358>)
 8001b8e:	699b      	ldr	r3, [r3, #24]
 8001b90:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	691b      	ldr	r3, [r3, #16]
 8001b98:	4939      	ldr	r1, [pc, #228]	@ (8001c80 <HAL_RCC_ClockConfig+0x358>)
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0308 	and.w	r3, r3, #8
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d010      	beq.n	8001bcc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	695a      	ldr	r2, [r3, #20]
 8001bae:	4b34      	ldr	r3, [pc, #208]	@ (8001c80 <HAL_RCC_ClockConfig+0x358>)
 8001bb0:	69db      	ldr	r3, [r3, #28]
 8001bb2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001bb6:	429a      	cmp	r2, r3
 8001bb8:	d208      	bcs.n	8001bcc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001bba:	4b31      	ldr	r3, [pc, #196]	@ (8001c80 <HAL_RCC_ClockConfig+0x358>)
 8001bbc:	69db      	ldr	r3, [r3, #28]
 8001bbe:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	695b      	ldr	r3, [r3, #20]
 8001bc6:	492e      	ldr	r1, [pc, #184]	@ (8001c80 <HAL_RCC_ClockConfig+0x358>)
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 0310 	and.w	r3, r3, #16
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d010      	beq.n	8001bfa <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	699a      	ldr	r2, [r3, #24]
 8001bdc:	4b28      	ldr	r3, [pc, #160]	@ (8001c80 <HAL_RCC_ClockConfig+0x358>)
 8001bde:	69db      	ldr	r3, [r3, #28]
 8001be0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d208      	bcs.n	8001bfa <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001be8:	4b25      	ldr	r3, [pc, #148]	@ (8001c80 <HAL_RCC_ClockConfig+0x358>)
 8001bea:	69db      	ldr	r3, [r3, #28]
 8001bec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	699b      	ldr	r3, [r3, #24]
 8001bf4:	4922      	ldr	r1, [pc, #136]	@ (8001c80 <HAL_RCC_ClockConfig+0x358>)
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 0320 	and.w	r3, r3, #32
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d010      	beq.n	8001c28 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	69da      	ldr	r2, [r3, #28]
 8001c0a:	4b1d      	ldr	r3, [pc, #116]	@ (8001c80 <HAL_RCC_ClockConfig+0x358>)
 8001c0c:	6a1b      	ldr	r3, [r3, #32]
 8001c0e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001c12:	429a      	cmp	r2, r3
 8001c14:	d208      	bcs.n	8001c28 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001c16:	4b1a      	ldr	r3, [pc, #104]	@ (8001c80 <HAL_RCC_ClockConfig+0x358>)
 8001c18:	6a1b      	ldr	r3, [r3, #32]
 8001c1a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	69db      	ldr	r3, [r3, #28]
 8001c22:	4917      	ldr	r1, [pc, #92]	@ (8001c80 <HAL_RCC_ClockConfig+0x358>)
 8001c24:	4313      	orrs	r3, r2
 8001c26:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001c28:	f000 f834 	bl	8001c94 <HAL_RCC_GetSysClockFreq>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	4b14      	ldr	r3, [pc, #80]	@ (8001c80 <HAL_RCC_ClockConfig+0x358>)
 8001c30:	699b      	ldr	r3, [r3, #24]
 8001c32:	0a1b      	lsrs	r3, r3, #8
 8001c34:	f003 030f 	and.w	r3, r3, #15
 8001c38:	4912      	ldr	r1, [pc, #72]	@ (8001c84 <HAL_RCC_ClockConfig+0x35c>)
 8001c3a:	5ccb      	ldrb	r3, [r1, r3]
 8001c3c:	f003 031f 	and.w	r3, r3, #31
 8001c40:	fa22 f303 	lsr.w	r3, r2, r3
 8001c44:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001c46:	4b0e      	ldr	r3, [pc, #56]	@ (8001c80 <HAL_RCC_ClockConfig+0x358>)
 8001c48:	699b      	ldr	r3, [r3, #24]
 8001c4a:	f003 030f 	and.w	r3, r3, #15
 8001c4e:	4a0d      	ldr	r2, [pc, #52]	@ (8001c84 <HAL_RCC_ClockConfig+0x35c>)
 8001c50:	5cd3      	ldrb	r3, [r2, r3]
 8001c52:	f003 031f 	and.w	r3, r3, #31
 8001c56:	693a      	ldr	r2, [r7, #16]
 8001c58:	fa22 f303 	lsr.w	r3, r2, r3
 8001c5c:	4a0a      	ldr	r2, [pc, #40]	@ (8001c88 <HAL_RCC_ClockConfig+0x360>)
 8001c5e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001c60:	4a0a      	ldr	r2, [pc, #40]	@ (8001c8c <HAL_RCC_ClockConfig+0x364>)
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8001c66:	4b0a      	ldr	r3, [pc, #40]	@ (8001c90 <HAL_RCC_ClockConfig+0x368>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7fe fe06 	bl	800087c <HAL_InitTick>
 8001c70:	4603      	mov	r3, r0
 8001c72:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8001c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3718      	adds	r7, #24
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	58024400 	.word	0x58024400
 8001c84:	08001ff8 	.word	0x08001ff8
 8001c88:	24000004 	.word	0x24000004
 8001c8c:	24000000 	.word	0x24000000
 8001c90:	24000008 	.word	0x24000008

08001c94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b089      	sub	sp, #36	@ 0x24
 8001c98:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c9a:	4bb3      	ldr	r3, [pc, #716]	@ (8001f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001c9c:	691b      	ldr	r3, [r3, #16]
 8001c9e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001ca2:	2b18      	cmp	r3, #24
 8001ca4:	f200 8155 	bhi.w	8001f52 <HAL_RCC_GetSysClockFreq+0x2be>
 8001ca8:	a201      	add	r2, pc, #4	@ (adr r2, 8001cb0 <HAL_RCC_GetSysClockFreq+0x1c>)
 8001caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cae:	bf00      	nop
 8001cb0:	08001d15 	.word	0x08001d15
 8001cb4:	08001f53 	.word	0x08001f53
 8001cb8:	08001f53 	.word	0x08001f53
 8001cbc:	08001f53 	.word	0x08001f53
 8001cc0:	08001f53 	.word	0x08001f53
 8001cc4:	08001f53 	.word	0x08001f53
 8001cc8:	08001f53 	.word	0x08001f53
 8001ccc:	08001f53 	.word	0x08001f53
 8001cd0:	08001d3b 	.word	0x08001d3b
 8001cd4:	08001f53 	.word	0x08001f53
 8001cd8:	08001f53 	.word	0x08001f53
 8001cdc:	08001f53 	.word	0x08001f53
 8001ce0:	08001f53 	.word	0x08001f53
 8001ce4:	08001f53 	.word	0x08001f53
 8001ce8:	08001f53 	.word	0x08001f53
 8001cec:	08001f53 	.word	0x08001f53
 8001cf0:	08001d41 	.word	0x08001d41
 8001cf4:	08001f53 	.word	0x08001f53
 8001cf8:	08001f53 	.word	0x08001f53
 8001cfc:	08001f53 	.word	0x08001f53
 8001d00:	08001f53 	.word	0x08001f53
 8001d04:	08001f53 	.word	0x08001f53
 8001d08:	08001f53 	.word	0x08001f53
 8001d0c:	08001f53 	.word	0x08001f53
 8001d10:	08001d47 	.word	0x08001d47
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001d14:	4b94      	ldr	r3, [pc, #592]	@ (8001f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f003 0320 	and.w	r3, r3, #32
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d009      	beq.n	8001d34 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8001d20:	4b91      	ldr	r3, [pc, #580]	@ (8001f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	08db      	lsrs	r3, r3, #3
 8001d26:	f003 0303 	and.w	r3, r3, #3
 8001d2a:	4a90      	ldr	r2, [pc, #576]	@ (8001f6c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001d2c:	fa22 f303 	lsr.w	r3, r2, r3
 8001d30:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8001d32:	e111      	b.n	8001f58 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8001d34:	4b8d      	ldr	r3, [pc, #564]	@ (8001f6c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001d36:	61bb      	str	r3, [r7, #24]
      break;
 8001d38:	e10e      	b.n	8001f58 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8001d3a:	4b8d      	ldr	r3, [pc, #564]	@ (8001f70 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001d3c:	61bb      	str	r3, [r7, #24]
      break;
 8001d3e:	e10b      	b.n	8001f58 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8001d40:	4b8c      	ldr	r3, [pc, #560]	@ (8001f74 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8001d42:	61bb      	str	r3, [r7, #24]
      break;
 8001d44:	e108      	b.n	8001f58 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8001d46:	4b88      	ldr	r3, [pc, #544]	@ (8001f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d4a:	f003 0303 	and.w	r3, r3, #3
 8001d4e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8001d50:	4b85      	ldr	r3, [pc, #532]	@ (8001f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d54:	091b      	lsrs	r3, r3, #4
 8001d56:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d5a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8001d5c:	4b82      	ldr	r3, [pc, #520]	@ (8001f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d60:	f003 0301 	and.w	r3, r3, #1
 8001d64:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8001d66:	4b80      	ldr	r3, [pc, #512]	@ (8001f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001d68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d6a:	08db      	lsrs	r3, r3, #3
 8001d6c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001d70:	68fa      	ldr	r2, [r7, #12]
 8001d72:	fb02 f303 	mul.w	r3, r2, r3
 8001d76:	ee07 3a90 	vmov	s15, r3
 8001d7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d7e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	f000 80e1 	beq.w	8001f4c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	2b02      	cmp	r3, #2
 8001d8e:	f000 8083 	beq.w	8001e98 <HAL_RCC_GetSysClockFreq+0x204>
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	2b02      	cmp	r3, #2
 8001d96:	f200 80a1 	bhi.w	8001edc <HAL_RCC_GetSysClockFreq+0x248>
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d003      	beq.n	8001da8 <HAL_RCC_GetSysClockFreq+0x114>
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	2b01      	cmp	r3, #1
 8001da4:	d056      	beq.n	8001e54 <HAL_RCC_GetSysClockFreq+0x1c0>
 8001da6:	e099      	b.n	8001edc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8001da8:	4b6f      	ldr	r3, [pc, #444]	@ (8001f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f003 0320 	and.w	r3, r3, #32
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d02d      	beq.n	8001e10 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8001db4:	4b6c      	ldr	r3, [pc, #432]	@ (8001f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	08db      	lsrs	r3, r3, #3
 8001dba:	f003 0303 	and.w	r3, r3, #3
 8001dbe:	4a6b      	ldr	r2, [pc, #428]	@ (8001f6c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8001dc0:	fa22 f303 	lsr.w	r3, r2, r3
 8001dc4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	ee07 3a90 	vmov	s15, r3
 8001dcc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	ee07 3a90 	vmov	s15, r3
 8001dd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001dda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001dde:	4b62      	ldr	r3, [pc, #392]	@ (8001f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001de6:	ee07 3a90 	vmov	s15, r3
 8001dea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001dee:	ed97 6a02 	vldr	s12, [r7, #8]
 8001df2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8001f78 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001df6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001dfa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001dfe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001e02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001e06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e0a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8001e0e:	e087      	b.n	8001f20 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	ee07 3a90 	vmov	s15, r3
 8001e16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e1a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8001f7c <HAL_RCC_GetSysClockFreq+0x2e8>
 8001e1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e22:	4b51      	ldr	r3, [pc, #324]	@ (8001f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e2a:	ee07 3a90 	vmov	s15, r3
 8001e2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e32:	ed97 6a02 	vldr	s12, [r7, #8]
 8001e36:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8001f78 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001e3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001e3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001e46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001e4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e4e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001e52:	e065      	b.n	8001f20 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001e54:	693b      	ldr	r3, [r7, #16]
 8001e56:	ee07 3a90 	vmov	s15, r3
 8001e5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001e5e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8001f80 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001e62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e66:	4b40      	ldr	r3, [pc, #256]	@ (8001f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e6e:	ee07 3a90 	vmov	s15, r3
 8001e72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001e76:	ed97 6a02 	vldr	s12, [r7, #8]
 8001e7a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8001f78 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001e7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001e82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001e86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001e8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001e8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e92:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001e96:	e043      	b.n	8001f20 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	ee07 3a90 	vmov	s15, r3
 8001e9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ea2:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8001f84 <HAL_RCC_GetSysClockFreq+0x2f0>
 8001ea6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001eaa:	4b2f      	ldr	r3, [pc, #188]	@ (8001f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001eae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001eb2:	ee07 3a90 	vmov	s15, r3
 8001eb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001eba:	ed97 6a02 	vldr	s12, [r7, #8]
 8001ebe:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8001f78 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001ec2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001ec6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001eca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001ece:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001ed2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ed6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001eda:	e021      	b.n	8001f20 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8001edc:	693b      	ldr	r3, [r7, #16]
 8001ede:	ee07 3a90 	vmov	s15, r3
 8001ee2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ee6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8001f80 <HAL_RCC_GetSysClockFreq+0x2ec>
 8001eea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001eee:	4b1e      	ldr	r3, [pc, #120]	@ (8001f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ef2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ef6:	ee07 3a90 	vmov	s15, r3
 8001efa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001efe:	ed97 6a02 	vldr	s12, [r7, #8]
 8001f02:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8001f78 <HAL_RCC_GetSysClockFreq+0x2e4>
 8001f06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001f0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001f0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001f12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001f16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f1a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8001f1e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8001f20:	4b11      	ldr	r3, [pc, #68]	@ (8001f68 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8001f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f24:	0a5b      	lsrs	r3, r3, #9
 8001f26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	ee07 3a90 	vmov	s15, r3
 8001f34:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001f38:	edd7 6a07 	vldr	s13, [r7, #28]
 8001f3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f44:	ee17 3a90 	vmov	r3, s15
 8001f48:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8001f4a:	e005      	b.n	8001f58 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	61bb      	str	r3, [r7, #24]
      break;
 8001f50:	e002      	b.n	8001f58 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8001f52:	4b07      	ldr	r3, [pc, #28]	@ (8001f70 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8001f54:	61bb      	str	r3, [r7, #24]
      break;
 8001f56:	bf00      	nop
  }

  return sysclockfreq;
 8001f58:	69bb      	ldr	r3, [r7, #24]
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3724      	adds	r7, #36	@ 0x24
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f64:	4770      	bx	lr
 8001f66:	bf00      	nop
 8001f68:	58024400 	.word	0x58024400
 8001f6c:	03d09000 	.word	0x03d09000
 8001f70:	003d0900 	.word	0x003d0900
 8001f74:	007a1200 	.word	0x007a1200
 8001f78:	46000000 	.word	0x46000000
 8001f7c:	4c742400 	.word	0x4c742400
 8001f80:	4a742400 	.word	0x4a742400
 8001f84:	4af42400 	.word	0x4af42400

08001f88 <memset>:
 8001f88:	4402      	add	r2, r0
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d100      	bne.n	8001f92 <memset+0xa>
 8001f90:	4770      	bx	lr
 8001f92:	f803 1b01 	strb.w	r1, [r3], #1
 8001f96:	e7f9      	b.n	8001f8c <memset+0x4>

08001f98 <__libc_init_array>:
 8001f98:	b570      	push	{r4, r5, r6, lr}
 8001f9a:	4d0d      	ldr	r5, [pc, #52]	@ (8001fd0 <__libc_init_array+0x38>)
 8001f9c:	4c0d      	ldr	r4, [pc, #52]	@ (8001fd4 <__libc_init_array+0x3c>)
 8001f9e:	1b64      	subs	r4, r4, r5
 8001fa0:	10a4      	asrs	r4, r4, #2
 8001fa2:	2600      	movs	r6, #0
 8001fa4:	42a6      	cmp	r6, r4
 8001fa6:	d109      	bne.n	8001fbc <__libc_init_array+0x24>
 8001fa8:	4d0b      	ldr	r5, [pc, #44]	@ (8001fd8 <__libc_init_array+0x40>)
 8001faa:	4c0c      	ldr	r4, [pc, #48]	@ (8001fdc <__libc_init_array+0x44>)
 8001fac:	f000 f818 	bl	8001fe0 <_init>
 8001fb0:	1b64      	subs	r4, r4, r5
 8001fb2:	10a4      	asrs	r4, r4, #2
 8001fb4:	2600      	movs	r6, #0
 8001fb6:	42a6      	cmp	r6, r4
 8001fb8:	d105      	bne.n	8001fc6 <__libc_init_array+0x2e>
 8001fba:	bd70      	pop	{r4, r5, r6, pc}
 8001fbc:	f855 3b04 	ldr.w	r3, [r5], #4
 8001fc0:	4798      	blx	r3
 8001fc2:	3601      	adds	r6, #1
 8001fc4:	e7ee      	b.n	8001fa4 <__libc_init_array+0xc>
 8001fc6:	f855 3b04 	ldr.w	r3, [r5], #4
 8001fca:	4798      	blx	r3
 8001fcc:	3601      	adds	r6, #1
 8001fce:	e7f2      	b.n	8001fb6 <__libc_init_array+0x1e>
 8001fd0:	08002008 	.word	0x08002008
 8001fd4:	08002008 	.word	0x08002008
 8001fd8:	08002008 	.word	0x08002008
 8001fdc:	0800200c 	.word	0x0800200c

08001fe0 <_init>:
 8001fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fe2:	bf00      	nop
 8001fe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001fe6:	bc08      	pop	{r3}
 8001fe8:	469e      	mov	lr, r3
 8001fea:	4770      	bx	lr

08001fec <_fini>:
 8001fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001fee:	bf00      	nop
 8001ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ff2:	bc08      	pop	{r3}
 8001ff4:	469e      	mov	lr, r3
 8001ff6:	4770      	bx	lr
