// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module activation_accelerator_bf16_fmax_u16 (
        ap_ready,
        a,
        b,
        ap_return,
        ap_rst
);


output   ap_ready;
input  [15:0] a;
input  [15:0] b;
output  [15:0] ap_return;
input   ap_rst;

wire   [0:0] tmp_fu_26_p3;
wire   [15:0] select_ln58_fu_34_p3;
wire   [0:0] tmp_4_fu_48_p3;
wire   [15:0] select_ln59_fu_56_p3;
wire   [15:0] ka_fu_42_p2;
wire   [15:0] kb_fu_64_p2;
wire   [0:0] icmp_ln63_fu_70_p2;

assign ap_ready = 1'b1;

assign ka_fu_42_p2 = (select_ln58_fu_34_p3 ^ a);

assign kb_fu_64_p2 = (select_ln59_fu_56_p3 ^ b);

assign select_ln58_fu_34_p3 = ((tmp_fu_26_p3[0:0] == 1'b1) ? 16'd65535 : 16'd32768);

assign select_ln59_fu_56_p3 = ((tmp_4_fu_48_p3[0:0] == 1'b1) ? 16'd65535 : 16'd32768);

assign tmp_4_fu_48_p3 = b[32'd15];

assign tmp_fu_26_p3 = a[32'd15];

assign ap_return = ((icmp_ln63_fu_70_p2[0:0] == 1'b1) ? b : a);

assign icmp_ln63_fu_70_p2 = ((ka_fu_42_p2 < kb_fu_64_p2) ? 1'b1 : 1'b0);

endmodule //activation_accelerator_bf16_fmax_u16
