0.7
2020.2
Jun 16 2023
19:55:58
Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.sim/sim_1/behav/xsim/glbl.v,1701825938,verilog,,,,glbl,,uvm,,,,,,
Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sim_1/new/DEC_TB.sv,1701916838,systemVerilog,,,,DEC_TB,,uvm,,,,,,
Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sim_1/new/FSM_TB.sv,1701948575,systemVerilog,,,,FSM_TB,,uvm,,,,,,
Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sim_1/new/POS_ACC_TB.sv,1701932644,systemVerilog,,,,POS_ACC_TB,,uvm,,,,,,
Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sim_1/new/PWM_TB.sv,1701940487,systemVerilog,,,,PWM_TB,,uvm,,,,,,
Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/DEC.sv,1702015705,systemVerilog,,Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/FSM_Decoder.sv,,DEC,,uvm,,,,,,
Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/FSM_Decoder.sv,1701825938,systemVerilog,,Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/FSM_IR.sv,,FSM_Decoder,,uvm,,,,,,
Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/FSM_IR.sv,1701825938,systemVerilog,,Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/IR_Test.sv,,FSM_IR,,uvm,,,,,,
Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/IR_Test.sv,1702014671,systemVerilog,,Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/POS_ACC.sv,,IR_Test,,uvm,,,,,,
Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/POS_ACC.sv,1701934258,systemVerilog,,Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/PWM.sv,,POS_ACC,,uvm,,,,,,
Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/PWM.sv,1701940803,systemVerilog,,Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sim_1/new/FSM_TB.sv,,PWM,,uvm,,,,,,
Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/clock_div2_0.vhd,1701936691,vhdl,,,,clk_div2_0,,,,,,,,
Z:/Documents/git/CPE-133-Final-Lab/project_1 2023/project_1.srcs/sources_1/new/clock_div2_1.vhd,1701945006,vhdl,,,,clk_div2_1,,,,,,,,
