\hypertarget{struct_l_p_c___g_i_m_a___t}{}\section{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T Struct Reference}
\label{struct_l_p_c___g_i_m_a___t}\index{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}}


Global Input Multiplexer Array (G\+I\+MA) register block structure.  




{\ttfamily \#include $<$gima\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_i_m_a___t_a3f073838210e08cff5480aaeac1a3ccd}{C\+A\+P0\+\_\+\+IN} \mbox{[}4\mbox{]}\mbox{[}4\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_i_m_a___t_a78c314980deaf0c1a4d3230e3e93c8e0}{C\+T\+I\+N\+\_\+\+IN} \mbox{[}8\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_i_m_a___t_aaa90fff3e142ac96e61de38907f024fa}{A\+D\+C\+H\+S\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+IN}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_i_m_a___t_ae8bceeb6e967f498f51f45ba367027a4}{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+13\+\_\+\+IN}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_i_m_a___t_adc9f1ec94c46bf4a858bbe439e673a8a}{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+14\+\_\+\+IN}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_i_m_a___t_ade191ef1ff718f439189b2cedbc39b69}{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+16\+\_\+\+IN}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_i_m_a___t_ae1014863cc2094360a9fae29bf8470ee}{A\+D\+C\+S\+T\+A\+R\+T0\+\_\+\+IN}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_i_m_a___t_ac21005da6bebbc5e17ff4bc950eb8784}{A\+D\+C\+S\+T\+A\+R\+T1\+\_\+\+IN}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Global Input Multiplexer Array (G\+I\+MA) register block structure. 

Definition at line 47 of file gima\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_l_p_c___g_i_m_a___t_aaa90fff3e142ac96e61de38907f024fa}\label{struct_l_p_c___g_i_m_a___t_aaa90fff3e142ac96e61de38907f024fa}} 
\index{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}!A\+D\+C\+H\+S\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+IN@{A\+D\+C\+H\+S\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+IN}}
\index{A\+D\+C\+H\+S\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+IN@{A\+D\+C\+H\+S\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+IN}!L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}}
\subsubsection{\texorpdfstring{A\+D\+C\+H\+S\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+IN}{ADCHS\_TRIGGER\_IN}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+\+T\+::\+A\+D\+C\+H\+S\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+IN}

A\+D\+C\+HS trigger input multiplexer (G\+I\+MA output 24) 

Definition at line 50 of file gima\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___g_i_m_a___t_ae1014863cc2094360a9fae29bf8470ee}\label{struct_l_p_c___g_i_m_a___t_ae1014863cc2094360a9fae29bf8470ee}} 
\index{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}!A\+D\+C\+S\+T\+A\+R\+T0\+\_\+\+IN@{A\+D\+C\+S\+T\+A\+R\+T0\+\_\+\+IN}}
\index{A\+D\+C\+S\+T\+A\+R\+T0\+\_\+\+IN@{A\+D\+C\+S\+T\+A\+R\+T0\+\_\+\+IN}!L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}}
\subsubsection{\texorpdfstring{A\+D\+C\+S\+T\+A\+R\+T0\+\_\+\+IN}{ADCSTART0\_IN}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+\+T\+::\+A\+D\+C\+S\+T\+A\+R\+T0\+\_\+\+IN}

A\+DC start0 input multiplexer (G\+I\+MA output 28) 

Definition at line 54 of file gima\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___g_i_m_a___t_ac21005da6bebbc5e17ff4bc950eb8784}\label{struct_l_p_c___g_i_m_a___t_ac21005da6bebbc5e17ff4bc950eb8784}} 
\index{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}!A\+D\+C\+S\+T\+A\+R\+T1\+\_\+\+IN@{A\+D\+C\+S\+T\+A\+R\+T1\+\_\+\+IN}}
\index{A\+D\+C\+S\+T\+A\+R\+T1\+\_\+\+IN@{A\+D\+C\+S\+T\+A\+R\+T1\+\_\+\+IN}!L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}}
\subsubsection{\texorpdfstring{A\+D\+C\+S\+T\+A\+R\+T1\+\_\+\+IN}{ADCSTART1\_IN}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+\+T\+::\+A\+D\+C\+S\+T\+A\+R\+T1\+\_\+\+IN}

A\+DC start1 input multiplexer (G\+I\+MA output 29) 

Definition at line 55 of file gima\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___g_i_m_a___t_a3f073838210e08cff5480aaeac1a3ccd}\label{struct_l_p_c___g_i_m_a___t_a3f073838210e08cff5480aaeac1a3ccd}} 
\index{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}!C\+A\+P0\+\_\+\+IN@{C\+A\+P0\+\_\+\+IN}}
\index{C\+A\+P0\+\_\+\+IN@{C\+A\+P0\+\_\+\+IN}!L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}}
\subsubsection{\texorpdfstring{C\+A\+P0\+\_\+\+IN}{CAP0\_IN}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+\+T\+::\+C\+A\+P0\+\_\+\+IN\mbox{[}4\mbox{]}\mbox{[}4\mbox{]}}

$<$ G\+I\+MA Structure Timer x C\+A\+P0\+\_\+y capture input multiplexer (G\+I\+MA output ((x$\ast$4)+y)) 

Definition at line 48 of file gima\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___g_i_m_a___t_a78c314980deaf0c1a4d3230e3e93c8e0}\label{struct_l_p_c___g_i_m_a___t_a78c314980deaf0c1a4d3230e3e93c8e0}} 
\index{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}!C\+T\+I\+N\+\_\+\+IN@{C\+T\+I\+N\+\_\+\+IN}}
\index{C\+T\+I\+N\+\_\+\+IN@{C\+T\+I\+N\+\_\+\+IN}!L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}}
\subsubsection{\texorpdfstring{C\+T\+I\+N\+\_\+\+IN}{CTIN\_IN}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+\+T\+::\+C\+T\+I\+N\+\_\+\+IN\mbox{[}8\mbox{]}}

S\+CT C\+T\+I\+N\+\_\+x capture input multiplexer (G\+I\+MA output (16+x)) 

Definition at line 49 of file gima\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___g_i_m_a___t_ae8bceeb6e967f498f51f45ba367027a4}\label{struct_l_p_c___g_i_m_a___t_ae8bceeb6e967f498f51f45ba367027a4}} 
\index{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}!E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+13\+\_\+\+IN@{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+13\+\_\+\+IN}}
\index{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+13\+\_\+\+IN@{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+13\+\_\+\+IN}!L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}}
\subsubsection{\texorpdfstring{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+13\+\_\+\+IN}{EVENTROUTER\_13\_IN}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+\+T\+::\+E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+13\+\_\+\+IN}

Event router input 13 multiplexer (G\+I\+MA output 25) 

Definition at line 51 of file gima\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___g_i_m_a___t_adc9f1ec94c46bf4a858bbe439e673a8a}\label{struct_l_p_c___g_i_m_a___t_adc9f1ec94c46bf4a858bbe439e673a8a}} 
\index{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}!E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+14\+\_\+\+IN@{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+14\+\_\+\+IN}}
\index{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+14\+\_\+\+IN@{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+14\+\_\+\+IN}!L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}}
\subsubsection{\texorpdfstring{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+14\+\_\+\+IN}{EVENTROUTER\_14\_IN}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+\+T\+::\+E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+14\+\_\+\+IN}

Event router input 14 multiplexer (G\+I\+MA output 26) 

Definition at line 52 of file gima\+\_\+18xx\+\_\+43xx.\+h.

\mbox{\Hypertarget{struct_l_p_c___g_i_m_a___t_ade191ef1ff718f439189b2cedbc39b69}\label{struct_l_p_c___g_i_m_a___t_ade191ef1ff718f439189b2cedbc39b69}} 
\index{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}!E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+16\+\_\+\+IN@{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+16\+\_\+\+IN}}
\index{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+16\+\_\+\+IN@{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+16\+\_\+\+IN}!L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}}
\subsubsection{\texorpdfstring{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+16\+\_\+\+IN}{EVENTROUTER\_16\_IN}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+\+T\+::\+E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+16\+\_\+\+IN}

Event router input 16 multiplexer (G\+I\+MA output 27) 

Definition at line 53 of file gima\+\_\+18xx\+\_\+43xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/\hyperlink{gima__18xx__43xx_8h}{gima\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
