{
   ExpandedHierarchyInLayout: "",
   PinnedBlocks: "",
   PinnedPorts: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 60 -defaultsOSRD
preplace port regWE -pg 1 -y 680 -defaultsOSRD
preplace port UART -pg 1 -y 100 -defaultsOSRD
preplace port OSCILLOGRAMS_BRAM_PORTA -pg 1 -y 340 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 80 -defaultsOSRD
preplace port FCLK_CLK0 -pg 1 -y 160 -defaultsOSRD
preplace port SPECTRA_BRAM_PORTA -pg 1 -y 480 -defaultsOSRD
preplace port ADC_SPI -pg 1 -y 120 -defaultsOSRD
preplace portBus dataIn -pg 1 -y 690 -defaultsOSRD
preplace portBus regNum -pg 1 -y 700 -defaultsOSRD
preplace portBus dataOut -pg 1 -y 720 -defaultsOSRD
preplace portBus reset -pg 1 -y 610 -defaultsOSRD
preplace inst ps_top_reg_interface_0 -pg 1 -lvl 3 -y 700 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 350 -defaultsOSRD
preplace inst spectra_bram_ctrl -pg 1 -lvl 3 -y 480 -defaultsOSRD
preplace inst oscillograms_bram_ctrl -pg 1 -lvl 3 -y 340 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 430 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -y 120 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 3 1 NJ
preplace netloc processing_system7_0_UART_0 1 3 1 NJ
preplace netloc spectra_bram_ctrl_BRAM_PORTA 1 3 1 NJ
preplace netloc oscillograms_bram_ctrl_BRAM_PORTA 1 3 1 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 3 420 240 NJ 240 1180
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 740
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 4 20 230 NJ 230 770J 250 1170
preplace netloc ps_top_reg_interface_0_regWE 1 3 1 NJ
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 1 N
preplace netloc ps_top_reg_interface_0_dataOut 1 3 1 NJ
preplace netloc processing_system7_0_FIXED_IO 1 3 1 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 730
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 1 2 400 270 720
preplace netloc proc_sys_reset_0_peripheral_reset 1 1 3 390J 260 750J 610 NJ
preplace netloc ps_top_reg_interface_0_regNum 1 3 1 NJ
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 740
preplace netloc processing_system7_0_FCLK_CLK0 1 0 4 30 250 410 250 760 260 1190
preplace netloc processing_system7_0_SPI_0 1 3 1 NJ
preplace netloc dataIn_0_1 1 0 3 NJ 690 NJ 690 NJ
levelinfo -pg 1 0 210 570 970 1210 -top 0 -bot 790
",
}
{
   da_axi4_cnt: "2",
   da_board_cnt: "5",
   da_clkrst_cnt: "4",
   da_ps7_cnt: "1",
}
