$date
	Sun Oct 23 04:16:42 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#866741
b110 !
1"
#866742
b110 &
b110 %
1$
#866743
0"
#866746
b11 &
b11 %
#866750
b1010 &
b1010 %
#866754
b101 &
b101 %
#866758
b10000 &
b10000 %
#866762
b1000 &
b1000 %
#866766
b100 &
b100 %
#866770
b10 &
b10 %
#866774
b1 &
1#
b1 %
#866778
b0 &
b0 %
0#
0$
#1909885
b10100 !
1"
#1909886
b10100 &
b10100 %
1$
#1909887
0"
#1909890
b1010 &
b1010 %
#1909894
b101 &
b101 %
#1909898
b10000 &
b10000 %
#1909902
b1000 &
b1000 %
#1909906
b100 &
b100 %
#1909910
b10 &
b10 %
#1909914
b1 &
b1 %
1#
#1909918
b0 &
0#
b0 %
0$
#2932053
b11010 !
1"
#2932054
b11010 &
b11010 %
1$
#2932055
0"
#2932058
b1101 &
b1101 %
#2932062
b101000 &
b101000 %
#2932066
b10100 &
b10100 %
#2932070
b1010 &
b1010 %
#2932074
b101 &
b101 %
#2932078
b10000 &
b10000 %
#2932082
b1000 &
b1000 %
#2932086
b100 &
b100 %
#2932090
b10 &
b10 %
#2932094
b1 &
1#
b1 %
#2932098
b0 &
b0 %
0#
0$
#4500012
