--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml giaima_24h1e_2ic.twx giaima_24h1e_2ic.ncd -o
giaima_24h1e_2ic.twr giaima_24h1e_2ic.pcf -ucf KIT_XC3S500E_PQ208.ucf

Design file:              giaima_24h1e_2ic.ncd
Physical constraint file: giaima_24h1e_2ic.pcf
Device,package,speed:     xc3s500e,pq208,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw<0>          |led<0>         |    7.702|
sw<0>          |led<1>         |    7.862|
sw<0>          |led<2>         |    7.950|
sw<0>          |led<3>         |    8.173|
sw<1>          |led<0>         |    8.088|
sw<1>          |led<1>         |    8.277|
sw<1>          |led<2>         |    8.352|
sw<1>          |led<3>         |    8.626|
sw<2>          |led<0>         |    8.955|
sw<2>          |led<1>         |    9.149|
sw<2>          |led<2>         |    9.301|
sw<2>          |led<3>         |    9.546|
sw<2>          |led<4>         |    8.628|
sw<2>          |led<5>         |    8.614|
sw<2>          |led<6>         |    9.083|
sw<2>          |led<7>         |    8.762|
sw<3>          |led<4>         |    8.293|
sw<3>          |led<5>         |    8.312|
sw<3>          |led<6>         |    8.929|
sw<3>          |led<7>         |    8.659|
sw<4>          |led<4>         |    8.087|
sw<4>          |led<5>         |    8.129|
sw<4>          |led<6>         |    8.590|
sw<4>          |led<7>         |    8.325|
---------------+---------------+---------+


Analysis completed Tue Feb  7 04:16:05 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



