Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx-2022.1/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_async_fifo_behav xil_defaultlib.tb_async_fifo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fifo_wr_ptr
Compiling module xil_defaultlib.fifo_rd_ptr
Compiling module xil_defaultlib.write_ptr_sync
Compiling module xil_defaultlib.rd_ptr_sync
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.afifo
Compiling module xil_defaultlib.tb_async_fifo
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_async_fifo_behav
