Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1  Patch Version(s) 6251

Sun Feb 09 12:43:20 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt ice40_himax_upduino2_humandet_impl_1.tw1 ice40_himax_upduino2_humandet_impl_1_map.udb -gui

---------------------------------------------------
Design:          lsc_ml_ice40_himax_humandet_top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
---------------------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock cam_pclk
        2.2  Clock clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {clk} -period 41.6667 [get_pins {genblk1.u_hfosc.osc_inst/CLKHF }] 
            4.1.2  Setup Path Details For Constraint: create_clock -name {cam_pclk} -period 83.3333333333333 [get_ports cam_pclk]
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {clk} -period 41.6667 [get_pins {genblk1.u_hfosc.osc_inst/CLKHF }] 
            4.2.2  Hold Path Details For Constraint: create_clock -name {cam_pclk} -period 83.3333333333333 [get_ports cam_pclk]

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {cam_pclk} -period 83.3333333333333 [get_ports cam_pclk]
create_clock -name {clk} -period 41.6667 [get_pins {genblk1.u_hfosc.osc_inst/CLKHF }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "cam_pclk"
=======================
create_clock -name {cam_pclk} -period 83.3333333333333 [get_ports cam_pclk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock cam_pclk             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From cam_pclk                          |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          24.542 ns |         40.746 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock cam_pclk             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                    41.666 ns |             slack = 7.024 ns 
------------------------------------------------------------------------------------------------------

2.2 Clock "clk"
=======================
create_clock -name {clk} -period 41.6667 [get_pins {genblk1.u_hfosc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          41.666 ns |         24.000 MHz 
                                        | Actual (all paths) |          42.536 ns |         23.509 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From cam_pclk                          |                    41.666 ns |            slack = 55.349 ns 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 98.7948%

3.1.2  Timing Errors
---------------------
Timing Errors: 19 endpoints (setup), 2 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 16.536 ns (setup), 27.818 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 41.666                                                                                                    
7 [get_pins {genblk1.u_hfosc.osc_inst/C                                                                                                    
LKHF }]                                 |   41.666 ns |   -0.870 ns |   25   |   42.537 ns |  23.509 MHz |      4954      |       19       
                                        |             |             |        |             |             |                |                
create_clock -name {cam_pclk} -period 8                                                                                                    
3.3333333333333 [get_ports cam_pclk]    |   41.666 ns |    7.024 ns |    2   |   24.542 ns |  40.746 MHz |       303      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
secured_pin                              |   -0.870 ns 
secured_pin                              |   -0.870 ns 
secured_pin                              |   -0.870 ns 
secured_pin                              |   -0.870 ns 
secured_pin                              |   -0.870 ns 
secured_pin                              |   -0.870 ns 
secured_pin                              |   -0.870 ns 
secured_pin                              |   -0.870 ns 
secured_pin                              |   -0.870 ns 
secured_pin                              |   -0.870 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          19 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 41.666                                                                                                    
7 [get_pins {genblk1.u_hfosc.osc_inst/C                                                                                                    
LKHF }]                                 |    0.000 ns |  -13.909 ns |    2   |        ---- |        ---- |      4954      |        2       
                                        |             |             |        |             |             |                |                
create_clock -name {cam_pclk} -period 8                                                                                                    
3.3333333333333 [get_ports cam_pclk]    |    0.000 ns |    3.360 ns |    1   |        ---- |        ---- |       303      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
genblk5.u_ice40_himax_video_process_64/end_line_toggle_clk_Z.ff_inst/D              
                                         |  -13.909 ns 
genblk5.u_ice40_himax_video_process_64/vsync_clk_Z[0].ff_inst/D              
                                         |  -13.909 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_2.vfb_b_inst/DATAIN6              
                                         |    3.258 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_1.vfb_b_inst/DATAIN6              
                                         |    3.258 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN6              
                                         |    3.258 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_2.vfb_b_inst/DATAIN7              
                                         |    3.258 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_1.vfb_b_inst/DATAIN7              
                                         |    3.258 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN7              
                                         |    3.258 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_2.vfb_b_inst/DATAIN5              
                                         |    3.258 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_1.vfb_b_inst/DATAIN5              
                                         |    3.258 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           2 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
spi_clk                                 |          No required time
u_lsc_i2cm_himax/u_lsc_i2cm/r_sda_out.ff_inst/Q                           
                                        |          No required time
u_lsc_i2cm_himax/u_lsc_i2cm/r_scl_out.ff_inst/Q                           
                                        |          No required time
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/o_load_done_rep0.ff_inst/Q                           
                                        |          No required time
g_use_ml_on.r_det_Z.ff_inst/Q           |          No required time
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/SPI_CLK_Z.ff_inst/Q                           
                                        |          No required time
g_on_en_uart.u_lsc_uart/o_txd.ff_inst/Q |          No required time
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/SPI_CSS.ff_inst/Q                           
                                        |          No required time
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/SPI_MOSI.ff_inst/Q                           
                                        |          No required time
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_1.vfb_b_inst/DATAOUT13                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        73
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
spi_clk                                 |           No arrival time
u_io_cam_de/PADDI                       |           No arrival time
u_io_cam_vsync/PADDI                    |           No arrival time
u_io_cam_data[3]/PADDI                  |           No arrival time
u_io_cam_data[2]/PADDI                  |           No arrival time
u_io_cam_data[1]/PADDI                  |           No arrival time
u_io_cam_data[0]/PADDI                  |           No arrival time
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[0].ff_inst/D                           
                                        |           No arrival time
secured_pin                             |    No arrival or required
secured_pin                             |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        32
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
spi_clk                                 |                     input
spi_miso                                |                     input
uart_rxd                                |                     input
cam_data[3]                             |                     input
cam_data[2]                             |                     input
cam_data[1]                             |                     input
cam_data[0]                             |                     input
cam_vsync                               |                     input
cam_hsync                               |                     input
debug_scl                               |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        36
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {clk} -period 41.6667 [get_pins {genblk1.u_hfosc.osc_inst/CLKHF }] 
----------------------------------------------------------------------
4954 endpoints scored, 19 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 41.6667 ns
Period margin    : 20.8367 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : secured_pin
Path End         : secured_pin
Source Clock     : clk
Destination Clock: clk
Logic Level      : 25
Delay Ratio      : 78.4% (route), 21.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -0.870 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               66.367

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       42.338
-------------------------------------   ------
End-of-path arrival time( ns )          67.238

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
secured_pin->secured_pin                  SLICE           CLK_TO_Q0_DELAY      1.391        26.291  2       
secured_net                                               NET DELAY            2.075        28.366  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        28.843  2       
secured_net                                               NET DELAY            2.075        30.918  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        31.395  1       
secured_net                                               NET DELAY            2.075        33.470  1       
secured_pin->secured_pin                  SLICE           B1_TO_COUT1_DELAY    0.358        33.828  2       
secured_net                                               NET DELAY            2.075        35.903  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        36.181  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_3_c_0.CO0
                                                          NET DELAY            0.000        36.181  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        36.459  2       
secured_net                                               NET DELAY            2.075        38.534  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        38.812  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_5_c_0.CO0
                                                          NET DELAY            0.000        38.812  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        39.090  2       
secured_net                                               NET DELAY            2.075        41.165  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        41.443  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_7_c_0.CO0
                                                          NET DELAY            0.000        41.443  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        41.721  2       
secured_net                                               NET DELAY            2.075        43.796  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        44.074  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_9_c_0.CO0
                                                          NET DELAY            0.000        44.074  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        44.352  2       
secured_net                                               NET DELAY            2.075        46.427  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        46.705  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_11_c_0.CO0
                                                          NET DELAY            0.000        46.705  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        46.983  2       
secured_net                                               NET DELAY            2.075        49.058  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        49.336  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_13_c_0.CO0
                                                          NET DELAY            0.000        49.336  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        49.614  2       
secured_net                                               NET DELAY            2.075        51.689  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        51.967  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_15_c_0.CO0
                                                          NET DELAY            0.000        51.967  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        52.245  2       
secured_net                                               NET DELAY            2.075        54.320  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        54.598  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_17_c_0.CO0
                                                          NET DELAY            0.000        54.598  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        54.876  2       
secured_net                                               NET DELAY            2.075        56.951  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        57.229  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_19_c_0.CO0
                                                          NET DELAY            0.000        57.229  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        57.507  1       
secured_net                                               NET DELAY            2.075        59.582  1       
SLICE_2977/A0->SLICE_2977/F0              SLICE           A0_TO_F0_DELAY       0.477        60.059  19      
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_20/sig_892/FeedThruLUT
                                                          NET DELAY            2.075        62.134  1       
secured_pin->secured_pin                  SLICE           C0_TO_F0_DELAY       0.477        62.611  1       
secured_net                                               NET DELAY            2.075        64.686  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        65.163  1       
secured_net                                               NET DELAY            2.075        67.238  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : secured_pin
Path End         : secured_pin
Source Clock     : clk
Destination Clock: clk
Logic Level      : 25
Delay Ratio      : 78.4% (route), 21.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -0.870 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               66.367

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       42.338
-------------------------------------   ------
End-of-path arrival time( ns )          67.238

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
secured_pin->secured_pin                  SLICE           CLK_TO_Q0_DELAY      1.391        26.291  2       
secured_net                                               NET DELAY            2.075        28.366  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        28.843  2       
secured_net                                               NET DELAY            2.075        30.918  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        31.395  1       
secured_net                                               NET DELAY            2.075        33.470  1       
secured_pin->secured_pin                  SLICE           B1_TO_COUT1_DELAY    0.358        33.828  2       
secured_net                                               NET DELAY            2.075        35.903  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        36.181  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_3_c_0.CO0
                                                          NET DELAY            0.000        36.181  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        36.459  2       
secured_net                                               NET DELAY            2.075        38.534  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        38.812  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_5_c_0.CO0
                                                          NET DELAY            0.000        38.812  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        39.090  2       
secured_net                                               NET DELAY            2.075        41.165  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        41.443  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_7_c_0.CO0
                                                          NET DELAY            0.000        41.443  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        41.721  2       
secured_net                                               NET DELAY            2.075        43.796  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        44.074  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_9_c_0.CO0
                                                          NET DELAY            0.000        44.074  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        44.352  2       
secured_net                                               NET DELAY            2.075        46.427  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        46.705  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_11_c_0.CO0
                                                          NET DELAY            0.000        46.705  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        46.983  2       
secured_net                                               NET DELAY            2.075        49.058  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        49.336  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_13_c_0.CO0
                                                          NET DELAY            0.000        49.336  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        49.614  2       
secured_net                                               NET DELAY            2.075        51.689  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        51.967  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_15_c_0.CO0
                                                          NET DELAY            0.000        51.967  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        52.245  2       
secured_net                                               NET DELAY            2.075        54.320  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        54.598  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_17_c_0.CO0
                                                          NET DELAY            0.000        54.598  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        54.876  2       
secured_net                                               NET DELAY            2.075        56.951  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        57.229  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_19_c_0.CO0
                                                          NET DELAY            0.000        57.229  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        57.507  1       
secured_net                                               NET DELAY            2.075        59.582  1       
SLICE_2977/A0->SLICE_2977/F0              SLICE           A0_TO_F0_DELAY       0.477        60.059  19      
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_20/sig_892/FeedThruLUT
                                                          NET DELAY            2.075        62.134  1       
secured_pin->secured_pin                  SLICE           C0_TO_F0_DELAY       0.477        62.611  1       
secured_net                                               NET DELAY            2.075        64.686  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        65.163  1       
secured_net                                               NET DELAY            2.075        67.238  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : secured_pin
Path End         : secured_pin
Source Clock     : clk
Destination Clock: clk
Logic Level      : 25
Delay Ratio      : 78.4% (route), 21.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -0.870 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               66.367

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       42.338
-------------------------------------   ------
End-of-path arrival time( ns )          67.238

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
secured_pin->secured_pin                  SLICE           CLK_TO_Q0_DELAY      1.391        26.291  2       
secured_net                                               NET DELAY            2.075        28.366  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        28.843  2       
secured_net                                               NET DELAY            2.075        30.918  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        31.395  1       
secured_net                                               NET DELAY            2.075        33.470  1       
secured_pin->secured_pin                  SLICE           B1_TO_COUT1_DELAY    0.358        33.828  2       
secured_net                                               NET DELAY            2.075        35.903  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        36.181  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_3_c_0.CO0
                                                          NET DELAY            0.000        36.181  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        36.459  2       
secured_net                                               NET DELAY            2.075        38.534  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        38.812  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_5_c_0.CO0
                                                          NET DELAY            0.000        38.812  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        39.090  2       
secured_net                                               NET DELAY            2.075        41.165  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        41.443  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_7_c_0.CO0
                                                          NET DELAY            0.000        41.443  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        41.721  2       
secured_net                                               NET DELAY            2.075        43.796  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        44.074  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_9_c_0.CO0
                                                          NET DELAY            0.000        44.074  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        44.352  2       
secured_net                                               NET DELAY            2.075        46.427  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        46.705  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_11_c_0.CO0
                                                          NET DELAY            0.000        46.705  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        46.983  2       
secured_net                                               NET DELAY            2.075        49.058  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        49.336  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_13_c_0.CO0
                                                          NET DELAY            0.000        49.336  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        49.614  2       
secured_net                                               NET DELAY            2.075        51.689  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        51.967  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_15_c_0.CO0
                                                          NET DELAY            0.000        51.967  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        52.245  2       
secured_net                                               NET DELAY            2.075        54.320  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        54.598  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_17_c_0.CO0
                                                          NET DELAY            0.000        54.598  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        54.876  2       
secured_net                                               NET DELAY            2.075        56.951  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        57.229  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_19_c_0.CO0
                                                          NET DELAY            0.000        57.229  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        57.507  1       
secured_net                                               NET DELAY            2.075        59.582  1       
SLICE_2977/A0->SLICE_2977/F0              SLICE           A0_TO_F0_DELAY       0.477        60.059  19      
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_20/sig_892/FeedThruLUT
                                                          NET DELAY            2.075        62.134  1       
secured_pin->secured_pin                  SLICE           C0_TO_F0_DELAY       0.477        62.611  1       
secured_net                                               NET DELAY            2.075        64.686  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        65.163  1       
secured_net                                               NET DELAY            2.075        67.238  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : secured_pin
Path End         : secured_pin
Source Clock     : clk
Destination Clock: clk
Logic Level      : 25
Delay Ratio      : 78.4% (route), 21.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -0.870 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               66.367

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       42.338
-------------------------------------   ------
End-of-path arrival time( ns )          67.238

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
secured_pin->secured_pin                  SLICE           CLK_TO_Q0_DELAY      1.391        26.291  2       
secured_net                                               NET DELAY            2.075        28.366  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        28.843  2       
secured_net                                               NET DELAY            2.075        30.918  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        31.395  1       
secured_net                                               NET DELAY            2.075        33.470  1       
secured_pin->secured_pin                  SLICE           B1_TO_COUT1_DELAY    0.358        33.828  2       
secured_net                                               NET DELAY            2.075        35.903  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        36.181  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_3_c_0.CO0
                                                          NET DELAY            0.000        36.181  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        36.459  2       
secured_net                                               NET DELAY            2.075        38.534  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        38.812  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_5_c_0.CO0
                                                          NET DELAY            0.000        38.812  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        39.090  2       
secured_net                                               NET DELAY            2.075        41.165  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        41.443  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_7_c_0.CO0
                                                          NET DELAY            0.000        41.443  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        41.721  2       
secured_net                                               NET DELAY            2.075        43.796  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        44.074  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_9_c_0.CO0
                                                          NET DELAY            0.000        44.074  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        44.352  2       
secured_net                                               NET DELAY            2.075        46.427  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        46.705  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_11_c_0.CO0
                                                          NET DELAY            0.000        46.705  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        46.983  2       
secured_net                                               NET DELAY            2.075        49.058  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        49.336  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_13_c_0.CO0
                                                          NET DELAY            0.000        49.336  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        49.614  2       
secured_net                                               NET DELAY            2.075        51.689  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        51.967  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_15_c_0.CO0
                                                          NET DELAY            0.000        51.967  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        52.245  2       
secured_net                                               NET DELAY            2.075        54.320  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        54.598  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_17_c_0.CO0
                                                          NET DELAY            0.000        54.598  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        54.876  2       
secured_net                                               NET DELAY            2.075        56.951  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        57.229  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_19_c_0.CO0
                                                          NET DELAY            0.000        57.229  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        57.507  1       
secured_net                                               NET DELAY            2.075        59.582  1       
SLICE_2977/A0->SLICE_2977/F0              SLICE           A0_TO_F0_DELAY       0.477        60.059  19      
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_20/sig_892/FeedThruLUT
                                                          NET DELAY            2.075        62.134  1       
secured_pin->secured_pin                  SLICE           C0_TO_F0_DELAY       0.477        62.611  1       
secured_net                                               NET DELAY            2.075        64.686  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        65.163  1       
secured_net                                               NET DELAY            2.075        67.238  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : secured_pin
Path End         : secured_pin
Source Clock     : clk
Destination Clock: clk
Logic Level      : 25
Delay Ratio      : 78.4% (route), 21.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -0.870 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               66.367

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       42.338
-------------------------------------   ------
End-of-path arrival time( ns )          67.238

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
secured_pin->secured_pin                  SLICE           CLK_TO_Q0_DELAY      1.391        26.291  2       
secured_net                                               NET DELAY            2.075        28.366  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        28.843  2       
secured_net                                               NET DELAY            2.075        30.918  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        31.395  1       
secured_net                                               NET DELAY            2.075        33.470  1       
secured_pin->secured_pin                  SLICE           B1_TO_COUT1_DELAY    0.358        33.828  2       
secured_net                                               NET DELAY            2.075        35.903  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        36.181  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_3_c_0.CO0
                                                          NET DELAY            0.000        36.181  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        36.459  2       
secured_net                                               NET DELAY            2.075        38.534  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        38.812  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_5_c_0.CO0
                                                          NET DELAY            0.000        38.812  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        39.090  2       
secured_net                                               NET DELAY            2.075        41.165  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        41.443  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_7_c_0.CO0
                                                          NET DELAY            0.000        41.443  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        41.721  2       
secured_net                                               NET DELAY            2.075        43.796  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        44.074  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_9_c_0.CO0
                                                          NET DELAY            0.000        44.074  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        44.352  2       
secured_net                                               NET DELAY            2.075        46.427  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        46.705  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_11_c_0.CO0
                                                          NET DELAY            0.000        46.705  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        46.983  2       
secured_net                                               NET DELAY            2.075        49.058  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        49.336  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_13_c_0.CO0
                                                          NET DELAY            0.000        49.336  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        49.614  2       
secured_net                                               NET DELAY            2.075        51.689  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        51.967  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_15_c_0.CO0
                                                          NET DELAY            0.000        51.967  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        52.245  2       
secured_net                                               NET DELAY            2.075        54.320  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        54.598  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_17_c_0.CO0
                                                          NET DELAY            0.000        54.598  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        54.876  2       
secured_net                                               NET DELAY            2.075        56.951  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        57.229  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_19_c_0.CO0
                                                          NET DELAY            0.000        57.229  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        57.507  1       
secured_net                                               NET DELAY            2.075        59.582  1       
SLICE_2977/A0->SLICE_2977/F0              SLICE           A0_TO_F0_DELAY       0.477        60.059  19      
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_20/sig_892/FeedThruLUT
                                                          NET DELAY            2.075        62.134  1       
secured_pin->secured_pin                  SLICE           C0_TO_F0_DELAY       0.477        62.611  1       
secured_net                                               NET DELAY            2.075        64.686  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        65.163  1       
secured_net                                               NET DELAY            2.075        67.238  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : secured_pin
Path End         : secured_pin
Source Clock     : clk
Destination Clock: clk
Logic Level      : 25
Delay Ratio      : 78.4% (route), 21.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -0.870 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               66.367

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       42.338
-------------------------------------   ------
End-of-path arrival time( ns )          67.238

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
secured_pin->secured_pin                  SLICE           CLK_TO_Q0_DELAY      1.391        26.291  2       
secured_net                                               NET DELAY            2.075        28.366  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        28.843  2       
secured_net                                               NET DELAY            2.075        30.918  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        31.395  1       
secured_net                                               NET DELAY            2.075        33.470  1       
secured_pin->secured_pin                  SLICE           B1_TO_COUT1_DELAY    0.358        33.828  2       
secured_net                                               NET DELAY            2.075        35.903  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        36.181  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_3_c_0.CO0
                                                          NET DELAY            0.000        36.181  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        36.459  2       
secured_net                                               NET DELAY            2.075        38.534  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        38.812  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_5_c_0.CO0
                                                          NET DELAY            0.000        38.812  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        39.090  2       
secured_net                                               NET DELAY            2.075        41.165  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        41.443  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_7_c_0.CO0
                                                          NET DELAY            0.000        41.443  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        41.721  2       
secured_net                                               NET DELAY            2.075        43.796  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        44.074  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_9_c_0.CO0
                                                          NET DELAY            0.000        44.074  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        44.352  2       
secured_net                                               NET DELAY            2.075        46.427  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        46.705  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_11_c_0.CO0
                                                          NET DELAY            0.000        46.705  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        46.983  2       
secured_net                                               NET DELAY            2.075        49.058  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        49.336  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_13_c_0.CO0
                                                          NET DELAY            0.000        49.336  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        49.614  2       
secured_net                                               NET DELAY            2.075        51.689  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        51.967  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_15_c_0.CO0
                                                          NET DELAY            0.000        51.967  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        52.245  2       
secured_net                                               NET DELAY            2.075        54.320  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        54.598  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_17_c_0.CO0
                                                          NET DELAY            0.000        54.598  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        54.876  2       
secured_net                                               NET DELAY            2.075        56.951  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        57.229  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_19_c_0.CO0
                                                          NET DELAY            0.000        57.229  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        57.507  1       
secured_net                                               NET DELAY            2.075        59.582  1       
SLICE_2977/A0->SLICE_2977/F0              SLICE           A0_TO_F0_DELAY       0.477        60.059  19      
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_20/sig_892/FeedThruLUT
                                                          NET DELAY            2.075        62.134  1       
secured_pin->secured_pin                  SLICE           B1_TO_F1_DELAY       0.477        62.611  1       
secured_net                                               NET DELAY            2.075        64.686  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        65.163  1       
secured_net                                               NET DELAY            2.075        67.238  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : secured_pin
Path End         : secured_pin
Source Clock     : clk
Destination Clock: clk
Logic Level      : 25
Delay Ratio      : 78.4% (route), 21.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -0.870 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               66.367

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       42.338
-------------------------------------   ------
End-of-path arrival time( ns )          67.238

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
secured_pin->secured_pin                  SLICE           CLK_TO_Q0_DELAY      1.391        26.291  2       
secured_net                                               NET DELAY            2.075        28.366  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        28.843  2       
secured_net                                               NET DELAY            2.075        30.918  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        31.395  1       
secured_net                                               NET DELAY            2.075        33.470  1       
secured_pin->secured_pin                  SLICE           B1_TO_COUT1_DELAY    0.358        33.828  2       
secured_net                                               NET DELAY            2.075        35.903  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        36.181  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_3_c_0.CO0
                                                          NET DELAY            0.000        36.181  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        36.459  2       
secured_net                                               NET DELAY            2.075        38.534  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        38.812  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_5_c_0.CO0
                                                          NET DELAY            0.000        38.812  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        39.090  2       
secured_net                                               NET DELAY            2.075        41.165  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        41.443  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_7_c_0.CO0
                                                          NET DELAY            0.000        41.443  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        41.721  2       
secured_net                                               NET DELAY            2.075        43.796  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        44.074  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_9_c_0.CO0
                                                          NET DELAY            0.000        44.074  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        44.352  2       
secured_net                                               NET DELAY            2.075        46.427  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        46.705  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_11_c_0.CO0
                                                          NET DELAY            0.000        46.705  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        46.983  2       
secured_net                                               NET DELAY            2.075        49.058  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        49.336  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_13_c_0.CO0
                                                          NET DELAY            0.000        49.336  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        49.614  2       
secured_net                                               NET DELAY            2.075        51.689  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        51.967  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_15_c_0.CO0
                                                          NET DELAY            0.000        51.967  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        52.245  2       
secured_net                                               NET DELAY            2.075        54.320  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        54.598  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_17_c_0.CO0
                                                          NET DELAY            0.000        54.598  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        54.876  2       
secured_net                                               NET DELAY            2.075        56.951  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        57.229  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_19_c_0.CO0
                                                          NET DELAY            0.000        57.229  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        57.507  1       
secured_net                                               NET DELAY            2.075        59.582  1       
SLICE_2977/A0->SLICE_2977/F0              SLICE           A0_TO_F0_DELAY       0.477        60.059  19      
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_20/sig_892/FeedThruLUT
                                                          NET DELAY            2.075        62.134  1       
secured_pin->secured_pin                  SLICE           C0_TO_F0_DELAY       0.477        62.611  1       
secured_net                                               NET DELAY            2.075        64.686  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        65.163  1       
secured_net                                               NET DELAY            2.075        67.238  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : secured_pin
Path End         : secured_pin
Source Clock     : clk
Destination Clock: clk
Logic Level      : 25
Delay Ratio      : 78.4% (route), 21.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -0.870 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               66.367

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       42.338
-------------------------------------   ------
End-of-path arrival time( ns )          67.238

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
secured_pin->secured_pin                  SLICE           CLK_TO_Q0_DELAY      1.391        26.291  2       
secured_net                                               NET DELAY            2.075        28.366  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        28.843  2       
secured_net                                               NET DELAY            2.075        30.918  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        31.395  1       
secured_net                                               NET DELAY            2.075        33.470  1       
secured_pin->secured_pin                  SLICE           B1_TO_COUT1_DELAY    0.358        33.828  2       
secured_net                                               NET DELAY            2.075        35.903  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        36.181  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_3_c_0.CO0
                                                          NET DELAY            0.000        36.181  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        36.459  2       
secured_net                                               NET DELAY            2.075        38.534  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        38.812  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_5_c_0.CO0
                                                          NET DELAY            0.000        38.812  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        39.090  2       
secured_net                                               NET DELAY            2.075        41.165  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        41.443  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_7_c_0.CO0
                                                          NET DELAY            0.000        41.443  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        41.721  2       
secured_net                                               NET DELAY            2.075        43.796  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        44.074  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_9_c_0.CO0
                                                          NET DELAY            0.000        44.074  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        44.352  2       
secured_net                                               NET DELAY            2.075        46.427  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        46.705  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_11_c_0.CO0
                                                          NET DELAY            0.000        46.705  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        46.983  2       
secured_net                                               NET DELAY            2.075        49.058  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        49.336  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_13_c_0.CO0
                                                          NET DELAY            0.000        49.336  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        49.614  2       
secured_net                                               NET DELAY            2.075        51.689  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        51.967  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_15_c_0.CO0
                                                          NET DELAY            0.000        51.967  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        52.245  2       
secured_net                                               NET DELAY            2.075        54.320  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        54.598  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_17_c_0.CO0
                                                          NET DELAY            0.000        54.598  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        54.876  2       
secured_net                                               NET DELAY            2.075        56.951  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        57.229  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_19_c_0.CO0
                                                          NET DELAY            0.000        57.229  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        57.507  1       
secured_net                                               NET DELAY            2.075        59.582  1       
SLICE_2977/A0->SLICE_2977/F0              SLICE           A0_TO_F0_DELAY       0.477        60.059  19      
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_20/sig_892/FeedThruLUT
                                                          NET DELAY            2.075        62.134  1       
secured_pin->secured_pin                  SLICE           C0_TO_F0_DELAY       0.477        62.611  1       
secured_net                                               NET DELAY            2.075        64.686  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        65.163  1       
secured_net                                               NET DELAY            2.075        67.238  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : secured_pin
Path End         : secured_pin
Source Clock     : clk
Destination Clock: clk
Logic Level      : 25
Delay Ratio      : 78.4% (route), 21.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -0.870 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               66.367

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       42.338
-------------------------------------   ------
End-of-path arrival time( ns )          67.238

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
secured_pin->secured_pin                  SLICE           CLK_TO_Q0_DELAY      1.391        26.291  2       
secured_net                                               NET DELAY            2.075        28.366  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        28.843  2       
secured_net                                               NET DELAY            2.075        30.918  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        31.395  1       
secured_net                                               NET DELAY            2.075        33.470  1       
secured_pin->secured_pin                  SLICE           B1_TO_COUT1_DELAY    0.358        33.828  2       
secured_net                                               NET DELAY            2.075        35.903  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        36.181  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_3_c_0.CO0
                                                          NET DELAY            0.000        36.181  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        36.459  2       
secured_net                                               NET DELAY            2.075        38.534  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        38.812  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_5_c_0.CO0
                                                          NET DELAY            0.000        38.812  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        39.090  2       
secured_net                                               NET DELAY            2.075        41.165  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        41.443  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_7_c_0.CO0
                                                          NET DELAY            0.000        41.443  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        41.721  2       
secured_net                                               NET DELAY            2.075        43.796  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        44.074  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_9_c_0.CO0
                                                          NET DELAY            0.000        44.074  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        44.352  2       
secured_net                                               NET DELAY            2.075        46.427  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        46.705  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_11_c_0.CO0
                                                          NET DELAY            0.000        46.705  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        46.983  2       
secured_net                                               NET DELAY            2.075        49.058  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        49.336  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_13_c_0.CO0
                                                          NET DELAY            0.000        49.336  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        49.614  2       
secured_net                                               NET DELAY            2.075        51.689  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        51.967  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_15_c_0.CO0
                                                          NET DELAY            0.000        51.967  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        52.245  2       
secured_net                                               NET DELAY            2.075        54.320  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        54.598  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_17_c_0.CO0
                                                          NET DELAY            0.000        54.598  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        54.876  2       
secured_net                                               NET DELAY            2.075        56.951  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        57.229  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_19_c_0.CO0
                                                          NET DELAY            0.000        57.229  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        57.507  1       
secured_net                                               NET DELAY            2.075        59.582  1       
SLICE_2977/A0->SLICE_2977/F0              SLICE           A0_TO_F0_DELAY       0.477        60.059  19      
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_20/sig_892/FeedThruLUT
                                                          NET DELAY            2.075        62.134  1       
secured_pin->secured_pin                  SLICE           C0_TO_F0_DELAY       0.477        62.611  1       
secured_net                                               NET DELAY            2.075        64.686  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        65.163  1       
secured_net                                               NET DELAY            2.075        67.238  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : secured_pin
Path End         : secured_pin
Source Clock     : clk
Destination Clock: clk
Logic Level      : 25
Delay Ratio      : 78.4% (route), 21.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -0.870 ns  (Failed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               66.367

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       42.338
-------------------------------------   ------
End-of-path arrival time( ns )          67.238

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
secured_pin->secured_pin                  SLICE           CLK_TO_Q0_DELAY      1.391        26.291  2       
secured_net                                               NET DELAY            2.075        28.366  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        28.843  2       
secured_net                                               NET DELAY            2.075        30.918  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        31.395  1       
secured_net                                               NET DELAY            2.075        33.470  1       
secured_pin->secured_pin                  SLICE           B1_TO_COUT1_DELAY    0.358        33.828  2       
secured_net                                               NET DELAY            2.075        35.903  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        36.181  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_3_c_0.CO0
                                                          NET DELAY            0.000        36.181  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        36.459  2       
secured_net                                               NET DELAY            2.075        38.534  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        38.812  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_5_c_0.CO0
                                                          NET DELAY            0.000        38.812  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        39.090  2       
secured_net                                               NET DELAY            2.075        41.165  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        41.443  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_7_c_0.CO0
                                                          NET DELAY            0.000        41.443  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        41.721  2       
secured_net                                               NET DELAY            2.075        43.796  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        44.074  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_9_c_0.CO0
                                                          NET DELAY            0.000        44.074  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        44.352  2       
secured_net                                               NET DELAY            2.075        46.427  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        46.705  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_11_c_0.CO0
                                                          NET DELAY            0.000        46.705  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        46.983  2       
secured_net                                               NET DELAY            2.075        49.058  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        49.336  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_13_c_0.CO0
                                                          NET DELAY            0.000        49.336  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        49.614  2       
secured_net                                               NET DELAY            2.075        51.689  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        51.967  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_15_c_0.CO0
                                                          NET DELAY            0.000        51.967  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        52.245  2       
secured_net                                               NET DELAY            2.075        54.320  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        54.598  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_17_c_0.CO0
                                                          NET DELAY            0.000        54.598  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        54.876  2       
secured_net                                               NET DELAY            2.075        56.951  1       
secured_pin->secured_pin                  SLICE           CIN0_TO_COUT0_DELAY  0.278        57.229  2       
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_19_c_0.CO0
                                                          NET DELAY            0.000        57.229  1       
secured_pin->secured_pin                  SLICE           CIN1_TO_COUT1_DELAY  0.278        57.507  1       
secured_net                                               NET DELAY            2.075        59.582  1       
SLICE_2977/A0->SLICE_2977/F0              SLICE           A0_TO_F0_DELAY       0.477        60.059  19      
g_use_ml_on.II_0/lscc_compact_cnn_accelerator_inst/g_on_use_cnn.u_lsc_ml/u_cnn_ice40_fc_eu/un1_accu_0_0_cry_20/sig_892/FeedThruLUT
                                                          NET DELAY            2.075        62.134  1       
secured_pin->secured_pin                  SLICE           C0_TO_F0_DELAY       0.477        62.611  1       
secured_net                                               NET DELAY            2.075        64.686  1       
secured_pin->secured_pin                  SLICE           A0_TO_F0_DELAY       0.477        65.163  1       
secured_net                                               NET DELAY            2.075        67.238  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_clock -name {cam_pclk} -period 83.3333333333333 [get_ports cam_pclk]
----------------------------------------------------------------------
303 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : EBR
MPW Pin          : RCLK
MPW Period       : 1.34 ns
Clock Period     : 83.3333 ns
Period margin    : 81.9933 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_resetn/u_r_resetn0/Q
Path End         : genblk5.u_ice40_himax_video_process_64/vmask_Z.ff_inst/SR
Source Clock     : clk
Destination Clock: cam_pclk
Logic Level      : 2
Delay Ratio      : 87.0% (route), 13.0% (logic)
Clock Skew       : -19.900 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.024 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#2)    83.333
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      5.000
- Setup Time                                        0.424
-----------------------------------------------   -------
End-of-path required time( ns )                    87.909

  Source Clock Arrival Time (clk:R#2)   41.666
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       14.318
-------------------------------------   ------
End-of-path arrival time( ns )          80.884

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay   Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  ------  ------------  ------  
u_resetn/u_r_resetn0/CK->u_resetn/u_r_resetn0/Q
                                          SLICE           CLK_TO_Q0_DELAY   1.391        26.291  28      
resetn                                                    NET DELAY         2.075        28.366  1       
u_resetn/u_r_resetn0_RNIPFH8/A->u_resetn/u_r_resetn0_RNIPFH8/Z
                                          SLICE           A0_TO_F0_DELAY    0.477        28.843  238     
resetn_i                                                  NET DELAY        10.375        39.218  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_resetn/u_r_resetn0/Q
Path End         : genblk5.u_ice40_himax_video_process_64/hmask_Z.ff_inst/SR
Source Clock     : clk
Destination Clock: cam_pclk
Logic Level      : 2
Delay Ratio      : 87.0% (route), 13.0% (logic)
Clock Skew       : -19.900 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.024 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#2)    83.333
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      5.000
- Setup Time                                        0.424
-----------------------------------------------   -------
End-of-path required time( ns )                    87.909

  Source Clock Arrival Time (clk:R#2)   41.666
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       14.318
-------------------------------------   ------
End-of-path arrival time( ns )          80.884

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay   Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  ------  ------------  ------  
u_resetn/u_r_resetn0/CK->u_resetn/u_r_resetn0/Q
                                          SLICE           CLK_TO_Q0_DELAY   1.391        26.291  28      
resetn                                                    NET DELAY         2.075        28.366  1       
u_resetn/u_r_resetn0_RNIPFH8/A->u_resetn/u_r_resetn0_RNIPFH8/Z
                                          SLICE           A0_TO_F0_DELAY    0.477        28.843  238     
resetn_i                                                  NET DELAY        10.375        39.218  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_resetn/u_r_resetn0/Q
Path End         : genblk5.u_ice40_himax_video_process_64/end_line_toggle_Z.ff_inst/SR
Source Clock     : clk
Destination Clock: cam_pclk
Logic Level      : 2
Delay Ratio      : 87.0% (route), 13.0% (logic)
Clock Skew       : -19.900 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.024 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#2)    83.333
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      5.000
- Setup Time                                        0.424
-----------------------------------------------   -------
End-of-path required time( ns )                    87.909

  Source Clock Arrival Time (clk:R#2)   41.666
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       14.318
-------------------------------------   ------
End-of-path arrival time( ns )          80.884

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay   Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  ------  ------------  ------  
u_resetn/u_r_resetn0/CK->u_resetn/u_r_resetn0/Q
                                          SLICE           CLK_TO_Q0_DELAY   1.391        26.291  28      
resetn                                                    NET DELAY         2.075        28.366  1       
u_resetn/u_r_resetn0_RNIPFH8/A->u_resetn/u_r_resetn0_RNIPFH8/Z
                                          SLICE           A0_TO_F0_DELAY    0.477        28.843  238     
resetn_i                                                  NET DELAY        10.375        39.218  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_resetn/u_r_resetn0/Q
Path End         : genblk5.u_ice40_himax_video_process_64/bpcnt_Z[0].ff_inst/SR
Source Clock     : clk
Destination Clock: cam_pclk
Logic Level      : 2
Delay Ratio      : 87.0% (route), 13.0% (logic)
Clock Skew       : -19.900 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.024 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#2)    83.333
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      5.000
- Setup Time                                        0.424
-----------------------------------------------   -------
End-of-path required time( ns )                    87.909

  Source Clock Arrival Time (clk:R#2)   41.666
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       14.318
-------------------------------------   ------
End-of-path arrival time( ns )          80.884

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay   Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  ------  ------------  ------  
u_resetn/u_r_resetn0/CK->u_resetn/u_r_resetn0/Q
                                          SLICE           CLK_TO_Q0_DELAY   1.391        26.291  28      
resetn                                                    NET DELAY         2.075        28.366  1       
u_resetn/u_r_resetn0_RNIPFH8/A->u_resetn/u_r_resetn0_RNIPFH8/Z
                                          SLICE           A0_TO_F0_DELAY    0.477        28.843  238     
resetn_i                                                  NET DELAY        10.375        39.218  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_resetn/u_r_resetn0/Q
Path End         : genblk5.u_ice40_himax_video_process_64/bpcnt_Z[1].ff_inst/SR
Source Clock     : clk
Destination Clock: cam_pclk
Logic Level      : 2
Delay Ratio      : 87.0% (route), 13.0% (logic)
Clock Skew       : -19.900 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.024 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#2)    83.333
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      5.000
- Setup Time                                        0.424
-----------------------------------------------   -------
End-of-path required time( ns )                    87.909

  Source Clock Arrival Time (clk:R#2)   41.666
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       14.318
-------------------------------------   ------
End-of-path arrival time( ns )          80.884

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay   Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  ------  ------------  ------  
u_resetn/u_r_resetn0/CK->u_resetn/u_r_resetn0/Q
                                          SLICE           CLK_TO_Q0_DELAY   1.391        26.291  28      
resetn                                                    NET DELAY         2.075        28.366  1       
u_resetn/u_r_resetn0_RNIPFH8/A->u_resetn/u_r_resetn0_RNIPFH8/Z
                                          SLICE           A0_TO_F0_DELAY    0.477        28.843  238     
resetn_i                                                  NET DELAY        10.375        39.218  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_resetn/u_r_resetn0/Q
Path End         : genblk5.u_ice40_himax_video_process_64/r_accu_Z[4].ff_inst/SR
Source Clock     : clk
Destination Clock: cam_pclk
Logic Level      : 2
Delay Ratio      : 87.0% (route), 13.0% (logic)
Clock Skew       : -19.900 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.024 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#2)    83.333
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      5.000
- Setup Time                                        0.424
-----------------------------------------------   -------
End-of-path required time( ns )                    87.909

  Source Clock Arrival Time (clk:R#2)   41.666
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       14.318
-------------------------------------   ------
End-of-path arrival time( ns )          80.884

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay   Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  ------  ------------  ------  
u_resetn/u_r_resetn0/CK->u_resetn/u_r_resetn0/Q
                                          SLICE           CLK_TO_Q0_DELAY   1.391        26.291  28      
resetn                                                    NET DELAY         2.075        28.366  1       
u_resetn/u_r_resetn0_RNIPFH8/A->u_resetn/u_r_resetn0_RNIPFH8/Z
                                          SLICE           A0_TO_F0_DELAY    0.477        28.843  238     
resetn_i                                                  NET DELAY        10.375        39.218  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_resetn/u_r_resetn0/Q
Path End         : genblk5.u_ice40_himax_video_process_64/r_accu_Z[5].ff_inst/SR
Source Clock     : clk
Destination Clock: cam_pclk
Logic Level      : 2
Delay Ratio      : 87.0% (route), 13.0% (logic)
Clock Skew       : -19.900 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.024 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#2)    83.333
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      5.000
- Setup Time                                        0.424
-----------------------------------------------   -------
End-of-path required time( ns )                    87.909

  Source Clock Arrival Time (clk:R#2)   41.666
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       14.318
-------------------------------------   ------
End-of-path arrival time( ns )          80.884

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay   Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  ------  ------------  ------  
u_resetn/u_r_resetn0/CK->u_resetn/u_r_resetn0/Q
                                          SLICE           CLK_TO_Q0_DELAY   1.391        26.291  28      
resetn                                                    NET DELAY         2.075        28.366  1       
u_resetn/u_r_resetn0_RNIPFH8/A->u_resetn/u_r_resetn0_RNIPFH8/Z
                                          SLICE           A0_TO_F0_DELAY    0.477        28.843  238     
resetn_i                                                  NET DELAY        10.375        39.218  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_resetn/u_r_resetn0/Q
Path End         : genblk5.u_ice40_himax_video_process_64/r_accu_Z[6].ff_inst/SR
Source Clock     : clk
Destination Clock: cam_pclk
Logic Level      : 2
Delay Ratio      : 87.0% (route), 13.0% (logic)
Clock Skew       : -19.900 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.024 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#2)    83.333
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      5.000
- Setup Time                                        0.424
-----------------------------------------------   -------
End-of-path required time( ns )                    87.909

  Source Clock Arrival Time (clk:R#2)   41.666
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       14.318
-------------------------------------   ------
End-of-path arrival time( ns )          80.884

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay   Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  ------  ------------  ------  
u_resetn/u_r_resetn0/CK->u_resetn/u_r_resetn0/Q
                                          SLICE           CLK_TO_Q0_DELAY   1.391        26.291  28      
resetn                                                    NET DELAY         2.075        28.366  1       
u_resetn/u_r_resetn0_RNIPFH8/A->u_resetn/u_r_resetn0_RNIPFH8/Z
                                          SLICE           A0_TO_F0_DELAY    0.477        28.843  238     
resetn_i                                                  NET DELAY        10.375        39.218  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_resetn/u_r_resetn0/Q
Path End         : genblk5.u_ice40_himax_video_process_64/r_accu_Z[7].ff_inst/SR
Source Clock     : clk
Destination Clock: cam_pclk
Logic Level      : 2
Delay Ratio      : 87.0% (route), 13.0% (logic)
Clock Skew       : -19.900 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.024 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#2)    83.333
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      5.000
- Setup Time                                        0.424
-----------------------------------------------   -------
End-of-path required time( ns )                    87.909

  Source Clock Arrival Time (clk:R#2)   41.666
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       14.318
-------------------------------------   ------
End-of-path arrival time( ns )          80.884

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay   Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  ------  ------------  ------  
u_resetn/u_r_resetn0/CK->u_resetn/u_r_resetn0/Q
                                          SLICE           CLK_TO_Q0_DELAY   1.391        26.291  28      
resetn                                                    NET DELAY         2.075        28.366  1       
u_resetn/u_r_resetn0_RNIPFH8/A->u_resetn/u_r_resetn0_RNIPFH8/Z
                                          SLICE           A0_TO_F0_DELAY    0.477        28.843  238     
resetn_i                                                  NET DELAY        10.375        39.218  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_resetn/u_r_resetn0/Q
Path End         : genblk5.u_ice40_himax_video_process_64/r_accu_Z[8].ff_inst/SR
Source Clock     : clk
Destination Clock: cam_pclk
Logic Level      : 2
Delay Ratio      : 87.0% (route), 13.0% (logic)
Clock Skew       : -19.900 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.024 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#2)    83.333
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      5.000
- Setup Time                                        0.424
-----------------------------------------------   -------
End-of-path required time( ns )                    87.909

  Source Clock Arrival Time (clk:R#2)   41.666
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       14.318
-------------------------------------   ------
End-of-path arrival time( ns )          80.884

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay   Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  ------  ------------  ------  
u_resetn/u_r_resetn0/CK->u_resetn/u_r_resetn0/Q
                                          SLICE           CLK_TO_Q0_DELAY   1.391        26.291  28      
resetn                                                    NET DELAY         2.075        28.366  1       
u_resetn/u_r_resetn0_RNIPFH8/A->u_resetn/u_r_resetn0_RNIPFH8/Z
                                          SLICE           A0_TO_F0_DELAY    0.477        28.843  238     
resetn_i                                                  NET DELAY        10.375        39.218  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {clk} -period 41.6667 [get_pins {genblk1.u_hfosc.osc_inst/CLKHF }] 
----------------------------------------------------------------------
4954 endpoints scored, 2 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk5.u_ice40_himax_video_process_64/vsync_d_Z[0].ff_inst/Q
Path End         : genblk5.u_ice40_himax_video_process_64/vsync_clk_Z[0].ff_inst/D
Source Clock     : cam_pclk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 19.900 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -13.909 ns  (Failed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               24.900

  Source Clock Arrival Time (cam_pclk:R#1)    0.000
+ Source Clock Source Latency                 0.000
+ Source Clock Path Delay                     5.000
+ Data Path Delay                             5.991
------------------------------------------   ------
End-of-path arrival time( ns )               10.991

 
Source Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
genblk5.u_ice40_himax_video_process_64/vsync_d_Z[0].ff_inst/CK->genblk5.u_ice40_himax_video_process_64/vsync_d_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.391  2       
genblk5.u_ice40_himax_video_process_64/vsync_d[0]
                                                          NET DELAY        2.075         8.466  1       
SLICE_884/A0->SLICE_884/F0                SLICE           A0_TO_F0_DELAY   0.450         8.916  1       
genblk5.u_ice40_himax_video_process_64/vsync_d[0]/sig_119/FeedThruLUT
                                                          NET DELAY        2.075        10.991  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk5.u_ice40_himax_video_process_64/end_line_toggle_Z.ff_inst/Q
Path End         : genblk5.u_ice40_himax_video_process_64/end_line_toggle_clk_Z.ff_inst/D
Source Clock     : cam_pclk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 69.3% (route), 30.7% (logic)
Clock Skew       : 19.900 ns
Hold Constraint  : 0.000 ns 
Path Slack       : -13.909 ns  (Failed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )               24.900

  Source Clock Arrival Time (cam_pclk:R#1)    0.000
+ Source Clock Source Latency                 0.000
+ Source Clock Path Delay                     5.000
+ Data Path Delay                             5.991
------------------------------------------   ------
End-of-path arrival time( ns )               10.991

 
Source Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
genblk5.u_ice40_himax_video_process_64/end_line_toggle_Z.ff_inst/CK->genblk5.u_ice40_himax_video_process_64/end_line_toggle_Z.ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.391  2       
genblk5.u_ice40_himax_video_process_64/end_line_toggle
                                                          NET DELAY        2.075         8.466  1       
genblk5.u_ice40_himax_video_process_64/end_line_toggle_clk_RNO/A->genblk5.u_ice40_himax_video_process_64/end_line_toggle_clk_RNO/Z
                                          SLICE           A0_TO_F0_DELAY   0.450         8.916  1       
genblk5.u_ice40_himax_video_process_64/end_line_toggle_clk_3
                                                          NET DELAY        2.075        10.991  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[0].ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN8
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.258 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
+ Hold Time                                   -0.208
------------------------------------------   -------
End-of-path required time( ns )               25.108

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                        3.466
-------------------------------------   ------
End-of-path arrival time( ns )          28.366

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[0].ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        26.291  4       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[0]
                                                          NET DELAY        2.075        28.366  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[1].ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN9
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.258 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
+ Hold Time                                   -0.208
------------------------------------------   -------
End-of-path required time( ns )               25.108

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                        3.466
-------------------------------------   ------
End-of-path arrival time( ns )          28.366

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[1].ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[1].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        26.291  4       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[1]
                                                          NET DELAY        2.075        28.366  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[2].ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN10
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.258 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
+ Hold Time                                   -0.208
------------------------------------------   -------
End-of-path required time( ns )               25.108

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                        3.466
-------------------------------------   ------
End-of-path arrival time( ns )          28.366

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[2].ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[2].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        26.291  4       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[2]
                                                          NET DELAY        2.075        28.366  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[3].ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN11
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.258 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
+ Hold Time                                   -0.208
------------------------------------------   -------
End-of-path required time( ns )               25.108

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                        3.466
-------------------------------------   ------
End-of-path arrival time( ns )          28.366

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[3].ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[3].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        26.291  4       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[3]
                                                          NET DELAY        2.075        28.366  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[4].ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN12
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.258 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
+ Hold Time                                   -0.208
------------------------------------------   -------
End-of-path required time( ns )               25.108

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                        3.466
-------------------------------------   ------
End-of-path arrival time( ns )          28.366

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[4].ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[4].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        26.291  4       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[4]
                                                          NET DELAY        2.075        28.366  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[5].ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN13
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.258 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
+ Hold Time                                   -0.208
------------------------------------------   -------
End-of-path required time( ns )               25.108

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                        3.466
-------------------------------------   ------
End-of-path arrival time( ns )          28.366

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[5].ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[5].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        26.291  4       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[5]
                                                          NET DELAY        2.075        28.366  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[6].ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN14
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.258 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
+ Hold Time                                   -0.208
------------------------------------------   -------
End-of-path required time( ns )               25.108

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                        3.466
-------------------------------------   ------
End-of-path arrival time( ns )          28.366

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[6].ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[6].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        26.291  4       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[6]
                                                          NET DELAY        2.075        28.366  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[7].ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN15
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.258 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
+ Hold Time                                   -0.208
------------------------------------------   -------
End-of-path required time( ns )               25.108

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                        3.466
-------------------------------------   ------
End-of-path arrival time( ns )          28.366

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[7].ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[7].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391        26.291  4       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[7]
                                                          NET DELAY        2.075        28.366  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HFOSC           CLOCK LATENCY   0.000         0.000  2190    
clk                                                       NET DELAY      24.900        24.900  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_clock -name {cam_pclk} -period 83.3333333333333 [get_ports cam_pclk]
----------------------------------------------------------------------
303 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk5.u_ice40_himax_video_process_64/rbcnt_Z[0].ff_inst/Q
Path End         : genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_0.ebr_inst/RADDR0
Source Clock     : cam_pclk
Destination Clock: cam_pclk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.360 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      5.000
+ Hold Time                                        -0.106
-----------------------------------------------   -------
End-of-path required time( ns )                     5.106

  Source Clock Arrival Time (cam_pclk:R#1)   0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.000
+ Data Path Delay                            3.466
------------------------------------------   -----
End-of-path arrival time( ns )               8.466

 
Source Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
genblk5.u_ice40_himax_video_process_64/rbcnt_Z[0].ff_inst/CK->genblk5.u_ice40_himax_video_process_64/rbcnt_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.391  9       
genblk5.u_ice40_himax_video_process_64/rbcnt[0]
                                                          NET DELAY        2.075         8.466  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk5.u_ice40_himax_video_process_64/rbcnt_Z[1].ff_inst/Q
Path End         : genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_0.ebr_inst/RADDR1
Source Clock     : cam_pclk
Destination Clock: cam_pclk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.360 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      5.000
+ Hold Time                                        -0.106
-----------------------------------------------   -------
End-of-path required time( ns )                     5.106

  Source Clock Arrival Time (cam_pclk:R#1)   0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.000
+ Data Path Delay                            3.466
------------------------------------------   -----
End-of-path arrival time( ns )               8.466

 
Source Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
genblk5.u_ice40_himax_video_process_64/rbcnt_Z[1].ff_inst/CK->genblk5.u_ice40_himax_video_process_64/rbcnt_Z[1].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.391  8       
genblk5.u_ice40_himax_video_process_64/rbcnt[1]
                                                          NET DELAY        2.075         8.466  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk5.u_ice40_himax_video_process_64/rbcnt_Z[2].ff_inst/Q
Path End         : genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_0.ebr_inst/RADDR2
Source Clock     : cam_pclk
Destination Clock: cam_pclk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.360 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      5.000
+ Hold Time                                        -0.106
-----------------------------------------------   -------
End-of-path required time( ns )                     5.106

  Source Clock Arrival Time (cam_pclk:R#1)   0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.000
+ Data Path Delay                            3.466
------------------------------------------   -----
End-of-path arrival time( ns )               8.466

 
Source Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
genblk5.u_ice40_himax_video_process_64/rbcnt_Z[2].ff_inst/CK->genblk5.u_ice40_himax_video_process_64/rbcnt_Z[2].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.391  10      
genblk5.u_ice40_himax_video_process_64/rbcnt[2]
                                                          NET DELAY        2.075         8.466  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk5.u_ice40_himax_video_process_64/rbcnt_Z[3].ff_inst/Q
Path End         : genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_0.ebr_inst/RADDR3
Source Clock     : cam_pclk
Destination Clock: cam_pclk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.360 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      5.000
+ Hold Time                                        -0.106
-----------------------------------------------   -------
End-of-path required time( ns )                     5.106

  Source Clock Arrival Time (cam_pclk:R#1)   0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.000
+ Data Path Delay                            3.466
------------------------------------------   -----
End-of-path arrival time( ns )               8.466

 
Source Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
genblk5.u_ice40_himax_video_process_64/rbcnt_Z[3].ff_inst/CK->genblk5.u_ice40_himax_video_process_64/rbcnt_Z[3].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.391  9       
genblk5.u_ice40_himax_video_process_64/rbcnt[3]
                                                          NET DELAY        2.075         8.466  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk5.u_ice40_himax_video_process_64/rbcnt_Z[4].ff_inst/Q
Path End         : genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_0.ebr_inst/RADDR4
Source Clock     : cam_pclk
Destination Clock: cam_pclk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.360 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      5.000
+ Hold Time                                        -0.106
-----------------------------------------------   -------
End-of-path required time( ns )                     5.106

  Source Clock Arrival Time (cam_pclk:R#1)   0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.000
+ Data Path Delay                            3.466
------------------------------------------   -----
End-of-path arrival time( ns )               8.466

 
Source Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
genblk5.u_ice40_himax_video_process_64/rbcnt_Z[4].ff_inst/CK->genblk5.u_ice40_himax_video_process_64/rbcnt_Z[4].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.391  7       
genblk5.u_ice40_himax_video_process_64/rbcnt[4]
                                                          NET DELAY        2.075         8.466  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk5.u_ice40_himax_video_process_64/rbcnt_Z[5].ff_inst/Q
Path End         : genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_0.ebr_inst/RADDR5
Source Clock     : cam_pclk
Destination Clock: cam_pclk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.360 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      5.000
+ Hold Time                                        -0.106
-----------------------------------------------   -------
End-of-path required time( ns )                     5.106

  Source Clock Arrival Time (cam_pclk:R#1)   0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.000
+ Data Path Delay                            3.466
------------------------------------------   -----
End-of-path arrival time( ns )               8.466

 
Source Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
genblk5.u_ice40_himax_video_process_64/rbcnt_Z[5].ff_inst/CK->genblk5.u_ice40_himax_video_process_64/rbcnt_Z[5].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.391  6       
genblk5.u_ice40_himax_video_process_64/rbcnt[5]
                                                          NET DELAY        2.075         8.466  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk5.u_ice40_himax_video_process_64/rbcnt_Z[6].ff_inst/Q
Path End         : genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_0.ebr_inst/RADDR6
Source Clock     : cam_pclk
Destination Clock: cam_pclk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.360 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      5.000
+ Hold Time                                        -0.106
-----------------------------------------------   -------
End-of-path required time( ns )                     5.106

  Source Clock Arrival Time (cam_pclk:R#1)   0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.000
+ Data Path Delay                            3.466
------------------------------------------   -----
End-of-path arrival time( ns )               8.466

 
Source Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
genblk5.u_ice40_himax_video_process_64/rbcnt_Z[6].ff_inst/CK->genblk5.u_ice40_himax_video_process_64/rbcnt_Z[6].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.391  7       
genblk5.u_ice40_himax_video_process_64/rbcnt[6]
                                                          NET DELAY        2.075         8.466  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk5.u_ice40_himax_video_process_64/rbcnt_Z[0].ff_inst/Q
Path End         : genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_1.ebr_inst/RADDR0
Source Clock     : cam_pclk
Destination Clock: cam_pclk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.360 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      5.000
+ Hold Time                                        -0.106
-----------------------------------------------   -------
End-of-path required time( ns )                     5.106

  Source Clock Arrival Time (cam_pclk:R#1)   0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.000
+ Data Path Delay                            3.466
------------------------------------------   -----
End-of-path arrival time( ns )               8.466

 
Source Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
genblk5.u_ice40_himax_video_process_64/rbcnt_Z[0].ff_inst/CK->genblk5.u_ice40_himax_video_process_64/rbcnt_Z[0].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.391  9       
genblk5.u_ice40_himax_video_process_64/rbcnt[0]
                                                          NET DELAY        2.075         8.466  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk5.u_ice40_himax_video_process_64/rbcnt_Z[1].ff_inst/Q
Path End         : genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_1.ebr_inst/RADDR1
Source Clock     : cam_pclk
Destination Clock: cam_pclk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.360 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      5.000
+ Hold Time                                        -0.106
-----------------------------------------------   -------
End-of-path required time( ns )                     5.106

  Source Clock Arrival Time (cam_pclk:R#1)   0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.000
+ Data Path Delay                            3.466
------------------------------------------   -----
End-of-path arrival time( ns )               8.466

 
Source Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
genblk5.u_ice40_himax_video_process_64/rbcnt_Z[1].ff_inst/CK->genblk5.u_ice40_himax_video_process_64/rbcnt_Z[1].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.391  8       
genblk5.u_ice40_himax_video_process_64/rbcnt[1]
                                                          NET DELAY        2.075         8.466  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk5.u_ice40_himax_video_process_64/rbcnt_Z[2].ff_inst/Q
Path End         : genblk5.u_ice40_himax_video_process_64/u_ram256x32_accu0/lscc_ram_dp_inst/mem_mem_0_1.ebr_inst/RADDR2
Source Clock     : cam_pclk
Destination Clock: cam_pclk
Logic Level      : 1
Delay Ratio      : 59.9% (route), 40.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.360 ns  (Passed)

  Destination Clock Arrival Time (cam_pclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      5.000
+ Hold Time                                        -0.106
-----------------------------------------------   -------
End-of-path required time( ns )                     5.106

  Source Clock Arrival Time (cam_pclk:R#1)   0.000
+ Source Clock Source Latency                0.000
+ Source Clock Path Delay                    5.000
+ Data Path Delay                            3.466
------------------------------------------   -----
End-of-path arrival time( ns )               8.466

 
Source Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
genblk5.u_ice40_himax_video_process_64/rbcnt_Z[2].ff_inst/CK->genblk5.u_ice40_himax_video_process_64/rbcnt_Z[2].ff_inst/Q
                                          SLICE           CLK_TO_Q0_DELAY  1.391         6.391  10      
genblk5.u_ice40_himax_video_process_64/rbcnt[2]
                                                          NET DELAY        2.075         8.466  1       


Destination Clock Path
Name                                      Cell/Site Name                   Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  -------------------------------  --------------------  -----  ------------  ------  
cam_pclk                                  lsc_ml_ice40_himax_humandet_top  CLOCK LATENCY         0.000         0.000  1       
cam_pclk                                                                   NET DELAY             0.000         0.000  1       
cam_pclk_ibuf.bb_inst/B->cam_pclk_ibuf.bb_inst/O
                                          PIO                              IOPAD_TO_PADDI_DELAY  0.850         0.850  100     
pclk_c                                                                     NET DELAY             4.150         5.000  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

