// Seed: 3337811329
`define pp_2 0
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1
);
  logic id_2;
endmodule
