# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/pci/st,stm32-pcie-ep.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: PCIe EP controller on STM32MP25 SoC

maintainers:
  - Christian Bruel <christian.bruel@foss.st.com>

description: |+
  PCIe EP controller based on the Synopsys DesignWare PCIe core.

select:
  properties:
    compatible:
      contains:
        const: st,stm32mp25-pcie-ep
  required:
    - compatible

allOf:
  - $ref: /schemas/pci/snps,dw-pcie-ep.yaml#

properties:
  compatible:
    items:
      - const: st,stm32mp25-pcie-ep
      - const: snps,dw-pcie-ep

  reg:
    items:
      - description: Data Bus Interface (DBI) registers.
      - description: PCIe configuration registers.

  reg-names:
    items:
      - const: dbi
      - const: addr_space

  st,syscfg:
    $ref: /schemas/types.yaml#/definitions/phandle-array
    description: Phandle to the SYSCON entry required for configuring PCIe mode.

  clocks:
    maxItems: 1
    description: PCIe system clock

  clock-names:
    const: core

  resets:
    maxItems: 1

  reset-names:
    const: pcie

  phys:
    maxItems: 1

  phy-names:
    const: pcie-phy

  reset-gpios:
    description: GPIO controlled connection to PERST# signal
    maxItems: 1

required:
  - st,syscfg
  - resets
  - reset-names
  - clocks
  - clock-names
  - phys
  - phy-names
  - reset-gpios

unevaluatedProperties: false

examples:
  - |
    #include <dt-bindings/phy/phy.h>
    #include <dt-bindings/clock/stm32mp25-clks.h>
    #include <dt-bindings/gpio/gpio.h>
    #include <dt-bindings/reset/stm32mp25-resets.h>

    pcie_ep: pcie-ep@48400000 {
             compatible = "st,stm32mp25-pcie-ep", "snps,dw-pcie-ep";
             num-lanes = <1>;
             reg = <0x48400000 0x400000>,
                   <0x10000000 0x8000000>;
             reg-names = "dbi", "addr_space";
             st,syscfg = <&syscfg>;
             clocks = <&rcc CK_BUS_PCIE>;
             clock-names = "core";
             phys = <&combophy PHY_TYPE_PCIE>;
             phy-names = "pcie-phy";
             resets = <&rcc PCIE_R>;
             reset-names = "pcie";
             pinctrl-names = "default", "init";
             pinctrl-0 = <&pcie_pins_a>;
             pinctrl-1 = <&pcie_init_pins_a>;
             reset-gpios = <&gpioj 8 GPIO_ACTIVE_LOW>;
    };
