// Seed: 774094690
module module_0 (
    output tri0 id_0
);
endmodule
module module_1 (
    output tri0  id_0,
    output wire  id_1,
    input  wire  id_2,
    output logic id_3,
    input  wire  id_4,
    output wire  id_5,
    input  tri1  id_6
);
  always_ff begin : LABEL_0
    id_3 = -1'b0;
  end : SymbolIdentifier
  or primCall (id_3, id_4, id_6, id_2);
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2
);
  always_ff {id_1} <= -1;
  assign module_3.id_0 = 0;
  logic id_4;
  ;
  logic [7:0][-1 : -1] id_5;
  ;
  assign id_4 = id_0 && "";
endmodule
module module_3 #(
    parameter id_1 = 32'd60,
    parameter id_6 = 32'd46
) (
    input uwire id_0,
    input tri1 _id_1,
    input uwire id_2,
    input tri id_3,
    input wor id_4
    , id_11,
    input uwire id_5,
    input supply0 _id_6[id_6 : id_1],
    input tri id_7,
    output logic id_8,
    input wire id_9
);
  always id_8 = id_11;
  module_2 modCall_1 (
      id_3,
      id_9,
      id_4
  );
  wire [-  1 : 1] id_12;
endmodule
