Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date             : Fri Nov 18 09:07:00 2022
| Host             : DESKTOP-CRRKENA running 64-bit major release  (build 9200)
| Command          : report_power -file newTop_power_routed.rpt -pb newTop_power_summary_routed.pb -rpx newTop_power_routed.rpx
| Design           : newTop
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 35.794 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 35.308                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     7.044 |      712 |       --- |             --- |
|   LUT as Logic           |     5.840 |      410 |     20800 |            1.97 |
|   LUT as Distributed RAM |     0.856 |       76 |      9600 |            0.79 |
|   CARRY4                 |     0.283 |       48 |      8150 |            0.59 |
|   Register               |     0.058 |       81 |     41600 |            0.19 |
|   BUFG                   |     0.008 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       11 |       --- |             --- |
| Signals                  |     8.226 |      641 |       --- |             --- |
| I/O                      |    20.038 |       16 |       106 |           15.09 |
| Static Power             |     0.486 |          |           |                 |
| Total                    |    35.794 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    15.619 |      15.278 |      0.341 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.787 |       0.734 |      0.053 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     5.670 |       5.669 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| newTop                   |    35.308 |
|   debouncer              |     0.290 |
|   disp                   |     0.100 |
|   top1                   |    14.857 |
|     dmem                 |     0.392 |
|       RAM_reg_0_63_0_0   |     0.009 |
|       RAM_reg_0_63_10_10 |     0.009 |
|       RAM_reg_0_63_11_11 |     0.014 |
|       RAM_reg_0_63_12_12 |     0.006 |
|       RAM_reg_0_63_13_13 |     0.007 |
|       RAM_reg_0_63_14_14 |     0.009 |
|       RAM_reg_0_63_15_15 |     0.012 |
|       RAM_reg_0_63_16_16 |     0.010 |
|       RAM_reg_0_63_17_17 |     0.014 |
|       RAM_reg_0_63_18_18 |     0.014 |
|       RAM_reg_0_63_19_19 |     0.009 |
|       RAM_reg_0_63_1_1   |     0.013 |
|       RAM_reg_0_63_20_20 |     0.009 |
|       RAM_reg_0_63_21_21 |     0.010 |
|       RAM_reg_0_63_22_22 |     0.008 |
|       RAM_reg_0_63_23_23 |     0.015 |
|       RAM_reg_0_63_24_24 |     0.011 |
|       RAM_reg_0_63_25_25 |     0.006 |
|       RAM_reg_0_63_26_26 |     0.007 |
|       RAM_reg_0_63_27_27 |     0.009 |
|       RAM_reg_0_63_28_28 |     0.011 |
|       RAM_reg_0_63_29_29 |     0.009 |
|       RAM_reg_0_63_2_2   |     0.017 |
|       RAM_reg_0_63_30_30 |     0.010 |
|       RAM_reg_0_63_31_31 |     0.014 |
|       RAM_reg_0_63_3_3   |     0.014 |
|       RAM_reg_0_63_4_4   |     0.017 |
|       RAM_reg_0_63_5_5   |     0.014 |
|       RAM_reg_0_63_6_6   |     0.012 |
|       RAM_reg_0_63_7_7   |     0.017 |
|       RAM_reg_0_63_8_8   |     0.008 |
|       RAM_reg_0_63_9_9   |     0.011 |
|     mips                 |    14.464 |
|       dp                 |    14.464 |
+--------------------------+-----------+


