<stg><name>padding2d_fix16.4</name>


<trans_list>

<trans id="90" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond2" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader4.preheader.critedge:0  %output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="21" op_0_bw="16">
<![CDATA[
.preheader4.preheader.critedge:1  %tmp_15_cast1 = zext i16 %output_width_read to i21

]]></Node>
<StgValue><ssdm name="tmp_15_cast1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4.preheader.critedge:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader.critedge:3  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader4:0  %height = phi i5 [ %height_1, %.loopexit3 ], [ 0, %.preheader4.preheader.critedge ]

]]></Node>
<StgValue><ssdm name="height"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
.preheader4:1  %phi_mul = phi i21 [ %next_mul, %.loopexit3 ], [ 0, %.preheader4.preheader.critedge ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader4:2  %next_mul = add i21 %phi_mul, %tmp_15_cast1

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:4  %exitcond1 = icmp eq i5 %height, -2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:5  %height_1 = add i5 %height, 1

]]></Node>
<StgValue><ssdm name="height_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:6  br i1 %exitcond1, label %11, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %tmp_s = icmp eq i5 %height, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_s, label %.preheader2.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %tmp_15 = icmp ult i5 %height, -3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_15, label %.preheader.preheader, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="21">
<![CDATA[
.preheader.preheader:0  %tmp_16 = zext i21 %phi_mul to i64

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %output_addr_2 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="output_addr_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:2  %tmp2 = add i5 %height, -1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:3  %p_shl3 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp2, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:4  %p_shl3_cast = zext i10 %p_shl3 to i11

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader.preheader:5  %p_shl4 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp2, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="7">
<![CDATA[
.preheader.preheader:6  %p_shl4_cast = zext i7 %p_shl4 to i11

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:7  %tmp7 = sub i11 %p_shl3_cast, %p_shl4_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:8  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader1:0  %width2 = phi i5 [ %width_2, %10 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="width2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="21" op_0_bw="5">
<![CDATA[
.preheader1:1  %tmp_30_cast = zext i5 %width2 to i21

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:3  %exitcond8 = icmp eq i5 %width2, -2

]]></Node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader1:4  %width_2 = add i5 %width2, 1

]]></Node>
<StgValue><ssdm name="width_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5  br i1 %exitcond8, label %.loopexit.loopexit, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:0  %tmp4 = add i21 %phi_mul, %tmp_30_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="21">
<![CDATA[
:1  %tmp_19 = zext i21 %tmp4 to i64

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_addr_1 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_19

]]></Node>
<StgValue><ssdm name="output_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:3  store i16 0, i16* %output_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %width1 = phi i5 [ %width_3, %9 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="width1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="21" op_0_bw="5">
<![CDATA[
.preheader:1  %tmp_32_cast6 = zext i5 %width1 to i21

]]></Node>
<StgValue><ssdm name="tmp_32_cast6"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %exitcond9 = icmp eq i5 %width1, -2

]]></Node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:4  %width_3 = add i5 %width1, 1

]]></Node>
<StgValue><ssdm name="width_3"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond9, label %.loopexit.loopexit4, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %tmp_18 = icmp eq i5 %width1, 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_18, label %4, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %tmp_20 = icmp ult i5 %width1, -3

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_20, label %6, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:0  %tmp_25 = add i21 %phi_mul, %tmp_32_cast6

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="21">
<![CDATA[
:1  %tmp_26 = zext i21 %tmp_25 to i64

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_addr_4 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="output_addr_4"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:3  store i16 0, i16* %output_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %tmp3 = add i5 %width1, -1

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="5">
<![CDATA[
:1  %tmp3_cast = zext i5 %tmp3 to i11

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_21 = add i11 %tmp3_cast, %tmp7

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="11">
<![CDATA[
:3  %tmp_38_cast = sext i11 %tmp_21 to i32

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_22 = zext i32 %tmp_38_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %input_0_addr = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_22

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="10">
<![CDATA[
:6  %input_0_load = load i16* %input_0_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7  %tmp_23 = add i21 %phi_mul, %tmp_32_cast6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:0  store i16 0, i16* %output_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit4:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %.loopexit3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader2:0  %width = phi i5 [ %width_1, %1 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="width"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:2  %exitcond2 = icmp eq i5 %width, -2

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2:3  %width_1 = add i5 %width, 1

]]></Node>
<StgValue><ssdm name="width_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %exitcond2, label %.loopexit3.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_17 = zext i5 %width to i64

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_17

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:2  store i16 0, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.loopexit3.loopexit:0  br label %.loopexit3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
<literal name="exitcond2" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="1"/>
<literal name="exitcond9" val="1"/>
</and_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
.loopexit3:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="83" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="10">
<![CDATA[
:6  %input_0_load = load i16* %input_0_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="21">
<![CDATA[
:8  %tmp_24 = zext i21 %tmp_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr_3 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="output_addr_3"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:10  store i16 %input_0_load, i16* %output_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
