{
  "a1733ccd": {
    "file_id": "a1733ccd",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754199102/artifacts/designs/adder_16bit.v",
    "file_type": "verilog",
    "content_hash": "3390376035230447912",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T13:32:59.254184",
    "description": "由enhanced_real_verilog_agent创建的verilog文件",
    "metadata": {}
  },
  "fe316db1": {
    "file_id": "fe316db1",
    "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754199102/artifacts/testbenches/adder_16bit_tb.v",
    "file_type": "testbench",
    "content_hash": "3506374265385417922",
    "created_by": "enhanced_real_verilog_agent",
    "created_at": "2025-08-03T13:32:42.546640",
    "description": "由enhanced_real_verilog_agent创建的testbench文件",
    "metadata": {}
  }
}