============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 26 2022  02:50:54 pm
  Module:                 mux_b_t_t_1
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4885 ps) Late External Delay Assertion at pin out[0]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (F) out[0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     715                  
             Slack:=    4885                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_67_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g2730/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g2/Y           -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  5.2   240   115    2120    (-,-) 
  g2714__6783/Y  -       A1->Y F     AOI21x1_ASAP7_75t_R       23 21.1   175   136    2256    (-,-) 
  g2653__5526/Y  -       A2->Y R     OAI22xp5_ASAP7_75t_R       1  0.8    56    42    2298    (-,-) 
  g2645__4733/Y  -       C->Y  F     AOI211xp5_ASAP7_75t_R      1  0.8    52    25    2323    (-,-) 
  g2630__5122/Y  -       B->Y  R     OAI211xp5_ASAP7_75t_R      1  0.8    64    27    2350    (-,-) 
  g2628__3680/Y  -       A->Y  F     NAND4xp25_ASAP7_75t_R      1  0.8    42    31    2381    (-,-) 
  g2627__6783/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        1  0.8    64    39    2420    (-,-) 
  g2626__5526/Y  -       A->Y  F     NAND5xp2_ASAP7_75t_R       1  0.8    51    36    2456    (-,-) 
  g2625__8428/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.0   113    64    2521    (-,-) 
  g2624__4319/Y  -       B->Y  F     NOR2xp33_ASAP7_75t_R       1 15.3   322   193    2713    (-,-) 
  out[0]         -       -     F     (port)                     -    -     -     1    2715    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 2: MET (4885 ps) Late External Delay Assertion at pin out[1]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (F) out[1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     715                  
             Slack:=    4885                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_66_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g2730/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g2/Y           -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  5.2   240   115    2120    (-,-) 
  g2714__6783/Y  -       A1->Y F     AOI21x1_ASAP7_75t_R       23 21.1   175   136    2256    (-,-) 
  g2653__5526/Y  -       A2->Y R     OAI22xp5_ASAP7_75t_R       1  0.8    56    42    2298    (-,-) 
  g2645__4733/Y  -       C->Y  F     AOI211xp5_ASAP7_75t_R      1  0.8    52    25    2323    (-,-) 
  g2630__5122/Y  -       B->Y  R     OAI211xp5_ASAP7_75t_R      1  0.8    64    27    2350    (-,-) 
  g2628__3680/Y  -       A->Y  F     NAND4xp25_ASAP7_75t_R      1  0.8    42    31    2381    (-,-) 
  g2627__6783/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        1  0.8    64    39    2420    (-,-) 
  g2626__5526/Y  -       A->Y  F     NAND5xp2_ASAP7_75t_R       1  0.8    51    36    2456    (-,-) 
  g2625__8428/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.0   113    64    2521    (-,-) 
  g2623__6260/Y  -       B->Y  F     NOR2xp33_ASAP7_75t_R       1 15.3   322   193    2713    (-,-) 
  out[1]         -       -     F     (port)                     -    -     -     1    2715    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 3: MET (4885 ps) Late External Delay Assertion at pin out[2]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (F) out[2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     715                  
             Slack:=    4885                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8_65_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g2730/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g2/Y           -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  5.2   240   115    2120    (-,-) 
  g2714__6783/Y  -       A1->Y F     AOI21x1_ASAP7_75t_R       23 21.1   175   136    2256    (-,-) 
  g2653__5526/Y  -       A2->Y R     OAI22xp5_ASAP7_75t_R       1  0.8    56    42    2298    (-,-) 
  g2645__4733/Y  -       C->Y  F     AOI211xp5_ASAP7_75t_R      1  0.8    52    25    2323    (-,-) 
  g2630__5122/Y  -       B->Y  R     OAI211xp5_ASAP7_75t_R      1  0.8    64    27    2350    (-,-) 
  g2628__3680/Y  -       A->Y  F     NAND4xp25_ASAP7_75t_R      1  0.8    42    31    2381    (-,-) 
  g2627__6783/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        1  0.8    64    39    2420    (-,-) 
  g2626__5526/Y  -       A->Y  F     NAND5xp2_ASAP7_75t_R       1  0.8    51    36    2456    (-,-) 
  g2625__8428/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.0   113    64    2521    (-,-) 
  g2622__5107/Y  -       B->Y  F     NOR2xp33_ASAP7_75t_R       1 15.3   323   193    2713    (-,-) 
  out[2]         -       -     F     (port)                     -    -     -     1    2715    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 4: MET (4885 ps) Late External Delay Assertion at pin out[3]
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (F) out[3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     715                  
             Slack:=    4885                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_65_1 
  output_delay             2000            chip.sdc_line_8      

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  select         -       -     R     (arrival)                  1  0.9     0     0    2000    (-,-) 
  g2730/Y        -       A->Y  F     INVx1_ASAP7_75t_R          1  0.8     6     5    2005    (-,-) 
  g2/Y           -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  5.2   240   115    2120    (-,-) 
  g2714__6783/Y  -       A1->Y F     AOI21x1_ASAP7_75t_R       23 21.1   175   136    2256    (-,-) 
  g2653__5526/Y  -       A2->Y R     OAI22xp5_ASAP7_75t_R       1  0.8    56    42    2298    (-,-) 
  g2645__4733/Y  -       C->Y  F     AOI211xp5_ASAP7_75t_R      1  0.8    52    25    2323    (-,-) 
  g2630__5122/Y  -       B->Y  R     OAI211xp5_ASAP7_75t_R      1  0.8    64    27    2350    (-,-) 
  g2628__3680/Y  -       A->Y  F     NAND4xp25_ASAP7_75t_R      1  0.8    42    31    2381    (-,-) 
  g2627__6783/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        1  0.8    64    39    2420    (-,-) 
  g2626__5526/Y  -       A->Y  F     NAND5xp2_ASAP7_75t_R       1  0.8    51    36    2456    (-,-) 
  g2625__8428/Y  -       A->Y  R     NOR5xp2_ASAP7_75t_R        4  2.0   113    64    2521    (-,-) 
  g2621__2398/Y  -       B->Y  F     NOR2xp33_ASAP7_75t_R       1 15.3   323   193    2713    (-,-) 
  out[3]         -       -     F     (port)                     -    -     -     1    2715    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 5: MET (7339 ps) Setup Check with Pin select_value_reg[3]/CLK->D
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (F) select_value_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       5                  
       Uncertainty:-     400                  
     Required Time:=    9595                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     256                  
             Slack:=    7339                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_65_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  select                -       -     R     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g2730/Y               -       A->Y  F     INVx1_ASAP7_75t_R             1  0.8     6     5    2005    (-,-) 
  g2/Y                  -       A->Y  R     NOR5xp2_ASAP7_75t_R           4  5.2   240   115    2120    (-,-) 
  g2714__6783/Y         -       A1->Y F     AOI21x1_ASAP7_75t_R          23 21.1   175   136    2256    (-,-) 
  select_value_reg[3]/D -       -     F     ASYNC_DFFHx1_ASAP7_75t_R     23    -     -     0    2256    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 6: MET (7341 ps) Setup Check with Pin select_value_reg[2]/CLK->D
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (F) select_value_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       5                  
       Uncertainty:-     400                  
     Required Time:=    9595                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     254                  
             Slack:=    7341                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_65_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  select                -       -     R     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g2730/Y               -       A->Y  F     INVx1_ASAP7_75t_R             1  0.8     6     5    2005    (-,-) 
  g2/Y                  -       A->Y  R     NOR5xp2_ASAP7_75t_R           4  5.2   240   115    2120    (-,-) 
  g2717__2802/Y         -       A1->Y F     AOI21x1_ASAP7_75t_R          22 20.6   172   134    2254    (-,-) 
  select_value_reg[2]/D -       -     F     ASYNC_DFFHx1_ASAP7_75t_R     22    -     -     0    2254    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 7: MET (7343 ps) Setup Check with Pin select_value_reg[0]/CLK->D
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (F) select_value_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       5                  
       Uncertainty:-     400                  
     Required Time:=    9595                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     252                  
             Slack:=    7343                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_65_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  select                -       -     R     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g2730/Y               -       A->Y  F     INVx1_ASAP7_75t_R             1  0.8     6     5    2005    (-,-) 
  g2/Y                  -       A->Y  R     NOR5xp2_ASAP7_75t_R           4  5.2   240   115    2120    (-,-) 
  g2715__5526/Y         -       A1->Y F     AOI21x1_ASAP7_75t_R          20 20.1   170   132    2252    (-,-) 
  select_value_reg[0]/D -       -     F     ASYNC_DFFHx1_ASAP7_75t_R     20    -     -     0    2252    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 8: MET (7344 ps) Setup Check with Pin select_value_reg[1]/CLK->D
          Group: aclk
     Startpoint: (R) select
          Clock: (R) aclk
       Endpoint: (F) select_value_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       5                  
       Uncertainty:-     400                  
     Required Time:=    9595                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     252                  
             Slack:=    7344                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_65_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  select                -       -     R     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g2730/Y               -       A->Y  F     INVx1_ASAP7_75t_R             1  0.8     6     5    2005    (-,-) 
  g2/Y                  -       A->Y  R     NOR5xp2_ASAP7_75t_R           4  5.2   240   115    2120    (-,-) 
  g2716__1617/Y         -       A1->Y F     AOI21x1_ASAP7_75t_R          21 20.0   169   132    2252    (-,-) 
  select_value_reg[1]/D -       -     F     ASYNC_DFFHx1_ASAP7_75t_R     21    -     -     0    2252    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 9: MET (9414 ps) Setup Check with Pin counter_reg[3]/CLK->D
          Group: aclk
     Startpoint: (R) counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) counter_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
         Data Path:-     187                  
             Slack:=    9414                  

#------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  counter_reg[0]/CLK -       -       R     (arrival)                     8    -   150     0       0    (-,-) 
  counter_reg[0]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      3  3.1    38    96      96    (-,-) 
  g2740/CON          -       B->CON  R     HAxp5_ASAP7_75t_R             1  0.7    28    23     119    (-,-) 
  g2728/Y            -       A->Y    F     INVxp67_ASAP7_75t_R           1  1.2    19    17     136    (-,-) 
  g2739/CON          -       B->CON  R     HAxp5_ASAP7_75t_R             1  1.3    34    21     157    (-,-) 
  g2720__3680/Y      -       B->Y    R     XOR2xp5_ASAP7_75t_R           1  0.9    28    30     187    (-,-) 
  counter_reg[3]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     187    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 10: MET (9429 ps) Setup Check with Pin counter_reg[2]/CLK->D
          Group: aclk
     Startpoint: (R) counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) counter_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
         Data Path:-     173                  
             Slack:=    9429                  

#------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  counter_reg[0]/CLK -       -       R     (arrival)                     8    -   150     0       0    (-,-) 
  counter_reg[0]/QN  -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      3  3.0    41    96      96    (-,-) 
  g2740/CON          -       B->CON  F     HAxp5_ASAP7_75t_R             1  0.7    28    22     118    (-,-) 
  g2728/Y            -       A->Y    R     INVxp67_ASAP7_75t_R           1  1.1    22    19     137    (-,-) 
  g2739/CON          -       B->CON  F     HAxp5_ASAP7_75t_R             1  1.2    30    20     156    (-,-) 
  g2739/SN           -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    28    16     172    (-,-) 
  counter_reg[2]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     173    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 11: MET (9467 ps) Setup Check with Pin counter_reg[1]/CLK->D
          Group: aclk
     Startpoint: (R) counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) counter_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
         Data Path:-     134                  
             Slack:=    9467                  

#------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  counter_reg[0]/CLK -       -       R     (arrival)                     8    -   150     0       0    (-,-) 
  counter_reg[0]/QN  -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      3  3.0    41    96      96    (-,-) 
  g2740/CON          -       B->CON  F     HAxp5_ASAP7_75t_R             1  0.7    28    22     118    (-,-) 
  g2740/SN           -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    31    16     134    (-,-) 
  counter_reg[1]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     134    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 12: MET (9503 ps) Setup Check with Pin counter_reg[0]/CLK->D
          Group: aclk
     Startpoint: (R) counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) counter_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-       1                  
       Uncertainty:-     400                  
     Required Time:=    9599                  
      Launch Clock:-       0                  
         Data Path:-      96                  
             Slack:=    9503                  

#------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  counter_reg[0]/CLK -       -       R     (arrival)                     8    -   150     0       0    (-,-) 
  counter_reg[0]/QN  -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      3  3.0    41    96      96    (-,-) 
  counter_reg[0]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      3    -     -     0      96    (-,-) 
#------------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

