<stg><name>Galois_LFSR_32_33_hw</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:0  %input_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %input_r)

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1">
<![CDATA[
_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:1  %guard_variable_for_v_1 = load i1* @guard_variable_for_v, align 1

]]></Node>
<StgValue><ssdm name="guard_variable_for_v_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="guard_variable_for_v_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8" bw="33" op_0_bw="33">
<![CDATA[
_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:2  %lfsr33_V_load = load i33* @lfsr33_V, align 8

]]></Node>
<StgValue><ssdm name="lfsr33_V_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:3  %select_ln12 = select i1 %guard_variable_for_v_1, i33 %lfsr33_V_load, i33 61680

]]></Node>
<StgValue><ssdm name="select_ln12"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="32">
<![CDATA[
_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:4  %lsb32_V = trunc i32 %input_read to i1

]]></Node>
<StgValue><ssdm name="lsb32_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="33">
<![CDATA[
_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:5  %lsb33_V = trunc i33 %select_ln12 to i1

]]></Node>
<StgValue><ssdm name="lsb33_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:6  %lfsr32_V = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %input_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="lfsr32_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="31">
<![CDATA[
_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:7  %lfsr32_V_1 = zext i31 %lfsr32_V to i32

]]></Node>
<StgValue><ssdm name="lfsr32_V_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lsb32_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:8  %lfsr32_V_2 = xor i32 %lfsr32_V_1, -1560281088

]]></Node>
<StgValue><ssdm name="lfsr32_V_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:9  %lfsr32_V_3 = select i1 %lsb32_V, i32 %lfsr32_V_2, i32 %lfsr32_V_1

]]></Node>
<StgValue><ssdm name="lfsr32_V_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:10  %lshr_ln = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %select_ln12, i32 1, i32 32)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="33" op_0_bw="32">
<![CDATA[
_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:11  %zext_ln858 = zext i32 %lshr_ln to i33

]]></Node>
<StgValue><ssdm name="zext_ln858"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lsb33_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:12  %xor_ln719 = xor i33 %zext_ln858, -1811939328

]]></Node>
<StgValue><ssdm name="xor_ln719"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:13  %rhs_V = select i1 %lsb33_V, i33 %xor_ln719, i33 %zext_ln858

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="33">
<![CDATA[
_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:14  %trunc_ln1357 = trunc i33 %rhs_V to i32

]]></Node>
<StgValue><ssdm name="trunc_ln1357"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:15  %xor_ln23 = xor i32 %trunc_ln1357, %lfsr32_V_3

]]></Node>
<StgValue><ssdm name="xor_ln23"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="33">
<![CDATA[
_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:16  store i33 %rhs_V, i33* @lfsr33_V, align 8

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32">
<![CDATA[
_ZrSILi32ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit:17  ret i32 %xor_ln23

]]></Node>
<StgValue><ssdm name="ret_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
