<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<text>SmartTime Version 12.900.20.24</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Tue Sep  7 12:45:55 2021 </text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>top</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S025</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>400 VF</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>-40 - 100 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
</table>
<text></text>
<text></text>
<section>
<name>Coverage Summary</name>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>         4238</cell>
 <cell>           16</cell>
 <cell>         4254</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>         2557</cell>
 <cell>            2</cell>
 <cell>         2559</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           68</cell>
 <cell>           68</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         6795</cell>
 <cell>           86</cell>
 <cell>         6881</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>         4238</cell>
 <cell>           16</cell>
 <cell>         4254</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>         2557</cell>
 <cell>            2</cell>
 <cell>         2559</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           68</cell>
 <cell>           68</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         6795</cell>
 <cell>           86</cell>
 <cell>         6881</cell>
</row>
</table>
<section>
<name>Clock domain: </name>
<text>top_sb_0/CCC_0/GL2</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>         4238</cell>
 <cell>           16</cell>
 <cell>         4254</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>         2557</cell>
 <cell>            2</cell>
 <cell>         2559</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>           67</cell>
 <cell>           67</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>         6795</cell>
 <cell>           85</cell>
 <cell>         6880</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>         4238</cell>
 <cell>           16</cell>
 <cell>         4254</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>         2557</cell>
 <cell>            2</cell>
 <cell>         2559</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>           67</cell>
 <cell>           67</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>         6795</cell>
 <cell>           85</cell>
 <cell>         6880</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text> - Max input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>DQ[0]</item>
 <item>DQ[10]</item>
 <item>DQ[11]</item>
 <item>DQ[12]</item>
 <item>DQ[13]</item>
 <item>DQ[14]</item>
 <item>DQ[15]</item>
 <item>DQ[1]</item>
 <item>DQ[2]</item>
 <item>DQ[3]</item>
 <item>DQ[4]</item>
 <item>DQ[5]</item>
 <item>DQ[6]</item>
 <item>DQ[7]</item>
 <item>DQ[8]</item>
 <item>DQ[9]</item>
</list>
<text></text>
<text> - Min input delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>DQ[0]</item>
 <item>DQ[10]</item>
 <item>DQ[11]</item>
 <item>DQ[12]</item>
 <item>DQ[13]</item>
 <item>DQ[14]</item>
 <item>DQ[15]</item>
 <item>DQ[1]</item>
 <item>DQ[2]</item>
 <item>DQ[3]</item>
 <item>DQ[4]</item>
 <item>DQ[5]</item>
 <item>DQ[6]</item>
 <item>DQ[7]</item>
 <item>DQ[8]</item>
 <item>DQ[9]</item>
</list>
<text></text>
<text></text>
<text> - Max output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>BA[0]</item>
 <item>BA[1]</item>
 <item>CAN_TX</item>
 <item>CAN_TX_EN_N</item>
 <item>CAS_N</item>
 <item>CKE</item>
 <item>CS_N[0]</item>
 <item>CS_N[1]</item>
 <item>CS_N[2]</item>
 <item>DQM[0]</item>
 <item>DQM[1]</item>
 <item>DQ[0]</item>
 <item>DQ[10]</item>
 <item>DQ[11]</item>
 <item>DQ[12]</item>
 <item>DQ[13]</item>
 <item>DQ[14]</item>
 <item>DQ[15]</item>
 <item>DQ[1]</item>
 <item>DQ[2]</item>
</list>
<text></text>
<text> - Min output delay constraint missing on ports:</text>
<text>   </text>
<list>
 <item>BA[0]</item>
 <item>BA[1]</item>
 <item>CAN_TX</item>
 <item>CAN_TX_EN_N</item>
 <item>CAS_N</item>
 <item>CKE</item>
 <item>CS_N[0]</item>
 <item>CS_N[1]</item>
 <item>CS_N[2]</item>
 <item>DQM[0]</item>
 <item>DQM[1]</item>
 <item>DQ[0]</item>
 <item>DQ[10]</item>
 <item>DQ[11]</item>
 <item>DQ[12]</item>
 <item>DQ[13]</item>
 <item>DQ[14]</item>
 <item>DQ[15]</item>
 <item>DQ[1]</item>
 <item>DQ[2]</item>
</list>
<text></text>
<text></text>
<text> - Setup unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[0]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[10]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[11]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[12]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[13]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[14]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[15]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[1]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[2]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[3]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[4]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[5]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[6]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[7]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[8]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[9]:D</item>
</list>
<text></text>
<text> - Recovery unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>top_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn</item>
 <item>top_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn</item>
</list>
<text></text>
<text> - Hold unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[0]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[10]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[11]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[12]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[13]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[14]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[15]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[1]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[2]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[3]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[4]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[5]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[6]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[7]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[8]:D</item>
 <item>top_sb_0/MSS_SMC_0/sdr_dataout_reg[9]:D</item>
</list>
<text></text>
<text> - Removal unconstrained for the following pins:</text>
<text>   </text>
<list>
 <item>top_sb_0/CORERESETP_0/RESET_N_M2F_clk_base:ALn</item>
 <item>top_sb_0/CORERESETP_0/RESET_N_M2F_q1:ALn</item>
</list>
<text></text>
</section>
</section>
<section>
<name>Clock domain: </name>
<text>top_sb_0/OSC_0/I_XTLOSC/CLKOUT</text>
<text></text>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Recovery</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Setup</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<separator/>
<row>
 <cell>Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Removal</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
<row>
 <cell>Total Hold</cell>
 <cell>            0</cell>
 <cell>            1</cell>
 <cell>            1</cell>
</row>
</table>
<section>
<name>Enhancement Suggestions</name>
<text></text>
<text></text>
<text> - Max output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>SDRCLK</item>
</list>
<text></text>
<text> - Min output delay constraint missing on port:</text>
<text>   </text>
<list>
 <item>SDRCLK</item>
</list>
<text></text>
<text></text>
</section>
</section>
<section>
<name>Input to Output</name>
<table>
<header>
 <cell>Type of check</cell>
 <cell>Constrained</cell>
 <cell>UnConstrained</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>Output Setup</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
<separator/>
<row>
 <cell>Output Hold</cell>
 <cell>            0</cell>
 <cell>            0</cell>
 <cell>            0</cell>
</row>
</table>
</section>
</section>
</doc>
