;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 10/4/2016 3:26:34 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x003009AD  JMP	_main
0x0004	0x003009A7  JMP	___GenExcept
0x0008	0x003009A7  JMP	___GenExcept
0x000C	0x003009A7  JMP	___GenExcept
0x0010	0x003009A7  JMP	___GenExcept
0x0014	0x003009A7  JMP	___GenExcept
0x0018	0x003009A7  JMP	___GenExcept
0x001C	0x003009A7  JMP	___GenExcept
0x0020	0x003009A7  JMP	___GenExcept
0x0024	0x003009A7  JMP	___GenExcept
0x0028	0x003009A7  JMP	___GenExcept
0x002C	0x003009A7  JMP	___GenExcept
0x0030	0x003009A7  JMP	___GenExcept
0x0034	0x003009A7  JMP	___GenExcept
0x0038	0x003009A7  JMP	___GenExcept
0x003C	0x003009A7  JMP	___GenExcept
0x0040	0x003009A7  JMP	___GenExcept
0x0044	0x003009A7  JMP	___GenExcept
0x0048	0x003009A7  JMP	___GenExcept
0x004C	0x003009A7  JMP	___GenExcept
0x0050	0x003009A7  JMP	___GenExcept
0x0054	0x003009A7  JMP	___GenExcept
0x0058	0x003009A7  JMP	___GenExcept
0x005C	0x003009A7  JMP	___GenExcept
0x0060	0x003009A7  JMP	___GenExcept
0x0064	0x003009A7  JMP	___GenExcept
0x0068	0x003009A7  JMP	___GenExcept
0x006C	0x003009A7  JMP	___GenExcept
0x0070	0x003009A7  JMP	___GenExcept
0x0074	0x003009A7  JMP	___GenExcept
0x0078	0x003009A7  JMP	___GenExcept
0x007C	0x003009A7  JMP	___GenExcept
0x0080	0x003009A7  JMP	___GenExcept
0x0084	0x003009A7  JMP	___GenExcept
0x0088	0x003009A7  JMP	___GenExcept
0x008C	0x003009A7  JMP	___GenExcept
; end of ____SysVT
_main:
;Color_3_FT90.c, 9 :: 		void main()
0x26B4	0x65F0FFFC  LDK.L	SP, #65532
0x26B8	0x95D0002C  LINK	LR, #44
0x26BC	0x00340A8D  CALL	_ZeroStaticLink
0x26C0	0x003409A9  CALL	__Lib_System_InitialSetUpCLKPMC
0x26C4	0x00340A84  CALL	_InitStaticLink
;Color_3_FT90.c, 12 :: 		uint8_t id_buffer[6] = { 0 };
0x26C8	0x64000000  LDK.L	R0, #0
0x26CC	0xB1F0000C  STI.B	SP, #12, R0
0x26D0	0x64000000  LDK.L	R0, #0
0x26D4	0xB1F0000D  STI.B	SP, #13, R0
0x26D8	0xB1F0000E  STI.B	SP, #14, R0
0x26DC	0xB1F0000F  STI.B	SP, #15, R0
0x26E0	0xB1F00010  STI.B	SP, #16, R0
0x26E4	0xB1F00011  STI.B	SP, #17, R0
;Color_3_FT90.c, 13 :: 		uint8_t id_reg = 0x12;
; id_reg start address is: 4 (R1)
0x26E8	0x64100012  LDK.L	R1, #18
;Color_3_FT90.c, 14 :: 		uint8_t uart_text[25] = { 0 };
0x26EC	0x45BFC120  ADD.L	R27, SP, #18
0x26F0	0x45ADC190  ADD.L	R26, R27, #25
0x26F4	0x65C0299D  LDK.L	R28, #?ICSmain_uart_text_L0+0
0x26F8	0x003404E3  CALL	___CC2DB+0
;Color_3_FT90.c, 18 :: 		system_setup();
0x26FC	0xB1F08000  STI.B	SP, #0, R1
0x2700	0x00340964  CALL	_system_setup+0
;Color_3_FT90.c, 21 :: 		UART1_Write_Text( "Device ID:  " );
0x2704	0x64000004  LDK.L	R0, #?lstr1_Color_3_FT90+0
0x2708	0x0034085F  CALL	_UART1_Write_Text+0
0x270C	0xA81F8000  LDI.B	R1, SP, #0
;Color_3_FT90.c, 22 :: 		color_3_hal_read( id_buffer, id_reg, 1 );
0x2710	0x440FC0C0  ADD.L	R0, SP, #12
0x2714	0x64200001  LDK.L	R2, #1
; id_reg end address is: 4 (R1)
0x2718	0x0034098A  CALL	_color_3_hal_read+0
;Color_3_FT90.c, 23 :: 		IntToHex( id_buffer[0], uart_text );
0x271C	0x441FC120  ADD.L	R1, SP, #18
0x2720	0x440FC0C0  ADD.L	R0, SP, #12
0x2724	0xA8000000  LDI.B	R0, R0, #0
0x2728	0x0034093B  CALL	_IntToHex+0
;Color_3_FT90.c, 24 :: 		UART1_Write_Text( uart_text );
0x272C	0x440FC120  ADD.L	R0, SP, #18
0x2730	0x0034085F  CALL	_UART1_Write_Text+0
;Color_3_FT90.c, 25 :: 		UART1_Write_Text( "\r\n\r\n\r\n" );
0x2734	0x64000011  LDK.L	R0, #?lstr2_Color_3_FT90+0
0x2738	0x0034085F  CALL	_UART1_Write_Text+0
;Color_3_FT90.c, 27 :: 		Delay_ms(1000);
0x273C	0x6DC009D5  LPM.L	R28, $+24
0x2740	0x44004000  NOP	
L_main0:
0x2744	0x45CE4012  SUB.L	R28, R28, #1
0x2748	0x5DEE4002  CMP.L	R28, #0
0x274C	0x002009D1  JMPC	R30, Z, #0, L_main0
0x2750	0x003009D6  JMP	$+8
0x2754	0x01FCA053  	#33333331
0x2758	0x44004000  NOP	
0x275C	0x44004000  NOP	
;Color_3_FT90.c, 29 :: 		while(1)
L_main2:
;Color_3_FT90.c, 31 :: 		color_3_get_rgb_data( &my_color );
0x2760	0x440FC040  ADD.L	R0, SP, #4
0x2764	0x003408D4  CALL	_color_3_get_rgb_data+0
;Color_3_FT90.c, 33 :: 		UART1_Write_Text( "Clear Data: " );
0x2768	0x64000018  LDK.L	R0, #?lstr3_Color_3_FT90+0
0x276C	0x0034085F  CALL	_UART1_Write_Text+0
;Color_3_FT90.c, 34 :: 		IntToStr( my_color.clear_data, uart_text );
0x2770	0x440FC120  ADD.L	R0, SP, #18
0x2774	0x44104000  MOVE.L	R1, R0
0x2778	0xAA0F8004  LDI.S	R0, SP, #4
0x277C	0x4400400C  BEXTS.L	R0, R0, #0
0x2780	0x0034090A  CALL	_IntToStr+0
;Color_3_FT90.c, 35 :: 		UART1_Write_Text( uart_text );
0x2784	0x440FC120  ADD.L	R0, SP, #18
0x2788	0x0034085F  CALL	_UART1_Write_Text+0
;Color_3_FT90.c, 36 :: 		UART1_Write_Text( "\r\n" );
0x278C	0x64000025  LDK.L	R0, #?lstr4_Color_3_FT90+0
0x2790	0x0034085F  CALL	_UART1_Write_Text+0
;Color_3_FT90.c, 38 :: 		UART1_Write_Text( "Red Data:   " );
0x2794	0x64000028  LDK.L	R0, #?lstr5_Color_3_FT90+0
0x2798	0x0034085F  CALL	_UART1_Write_Text+0
;Color_3_FT90.c, 39 :: 		IntToStr( my_color.red_data, uart_text );
0x279C	0x440FC120  ADD.L	R0, SP, #18
0x27A0	0x44104000  MOVE.L	R1, R0
0x27A4	0xAA0F8006  LDI.S	R0, SP, #6
0x27A8	0x4400400C  BEXTS.L	R0, R0, #0
0x27AC	0x0034090A  CALL	_IntToStr+0
;Color_3_FT90.c, 40 :: 		UART1_Write_Text( uart_text );
0x27B0	0x440FC120  ADD.L	R0, SP, #18
0x27B4	0x0034085F  CALL	_UART1_Write_Text+0
;Color_3_FT90.c, 41 :: 		UART1_Write_Text( "\r\n" );
0x27B8	0x64000035  LDK.L	R0, #?lstr6_Color_3_FT90+0
0x27BC	0x0034085F  CALL	_UART1_Write_Text+0
;Color_3_FT90.c, 43 :: 		UART1_Write_Text( "Green Data: " );
0x27C0	0x64000038  LDK.L	R0, #?lstr7_Color_3_FT90+0
0x27C4	0x0034085F  CALL	_UART1_Write_Text+0
;Color_3_FT90.c, 44 :: 		IntToStr( my_color.green_data, uart_text );
0x27C8	0x440FC120  ADD.L	R0, SP, #18
0x27CC	0x44104000  MOVE.L	R1, R0
0x27D0	0xAA0F8008  LDI.S	R0, SP, #8
0x27D4	0x4400400C  BEXTS.L	R0, R0, #0
0x27D8	0x0034090A  CALL	_IntToStr+0
;Color_3_FT90.c, 45 :: 		UART1_Write_Text( uart_text );
0x27DC	0x440FC120  ADD.L	R0, SP, #18
0x27E0	0x0034085F  CALL	_UART1_Write_Text+0
;Color_3_FT90.c, 46 :: 		UART1_Write_Text( "\r\n" );
0x27E4	0x64000045  LDK.L	R0, #?lstr8_Color_3_FT90+0
0x27E8	0x0034085F  CALL	_UART1_Write_Text+0
;Color_3_FT90.c, 48 :: 		UART1_Write_Text( "Blue Data:  " );
0x27EC	0x64000048  LDK.L	R0, #?lstr9_Color_3_FT90+0
0x27F0	0x0034085F  CALL	_UART1_Write_Text+0
;Color_3_FT90.c, 49 :: 		IntToStr( my_color.blue_data, uart_text );
0x27F4	0x440FC120  ADD.L	R0, SP, #18
0x27F8	0x44104000  MOVE.L	R1, R0
0x27FC	0xAA0F800A  LDI.S	R0, SP, #10
0x2800	0x4400400C  BEXTS.L	R0, R0, #0
0x2804	0x0034090A  CALL	_IntToStr+0
;Color_3_FT90.c, 50 :: 		UART1_Write_Text( uart_text );
0x2808	0x440FC120  ADD.L	R0, SP, #18
0x280C	0x0034085F  CALL	_UART1_Write_Text+0
;Color_3_FT90.c, 51 :: 		UART1_Write_Text( "\r\n\r\n\r\n" );
0x2810	0x64000055  LDK.L	R0, #?lstr10_Color_3_FT90+0
0x2814	0x0034085F  CALL	_UART1_Write_Text+0
;Color_3_FT90.c, 53 :: 		Delay_ms(1000);
0x2818	0x6DC00A0C  LPM.L	R28, $+24
0x281C	0x44004000  NOP	
L_main4:
0x2820	0x45CE4012  SUB.L	R28, R28, #1
0x2824	0x5DEE4002  CMP.L	R28, #0
0x2828	0x00200A08  JMPC	R30, Z, #0, L_main4
0x282C	0x00300A0D  JMP	$+8
0x2830	0x01FCA053  	#33333331
0x2834	0x44004000  NOP	
0x2838	0x44004000  NOP	
;Color_3_FT90.c, 54 :: 		}
0x283C	0x003009D8  JMP	L_main2
;Color_3_FT90.c, 56 :: 		}
L_end_main:
L__main_end_loop:
0x2840	0x00300A10  JMP	L__main_end_loop
; end of _main
_system_setup:
;Color_3_FT90.c, 58 :: 		void system_setup( void )
;Color_3_FT90.c, 62 :: 		UART1_Init( 9600 );
0x2590	0x64002580  LDK.L	R0, #9600
0x2594	0x003407C2  CALL	_UART1_Init+0
;Color_3_FT90.c, 63 :: 		Delay_ms(300);
0x2598	0x6DC0096C  LPM.L	R28, $+24
0x259C	0x44004000  NOP	
L_system_setup6:
0x25A0	0x45CE4012  SUB.L	R28, R28, #1
0x25A4	0x5DEE4002  CMP.L	R28, #0
0x25A8	0x00200968  JMPC	R30, Z, #0, L_system_setup6
0x25AC	0x0030096D  JMP	$+8
0x25B0	0x0098967E  	#9999998
0x25B4	0x44004000  NOP	
;Color_3_FT90.c, 64 :: 		UART1_Write_Text( "UART Initialized\r\n" );
0x25B8	0x6400005C  LDK.L	R0, #?lstr11_Color_3_FT90+0
0x25BC	0x0034085F  CALL	_UART1_Write_Text+0
;Color_3_FT90.c, 67 :: 		I2CM1_Init( _I2CM_SPEED_MODE_STANDARD, _I2CM_SWAP_DISABLE );
0x25C0	0x64100000  LDK.L	R1, #0
0x25C4	0x64000000  LDK.L	R0, #0
0x25C8	0x00340867  CALL	_I2CM1_Init+0
;Color_3_FT90.c, 68 :: 		Delay_ms(300);
0x25CC	0x6DC00979  LPM.L	R28, $+24
0x25D0	0x44004000  NOP	
L_system_setup8:
0x25D4	0x45CE4012  SUB.L	R28, R28, #1
0x25D8	0x5DEE4002  CMP.L	R28, #0
0x25DC	0x00200975  JMPC	R30, Z, #0, L_system_setup8
0x25E0	0x0030097A  JMP	$+8
0x25E4	0x0098967E  	#9999998
0x25E8	0x44004000  NOP	
;Color_3_FT90.c, 69 :: 		UART1_Write_Text( "I2C Initialized\r\n" );
0x25EC	0x6400006F  LDK.L	R0, #?lstr12_Color_3_FT90+0
0x25F0	0x0034085F  CALL	_UART1_Write_Text+0
;Color_3_FT90.c, 71 :: 		color_3_init( _i2c_address );
0x25F4	0xC0000081  LDA.B	R0, __i2c_address+0
0x25F8	0x003407ED  CALL	_color_3_init+0
;Color_3_FT90.c, 72 :: 		Delay_ms(300);
0x25FC	0x6DC00985  LPM.L	R28, $+24
0x2600	0x44004000  NOP	
L_system_setup10:
0x2604	0x45CE4012  SUB.L	R28, R28, #1
0x2608	0x5DEE4002  CMP.L	R28, #0
0x260C	0x00200981  JMPC	R30, Z, #0, L_system_setup10
0x2610	0x00300986  JMP	$+8
0x2614	0x0098967E  	#9999998
0x2618	0x44004000  NOP	
;Color_3_FT90.c, 74 :: 		UART1_Write_Text( "Color 3 Initialized\r\n" );
0x261C	0x64000082  LDK.L	R0, #?lstr13_Color_3_FT90+0
0x2620	0x0034085F  CALL	_UART1_Write_Text+0
;Color_3_FT90.c, 75 :: 		}
L_end_system_setup:
0x2624	0xA0000000  RETURN	
; end of _system_setup
_UART1_Init:
;__Lib_UART.c, 624 :: 		
; baudRate start address is: 0 (R0)
0x1F08	0x95D00004  LINK	LR, #4
; baudRate end address is: 0 (R0)
; baudRate start address is: 0 (R0)
;__Lib_UART.c, 626 :: 		
0x1F0C	0xC4100150  LDA.L	R1, __Lib_UART_UART1+0
0x1F10	0xB5F08000  STI.L	SP, #0, R1
0x1F14	0x64400000  LDK.L	R4, #0
0x1F18	0x64300000  LDK.L	R3, #0
0x1F1C	0x64200003  LDK.L	R2, #3
0x1F20	0x44104000  MOVE.L	R1, R0
; baudRate end address is: 0 (R0)
0x1F24	0xAC0F8000  LDI.L	R0, SP, #0
0x1F28	0x00340721  CALL	__Lib_UART_UARTx_Init_Advanced+0
;__Lib_UART.c, 627 :: 		
L_end_UART1_Init:
0x1F2C	0x99D00000  UNLINK	LR
0x1F30	0xA0000000  RETURN	
; end of _UART1_Init
__Lib_UART_UARTx_Init_Advanced:
;__Lib_UART.c, 1986 :: 		
; stopBits start address is: 16 (R4)
; parity start address is: 12 (R3)
; dataBits start address is: 8 (R2)
; baudRate start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x1C84	0x95D0000C  LINK	LR, #12
0x1C88	0x44B04000  MOVE.L	R11, R0
; stopBits end address is: 16 (R4)
; parity end address is: 12 (R3)
; dataBits end address is: 8 (R2)
; baudRate end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 44 (R11)
; baudRate start address is: 4 (R1)
; dataBits start address is: 8 (R2)
; parity start address is: 12 (R3)
; stopBits start address is: 16 (R4)
;__Lib_UART.c, 1990 :: 		
0x1C8C	0xC4500150  LDA.L	R5, __Lib_UART_UART1+0
0x1C90	0x5DE58052  CMP.L	R11, R5
0x1C94	0x0020072F  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Init_Advanced156
;__Lib_UART.c, 1992 :: 		
0x1C98	0x645FFFFF  LDK.L	R5, #_UART1_Read+0
0x1C9C	0xBC50018C  STA.L	_UART_Rd_Ptr+0, R5
;__Lib_UART.c, 1993 :: 		
0x1CA0	0x6450136C  LDK.L	R5, #_UART1_Write+0
0x1CA4	0xBC500190  STA.L	_UART_Wr_Ptr+0, R5
;__Lib_UART.c, 1994 :: 		
0x1CA8	0x645FFFFF  LDK.L	R5, #_UART1_Data_Ready+0
0x1CAC	0xBC500194  STA.L	_UART_Rdy_Ptr+0, R5
;__Lib_UART.c, 1995 :: 		
0x1CB0	0x645FFFFF  LDK.L	R5, #_UART1_Tx_Idle+0
0x1CB4	0xBC500198  STA.L	_UART_Tx_Idle_Ptr+0, R5
;__Lib_UART.c, 1996 :: 		
0x1CB8	0x0030073A  JMP	L___Lib_UART_UARTx_Init_Advanced157
L___Lib_UART_UARTx_Init_Advanced156:
;__Lib_UART.c, 1997 :: 		
0x1CBC	0xC4500154  LDA.L	R5, __Lib_UART_UART2+0
0x1CC0	0x5DE58052  CMP.L	R11, R5
0x1CC4	0x0020073A  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Init_Advanced158
;__Lib_UART.c, 1999 :: 		
0x1CC8	0x645FFFFF  LDK.L	R5, #_UART2_Read+0
0x1CCC	0xBC50018C  STA.L	_UART_Rd_Ptr+0, R5
;__Lib_UART.c, 2000 :: 		
0x1CD0	0x645013A8  LDK.L	R5, #_UART2_Write+0
0x1CD4	0xBC500190  STA.L	_UART_Wr_Ptr+0, R5
;__Lib_UART.c, 2001 :: 		
0x1CD8	0x645FFFFF  LDK.L	R5, #_UART2_Data_Ready+0
0x1CDC	0xBC500194  STA.L	_UART_Rdy_Ptr+0, R5
;__Lib_UART.c, 2002 :: 		
0x1CE0	0x645FFFFF  LDK.L	R5, #_UART2_Tx_Idle+0
0x1CE4	0xBC500198  STA.L	_UART_Tx_Idle_Ptr+0, R5
;__Lib_UART.c, 2003 :: 		
L___Lib_UART_UARTx_Init_Advanced158:
L___Lib_UART_UARTx_Init_Advanced157:
;__Lib_UART.c, 2005 :: 		
0x1CE8	0xB5F08008  STI.L	SP, #8, R1
; baudRate end address is: 4 (R1)
;__Lib_UART.c, 2006 :: 		
0x1CEC	0x00340695  CALL	_Get_Peripheral_Clock_kHz+0
0x1CF0	0x645003E8  LDK.L	R5, #1000
0x1CF4	0xF4500058  MUL.L	R5, R0, R5
0x1CF8	0xB5F28000  STI.L	SP, #0, R5
;__Lib_UART.c, 2007 :: 		
0x1CFC	0xB1F10005  STI.B	SP, #5, R2
; dataBits end address is: 8 (R2)
;__Lib_UART.c, 2008 :: 		
0x1D00	0xB1F20004  STI.B	SP, #4, R4
; stopBits end address is: 16 (R4)
;__Lib_UART.c, 2009 :: 		
0x1D04	0xB1F18006  STI.B	SP, #6, R3
; parity end address is: 12 (R3)
;__Lib_UART.c, 2011 :: 		
0x1D08	0x4405C000  MOVE.L	R0, R11
0x1D0C	0x003406A4  CALL	__Lib_UART_UARTx_Sys_Init+0
;__Lib_UART.c, 2012 :: 		
0x1D10	0x4405C000  MOVE.L	R0, R11
0x1D14	0x003406D1  CALL	__Lib_UART_UARTx_Soft_Reset+0
;__Lib_UART.c, 2015 :: 		
0x1D18	0x6410000F  LDK.L	R1, #15
0x1D1C	0x4405C000  MOVE.L	R0, R11
0x1D20	0x00340614  CALL	__Lib_UART_UARTx_Read_ICR+0
0x1D24	0x44507FE4  AND.L	R5, R0, #-2
0x1D28	0x64200026  LDK.L	R2, #38
0x1D2C	0x4412D00D  BEXTU.L	R1, R5, #256
0x1D30	0x4405C000  MOVE.L	R0, R11
0x1D34	0x00340538  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 2017 :: 		
0x1D38	0xAC2F8000  LDI.L	R2, SP, #0
0x1D3C	0xAC1F8008  LDI.L	R1, SP, #8
0x1D40	0x4405C000  MOVE.L	R0, R11
0x1D44	0x00340667  CALL	__Lib_UART_UARTx_Set_Baud_Rate+0
;__Lib_UART.c, 2018 :: 		
0x1D48	0xA81F8005  LDI.B	R1, SP, #5
0x1D4C	0x4405C000  MOVE.L	R0, R11
0x1D50	0x003406D5  CALL	__Lib_UART_UARTx_Set_Data_Bits+0
;__Lib_UART.c, 2019 :: 		
0x1D54	0xA81F8004  LDI.B	R1, SP, #4
0x1D58	0x4405C000  MOVE.L	R0, R11
0x1D5C	0x0034070C  CALL	__Lib_UART_UARTx_Set_Stop_Bits+0
;__Lib_UART.c, 2020 :: 		
0x1D60	0xA81F8006  LDI.B	R1, SP, #6
0x1D64	0x4405C000  MOVE.L	R0, R11
0x1D68	0x003404F2  CALL	__Lib_UART_UARTx_Set_Polarity+0
;__Lib_UART.c, 2021 :: 		
0x1D6C	0x4405C000  MOVE.L	R0, R11
; UARTx end address is: 44 (R11)
0x1D70	0x00340303  CALL	__Lib_UART_UARTx_Set_Flow_Control+0
;__Lib_UART.c, 2022 :: 		
L_end_UARTx_Init_Advanced:
0x1D74	0x99D00000  UNLINK	LR
0x1D78	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Init_Advanced
_Get_Peripheral_Clock_kHz:
;__Lib_Delays.c, 13 :: 		unsigned long Get_Peripheral_Clock_kHz() {
;__Lib_Delays.c, 17 :: 		if (CLKCFG.B31) {
0x1A54	0xC4010008  LDA.L	R0, CLKCFG+0
0x1A58	0x440043FD  BEXTU.L	R0, R0, #63
0x1A5C	0x5DE04002  CMP.L	R0, #0
0x1A60	0x002806A2  JMPC	R30, Z, #1, L_Get_Peripheral_Clock_kHz0
;__Lib_Delays.c, 20 :: 		cpuClockDiv = ((CLKCFG >> 16) & 0x0F);
0x1A64	0xC4010008  LDA.L	R0, CLKCFG+0
0x1A68	0x44004109  LSHR.L	R0, R0, #16
0x1A6C	0x441040F4  AND.L	R1, R0, #15
;__Lib_Delays.c, 21 :: 		return (100000  / (1 << cpuClockDiv));
0x1A70	0x64000001  LDK.L	R0, #1
0x1A74	0x44100018  ASHL.L	R1, R0, R1
0x1A78	0x4410C00C  BEXTS.L	R1, R1, #0
0x1A7C	0x640186A0  LDK.L	R0, #100000
0x1A80	0xF4000012  DIV.L	R0, R0, R1
0x1A84	0x003006A3  JMP	L_end_Get_Peripheral_Clock_kHz
;__Lib_Delays.c, 22 :: 		}
L_Get_Peripheral_Clock_kHz0:
;__Lib_Delays.c, 24 :: 		return 100000;
0x1A88	0x640186A0  LDK.L	R0, #100000
;__Lib_Delays.c, 26 :: 		}
L_end_Get_Peripheral_Clock_kHz:
0x1A8C	0xA0000000  RETURN	
; end of _Get_Peripheral_Clock_kHz
__Lib_UART_UARTx_Sys_Init:
;__Lib_UART.c, 843 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 845 :: 		
0x1A90	0xC4100150  LDA.L	R1, __Lib_UART_UART1+0
0x1A94	0x5DE00012  CMP.L	R0, R1
0x1A98	0x002006BB  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Sys_Init11
; UARTx end address is: 0 (R0)
;__Lib_UART.c, 848 :: 		
0x1A9C	0xC4110008  LDA.L	R1, CLKCFG+0
0x1AA0	0x4410C105  OR.L	R1, R1, #16
0x1AA4	0xBC110008  STA.L	CLKCFG+0, R1
;__Lib_UART.c, 851 :: 		
0x1AA8	0xC421004C  LDA.L	R2, PIN_48_51+0
0x1AAC	0x641F0000  LDK.L	R1, #-65536
0x1AB0	0x44110014  AND.L	R1, R2, R1
0x1AB4	0xBC11004C  STA.L	PIN_48_51+0, R1
;__Lib_UART.c, 852 :: 		
0x1AB8	0xC421004C  LDA.L	R2, PIN_48_51+0
0x1ABC	0x6410D0D0  LDK.L	R1, #53456
0x1AC0	0x44110015  OR.L	R1, R2, R1
0x1AC4	0xBC11004C  STA.L	PIN_48_51+0, R1
;__Lib_UART.c, 856 :: 		
0x1AC8	0xC4210018  LDA.L	R2, MSC0CFG+0
0x1ACC	0x6C1006CF  LPM.L	R1, $+112
0x1AD0	0x44110014  AND.L	R1, R2, R1
0x1AD4	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 857 :: 		
0x1AD8	0xC4210018  LDA.L	R2, MSC0CFG+0
0x1ADC	0x6C1006D0  LPM.L	R1, $+100
0x1AE0	0x44110015  OR.L	R1, R2, R1
0x1AE4	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 858 :: 		
0x1AE8	0x003006CE  JMP	L___Lib_UART_UARTx_Sys_Init12
L___Lib_UART_UARTx_Sys_Init11:
;__Lib_UART.c, 862 :: 		
0x1AEC	0xC4110008  LDA.L	R1, CLKCFG+0
0x1AF0	0x4410C085  OR.L	R1, R1, #8
0x1AF4	0xBC110008  STA.L	CLKCFG+0, R1
;__Lib_UART.c, 865 :: 		
0x1AF8	0xC4210050  LDA.L	R2, PIN_52_55+0
0x1AFC	0x641F0000  LDK.L	R1, #-65536
0x1B00	0x44110014  AND.L	R1, R2, R1
0x1B04	0xBC110050  STA.L	PIN_52_55+0, R1
;__Lib_UART.c, 866 :: 		
0x1B08	0xC4210050  LDA.L	R2, PIN_52_55+0
0x1B0C	0x64109090  LDK.L	R1, #37008
0x1B10	0x44110015  OR.L	R1, R2, R1
0x1B14	0xBC110050  STA.L	PIN_52_55+0, R1
;__Lib_UART.c, 869 :: 		
0x1B18	0xC4210018  LDA.L	R2, MSC0CFG+0
0x1B1C	0x6C1006CF  LPM.L	R1, $+32
0x1B20	0x44110014  AND.L	R1, R2, R1
0x1B24	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 870 :: 		
0x1B28	0xC4210018  LDA.L	R2, MSC0CFG+0
0x1B2C	0x64150000  LDK.L	R1, #327680
0x1B30	0x44110015  OR.L	R1, R2, R1
0x1B34	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_UART.c, 871 :: 		
L___Lib_UART_UARTx_Sys_Init12:
;__Lib_UART.c, 872 :: 		
;__Lib_UART.c, 873 :: 		
L_end_UARTx_Sys_Init:
0x1B38	0xA0000000  RETURN	
0x1B3C	0xFF00FFFF  	#-16711681
0x1B40	0x00280000  	#2621440
; end of __Lib_UART_UARTx_Sys_Init
__Lib_UART_UARTx_Soft_Reset:
;__Lib_UART.c, 1964 :: 		
; UARTx start address is: 0 (R0)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
;__Lib_UART.c, 1966 :: 		
0x1B44	0x6420000C  LDK.L	R2, #12
0x1B48	0x64100000  LDK.L	R1, #0
; UARTx end address is: 0 (R0)
0x1B4C	0x00340256  CALL	__Lib_UART_UARTx_Write_ICR+0
;__Lib_UART.c, 1967 :: 		
L_end_UARTx_Soft_Reset:
0x1B50	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Soft_Reset
__Lib_UART_UARTx_Write_ICR:
;__Lib_UART.c, 1590 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0958	0x44504000  MOVE.L	R5, R0
0x095C	0x4460D00D  BEXTU.L	R6, R1, #256
0x0960	0x4471500D  BEXTU.L	R7, R2, #256
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 20 (R5)
; val start address is: 24 (R6)
; addr start address is: 28 (R7)
;__Lib_UART.c, 1592 :: 		
; tmpLCR start address is: 0 (R0)
0x0964	0x64000000  LDK.L	R0, #0
;__Lib_UART.c, 1595 :: 		
0x0968	0x4432C560  ADD.L	R3, R5, #86
0x096C	0xA8318000  LDI.B	R3, R3, #0
0x0970	0x59E1CBF2  CMP.B	R3, #191
0x0974	0x0020026D  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR159
; tmpLCR end address is: 0 (R0)
;__Lib_UART.c, 1597 :: 		
0x0978	0x4442C560  ADD.L	R4, R5, #86
0x097C	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR start address is: 32 (R8)
0x0980	0x4481D00D  BEXTU.L	R8, R3, #256
;__Lib_UART.c, 1598 :: 		
0x0984	0x4432C550  ADD.L	R3, R5, #85
0x0988	0xA8318000  LDI.B	R3, R3, #0
0x098C	0x4431C7F4  AND.L	R3, R3, #127
0x0990	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1599 :: 		
0x0994	0x4432C560  ADD.L	R3, R5, #86
0x0998	0xA8318000  LDI.B	R3, R3, #0
0x099C	0x64200027  LDK.L	R2, #39
0x09A0	0x4411D00D  BEXTU.L	R1, R3, #256
0x09A4	0x4402C000  MOVE.L	R0, R5
0x09A8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 32 (R8)
0x09AC	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1600 :: 		
0x09B0	0x0030026E  JMP	L___Lib_UART_UARTx_Write_ICR109
L___Lib_UART_UARTx_Write_ICR159:
;__Lib_UART.c, 1595 :: 		
0x09B4	0x4440500D  BEXTU.L	R4, R0, #256
;__Lib_UART.c, 1600 :: 		
L___Lib_UART_UARTx_Write_ICR109:
;__Lib_UART.c, 1603 :: 		
; tmpLCR start address is: 16 (R4)
0x09B8	0x59E3C002  CMP.B	R7, #0
0x09BC	0x00200272  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR110
;__Lib_UART.c, 1605 :: 		
0x09C0	0x4432C540  ADD.L	R3, R5, #84
0x09C4	0xB0330000  STI.B	R3, #0, R6
;__Lib_UART.c, 1606 :: 		
L___Lib_UART_UARTx_Write_ICR110:
;__Lib_UART.c, 1609 :: 		
0x09C8	0x6420002B  LDK.L	R2, #43
0x09CC	0x4413D00D  BEXTU.L	R1, R7, #256
; addr end address is: 28 (R7)
0x09D0	0x4402C000  MOVE.L	R0, R5
0x09D4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1611 :: 		
0x09D8	0x64200035  LDK.L	R2, #53
0x09DC	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x09E0	0x4402C000  MOVE.L	R0, R5
0x09E4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1614 :: 		
0x09E8	0x59E24BF2  CMP.B	R4, #191
0x09EC	0x00200284  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Write_ICR111
;__Lib_UART.c, 1616 :: 		
0x09F0	0x4432C560  ADD.L	R3, R5, #86
0x09F4	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1617 :: 		
0x09F8	0x4432C560  ADD.L	R3, R5, #86
0x09FC	0xA8318000  LDI.B	R3, R3, #0
0x0A00	0x64200027  LDK.L	R2, #39
0x0A04	0x4411D00D  BEXTU.L	R1, R3, #256
0x0A08	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x0A0C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1618 :: 		
L___Lib_UART_UARTx_Write_ICR111:
;__Lib_UART.c, 1620 :: 		
;__Lib_UART.c, 1621 :: 		
L_end_UARTx_Write_ICR:
0x0A10	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_ICR
__Lib_UART_UARTx_Write_Reg:
;__Lib_UART.c, 970 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; val start address is: 4 (R1)
; addr start address is: 8 (R2)
;__Lib_UART.c, 972 :: 		
0x0090	0x00300062  JMP	L___Lib_UART_UARTx_Write_Reg35
; addr end address is: 8 (R2)
;__Lib_UART.c, 974 :: 		
L___Lib_UART_UARTx_Write_Reg37:
;__Lib_UART.c, 975 :: 		
0x0094	0x44304040  ADD.L	R3, R0, #4
; UARTx end address is: 0 (R0)
0x0098	0xAC318000  LDI.L	R3, R3, #0
0x009C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 976 :: 		
0x00A0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 977 :: 		
L___Lib_UART_UARTx_Write_Reg38:
;__Lib_UART.c, 978 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00A4	0x443040C0  ADD.L	R3, R0, #12
; UARTx end address is: 0 (R0)
0x00A8	0xAC318000  LDI.L	R3, R3, #0
0x00AC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 979 :: 		
0x00B0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 980 :: 		
L___Lib_UART_UARTx_Write_Reg39:
;__Lib_UART.c, 981 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00B4	0x44304080  ADD.L	R3, R0, #8
; UARTx end address is: 0 (R0)
0x00B8	0xAC318000  LDI.L	R3, R3, #0
0x00BC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 982 :: 		
0x00C0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 983 :: 		
L___Lib_UART_UARTx_Write_Reg40:
;__Lib_UART.c, 984 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00C4	0x44304100  ADD.L	R3, R0, #16
; UARTx end address is: 0 (R0)
0x00C8	0xAC318000  LDI.L	R3, R3, #0
0x00CC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 985 :: 		
0x00D0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 986 :: 		
L___Lib_UART_UARTx_Write_Reg41:
;__Lib_UART.c, 987 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00D4	0x44304180  ADD.L	R3, R0, #24
; UARTx end address is: 0 (R0)
0x00D8	0xAC318000  LDI.L	R3, R3, #0
0x00DC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 988 :: 		
0x00E0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 989 :: 		
L___Lib_UART_UARTx_Write_Reg42:
;__Lib_UART.c, 990 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00E4	0x443041C0  ADD.L	R3, R0, #28
; UARTx end address is: 0 (R0)
0x00E8	0xAC318000  LDI.L	R3, R3, #0
0x00EC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 991 :: 		
0x00F0	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 992 :: 		
L___Lib_UART_UARTx_Write_Reg43:
;__Lib_UART.c, 993 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x00F4	0x44304200  ADD.L	R3, R0, #32
; UARTx end address is: 0 (R0)
0x00F8	0xAC318000  LDI.L	R3, R3, #0
0x00FC	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 994 :: 		
0x0100	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 995 :: 		
L___Lib_UART_UARTx_Write_Reg44:
;__Lib_UART.c, 996 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0104	0x443042C0  ADD.L	R3, R0, #44
; UARTx end address is: 0 (R0)
0x0108	0xAC318000  LDI.L	R3, R3, #0
0x010C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 997 :: 		
0x0110	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 998 :: 		
L___Lib_UART_UARTx_Write_Reg45:
;__Lib_UART.c, 999 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0114	0x44304300  ADD.L	R3, R0, #48
; UARTx end address is: 0 (R0)
0x0118	0xAC318000  LDI.L	R3, R3, #0
0x011C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1000 :: 		
0x0120	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1001 :: 		
L___Lib_UART_UARTx_Write_Reg46:
;__Lib_UART.c, 1002 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0124	0x44304340  ADD.L	R3, R0, #52
; UARTx end address is: 0 (R0)
0x0128	0xAC318000  LDI.L	R3, R3, #0
0x012C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1003 :: 		
0x0130	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1004 :: 		
L___Lib_UART_UARTx_Write_Reg47:
;__Lib_UART.c, 1005 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0134	0x44304380  ADD.L	R3, R0, #56
; UARTx end address is: 0 (R0)
0x0138	0xAC318000  LDI.L	R3, R3, #0
0x013C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1006 :: 		
0x0140	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1007 :: 		
L___Lib_UART_UARTx_Write_Reg48:
;__Lib_UART.c, 1008 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0144	0x443043C0  ADD.L	R3, R0, #60
; UARTx end address is: 0 (R0)
0x0148	0xAC318000  LDI.L	R3, R3, #0
0x014C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1009 :: 		
0x0150	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1010 :: 		
L___Lib_UART_UARTx_Write_Reg49:
;__Lib_UART.c, 1011 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0154	0x44304400  ADD.L	R3, R0, #64
; UARTx end address is: 0 (R0)
0x0158	0xAC318000  LDI.L	R3, R3, #0
0x015C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1012 :: 		
0x0160	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1013 :: 		
L___Lib_UART_UARTx_Write_Reg50:
;__Lib_UART.c, 1014 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0164	0x44304440  ADD.L	R3, R0, #68
; UARTx end address is: 0 (R0)
0x0168	0xAC318000  LDI.L	R3, R3, #0
0x016C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1015 :: 		
0x0170	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1016 :: 		
L___Lib_UART_UARTx_Write_Reg51:
;__Lib_UART.c, 1017 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0174	0x44304500  ADD.L	R3, R0, #80
; UARTx end address is: 0 (R0)
0x0178	0xAC318000  LDI.L	R3, R3, #0
0x017C	0xB0308000  STI.B	R3, #0, R1
; val end address is: 4 (R1)
;__Lib_UART.c, 1018 :: 		
0x0180	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1019 :: 		
L___Lib_UART_UARTx_Write_Reg52:
;__Lib_UART.c, 1020 :: 		
0x0184	0x00300081  JMP	L___Lib_UART_UARTx_Write_Reg36
;__Lib_UART.c, 1022 :: 		
L___Lib_UART_UARTx_Write_Reg35:
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0188	0x59E14212  CMP.B	R2, #33
0x018C	0x00280025  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg37
0x0190	0x59E14232  CMP.B	R2, #35
0x0194	0x00280029  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg38
0x0198	0x59E14222  CMP.B	R2, #34
0x019C	0x0028002D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg39
0x01A0	0x59E14242  CMP.B	R2, #36
0x01A4	0x00280031  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg40
0x01A8	0x59E14262  CMP.B	R2, #38
0x01AC	0x00280035  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg41
0x01B0	0x59E14272  CMP.B	R2, #39
0x01B4	0x00280039  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg42
0x01B8	0x59E14282  CMP.B	R2, #40
0x01BC	0x0028003D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg43
0x01C0	0x59E142B2  CMP.B	R2, #43
0x01C4	0x00280041  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg44
0x01C8	0x59E142C2  CMP.B	R2, #44
0x01CC	0x00280045  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg45
0x01D0	0x59E142D2  CMP.B	R2, #45
0x01D4	0x00280049  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg46
0x01D8	0x59E142E2  CMP.B	R2, #46
0x01DC	0x0028004D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg47
0x01E0	0x59E14302  CMP.B	R2, #48
0x01E4	0x00280051  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg48
0x01E8	0x59E14312  CMP.B	R2, #49
0x01EC	0x00280055  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg49
0x01F0	0x59E14322  CMP.B	R2, #50
0x01F4	0x00280059  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg50
0x01F8	0x59E14352  CMP.B	R2, #53
0x01FC	0x0028005D  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Reg51
; UARTx end address is: 0 (R0)
; val end address is: 4 (R1)
; addr end address is: 8 (R2)
0x0200	0x00300061  JMP	L___Lib_UART_UARTx_Write_Reg52
L___Lib_UART_UARTx_Write_Reg36:
;__Lib_UART.c, 1024 :: 		
;__Lib_UART.c, 1025 :: 		
L_end_UARTx_Write_Reg:
0x0204	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_Reg
__Lib_UART_UARTX_Write_Reg550:
;__Lib_UART.c, 1264 :: 		
; addr start address is: 8 (R2)
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x14E0	0x44504000  MOVE.L	R5, R0
0x14E4	0x4460D00D  BEXTU.L	R6, R1, #256
0x14E8	0x4471500D  BEXTU.L	R7, R2, #256
; addr end address is: 8 (R2)
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 20 (R5)
; val start address is: 24 (R6)
; addr start address is: 28 (R7)
;__Lib_UART.c, 1266 :: 		
; tmpLCR start address is: 32 (R8)
0x14EC	0x64800000  LDK.L	R8, #0
; tmpLCR1 start address is: 36 (R9)
0x14F0	0x64900000  LDK.L	R9, #0
;__Lib_UART.c, 1268 :: 		
0x14F4	0x00300606  JMP	L___Lib_UART_UARTX_Write_Reg55082
; addr end address is: 28 (R7)
; tmpLCR1 end address is: 36 (R9)
;__Lib_UART.c, 1270 :: 		
L___Lib_UART_UARTX_Write_Reg55084:
;__Lib_UART.c, 1273 :: 		
0x14F8	0x4432C560  ADD.L	R3, R5, #86
0x14FC	0xA8318000  LDI.B	R3, R3, #0
0x1500	0x4431C804  AND.L	R3, R3, #128
0x1504	0x59E1C802  CMP.B	R3, #128
0x1508	0x00200552  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550160
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1275 :: 		
0x150C	0x4442C560  ADD.L	R4, R5, #86
0x1510	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR start address is: 28 (R7)
0x1514	0x4471D00D  BEXTU.L	R7, R3, #256
;__Lib_UART.c, 1276 :: 		
0x1518	0x4432C550  ADD.L	R3, R5, #85
0x151C	0xA8318000  LDI.B	R3, R3, #0
0x1520	0x4431C7F4  AND.L	R3, R3, #127
0x1524	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1277 :: 		
0x1528	0x4432C560  ADD.L	R3, R5, #86
0x152C	0xA8318000  LDI.B	R3, R3, #0
0x1530	0x64200027  LDK.L	R2, #39
0x1534	0x4411D00D  BEXTU.L	R1, R3, #256
0x1538	0x4402C000  MOVE.L	R0, R5
0x153C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 28 (R7)
0x1540	0x4443D00D  BEXTU.L	R4, R7, #256
;__Lib_UART.c, 1278 :: 		
0x1544	0x00300553  JMP	L___Lib_UART_UARTX_Write_Reg55085
L___Lib_UART_UARTX_Write_Reg550160:
;__Lib_UART.c, 1273 :: 		
0x1548	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1278 :: 		
L___Lib_UART_UARTX_Write_Reg55085:
;__Lib_UART.c, 1280 :: 		
; tmpLCR start address is: 16 (R4)
0x154C	0x64200021  LDK.L	R2, #33
0x1550	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x1554	0x4402C000  MOVE.L	R0, R5
0x1558	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1283 :: 		
0x155C	0x44324804  AND.L	R3, R4, #128
0x1560	0x59E1C802  CMP.B	R3, #128
0x1564	0x00200562  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55086
;__Lib_UART.c, 1285 :: 		
0x1568	0x4432C560  ADD.L	R3, R5, #86
0x156C	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1286 :: 		
0x1570	0x4432C560  ADD.L	R3, R5, #86
0x1574	0xA8318000  LDI.B	R3, R3, #0
0x1578	0x64200027  LDK.L	R2, #39
0x157C	0x4411D00D  BEXTU.L	R1, R3, #256
0x1580	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x1584	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1287 :: 		
L___Lib_UART_UARTX_Write_Reg55086:
;__Lib_UART.c, 1288 :: 		
0x1588	0x00300613  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1291 :: 		
L___Lib_UART_UARTX_Write_Reg55087:
;__Lib_UART.c, 1295 :: 		
; tmpLCR start address is: 32 (R8)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x158C	0x4432C560  ADD.L	R3, R5, #86
0x1590	0xA8318000  LDI.B	R3, R3, #0
0x1594	0x4431C804  AND.L	R3, R3, #128
0x1598	0x59E1C802  CMP.B	R3, #128
0x159C	0x00200576  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550161
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1297 :: 		
0x15A0	0x4442C560  ADD.L	R4, R5, #86
0x15A4	0xA8720000  LDI.B	R7, R4, #0
; tmpLCR start address is: 28 (R7)
;__Lib_UART.c, 1298 :: 		
0x15A8	0x4432C550  ADD.L	R3, R5, #85
0x15AC	0xA8318000  LDI.B	R3, R3, #0
0x15B0	0x4431C7F4  AND.L	R3, R3, #127
0x15B4	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1299 :: 		
0x15B8	0x4432C560  ADD.L	R3, R5, #86
0x15BC	0xA8318000  LDI.B	R3, R3, #0
0x15C0	0x64200027  LDK.L	R2, #39
0x15C4	0x4411D00D  BEXTU.L	R1, R3, #256
0x15C8	0x4402C000  MOVE.L	R0, R5
0x15CC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 28 (R7)
0x15D0	0x4443D00D  BEXTU.L	R4, R7, #256
;__Lib_UART.c, 1300 :: 		
0x15D4	0x00300577  JMP	L___Lib_UART_UARTX_Write_Reg55088
L___Lib_UART_UARTX_Write_Reg550161:
;__Lib_UART.c, 1295 :: 		
0x15D8	0x4444500D  BEXTU.L	R4, R8, #256
;__Lib_UART.c, 1300 :: 		
L___Lib_UART_UARTX_Write_Reg55088:
;__Lib_UART.c, 1303 :: 		
; tmpLCR start address is: 16 (R4)
0x15DC	0x4432C540  ADD.L	R3, R5, #84
0x15E0	0xA8318000  LDI.B	R3, R3, #0
0x15E4	0x4431C804  AND.L	R3, R3, #128
0x15E8	0x59E1C802  CMP.B	R3, #128
0x15EC	0x00200587  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55089
;__Lib_UART.c, 1306 :: 		
0x15F0	0x6420002B  LDK.L	R2, #43
0x15F4	0x64100000  LDK.L	R1, #0
0x15F8	0x4402C000  MOVE.L	R0, R5
0x15FC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1308 :: 		
0x1600	0x4432C540  ADD.L	R3, R5, #84
0x1604	0xA8318000  LDI.B	R3, R3, #0
0x1608	0x4431C7F4  AND.L	R3, R3, #127
0x160C	0x64200035  LDK.L	R2, #53
0x1610	0x4411D00D  BEXTU.L	R1, R3, #256
0x1614	0x4402C000  MOVE.L	R0, R5
0x1618	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1309 :: 		
L___Lib_UART_UARTX_Write_Reg55089:
;__Lib_UART.c, 1312 :: 		
0x161C	0x64200024  LDK.L	R2, #36
0x1620	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x1624	0x4402C000  MOVE.L	R0, R5
0x1628	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1315 :: 		
0x162C	0x4432C540  ADD.L	R3, R5, #84
0x1630	0xA8318000  LDI.B	R3, R3, #0
0x1634	0x4431C804  AND.L	R3, R3, #128
0x1638	0x59E1C802  CMP.B	R3, #128
0x163C	0x0020059B  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55090
;__Lib_UART.c, 1317 :: 		
0x1640	0x6420002B  LDK.L	R2, #43
0x1644	0x64100000  LDK.L	R1, #0
0x1648	0x4402C000  MOVE.L	R0, R5
0x164C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1318 :: 		
0x1650	0x4432C540  ADD.L	R3, R5, #84
0x1654	0xA8318000  LDI.B	R3, R3, #0
0x1658	0x4431C805  OR.L	R3, R3, #128
0x165C	0x64200035  LDK.L	R2, #53
0x1660	0x4411D00D  BEXTU.L	R1, R3, #256
0x1664	0x4402C000  MOVE.L	R0, R5
0x1668	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1319 :: 		
L___Lib_UART_UARTX_Write_Reg55090:
;__Lib_UART.c, 1322 :: 		
0x166C	0x44324804  AND.L	R3, R4, #128
0x1670	0x59E1C802  CMP.B	R3, #128
0x1674	0x002005A6  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55091
;__Lib_UART.c, 1324 :: 		
0x1678	0x4432C560  ADD.L	R3, R5, #86
0x167C	0xB0320000  STI.B	R3, #0, R4
; tmpLCR end address is: 16 (R4)
;__Lib_UART.c, 1325 :: 		
0x1680	0x4432C560  ADD.L	R3, R5, #86
0x1684	0xA8318000  LDI.B	R3, R3, #0
0x1688	0x64200027  LDK.L	R2, #39
0x168C	0x4411D00D  BEXTU.L	R1, R3, #256
0x1690	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x1694	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1326 :: 		
L___Lib_UART_UARTX_Write_Reg55091:
;__Lib_UART.c, 1327 :: 		
0x1698	0x00300613  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1330 :: 		
L___Lib_UART_UARTX_Write_Reg55092:
;__Lib_UART.c, 1331 :: 		
; tmpLCR1 start address is: 36 (R9)
; tmpLCR start address is: 32 (R8)
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
L___Lib_UART_UARTX_Write_Reg55093:
;__Lib_UART.c, 1332 :: 		
L___Lib_UART_UARTX_Write_Reg55094:
;__Lib_UART.c, 1336 :: 		
0x169C	0x4432C560  ADD.L	R3, R5, #86
0x16A0	0xA8318000  LDI.B	R3, R3, #0
0x16A4	0x59E1CBF2  CMP.B	R3, #191
0x16A8	0x002005B8  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550162
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1338 :: 		
0x16AC	0x4442C560  ADD.L	R4, R5, #86
0x16B0	0xA8820000  LDI.B	R8, R4, #0
; tmpLCR start address is: 32 (R8)
;__Lib_UART.c, 1339 :: 		
0x16B4	0x4432C550  ADD.L	R3, R5, #85
0x16B8	0xA8318000  LDI.B	R3, R3, #0
0x16BC	0x4431C7F4  AND.L	R3, R3, #127
0x16C0	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1340 :: 		
0x16C4	0x4432C560  ADD.L	R3, R5, #86
0x16C8	0xA8318000  LDI.B	R3, R3, #0
0x16CC	0x64200027  LDK.L	R2, #39
0x16D0	0x4411D00D  BEXTU.L	R1, R3, #256
0x16D4	0x4402C000  MOVE.L	R0, R5
0x16D8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1341 :: 		
0x16DC	0x003005B8  JMP	L___Lib_UART_UARTX_Write_Reg55095
L___Lib_UART_UARTX_Write_Reg550162:
;__Lib_UART.c, 1336 :: 		
;__Lib_UART.c, 1341 :: 		
L___Lib_UART_UARTX_Write_Reg55095:
;__Lib_UART.c, 1344 :: 		
; tmpLCR start address is: 32 (R8)
0x16E0	0x59E3C262  CMP.B	R7, #38
0x16E4	0x002005D0  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550164
;__Lib_UART.c, 1347 :: 		
0x16E8	0x4432C560  ADD.L	R3, R5, #86
0x16EC	0xA8318000  LDI.B	R3, R3, #0
0x16F0	0x4431C804  AND.L	R3, R3, #128
0x16F4	0x59E1C002  CMP.B	R3, #0
0x16F8	0x002005CE  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550163
; tmpLCR1 end address is: 36 (R9)
;__Lib_UART.c, 1349 :: 		
0x16FC	0x4442C560  ADD.L	R4, R5, #86
0x1700	0xA8320000  LDI.B	R3, R4, #0
; tmpLCR1 start address is: 36 (R9)
0x1704	0x4491D00D  BEXTU.L	R9, R3, #256
;__Lib_UART.c, 1350 :: 		
0x1708	0x4432C550  ADD.L	R3, R5, #85
0x170C	0xA8318000  LDI.B	R3, R3, #0
0x1710	0x4431C805  OR.L	R3, R3, #128
0x1714	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1351 :: 		
0x1718	0x4432C560  ADD.L	R3, R5, #86
0x171C	0xA8318000  LDI.B	R3, R3, #0
0x1720	0x64200027  LDK.L	R2, #39
0x1724	0x4411D00D  BEXTU.L	R1, R3, #256
0x1728	0x4402C000  MOVE.L	R0, R5
0x172C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR1 end address is: 36 (R9)
0x1730	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1352 :: 		
0x1734	0x003005CF  JMP	L___Lib_UART_UARTX_Write_Reg55097
L___Lib_UART_UARTX_Write_Reg550163:
;__Lib_UART.c, 1347 :: 		
0x1738	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1352 :: 		
L___Lib_UART_UARTX_Write_Reg55097:
;__Lib_UART.c, 1353 :: 		
; tmpLCR1 start address is: 16 (R4)
; tmpLCR1 end address is: 16 (R4)
0x173C	0x003005D1  JMP	L___Lib_UART_UARTX_Write_Reg55096
L___Lib_UART_UARTX_Write_Reg550164:
;__Lib_UART.c, 1344 :: 		
0x1740	0x4444D00D  BEXTU.L	R4, R9, #256
;__Lib_UART.c, 1353 :: 		
L___Lib_UART_UARTX_Write_Reg55096:
;__Lib_UART.c, 1356 :: 		
; tmpLCR1 start address is: 16 (R4)
0x1744	0x4433D00D  BEXTU.L	R3, R7, #256
0x1748	0x4421D00D  BEXTU.L	R2, R3, #256
0x174C	0x4413500D  BEXTU.L	R1, R6, #256
; val end address is: 24 (R6)
0x1750	0x4402C000  MOVE.L	R0, R5
0x1754	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1358 :: 		
0x1758	0x59E3C262  CMP.B	R7, #38
0x175C	0x002005E3  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55098
; addr end address is: 28 (R7)
;__Lib_UART.c, 1360 :: 		
0x1760	0x44324804  AND.L	R3, R4, #128
0x1764	0x59E1C002  CMP.B	R3, #0
0x1768	0x002005E3  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg55099
;__Lib_UART.c, 1362 :: 		
0x176C	0x4432C560  ADD.L	R3, R5, #86
0x1770	0xB0320000  STI.B	R3, #0, R4
; tmpLCR1 end address is: 16 (R4)
;__Lib_UART.c, 1363 :: 		
0x1774	0x4432C560  ADD.L	R3, R5, #86
0x1778	0xA8318000  LDI.B	R3, R3, #0
0x177C	0x64200027  LDK.L	R2, #39
0x1780	0x4411D00D  BEXTU.L	R1, R3, #256
0x1784	0x4402C000  MOVE.L	R0, R5
0x1788	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1364 :: 		
L___Lib_UART_UARTX_Write_Reg55099:
;__Lib_UART.c, 1365 :: 		
L___Lib_UART_UARTX_Write_Reg55098:
;__Lib_UART.c, 1368 :: 		
0x178C	0x59E44BF2  CMP.B	R8, #191
0x1790	0x002005ED  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550100
;__Lib_UART.c, 1370 :: 		
0x1794	0x4432C560  ADD.L	R3, R5, #86
0x1798	0xB0340000  STI.B	R3, #0, R8
; tmpLCR end address is: 32 (R8)
;__Lib_UART.c, 1371 :: 		
0x179C	0x4432C560  ADD.L	R3, R5, #86
0x17A0	0xA8318000  LDI.B	R3, R3, #0
0x17A4	0x64200027  LDK.L	R2, #39
0x17A8	0x4411D00D  BEXTU.L	R1, R3, #256
0x17AC	0x4402C000  MOVE.L	R0, R5
; UARTx end address is: 20 (R5)
0x17B0	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1372 :: 		
L___Lib_UART_UARTX_Write_Reg550100:
;__Lib_UART.c, 1373 :: 		
0x17B4	0x00300613  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1376 :: 		
L___Lib_UART_UARTX_Write_Reg550101:
;__Lib_UART.c, 1381 :: 		
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x17B8	0x4432C560  ADD.L	R3, R5, #86
0x17BC	0xB0330000  STI.B	R3, #0, R6
; val end address is: 24 (R6)
;__Lib_UART.c, 1382 :: 		
0x17C0	0x4443D00D  BEXTU.L	R4, R7, #256
; addr end address is: 28 (R7)
0x17C4	0x4432C560  ADD.L	R3, R5, #86
0x17C8	0xA8318000  LDI.B	R3, R3, #0
0x17CC	0x4422500D  BEXTU.L	R2, R4, #256
0x17D0	0x4411D00D  BEXTU.L	R1, R3, #256
0x17D4	0x4402C000  MOVE.L	R0, R5
0x17D8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1384 :: 		
0x17DC	0x4432C560  ADD.L	R3, R5, #86
0x17E0	0xA8318000  LDI.B	R3, R3, #0
0x17E4	0x59E1CBF2  CMP.B	R3, #191
0x17E8	0x00200600  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Write_Reg550102
;__Lib_UART.c, 1386 :: 		
0x17EC	0x4442C550  ADD.L	R4, R5, #85
; UARTx end address is: 20 (R5)
0x17F0	0xA8320000  LDI.B	R3, R4, #0
0x17F4	0x4431C805  OR.L	R3, R3, #128
0x17F8	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1387 :: 		
0x17FC	0x00300604  JMP	L___Lib_UART_UARTX_Write_Reg550103
L___Lib_UART_UARTX_Write_Reg550102:
;__Lib_UART.c, 1390 :: 		
; UARTx start address is: 20 (R5)
0x1800	0x4442C550  ADD.L	R4, R5, #85
0x1804	0x4432C560  ADD.L	R3, R5, #86
; UARTx end address is: 20 (R5)
0x1808	0xA8318000  LDI.B	R3, R3, #0
0x180C	0xB0418000  STI.B	R4, #0, R3
;__Lib_UART.c, 1391 :: 		
L___Lib_UART_UARTX_Write_Reg550103:
;__Lib_UART.c, 1392 :: 		
0x1810	0x00300613  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1395 :: 		
L___Lib_UART_UARTX_Write_Reg550104:
;__Lib_UART.c, 1397 :: 		
0x1814	0x00300613  JMP	L___Lib_UART_UARTX_Write_Reg55083
;__Lib_UART.c, 1398 :: 		
L___Lib_UART_UARTX_Write_Reg55082:
; tmpLCR1 start address is: 36 (R9)
; tmpLCR start address is: 32 (R8)
; addr start address is: 28 (R7)
; val start address is: 24 (R6)
; UARTx start address is: 20 (R5)
0x1818	0x59E3C212  CMP.B	R7, #33
0x181C	0x0028053E  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55084
0x1820	0x59E3C242  CMP.B	R7, #36
0x1824	0x00280563  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55087
0x1828	0x59E3C262  CMP.B	R7, #38
0x182C	0x002805A7  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55092
0x1830	0x59E3C282  CMP.B	R7, #40
0x1834	0x002805A7  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55093
0x1838	0x59E3C2B2  CMP.B	R7, #43
0x183C	0x002805A7  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg55094
; tmpLCR end address is: 32 (R8)
; tmpLCR1 end address is: 36 (R9)
0x1840	0x59E3C272  CMP.B	R7, #39
0x1844	0x002805EE  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Write_Reg550101
; UARTx end address is: 20 (R5)
; val end address is: 24 (R6)
; addr end address is: 28 (R7)
0x1848	0x00300605  JMP	L___Lib_UART_UARTX_Write_Reg550104
L___Lib_UART_UARTX_Write_Reg55083:
;__Lib_UART.c, 1400 :: 		
;__Lib_UART.c, 1401 :: 		
L_end_UARTX_Write_Reg550:
0x184C	0xA0000000  RETURN	
; end of __Lib_UART_UARTX_Write_Reg550
__Lib_UART_UARTx_Read_ICR:
;__Lib_UART.c, 1530 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x1850	0x44404000  MOVE.L	R4, R0
0x1854	0x4460D00D  BEXTU.L	R6, R1, #256
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; addr start address is: 24 (R6)
;__Lib_UART.c, 1532 :: 		
; tmpLCR start address is: 20 (R5)
0x1858	0x64500000  LDK.L	R5, #0
;__Lib_UART.c, 1535 :: 		
0x185C	0x44224560  ADD.L	R2, R4, #86
0x1860	0xA8210000  LDI.B	R2, R2, #0
0x1864	0x59E14BF2  CMP.B	R2, #191
0x1868	0x00200628  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR165
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1537 :: 		
0x186C	0x44324560  ADD.L	R3, R4, #86
0x1870	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1538 :: 		
0x1874	0x44224550  ADD.L	R2, R4, #85
0x1878	0xA8210000  LDI.B	R2, R2, #0
0x187C	0x442147F4  AND.L	R2, R2, #127
0x1880	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1539 :: 		
0x1884	0x44224560  ADD.L	R2, R4, #86
0x1888	0xA8210000  LDI.B	R2, R2, #0
0x188C	0x4411500D  BEXTU.L	R1, R2, #256
0x1890	0x64200027  LDK.L	R2, #39
0x1894	0x44024000  MOVE.L	R0, R4
0x1898	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1540 :: 		
0x189C	0x00300628  JMP	L___Lib_UART_UARTx_Read_ICR105
L___Lib_UART_UARTx_Read_ICR165:
;__Lib_UART.c, 1535 :: 		
;__Lib_UART.c, 1540 :: 		
L___Lib_UART_UARTx_Read_ICR105:
;__Lib_UART.c, 1544 :: 		
; tmpLCR start address is: 20 (R5)
0x18A0	0x59E34002  CMP.B	R6, #0
0x18A4	0x00200637  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR106
; addr end address is: 24 (R6)
;__Lib_UART.c, 1547 :: 		
0x18A8	0x6420002B  LDK.L	R2, #43
0x18AC	0x64100000  LDK.L	R1, #0
0x18B0	0x44024000  MOVE.L	R0, R4
0x18B4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1549 :: 		
0x18B8	0x44224540  ADD.L	R2, R4, #84
0x18BC	0xA8210000  LDI.B	R2, R2, #0
0x18C0	0x4411500D  BEXTU.L	R1, R2, #256
0x18C4	0x64200035  LDK.L	R2, #53
0x18C8	0x44024000  MOVE.L	R0, R4
0x18CC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1550 :: 		
0x18D0	0x44224540  ADD.L	R2, R4, #84
0x18D4	0xA8610000  LDI.B	R6, R2, #0
; regVal start address is: 24 (R6)
;__Lib_UART.c, 1551 :: 		
; regVal end address is: 24 (R6)
0x18D8	0x0030065B  JMP	L___Lib_UART_UARTx_Read_ICR107
L___Lib_UART_UARTx_Read_ICR106:
;__Lib_UART.c, 1555 :: 		
; addr start address is: 24 (R6)
0x18DC	0x6420002B  LDK.L	R2, #43
0x18E0	0x64100000  LDK.L	R1, #0
0x18E4	0x44024000  MOVE.L	R0, R4
0x18E8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1556 :: 		
0x18EC	0x44324540  ADD.L	R3, R4, #84
0x18F0	0xA8218000  LDI.B	R2, R3, #0
0x18F4	0x44214405  OR.L	R2, R2, #64
0x18F8	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1557 :: 		
0x18FC	0x44224540  ADD.L	R2, R4, #84
0x1900	0xA8210000  LDI.B	R2, R2, #0
0x1904	0x4411500D  BEXTU.L	R1, R2, #256
0x1908	0x64200035  LDK.L	R2, #53
0x190C	0x44024000  MOVE.L	R0, R4
0x1910	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1559 :: 		
0x1914	0x6420002B  LDK.L	R2, #43
0x1918	0x4413500D  BEXTU.L	R1, R6, #256
; addr end address is: 24 (R6)
0x191C	0x44024000  MOVE.L	R0, R4
0x1920	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1561 :: 		
0x1924	0x64100035  LDK.L	R1, #53
0x1928	0x44024000  MOVE.L	R0, R4
0x192C	0x003401DF  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x1930	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1563 :: 		
0x1934	0x6420002B  LDK.L	R2, #43
0x1938	0x64100000  LDK.L	R1, #0
0x193C	0x44024000  MOVE.L	R0, R4
0x1940	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1564 :: 		
0x1944	0x44324540  ADD.L	R3, R4, #84
0x1948	0xA8218000  LDI.B	R2, R3, #0
0x194C	0x44217BF4  AND.L	R2, R2, #-65
0x1950	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1565 :: 		
0x1954	0x44224540  ADD.L	R2, R4, #84
0x1958	0xA8210000  LDI.B	R2, R2, #0
0x195C	0x4411500D  BEXTU.L	R1, R2, #256
0x1960	0x64200035  LDK.L	R2, #53
0x1964	0x44024000  MOVE.L	R0, R4
0x1968	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; regVal end address is: 24 (R6)
;__Lib_UART.c, 1566 :: 		
L___Lib_UART_UARTx_Read_ICR107:
;__Lib_UART.c, 1569 :: 		
; regVal start address is: 24 (R6)
0x196C	0x59E2CBF2  CMP.B	R5, #191
0x1970	0x00200665  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Read_ICR108
;__Lib_UART.c, 1571 :: 		
0x1974	0x44224560  ADD.L	R2, R4, #86
0x1978	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1572 :: 		
0x197C	0x44224560  ADD.L	R2, R4, #86
0x1980	0xA8210000  LDI.B	R2, R2, #0
0x1984	0x4411500D  BEXTU.L	R1, R2, #256
0x1988	0x64200027  LDK.L	R2, #39
0x198C	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x1990	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1573 :: 		
L___Lib_UART_UARTx_Read_ICR108:
;__Lib_UART.c, 1575 :: 		
0x1994	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
;__Lib_UART.c, 1576 :: 		
L_end_UARTx_Read_ICR:
0x1998	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read_ICR
__Lib_UART_UARTx_Read_Reg:
;__Lib_UART.c, 888 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; addr start address is: 4 (R1)
;__Lib_UART.c, 890 :: 		
; regVal start address is: 8 (R2)
0x077C	0x64200000  LDK.L	R2, #0
;__Lib_UART.c, 892 :: 		
0x0780	0x0030022E  JMP	L___Lib_UART_UARTx_Read_Reg13
; addr end address is: 4 (R1)
; regVal end address is: 8 (R2)
;__Lib_UART.c, 894 :: 		
L___Lib_UART_UARTx_Read_Reg15:
;__Lib_UART.c, 895 :: 		
0x0784	0xAC200000  LDI.L	R2, R0, #0
; UARTx end address is: 0 (R0)
0x0788	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 896 :: 		
; regVal end address is: 0 (R0)
0x078C	0x00300255  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 897 :: 		
L___Lib_UART_UARTx_Read_Reg16:
;__Lib_UART.c, 898 :: 		
; UARTx start address is: 0 (R0)
0x0790	0x442040C0  ADD.L	R2, R0, #12
; UARTx end address is: 0 (R0)
0x0794	0xAC210000  LDI.L	R2, R2, #0
0x0798	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 899 :: 		
; regVal end address is: 0 (R0)
0x079C	0x00300255  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 900 :: 		
L___Lib_UART_UARTx_Read_Reg17:
;__Lib_UART.c, 901 :: 		
; UARTx start address is: 0 (R0)
0x07A0	0x44204080  ADD.L	R2, R0, #8
; UARTx end address is: 0 (R0)
0x07A4	0xAC210000  LDI.L	R2, R2, #0
0x07A8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 902 :: 		
; regVal end address is: 0 (R0)
0x07AC	0x00300255  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 903 :: 		
L___Lib_UART_UARTx_Read_Reg18:
;__Lib_UART.c, 904 :: 		
; UARTx start address is: 0 (R0)
0x07B0	0x44204100  ADD.L	R2, R0, #16
; UARTx end address is: 0 (R0)
0x07B4	0xAC210000  LDI.L	R2, R2, #0
0x07B8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 905 :: 		
; regVal end address is: 0 (R0)
0x07BC	0x00300255  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 906 :: 		
L___Lib_UART_UARTx_Read_Reg19:
;__Lib_UART.c, 907 :: 		
; UARTx start address is: 0 (R0)
0x07C0	0x44204140  ADD.L	R2, R0, #20
; UARTx end address is: 0 (R0)
0x07C4	0xAC210000  LDI.L	R2, R2, #0
0x07C8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 908 :: 		
; regVal end address is: 0 (R0)
0x07CC	0x00300255  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 909 :: 		
L___Lib_UART_UARTx_Read_Reg20:
;__Lib_UART.c, 910 :: 		
; UARTx start address is: 0 (R0)
0x07D0	0x442041C0  ADD.L	R2, R0, #28
; UARTx end address is: 0 (R0)
0x07D4	0xAC210000  LDI.L	R2, R2, #0
0x07D8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 911 :: 		
; regVal end address is: 0 (R0)
0x07DC	0x00300255  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 912 :: 		
L___Lib_UART_UARTx_Read_Reg21:
;__Lib_UART.c, 913 :: 		
; UARTx start address is: 0 (R0)
0x07E0	0x44204200  ADD.L	R2, R0, #32
; UARTx end address is: 0 (R0)
0x07E4	0xAC210000  LDI.L	R2, R2, #0
0x07E8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 914 :: 		
; regVal end address is: 0 (R0)
0x07EC	0x00300255  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 915 :: 		
L___Lib_UART_UARTx_Read_Reg22:
;__Lib_UART.c, 916 :: 		
; UARTx start address is: 0 (R0)
0x07F0	0x44204240  ADD.L	R2, R0, #36
; UARTx end address is: 0 (R0)
0x07F4	0xAC210000  LDI.L	R2, R2, #0
0x07F8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 917 :: 		
; regVal end address is: 0 (R0)
0x07FC	0x00300255  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 918 :: 		
L___Lib_UART_UARTx_Read_Reg23:
;__Lib_UART.c, 919 :: 		
; UARTx start address is: 0 (R0)
0x0800	0x44204280  ADD.L	R2, R0, #40
; UARTx end address is: 0 (R0)
0x0804	0xAC210000  LDI.L	R2, R2, #0
0x0808	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 920 :: 		
; regVal end address is: 0 (R0)
0x080C	0x00300255  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 921 :: 		
L___Lib_UART_UARTx_Read_Reg24:
;__Lib_UART.c, 922 :: 		
; UARTx start address is: 0 (R0)
0x0810	0x442042C0  ADD.L	R2, R0, #44
; UARTx end address is: 0 (R0)
0x0814	0xAC210000  LDI.L	R2, R2, #0
0x0818	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 923 :: 		
; regVal end address is: 0 (R0)
0x081C	0x00300255  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 924 :: 		
L___Lib_UART_UARTx_Read_Reg25:
;__Lib_UART.c, 925 :: 		
; UARTx start address is: 0 (R0)
0x0820	0x44204300  ADD.L	R2, R0, #48
; UARTx end address is: 0 (R0)
0x0824	0xAC210000  LDI.L	R2, R2, #0
0x0828	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 926 :: 		
; regVal end address is: 0 (R0)
0x082C	0x00300255  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 927 :: 		
L___Lib_UART_UARTx_Read_Reg26:
;__Lib_UART.c, 928 :: 		
; UARTx start address is: 0 (R0)
0x0830	0x44204340  ADD.L	R2, R0, #52
; UARTx end address is: 0 (R0)
0x0834	0xAC210000  LDI.L	R2, R2, #0
0x0838	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 929 :: 		
; regVal end address is: 0 (R0)
0x083C	0x00300255  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 930 :: 		
L___Lib_UART_UARTx_Read_Reg27:
;__Lib_UART.c, 931 :: 		
; UARTx start address is: 0 (R0)
0x0840	0x44204380  ADD.L	R2, R0, #56
; UARTx end address is: 0 (R0)
0x0844	0xAC210000  LDI.L	R2, R2, #0
0x0848	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 932 :: 		
; regVal end address is: 0 (R0)
0x084C	0x00300255  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 933 :: 		
L___Lib_UART_UARTx_Read_Reg28:
;__Lib_UART.c, 934 :: 		
; UARTx start address is: 0 (R0)
0x0850	0x442043C0  ADD.L	R2, R0, #60
; UARTx end address is: 0 (R0)
0x0854	0xAC210000  LDI.L	R2, R2, #0
0x0858	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 935 :: 		
; regVal end address is: 0 (R0)
0x085C	0x00300255  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 936 :: 		
L___Lib_UART_UARTx_Read_Reg29:
;__Lib_UART.c, 937 :: 		
; UARTx start address is: 0 (R0)
0x0860	0x44204400  ADD.L	R2, R0, #64
; UARTx end address is: 0 (R0)
0x0864	0xAC210000  LDI.L	R2, R2, #0
0x0868	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 938 :: 		
; regVal end address is: 0 (R0)
0x086C	0x00300255  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 939 :: 		
L___Lib_UART_UARTx_Read_Reg30:
;__Lib_UART.c, 940 :: 		
; UARTx start address is: 0 (R0)
0x0870	0x44204440  ADD.L	R2, R0, #68
; UARTx end address is: 0 (R0)
0x0874	0xAC210000  LDI.L	R2, R2, #0
0x0878	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 941 :: 		
; regVal end address is: 0 (R0)
0x087C	0x00300255  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 942 :: 		
L___Lib_UART_UARTx_Read_Reg31:
;__Lib_UART.c, 943 :: 		
; UARTx start address is: 0 (R0)
0x0880	0x442044C0  ADD.L	R2, R0, #76
; UARTx end address is: 0 (R0)
0x0884	0xAC210000  LDI.L	R2, R2, #0
0x0888	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 944 :: 		
; regVal end address is: 0 (R0)
0x088C	0x00300255  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 945 :: 		
L___Lib_UART_UARTx_Read_Reg32:
;__Lib_UART.c, 946 :: 		
; UARTx start address is: 0 (R0)
0x0890	0x44204480  ADD.L	R2, R0, #72
; UARTx end address is: 0 (R0)
0x0894	0xAC210000  LDI.L	R2, R2, #0
0x0898	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 947 :: 		
; regVal end address is: 0 (R0)
0x089C	0x00300255  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 948 :: 		
L___Lib_UART_UARTx_Read_Reg33:
;__Lib_UART.c, 949 :: 		
; UARTx start address is: 0 (R0)
0x08A0	0x44204500  ADD.L	R2, R0, #80
; UARTx end address is: 0 (R0)
0x08A4	0xAC210000  LDI.L	R2, R2, #0
0x08A8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 950 :: 		
; regVal end address is: 0 (R0)
0x08AC	0x00300255  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 951 :: 		
L___Lib_UART_UARTx_Read_Reg34:
;__Lib_UART.c, 952 :: 		
; regVal start address is: 8 (R2)
0x08B0	0x4401500D  BEXTU.L	R0, R2, #256
0x08B4	0x00300255  JMP	L___Lib_UART_UARTx_Read_Reg14
;__Lib_UART.c, 954 :: 		
L___Lib_UART_UARTx_Read_Reg13:
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x08B8	0x59E0C202  CMP.B	R1, #32
0x08BC	0x002801E1  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg15
0x08C0	0x59E0C232  CMP.B	R1, #35
0x08C4	0x002801E4  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg16
0x08C8	0x59E0C222  CMP.B	R1, #34
0x08CC	0x002801E8  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg17
0x08D0	0x59E0C242  CMP.B	R1, #36
0x08D4	0x002801EC  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg18
0x08D8	0x59E0C252  CMP.B	R1, #37
0x08DC	0x002801F0  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg19
0x08E0	0x59E0C272  CMP.B	R1, #39
0x08E4	0x002801F4  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg20
0x08E8	0x59E0C282  CMP.B	R1, #40
0x08EC	0x002801F8  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg21
0x08F0	0x59E0C292  CMP.B	R1, #41
0x08F4	0x002801FC  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg22
0x08F8	0x59E0C2A2  CMP.B	R1, #42
0x08FC	0x00280200  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg23
0x0900	0x59E0C2B2  CMP.B	R1, #43
0x0904	0x00280204  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg24
0x0908	0x59E0C2C2  CMP.B	R1, #44
0x090C	0x00280208  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg25
0x0910	0x59E0C2D2  CMP.B	R1, #45
0x0914	0x0028020C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg26
0x0918	0x59E0C2E2  CMP.B	R1, #46
0x091C	0x00280210  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg27
0x0920	0x59E0C302  CMP.B	R1, #48
0x0924	0x00280214  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg28
0x0928	0x59E0C312  CMP.B	R1, #49
0x092C	0x00280218  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg29
0x0930	0x59E0C322  CMP.B	R1, #50
0x0934	0x0028021C  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg30
0x0938	0x59E0C342  CMP.B	R1, #52
0x093C	0x00280220  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg31
0x0940	0x59E0C332  CMP.B	R1, #51
0x0944	0x00280224  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg32
0x0948	0x59E0C352  CMP.B	R1, #53
0x094C	0x00280228  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Read_Reg33
; UARTx end address is: 0 (R0)
; addr end address is: 4 (R1)
0x0950	0x0030022C  JMP	L___Lib_UART_UARTx_Read_Reg34
; regVal end address is: 8 (R2)
L___Lib_UART_UARTx_Read_Reg14:
;__Lib_UART.c, 955 :: 		
; regVal start address is: 0 (R0)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 956 :: 		
L_end_UARTx_Read_Reg:
0x0954	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Read_Reg
__Lib_UART_UARTx_Set_Baud_Rate:
;__Lib_UART.c, 1636 :: 		
; clk_freq start address is: 8 (R2)
; baudrate start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x199C	0x44704000  MOVE.L	R7, R0
0x19A0	0x4480C000  MOVE.L	R8, R1
0x19A4	0x44914000  MOVE.L	R9, R2
; clk_freq end address is: 8 (R2)
; baudrate end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; baudrate start address is: 32 (R8)
; clk_freq start address is: 36 (R9)
;__Lib_UART.c, 1642 :: 		
0x19A8	0x64100028  LDK.L	R1, #40
0x19AC	0x4403C000  MOVE.L	R0, R7
0x19B0	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x19B4	0x44304804  AND.L	R3, R0, #128
0x19B8	0x59E1C002  CMP.B	R3, #0
0x19BC	0x00280679  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Baud_Rate112
;__Lib_UART.c, 1644 :: 		
0x19C0	0x64100001  LDK.L	R1, #1
0x19C4	0x4403C000  MOVE.L	R0, R7
0x19C8	0x00340614  CALL	__Lib_UART_UARTx_Read_ICR+0
0x19CC	0x4430500D  BEXTU.L	R3, R0, #256
0x19D0	0x44A1C039  LSHR.L	R10, R3, #3
0x19D4	0x44A5500D  BEXTU.L	R10, R10, #256
0x19D8	0x44A541F4  AND.L	R10, R10, #31
0x19DC	0x44A5500D  BEXTU.L	R10, R10, #256
; prescaler start address is: 40 (R10)
;__Lib_UART.c, 1645 :: 		
; prescaler end address is: 40 (R10)
0x19E0	0x0030067A  JMP	L___Lib_UART_UARTx_Set_Baud_Rate113
L___Lib_UART_UARTx_Set_Baud_Rate112:
;__Lib_UART.c, 1648 :: 		
; prescaler start address is: 40 (R10)
0x19E4	0x64A00001  LDK.L	R10, #1
; prescaler end address is: 40 (R10)
;__Lib_UART.c, 1649 :: 		
L___Lib_UART_UARTx_Set_Baud_Rate113:
;__Lib_UART.c, 1652 :: 		
; prescaler start address is: 40 (R10)
0x19E8	0x64100002  LDK.L	R1, #2
0x19EC	0x4403C000  MOVE.L	R0, R7
0x19F0	0x00340614  CALL	__Lib_UART_UARTx_Read_ICR+0
0x19F4	0x443040F4  AND.L	R3, R0, #15
; sample_clock start address is: 0 (R0)
0x19F8	0x4401D00D  BEXTU.L	R0, R3, #256
;__Lib_UART.c, 1653 :: 		
0x19FC	0x59E1C032  CMP.B	R3, #3
0x1A00	0x01A80683  JMPC	R30, A, #1, L___Lib_UART_UARTx_Set_Baud_Rate171
;__Lib_UART.c, 1655 :: 		
0x1A04	0x64000010  LDK.L	R0, #16
; sample_clock end address is: 0 (R0)
;__Lib_UART.c, 1656 :: 		
0x1A08	0x00300683  JMP	L___Lib_UART_UARTx_Set_Baud_Rate114
L___Lib_UART_UARTx_Set_Baud_Rate171:
;__Lib_UART.c, 1653 :: 		
;__Lib_UART.c, 1656 :: 		
L___Lib_UART_UARTx_Set_Baud_Rate114:
;__Lib_UART.c, 1659 :: 		
; sample_clock start address is: 0 (R0)
0x1A0C	0x4430500D  BEXTU.L	R3, R0, #256
; sample_clock end address is: 0 (R0)
0x1A10	0xF4418088  MUL.L	R4, R3, R8
; baudrate end address is: 32 (R8)
0x1A14	0x4435500D  BEXTU.L	R3, R10, #256
; prescaler end address is: 40 (R10)
0x1A18	0xF4320038  MUL.L	R3, R4, R3
0x1A1C	0xF4348030  UDIV.L	R3, R9, R3
; clk_freq end address is: 36 (R9)
; divisior start address is: 32 (R8)
0x1A20	0x4481C00D  BEXTU.L	R8, R3, #0
;__Lib_UART.c, 1660 :: 		
0x1A24	0x4431C00D  BEXTU.L	R3, R3, #0
0x1A28	0x4431C089  LSHR.L	R3, R3, #8
0x1A2C	0x4431C00D  BEXTU.L	R3, R3, #0
0x1A30	0x4431CFF4  AND.L	R3, R3, #255
0x1A34	0x4411D00D  BEXTU.L	R1, R3, #256
0x1A38	0x4403C000  MOVE.L	R0, R7
0x1A3C	0x003401C3  CALL	__Lib_UART_UARTx_Write_RegDLM+0
;__Lib_UART.c, 1661 :: 		
0x1A40	0x44344FF4  AND.L	R3, R8, #255
; divisior end address is: 32 (R8)
0x1A44	0x4411D00D  BEXTU.L	R1, R3, #256
0x1A48	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1A4C	0x003402C9  CALL	__Lib_UART_UARTx_Write_RegDLL+0
;__Lib_UART.c, 1663 :: 		
L_end_UARTx_Set_Baud_Rate:
0x1A50	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Baud_Rate
__Lib_UART_UARTX_Read_Reg550:
;__Lib_UART.c, 1043 :: 		
; addr start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0208	0x44404000  MOVE.L	R4, R0
0x020C	0x4450D00D  BEXTU.L	R5, R1, #256
; addr end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; addr start address is: 20 (R5)
;__Lib_UART.c, 1045 :: 		
; tmpLCR start address is: 24 (R6)
0x0210	0x64600000  LDK.L	R6, #0
; regVal start address is: 0 (R0)
0x0214	0x64000000  LDK.L	R0, #0
;__Lib_UART.c, 1047 :: 		
0x0218	0x003001B1  JMP	L___Lib_UART_UARTX_Read_Reg55053
; addr end address is: 20 (R5)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 1049 :: 		
L___Lib_UART_UARTX_Read_Reg55055:
;__Lib_UART.c, 1052 :: 		
0x021C	0x44224560  ADD.L	R2, R4, #86
0x0220	0xA8210000  LDI.B	R2, R2, #0
0x0224	0x44214804  AND.L	R2, R2, #128
0x0228	0x59E14802  CMP.B	R2, #128
0x022C	0x0020009B  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550166
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1054 :: 		
0x0230	0x44324560  ADD.L	R3, R4, #86
0x0234	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 20 (R5)
0x0238	0x4451500D  BEXTU.L	R5, R2, #256
;__Lib_UART.c, 1055 :: 		
0x023C	0x44224550  ADD.L	R2, R4, #85
0x0240	0xA8210000  LDI.B	R2, R2, #0
0x0244	0x442147F4  AND.L	R2, R2, #127
0x0248	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1056 :: 		
0x024C	0x44224560  ADD.L	R2, R4, #86
0x0250	0xA8210000  LDI.B	R2, R2, #0
0x0254	0x4411500D  BEXTU.L	R1, R2, #256
0x0258	0x64200027  LDK.L	R2, #39
0x025C	0x44024000  MOVE.L	R0, R4
0x0260	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
0x0264	0x4432D00D  BEXTU.L	R3, R5, #256
;__Lib_UART.c, 1057 :: 		
0x0268	0x0030009C  JMP	L___Lib_UART_UARTX_Read_Reg55056
L___Lib_UART_UARTX_Read_Reg550166:
;__Lib_UART.c, 1052 :: 		
0x026C	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1057 :: 		
L___Lib_UART_UARTX_Read_Reg55056:
;__Lib_UART.c, 1060 :: 		
; tmpLCR start address is: 12 (R3)
0x0270	0x64100020  LDK.L	R1, #32
0x0274	0x44024000  MOVE.L	R0, R4
0x0278	0x003401DF  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x027C	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1063 :: 		
0x0280	0x4421C804  AND.L	R2, R3, #128
0x0284	0x59E14802  CMP.B	R2, #128
0x0288	0x002000AB  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55057
;__Lib_UART.c, 1065 :: 		
0x028C	0x44224560  ADD.L	R2, R4, #86
0x0290	0xB0218000  STI.B	R2, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1066 :: 		
0x0294	0x44224560  ADD.L	R2, R4, #86
0x0298	0xA8210000  LDI.B	R2, R2, #0
0x029C	0x4411500D  BEXTU.L	R1, R2, #256
0x02A0	0x64200027  LDK.L	R2, #39
0x02A4	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x02A8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1067 :: 		
L___Lib_UART_UARTX_Read_Reg55057:
;__Lib_UART.c, 1068 :: 		
0x02AC	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x02B0	0x003001C2  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1071 :: 		
L___Lib_UART_UARTX_Read_Reg55058:
;__Lib_UART.c, 1074 :: 		
; tmpLCR start address is: 24 (R6)
; UARTx start address is: 16 (R4)
0x02B4	0x44224560  ADD.L	R2, R4, #86
0x02B8	0xA8210000  LDI.B	R2, R2, #0
0x02BC	0x44214804  AND.L	R2, R2, #128
0x02C0	0x59E14802  CMP.B	R2, #128
0x02C4	0x002000BF  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550167
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1076 :: 		
0x02C8	0x44324560  ADD.L	R3, R4, #86
0x02CC	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1077 :: 		
0x02D0	0x44224550  ADD.L	R2, R4, #85
0x02D4	0xA8210000  LDI.B	R2, R2, #0
0x02D8	0x442147F4  AND.L	R2, R2, #127
0x02DC	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1078 :: 		
0x02E0	0x44224560  ADD.L	R2, R4, #86
0x02E4	0xA8210000  LDI.B	R2, R2, #0
0x02E8	0x4411500D  BEXTU.L	R1, R2, #256
0x02EC	0x64200027  LDK.L	R2, #39
0x02F0	0x44024000  MOVE.L	R0, R4
0x02F4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1079 :: 		
0x02F8	0x003000C0  JMP	L___Lib_UART_UARTX_Read_Reg55059
L___Lib_UART_UARTX_Read_Reg550167:
;__Lib_UART.c, 1074 :: 		
0x02FC	0x4453500D  BEXTU.L	R5, R6, #256
;__Lib_UART.c, 1079 :: 		
L___Lib_UART_UARTX_Read_Reg55059:
;__Lib_UART.c, 1082 :: 		
; tmpLCR start address is: 20 (R5)
0x0300	0x44224540  ADD.L	R2, R4, #84
0x0304	0xA8210000  LDI.B	R2, R2, #0
0x0308	0x44214804  AND.L	R2, R2, #128
0x030C	0x59E14802  CMP.B	R2, #128
0x0310	0x002000D0  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55060
;__Lib_UART.c, 1085 :: 		
0x0314	0x6420002B  LDK.L	R2, #43
0x0318	0x64100000  LDK.L	R1, #0
0x031C	0x44024000  MOVE.L	R0, R4
0x0320	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1088 :: 		
0x0324	0x44224540  ADD.L	R2, R4, #84
0x0328	0xA8210000  LDI.B	R2, R2, #0
0x032C	0x442147F4  AND.L	R2, R2, #127
0x0330	0x4411500D  BEXTU.L	R1, R2, #256
0x0334	0x64200035  LDK.L	R2, #53
0x0338	0x44024000  MOVE.L	R0, R4
0x033C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1089 :: 		
L___Lib_UART_UARTX_Read_Reg55060:
;__Lib_UART.c, 1092 :: 		
0x0340	0x64100024  LDK.L	R1, #36
0x0344	0x44024000  MOVE.L	R0, R4
0x0348	0x003401DF  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x034C	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1094 :: 		
0x0350	0x44224540  ADD.L	R2, R4, #84
0x0354	0xA8210000  LDI.B	R2, R2, #0
0x0358	0x44214804  AND.L	R2, R2, #128
0x035C	0x59E14802  CMP.B	R2, #128
0x0360	0x002000E4  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55061
;__Lib_UART.c, 1097 :: 		
0x0364	0x6420002B  LDK.L	R2, #43
0x0368	0x64100000  LDK.L	R1, #0
0x036C	0x44024000  MOVE.L	R0, R4
0x0370	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1100 :: 		
0x0374	0x44224540  ADD.L	R2, R4, #84
0x0378	0xA8210000  LDI.B	R2, R2, #0
0x037C	0x44214805  OR.L	R2, R2, #128
0x0380	0x4411500D  BEXTU.L	R1, R2, #256
0x0384	0x64200035  LDK.L	R2, #53
0x0388	0x44024000  MOVE.L	R0, R4
0x038C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1101 :: 		
L___Lib_UART_UARTX_Read_Reg55061:
;__Lib_UART.c, 1104 :: 		
0x0390	0x4422C804  AND.L	R2, R5, #128
0x0394	0x59E14802  CMP.B	R2, #128
0x0398	0x002000EF  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55062
;__Lib_UART.c, 1106 :: 		
0x039C	0x44224560  ADD.L	R2, R4, #86
0x03A0	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1107 :: 		
0x03A4	0x44224560  ADD.L	R2, R4, #86
0x03A8	0xA8210000  LDI.B	R2, R2, #0
0x03AC	0x4411500D  BEXTU.L	R1, R2, #256
0x03B0	0x64200027  LDK.L	R2, #39
0x03B4	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x03B8	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1108 :: 		
L___Lib_UART_UARTX_Read_Reg55062:
;__Lib_UART.c, 1109 :: 		
0x03BC	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
0x03C0	0x003001C2  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1112 :: 		
L___Lib_UART_UARTX_Read_Reg55063:
;__Lib_UART.c, 1113 :: 		
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
L___Lib_UART_UARTX_Read_Reg55064:
;__Lib_UART.c, 1114 :: 		
L___Lib_UART_UARTX_Read_Reg55065:
;__Lib_UART.c, 1118 :: 		
0x03C4	0x44224560  ADD.L	R2, R4, #86
0x03C8	0xA8210000  LDI.B	R2, R2, #0
0x03CC	0x59E14BF2  CMP.B	R2, #191
0x03D0	0x00200104  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550168
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1120 :: 		
0x03D4	0x44324560  ADD.L	R3, R4, #86
0x03D8	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x03DC	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1121 :: 		
0x03E0	0x44224550  ADD.L	R2, R4, #85
0x03E4	0xA8210000  LDI.B	R2, R2, #0
0x03E8	0x442147F4  AND.L	R2, R2, #127
0x03EC	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1122 :: 		
0x03F0	0x44224560  ADD.L	R2, R4, #86
0x03F4	0xA8210000  LDI.B	R2, R2, #0
0x03F8	0x4411500D  BEXTU.L	R1, R2, #256
0x03FC	0x64200027  LDK.L	R2, #39
0x0400	0x44024000  MOVE.L	R0, R4
0x0404	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
0x0408	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1123 :: 		
0x040C	0x00300105  JMP	L___Lib_UART_UARTX_Read_Reg55066
L___Lib_UART_UARTX_Read_Reg550168:
;__Lib_UART.c, 1118 :: 		
0x0410	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_UART.c, 1123 :: 		
L___Lib_UART_UARTX_Read_Reg55066:
;__Lib_UART.c, 1126 :: 		
; tmpLCR start address is: 12 (R3)
0x0414	0x4422D00D  BEXTU.L	R2, R5, #256
; addr end address is: 20 (R5)
0x0418	0x4411500D  BEXTU.L	R1, R2, #256
0x041C	0x44024000  MOVE.L	R0, R4
0x0420	0x003401DF  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x0424	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1129 :: 		
0x0428	0x59E1CBF2  CMP.B	R3, #191
0x042C	0x00200114  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55067
;__Lib_UART.c, 1131 :: 		
0x0430	0x44224560  ADD.L	R2, R4, #86
0x0434	0xB0218000  STI.B	R2, #0, R3
; tmpLCR end address is: 12 (R3)
;__Lib_UART.c, 1132 :: 		
0x0438	0x44224560  ADD.L	R2, R4, #86
0x043C	0xA8210000  LDI.B	R2, R2, #0
0x0440	0x4411500D  BEXTU.L	R1, R2, #256
0x0444	0x64200027  LDK.L	R2, #39
0x0448	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x044C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1133 :: 		
L___Lib_UART_UARTX_Read_Reg55067:
;__Lib_UART.c, 1134 :: 		
0x0450	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x0454	0x003001C2  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1137 :: 		
L___Lib_UART_UARTX_Read_Reg55068:
;__Lib_UART.c, 1145 :: 		
; UARTx start address is: 16 (R4)
0x0458	0x44224560  ADD.L	R2, R4, #86
0x045C	0xA8210000  LDI.B	R2, R2, #0
0x0460	0x4411500D  BEXTU.L	R1, R2, #256
0x0464	0x64200027  LDK.L	R2, #39
0x0468	0x44024000  MOVE.L	R0, R4
0x046C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1146 :: 		
0x0470	0x44224560  ADD.L	R2, R4, #86
0x0474	0xA8210000  LDI.B	R2, R2, #0
0x0478	0x59E14BF2  CMP.B	R2, #191
0x047C	0x00200125  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55069
;__Lib_UART.c, 1148 :: 		
0x0480	0x44324550  ADD.L	R3, R4, #85
0x0484	0xA8218000  LDI.B	R2, R3, #0
0x0488	0x44214805  OR.L	R2, R2, #128
0x048C	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1149 :: 		
0x0490	0x00300129  JMP	L___Lib_UART_UARTX_Read_Reg55070
L___Lib_UART_UARTX_Read_Reg55069:
;__Lib_UART.c, 1152 :: 		
0x0494	0x44324550  ADD.L	R3, R4, #85
0x0498	0x44224560  ADD.L	R2, R4, #86
0x049C	0xA8210000  LDI.B	R2, R2, #0
0x04A0	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1153 :: 		
L___Lib_UART_UARTX_Read_Reg55070:
;__Lib_UART.c, 1155 :: 		
0x04A4	0x44224550  ADD.L	R2, R4, #85
; UARTx end address is: 16 (R4)
0x04A8	0xA8010000  LDI.B	R0, R2, #0
; regVal start address is: 0 (R0)
;__Lib_UART.c, 1156 :: 		
; regVal end address is: 0 (R0)
0x04AC	0x003001C2  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1159 :: 		
L___Lib_UART_UARTX_Read_Reg55071:
;__Lib_UART.c, 1166 :: 		
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
0x04B0	0x44224560  ADD.L	R2, R4, #86
0x04B4	0xA8210000  LDI.B	R2, R2, #0
0x04B8	0x59E14BF2  CMP.B	R2, #191
0x04BC	0x0020013D  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550169
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1168 :: 		
0x04C0	0x44324560  ADD.L	R3, R4, #86
0x04C4	0xA8618000  LDI.B	R6, R3, #0
; tmpLCR start address is: 24 (R6)
;__Lib_UART.c, 1169 :: 		
0x04C8	0x44224550  ADD.L	R2, R4, #85
0x04CC	0xA8210000  LDI.B	R2, R2, #0
0x04D0	0x442147F4  AND.L	R2, R2, #127
0x04D4	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1170 :: 		
0x04D8	0x44224560  ADD.L	R2, R4, #86
0x04DC	0xA8210000  LDI.B	R2, R2, #0
0x04E0	0x4411500D  BEXTU.L	R1, R2, #256
0x04E4	0x64200027  LDK.L	R2, #39
0x04E8	0x44024000  MOVE.L	R0, R4
0x04EC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1171 :: 		
0x04F0	0x0030013D  JMP	L___Lib_UART_UARTX_Read_Reg55072
L___Lib_UART_UARTX_Read_Reg550169:
;__Lib_UART.c, 1166 :: 		
;__Lib_UART.c, 1171 :: 		
L___Lib_UART_UARTX_Read_Reg55072:
;__Lib_UART.c, 1174 :: 		
; tmpLCR start address is: 24 (R6)
0x04F4	0x44224540  ADD.L	R2, R4, #84
0x04F8	0xA8210000  LDI.B	R2, R2, #0
0x04FC	0x44214804  AND.L	R2, R2, #128
0x0500	0x59E14802  CMP.B	R2, #128
0x0504	0x0020014D  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55073
;__Lib_UART.c, 1177 :: 		
0x0508	0x6420002B  LDK.L	R2, #43
0x050C	0x64100000  LDK.L	R1, #0
0x0510	0x44024000  MOVE.L	R0, R4
0x0514	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1179 :: 		
0x0518	0x44224540  ADD.L	R2, R4, #84
0x051C	0xA8210000  LDI.B	R2, R2, #0
0x0520	0x442147F4  AND.L	R2, R2, #127
0x0524	0x4411500D  BEXTU.L	R1, R2, #256
0x0528	0x64200035  LDK.L	R2, #53
0x052C	0x44024000  MOVE.L	R0, R4
0x0530	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1180 :: 		
L___Lib_UART_UARTX_Read_Reg55073:
;__Lib_UART.c, 1183 :: 		
0x0534	0x4422D00D  BEXTU.L	R2, R5, #256
; addr end address is: 20 (R5)
0x0538	0x4411500D  BEXTU.L	R1, R2, #256
0x053C	0x44024000  MOVE.L	R0, R4
0x0540	0x003401DF  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 20 (R5)
0x0544	0x4450500D  BEXTU.L	R5, R0, #256
;__Lib_UART.c, 1186 :: 		
0x0548	0x44224540  ADD.L	R2, R4, #84
0x054C	0xA8210000  LDI.B	R2, R2, #0
0x0550	0x44214804  AND.L	R2, R2, #128
0x0554	0x59E14802  CMP.B	R2, #128
0x0558	0x00200162  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55074
;__Lib_UART.c, 1188 :: 		
0x055C	0x6420002B  LDK.L	R2, #43
0x0560	0x64100000  LDK.L	R1, #0
0x0564	0x44024000  MOVE.L	R0, R4
0x0568	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1189 :: 		
0x056C	0x44224540  ADD.L	R2, R4, #84
0x0570	0xA8210000  LDI.B	R2, R2, #0
0x0574	0x44214805  OR.L	R2, R2, #128
0x0578	0x4411500D  BEXTU.L	R1, R2, #256
0x057C	0x64200035  LDK.L	R2, #53
0x0580	0x44024000  MOVE.L	R0, R4
0x0584	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1190 :: 		
L___Lib_UART_UARTX_Read_Reg55074:
;__Lib_UART.c, 1193 :: 		
0x0588	0x59E34BF2  CMP.B	R6, #191
0x058C	0x0020016C  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55075
;__Lib_UART.c, 1195 :: 		
0x0590	0x44224560  ADD.L	R2, R4, #86
0x0594	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1196 :: 		
0x0598	0x44224560  ADD.L	R2, R4, #86
0x059C	0xA8210000  LDI.B	R2, R2, #0
0x05A0	0x4411500D  BEXTU.L	R1, R2, #256
0x05A4	0x64200027  LDK.L	R2, #39
0x05A8	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x05AC	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1197 :: 		
L___Lib_UART_UARTX_Read_Reg55075:
;__Lib_UART.c, 1198 :: 		
0x05B0	0x4402D00D  BEXTU.L	R0, R5, #256
; regVal end address is: 20 (R5)
0x05B4	0x003001C2  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1201 :: 		
L___Lib_UART_UARTX_Read_Reg55076:
;__Lib_UART.c, 1208 :: 		
; tmpLCR start address is: 24 (R6)
; UARTx start address is: 16 (R4)
0x05B8	0x44224560  ADD.L	R2, R4, #86
0x05BC	0xA8210000  LDI.B	R2, R2, #0
0x05C0	0x59E14BF2  CMP.B	R2, #191
0x05C4	0x0020017F  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg550170
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1210 :: 		
0x05C8	0x44324560  ADD.L	R3, R4, #86
0x05CC	0xA8518000  LDI.B	R5, R3, #0
; tmpLCR start address is: 20 (R5)
;__Lib_UART.c, 1211 :: 		
0x05D0	0x44224550  ADD.L	R2, R4, #85
0x05D4	0xA8210000  LDI.B	R2, R2, #0
0x05D8	0x442147F4  AND.L	R2, R2, #127
0x05DC	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1212 :: 		
0x05E0	0x44224560  ADD.L	R2, R4, #86
0x05E4	0xA8210000  LDI.B	R2, R2, #0
0x05E8	0x4411500D  BEXTU.L	R1, R2, #256
0x05EC	0x64200027  LDK.L	R2, #39
0x05F0	0x44024000  MOVE.L	R0, R4
0x05F4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1213 :: 		
0x05F8	0x00300180  JMP	L___Lib_UART_UARTX_Read_Reg55077
L___Lib_UART_UARTX_Read_Reg550170:
;__Lib_UART.c, 1208 :: 		
0x05FC	0x4453500D  BEXTU.L	R5, R6, #256
;__Lib_UART.c, 1213 :: 		
L___Lib_UART_UARTX_Read_Reg55077:
;__Lib_UART.c, 1215 :: 		
; tmpLCR start address is: 20 (R5)
0x0600	0x44224540  ADD.L	R2, R4, #84
0x0604	0xA8210000  LDI.B	R2, R2, #0
0x0608	0x44214404  AND.L	R2, R2, #64
0x060C	0x59E14402  CMP.B	R2, #64
0x0610	0x00200190  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55078
;__Lib_UART.c, 1218 :: 		
0x0614	0x6420002B  LDK.L	R2, #43
0x0618	0x64100000  LDK.L	R1, #0
0x061C	0x44024000  MOVE.L	R0, R4
0x0620	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1220 :: 		
0x0624	0x44224540  ADD.L	R2, R4, #84
0x0628	0xA8210000  LDI.B	R2, R2, #0
0x062C	0x44217BF4  AND.L	R2, R2, #-65
0x0630	0x4411500D  BEXTU.L	R1, R2, #256
0x0634	0x64200035  LDK.L	R2, #53
0x0638	0x44024000  MOVE.L	R0, R4
0x063C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1221 :: 		
L___Lib_UART_UARTX_Read_Reg55078:
;__Lib_UART.c, 1224 :: 		
0x0640	0x64100029  LDK.L	R1, #41
0x0644	0x44024000  MOVE.L	R0, R4
0x0648	0x003401DF  CALL	__Lib_UART_UARTx_Read_Reg+0
; regVal start address is: 24 (R6)
0x064C	0x4460500D  BEXTU.L	R6, R0, #256
;__Lib_UART.c, 1226 :: 		
0x0650	0x44224540  ADD.L	R2, R4, #84
0x0654	0xA8210000  LDI.B	R2, R2, #0
0x0658	0x44214404  AND.L	R2, R2, #64
0x065C	0x59E14402  CMP.B	R2, #64
0x0660	0x002001A4  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55079
;__Lib_UART.c, 1229 :: 		
0x0664	0x6420002B  LDK.L	R2, #43
0x0668	0x64100000  LDK.L	R1, #0
0x066C	0x44024000  MOVE.L	R0, R4
0x0670	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1231 :: 		
0x0674	0x44224540  ADD.L	R2, R4, #84
0x0678	0xA8210000  LDI.B	R2, R2, #0
0x067C	0x44214405  OR.L	R2, R2, #64
0x0680	0x4411500D  BEXTU.L	R1, R2, #256
0x0684	0x64200035  LDK.L	R2, #53
0x0688	0x44024000  MOVE.L	R0, R4
0x068C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1232 :: 		
L___Lib_UART_UARTX_Read_Reg55079:
;__Lib_UART.c, 1235 :: 		
0x0690	0x59E2CBF2  CMP.B	R5, #191
0x0694	0x002001AE  JMPC	R30, Z, #0, L___Lib_UART_UARTX_Read_Reg55080
;__Lib_UART.c, 1237 :: 		
0x0698	0x44224560  ADD.L	R2, R4, #86
0x069C	0xB0228000  STI.B	R2, #0, R5
; tmpLCR end address is: 20 (R5)
;__Lib_UART.c, 1238 :: 		
0x06A0	0x44224560  ADD.L	R2, R4, #86
0x06A4	0xA8210000  LDI.B	R2, R2, #0
0x06A8	0x4411500D  BEXTU.L	R1, R2, #256
0x06AC	0x64200027  LDK.L	R2, #39
0x06B0	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x06B4	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1239 :: 		
L___Lib_UART_UARTX_Read_Reg55080:
;__Lib_UART.c, 1240 :: 		
0x06B8	0x4403500D  BEXTU.L	R0, R6, #256
; regVal end address is: 24 (R6)
0x06BC	0x003001C2  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1243 :: 		
L___Lib_UART_UARTX_Read_Reg55081:
;__Lib_UART.c, 1244 :: 		
; regVal start address is: 0 (R0)
0x06C0	0x003001C2  JMP	L___Lib_UART_UARTX_Read_Reg55054
;__Lib_UART.c, 1245 :: 		
L___Lib_UART_UARTX_Read_Reg55053:
; tmpLCR start address is: 24 (R6)
; addr start address is: 20 (R5)
; UARTx start address is: 16 (R4)
0x06C4	0x59E2C202  CMP.B	R5, #32
0x06C8	0x00280087  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55055
0x06CC	0x59E2C242  CMP.B	R5, #36
0x06D0	0x002800AD  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55058
0x06D4	0x59E2C252  CMP.B	R5, #37
0x06D8	0x002800F1  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55063
0x06DC	0x59E2C2A2  CMP.B	R5, #42
0x06E0	0x002800F1  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55064
0x06E4	0x59E2C2B2  CMP.B	R5, #43
0x06E8	0x002800F1  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55065
0x06EC	0x59E2C272  CMP.B	R5, #39
0x06F0	0x00280116  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55068
0x06F4	0x59E2C282  CMP.B	R5, #40
0x06F8	0x0028012C  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55071
0x06FC	0x59E2C292  CMP.B	R5, #41
0x0700	0x0028016E  JMPC	R30, Z, #1, L___Lib_UART_UARTX_Read_Reg55076
; UARTx end address is: 16 (R4)
; addr end address is: 20 (R5)
; tmpLCR end address is: 24 (R6)
0x0704	0x003001B0  JMP	L___Lib_UART_UARTX_Read_Reg55081
; regVal end address is: 0 (R0)
L___Lib_UART_UARTX_Read_Reg55054:
;__Lib_UART.c, 1247 :: 		
; regVal start address is: 0 (R0)
; regVal end address is: 0 (R0)
;__Lib_UART.c, 1248 :: 		
L_end_UARTX_Read_Reg550:
0x0708	0xA0000000  RETURN	
; end of __Lib_UART_UARTX_Read_Reg550
__Lib_UART_UARTx_Write_RegDLM:
;__Lib_UART.c, 1500 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x070C	0x44404000  MOVE.L	R4, R0
0x0710	0x4450D00D  BEXTU.L	R5, R1, #256
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; val start address is: 20 (R5)
;__Lib_UART.c, 1505 :: 		
0x0714	0x44324560  ADD.L	R3, R4, #86
0x0718	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x071C	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1506 :: 		
0x0720	0x44224550  ADD.L	R2, R4, #85
0x0724	0xA8210000  LDI.B	R2, R2, #0
0x0728	0x44214805  OR.L	R2, R2, #128
0x072C	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1507 :: 		
0x0730	0x44224560  ADD.L	R2, R4, #86
0x0734	0xA8210000  LDI.B	R2, R2, #0
0x0738	0x4411500D  BEXTU.L	R1, R2, #256
0x073C	0x64200027  LDK.L	R2, #39
0x0740	0x44024000  MOVE.L	R0, R4
0x0744	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1509 :: 		
0x0748	0x64200022  LDK.L	R2, #34
0x074C	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x0750	0x44024000  MOVE.L	R0, R4
0x0754	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1511 :: 		
0x0758	0x44224560  ADD.L	R2, R4, #86
0x075C	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1512 :: 		
0x0760	0x44224560  ADD.L	R2, R4, #86
0x0764	0xA8210000  LDI.B	R2, R2, #0
0x0768	0x4411500D  BEXTU.L	R1, R2, #256
0x076C	0x64200027  LDK.L	R2, #39
0x0770	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0774	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1514 :: 		
;__Lib_UART.c, 1515 :: 		
L_end_UARTx_Write_RegDLM:
0x0778	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_RegDLM
__Lib_UART_UARTx_Write_RegDLL:
;__Lib_UART.c, 1443 :: 		
; val start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x0B24	0x44404000  MOVE.L	R4, R0
0x0B28	0x4450D00D  BEXTU.L	R5, R1, #256
; val end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 16 (R4)
; val start address is: 20 (R5)
;__Lib_UART.c, 1448 :: 		
0x0B2C	0x44324560  ADD.L	R3, R4, #86
0x0B30	0xA8218000  LDI.B	R2, R3, #0
; tmpLCR start address is: 24 (R6)
0x0B34	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_UART.c, 1449 :: 		
0x0B38	0x44224550  ADD.L	R2, R4, #85
0x0B3C	0xA8210000  LDI.B	R2, R2, #0
0x0B40	0x44214805  OR.L	R2, R2, #128
0x0B44	0xB0310000  STI.B	R3, #0, R2
;__Lib_UART.c, 1450 :: 		
0x0B48	0x44224560  ADD.L	R2, R4, #86
0x0B4C	0xA8210000  LDI.B	R2, R2, #0
0x0B50	0x4411500D  BEXTU.L	R1, R2, #256
0x0B54	0x64200027  LDK.L	R2, #39
0x0B58	0x44024000  MOVE.L	R0, R4
0x0B5C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1452 :: 		
0x0B60	0x64200023  LDK.L	R2, #35
0x0B64	0x4412D00D  BEXTU.L	R1, R5, #256
; val end address is: 20 (R5)
0x0B68	0x44024000  MOVE.L	R0, R4
0x0B6C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1454 :: 		
0x0B70	0x44224560  ADD.L	R2, R4, #86
0x0B74	0xB0230000  STI.B	R2, #0, R6
; tmpLCR end address is: 24 (R6)
;__Lib_UART.c, 1455 :: 		
0x0B78	0x44224560  ADD.L	R2, R4, #86
0x0B7C	0xA8210000  LDI.B	R2, R2, #0
0x0B80	0x4411500D  BEXTU.L	R1, R2, #256
0x0B84	0x64200027  LDK.L	R2, #39
0x0B88	0x44024000  MOVE.L	R0, R4
; UARTx end address is: 16 (R4)
0x0B8C	0x00340024  CALL	__Lib_UART_UARTx_Write_Reg+0
;__Lib_UART.c, 1457 :: 		
;__Lib_UART.c, 1458 :: 		
L_end_UARTx_Write_RegDLL:
0x0B90	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_RegDLL
__Lib_UART_UARTx_Set_Data_Bits:
;__Lib_UART.c, 1676 :: 		
; bits start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x1B54	0x44704000  MOVE.L	R7, R0
; bits end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; bits start address is: 4 (R1)
;__Lib_UART.c, 1678 :: 		
0x1B58	0x00300702  JMP	L___Lib_UART_UARTx_Set_Data_Bits115
; bits end address is: 4 (R1)
;__Lib_UART.c, 1680 :: 		
L___Lib_UART_UARTx_Set_Data_Bits117:
;__Lib_UART.c, 1682 :: 		
0x1B5C	0x64100027  LDK.L	R1, #39
0x1B60	0x4403C000  MOVE.L	R0, R7
0x1B64	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1B68	0x44207FC4  AND.L	R2, R0, #-4
0x1B6C	0x4411500D  BEXTU.L	R1, R2, #256
0x1B70	0x64200027  LDK.L	R2, #39
0x1B74	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1B78	0x00340538  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1683 :: 		
0x1B7C	0x0030070B  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1685 :: 		
L___Lib_UART_UARTx_Set_Data_Bits118:
;__Lib_UART.c, 1687 :: 		
; UARTx start address is: 28 (R7)
0x1B80	0x64100027  LDK.L	R1, #39
0x1B84	0x4403C000  MOVE.L	R0, R7
0x1B88	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1B8C	0x44207FD4  AND.L	R2, R0, #-3
0x1B90	0x4421400C  BEXTS.L	R2, R2, #0
0x1B94	0x44214015  OR.L	R2, R2, #1
0x1B98	0x4411500D  BEXTU.L	R1, R2, #256
0x1B9C	0x64200027  LDK.L	R2, #39
0x1BA0	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1BA4	0x00340538  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1688 :: 		
0x1BA8	0x0030070B  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1690 :: 		
L___Lib_UART_UARTx_Set_Data_Bits119:
;__Lib_UART.c, 1692 :: 		
; UARTx start address is: 28 (R7)
0x1BAC	0x64100027  LDK.L	R1, #39
0x1BB0	0x4403C000  MOVE.L	R0, R7
0x1BB4	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1BB8	0x44207FE4  AND.L	R2, R0, #-2
0x1BBC	0x4421400C  BEXTS.L	R2, R2, #0
0x1BC0	0x44214025  OR.L	R2, R2, #2
0x1BC4	0x4411500D  BEXTU.L	R1, R2, #256
0x1BC8	0x64200027  LDK.L	R2, #39
0x1BCC	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1BD0	0x00340538  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1693 :: 		
0x1BD4	0x0030070B  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1695 :: 		
L___Lib_UART_UARTx_Set_Data_Bits120:
;__Lib_UART.c, 1697 :: 		
; UARTx start address is: 28 (R7)
0x1BD8	0x64100027  LDK.L	R1, #39
0x1BDC	0x4403C000  MOVE.L	R0, R7
0x1BE0	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1BE4	0x44204025  OR.L	R2, R0, #2
0x1BE8	0x4421500D  BEXTU.L	R2, R2, #256
0x1BEC	0x44214015  OR.L	R2, R2, #1
0x1BF0	0x4411500D  BEXTU.L	R1, R2, #256
0x1BF4	0x64200027  LDK.L	R2, #39
0x1BF8	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1BFC	0x00340538  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1698 :: 		
0x1C00	0x0030070B  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1700 :: 		
L___Lib_UART_UARTx_Set_Data_Bits121:
;__Lib_UART.c, 1701 :: 		
0x1C04	0x0030070B  JMP	L___Lib_UART_UARTx_Set_Data_Bits116
;__Lib_UART.c, 1702 :: 		
L___Lib_UART_UARTx_Set_Data_Bits115:
; bits start address is: 4 (R1)
; UARTx start address is: 28 (R7)
0x1C08	0x59E0C002  CMP.B	R1, #0
0x1C0C	0x002806D7  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits117
0x1C10	0x59E0C012  CMP.B	R1, #1
0x1C14	0x002806E0  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits118
0x1C18	0x59E0C022  CMP.B	R1, #2
0x1C1C	0x002806EB  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits119
0x1C20	0x59E0C032  CMP.B	R1, #3
0x1C24	0x002806F6  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Data_Bits120
; UARTx end address is: 28 (R7)
; bits end address is: 4 (R1)
0x1C28	0x00300701  JMP	L___Lib_UART_UARTx_Set_Data_Bits121
L___Lib_UART_UARTx_Set_Data_Bits116:
;__Lib_UART.c, 1704 :: 		
;__Lib_UART.c, 1705 :: 		
L_end_UARTx_Set_Data_Bits:
0x1C2C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Data_Bits
__Lib_UART_UARTx_Set_Stop_Bits:
;__Lib_UART.c, 1718 :: 		
; stop start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x1C30	0x44704000  MOVE.L	R7, R0
; stop end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; stop start address is: 4 (R1)
;__Lib_UART.c, 1720 :: 		
0x1C34	0x59E0C002  CMP.B	R1, #0
0x1C38	0x00200718  JMPC	R30, Z, #0, L___Lib_UART_UARTx_Set_Stop_Bits122
; stop end address is: 4 (R1)
;__Lib_UART.c, 1722 :: 		
0x1C3C	0x64100027  LDK.L	R1, #39
0x1C40	0x4403C000  MOVE.L	R0, R7
0x1C44	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1C48	0x44207FB4  AND.L	R2, R0, #-5
0x1C4C	0x4411500D  BEXTU.L	R1, R2, #256
0x1C50	0x64200027  LDK.L	R2, #39
0x1C54	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1C58	0x00340538  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1723 :: 		
0x1C5C	0x00300720  JMP	L___Lib_UART_UARTx_Set_Stop_Bits123
L___Lib_UART_UARTx_Set_Stop_Bits122:
;__Lib_UART.c, 1726 :: 		
; UARTx start address is: 28 (R7)
0x1C60	0x64100027  LDK.L	R1, #39
0x1C64	0x4403C000  MOVE.L	R0, R7
0x1C68	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1C6C	0x44204045  OR.L	R2, R0, #4
0x1C70	0x4411500D  BEXTU.L	R1, R2, #256
0x1C74	0x64200027  LDK.L	R2, #39
0x1C78	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1C7C	0x00340538  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1727 :: 		
L___Lib_UART_UARTx_Set_Stop_Bits123:
;__Lib_UART.c, 1729 :: 		
;__Lib_UART.c, 1730 :: 		
L_end_UARTx_Set_Stop_Bits:
0x1C80	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Stop_Bits
__Lib_UART_UARTx_Set_Polarity:
;__Lib_UART.c, 1743 :: 		
; parity start address is: 4 (R1)
; UARTx start address is: 0 (R0)
0x13C8	0x44704000  MOVE.L	R7, R0
; parity end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
; parity start address is: 4 (R1)
;__Lib_UART.c, 1745 :: 		
0x13CC	0x0030052D  JMP	L___Lib_UART_UARTx_Set_Polarity124
; parity end address is: 4 (R1)
;__Lib_UART.c, 1747 :: 		
L___Lib_UART_UARTx_Set_Polarity126:
;__Lib_UART.c, 1749 :: 		
0x13D0	0x64100027  LDK.L	R1, #39
0x13D4	0x4403C000  MOVE.L	R0, R7
0x13D8	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x13DC	0x44207F74  AND.L	R2, R0, #-9
0x13E0	0x4411500D  BEXTU.L	R1, R2, #256
0x13E4	0x64200027  LDK.L	R2, #39
0x13E8	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x13EC	0x00340538  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1750 :: 		
0x13F0	0x00300537  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1752 :: 		
L___Lib_UART_UARTx_Set_Polarity127:
;__Lib_UART.c, 1754 :: 		
; UARTx start address is: 28 (R7)
0x13F4	0x64100027  LDK.L	R1, #39
0x13F8	0x4403C000  MOVE.L	R0, R7
0x13FC	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1400	0x44204085  OR.L	R2, R0, #8
0x1404	0x4421500D  BEXTU.L	R2, R2, #256
0x1408	0x44217EF4  AND.L	R2, R2, #-17
0x140C	0x4411500D  BEXTU.L	R1, R2, #256
0x1410	0x64200027  LDK.L	R2, #39
0x1414	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1418	0x00340538  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1755 :: 		
0x141C	0x00300537  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1757 :: 		
L___Lib_UART_UARTx_Set_Polarity128:
;__Lib_UART.c, 1759 :: 		
; UARTx start address is: 28 (R7)
0x1420	0x64100027  LDK.L	R1, #39
0x1424	0x4403C000  MOVE.L	R0, R7
0x1428	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x142C	0x44204085  OR.L	R2, R0, #8
0x1430	0x4421500D  BEXTU.L	R2, R2, #256
0x1434	0x44214105  OR.L	R2, R2, #16
0x1438	0x4411500D  BEXTU.L	R1, R2, #256
0x143C	0x64200027  LDK.L	R2, #39
0x1440	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1444	0x00340538  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1760 :: 		
0x1448	0x00300537  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1762 :: 		
L___Lib_UART_UARTx_Set_Polarity129:
;__Lib_UART.c, 1764 :: 		
; UARTx start address is: 28 (R7)
0x144C	0x64100027  LDK.L	R1, #39
0x1450	0x4403C000  MOVE.L	R0, R7
0x1454	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x1458	0x44204085  OR.L	R2, R0, #8
0x145C	0x4421500D  BEXTU.L	R2, R2, #256
0x1460	0x44214205  OR.L	R2, R2, #32
0x1464	0x4421500D  BEXTU.L	R2, R2, #256
0x1468	0x44217EF4  AND.L	R2, R2, #-17
0x146C	0x4411500D  BEXTU.L	R1, R2, #256
0x1470	0x64200027  LDK.L	R2, #39
0x1474	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x1478	0x00340538  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1765 :: 		
0x147C	0x00300537  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1767 :: 		
L___Lib_UART_UARTx_Set_Polarity130:
;__Lib_UART.c, 1769 :: 		
; UARTx start address is: 28 (R7)
0x1480	0x64100027  LDK.L	R1, #39
0x1484	0x4403C000  MOVE.L	R0, R7
0x1488	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x148C	0x44204085  OR.L	R2, R0, #8
0x1490	0x4421500D  BEXTU.L	R2, R2, #256
0x1494	0x44214205  OR.L	R2, R2, #32
0x1498	0x4421500D  BEXTU.L	R2, R2, #256
0x149C	0x44214105  OR.L	R2, R2, #16
0x14A0	0x4411500D  BEXTU.L	R1, R2, #256
0x14A4	0x64200027  LDK.L	R2, #39
0x14A8	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x14AC	0x00340538  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1770 :: 		
0x14B0	0x00300537  JMP	L___Lib_UART_UARTx_Set_Polarity125
;__Lib_UART.c, 1772 :: 		
L___Lib_UART_UARTx_Set_Polarity124:
; parity start address is: 4 (R1)
; UARTx start address is: 28 (R7)
0x14B4	0x59E0C002  CMP.B	R1, #0
0x14B8	0x002804F4  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity126
0x14BC	0x59E0C012  CMP.B	R1, #1
0x14C0	0x002804FD  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity127
0x14C4	0x59E0C022  CMP.B	R1, #2
0x14C8	0x00280508  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity128
0x14CC	0x59E0C032  CMP.B	R1, #3
0x14D0	0x00280513  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity129
0x14D4	0x59E0C042  CMP.B	R1, #4
0x14D8	0x00280520  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Set_Polarity130
; UARTx end address is: 28 (R7)
; parity end address is: 4 (R1)
L___Lib_UART_UARTx_Set_Polarity125:
;__Lib_UART.c, 1774 :: 		
;__Lib_UART.c, 1775 :: 		
L_end_UARTx_Set_Polarity:
0x14DC	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Polarity
__Lib_UART_UARTx_Set_Flow_Control:
;__Lib_UART.c, 1792 :: 		
; UARTx start address is: 0 (R0)
0x0C0C	0x44704000  MOVE.L	R7, R0
; UARTx end address is: 0 (R0)
; UARTx start address is: 28 (R7)
;__Lib_UART.c, 1797 :: 		
0x0C10	0x64100028  LDK.L	R1, #40
0x0C14	0x4403C000  MOVE.L	R0, R7
0x0C18	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
;__Lib_UART.c, 1798 :: 		
0x0C1C	0x44104DF4  AND.L	R1, R0, #223
;__Lib_UART.c, 1799 :: 		
0x0C20	0x64200028  LDK.L	R2, #40
0x0C24	0x4403C000  MOVE.L	R0, R7
; UARTx end address is: 28 (R7)
0x0C28	0x00340538  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1800 :: 		
L_end_UARTx_Set_Flow_Control:
0x0C2C	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Set_Flow_Control
_UART1_Write_Text:
;__Lib_UART.c, 645 :: 		
; bufferOut start address is: 0 (R0)
0x217C	0x95D00004  LINK	LR, #4
; bufferOut end address is: 0 (R0)
; bufferOut start address is: 0 (R0)
;__Lib_UART.c, 647 :: 		
0x2180	0xC4100150  LDA.L	R1, __Lib_UART_UART1+0
0x2184	0xB5F08000  STI.L	SP, #0, R1
; bufferOut end address is: 0 (R0)
0x2188	0x44104000  MOVE.L	R1, R0
0x218C	0xAC0F8000  LDI.L	R0, SP, #0
0x2190	0x0034075F  CALL	__Lib_UART_UARTx_Write_Text+0
;__Lib_UART.c, 648 :: 		
L_end_UART1_Write_Text:
0x2194	0x99D00000  UNLINK	LR
0x2198	0xA0000000  RETURN	
; end of _UART1_Write_Text
__Lib_UART_UARTx_Write_Text:
;__Lib_UART.c, 1837 :: 		
; bufferOut start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; bufferOut end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; bufferOut start address is: 4 (R1)
;__Lib_UART.c, 1842 :: 		
; cnt start address is: 48 (R12)
0x1D7C	0x64C00000  LDK.L	R12, #0
;__Lib_UART.c, 1843 :: 		
0x1D80	0xA8208000  LDI.B	R2, R1, #0
; dataOut start address is: 12 (R3)
0x1D84	0x4431500D  BEXTU.L	R3, R2, #256
; UARTx end address is: 0 (R0)
; bufferOut end address is: 4 (R1)
; dataOut end address is: 12 (R3)
; cnt end address is: 48 (R12)
0x1D88	0x44B04000  MOVE.L	R11, R0
0x1D8C	0x4401D00D  BEXTU.L	R0, R3, #256
0x1D90	0x44A0C000  MOVE.L	R10, R1
;__Lib_UART.c, 1844 :: 		
L___Lib_UART_UARTx_Write_Text135:
; dataOut start address is: 0 (R0)
; UARTx start address is: 44 (R11)
; bufferOut start address is: 40 (R10)
; cnt start address is: 48 (R12)
; bufferOut start address is: 40 (R10)
; bufferOut end address is: 40 (R10)
; UARTx start address is: 44 (R11)
; UARTx end address is: 44 (R11)
0x1D94	0x59E04002  CMP.B	R0, #0
0x1D98	0x00280770  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write_Text136
; bufferOut end address is: 40 (R10)
; UARTx end address is: 44 (R11)
;__Lib_UART.c, 1846 :: 		
; UARTx start address is: 44 (R11)
; bufferOut start address is: 40 (R10)
0x1D9C	0x4410500D  BEXTU.L	R1, R0, #256
; dataOut end address is: 0 (R0)
0x1DA0	0x4405C000  MOVE.L	R0, R11
0x1DA4	0x003402F5  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 1847 :: 		
0x1DA8	0x44264010  ADD.L	R2, R12, #1
0x1DAC	0x44C14000  MOVE.L	R12, R2
;__Lib_UART.c, 1848 :: 		
0x1DB0	0x44250020  ADD.L	R2, R10, R2
0x1DB4	0xA8210000  LDI.B	R2, R2, #0
; dataOut start address is: 0 (R0)
0x1DB8	0x4401500D  BEXTU.L	R0, R2, #256
;__Lib_UART.c, 1849 :: 		
; bufferOut end address is: 40 (R10)
; UARTx end address is: 44 (R11)
; cnt end address is: 48 (R12)
; dataOut end address is: 0 (R0)
0x1DBC	0x00300765  JMP	L___Lib_UART_UARTx_Write_Text135
L___Lib_UART_UARTx_Write_Text136:
;__Lib_UART.c, 1850 :: 		
L_end_UARTx_Write_Text:
0x1DC0	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write_Text
__Lib_UART_UARTx_Write:
;__Lib_UART.c, 1822 :: 		
; value start address is: 4 (R1)
; UARTx start address is: 0 (R0)
; value end address is: 4 (R1)
; UARTx end address is: 0 (R0)
; UARTx start address is: 0 (R0)
; value start address is: 4 (R1)
0x0BD4	0x44804000  MOVE.L	R8, R0
; UARTx end address is: 0 (R0)
; value end address is: 4 (R1)
0x0BD8	0x4470D00D  BEXTU.L	R7, R1, #256
;__Lib_UART.c, 1825 :: 		
L___Lib_UART_UARTx_Write133:
; value start address is: 28 (R7)
; UARTx start address is: 32 (R8)
0x0BDC	0x64100029  LDK.L	R1, #41
0x0BE0	0x44044000  MOVE.L	R0, R8
0x0BE4	0x00340082  CALL	__Lib_UART_UARTX_Read_Reg550+0
0x0BE8	0x44204604  AND.L	R2, R0, #96
0x0BEC	0x59E14602  CMP.B	R2, #96
0x0BF0	0x002802FE  JMPC	R30, Z, #1, L___Lib_UART_UARTx_Write134
0x0BF4	0x003002F7  JMP	L___Lib_UART_UARTx_Write133
L___Lib_UART_UARTx_Write134:
;__Lib_UART.c, 1828 :: 		
0x0BF8	0x64200021  LDK.L	R2, #33
0x0BFC	0x4413D00D  BEXTU.L	R1, R7, #256
; value end address is: 28 (R7)
0x0C00	0x44044000  MOVE.L	R0, R8
; UARTx end address is: 32 (R8)
0x0C04	0x00340538  CALL	__Lib_UART_UARTX_Write_Reg550+0
;__Lib_UART.c, 1830 :: 		
;__Lib_UART.c, 1831 :: 		
L_end_UARTx_Write:
0x0C08	0xA0000000  RETURN	
; end of __Lib_UART_UARTx_Write
_I2CM1_Init:
;__Lib_I2C.c, 262 :: 		
; swap start address is: 4 (R1)
; speedMode start address is: 0 (R0)
0x219C	0x95D00008  LINK	LR, #8
0x21A0	0x4430500D  BEXTU.L	R3, R0, #256
0x21A4	0x4450D00D  BEXTU.L	R5, R1, #256
; swap end address is: 4 (R1)
; speedMode end address is: 0 (R0)
; speedMode start address is: 12 (R3)
; swap start address is: 20 (R5)
;__Lib_I2C.c, 267 :: 		
0x21A8	0x642FFFFF  LDK.L	R2, #_I2CM1_Soft_Reset+0
0x21AC	0xBC200168  STA.L	_I2CM_Soft_Reset_Ptr+0, R2
;__Lib_I2C.c, 268 :: 		
0x21B0	0x64200C30  LDK.L	R2, #_I2CM1_Set_Slave_Address+0
0x21B4	0xBC20016C  STA.L	_I2CM_Set_Slave_Address_Ptr+0, R2
;__Lib_I2C.c, 269 :: 		
0x21B8	0x64201264  LDK.L	R2, #_I2CM1_Write+0
0x21BC	0xBC200178  STA.L	_I2CM_Write_Ptr+0, R2
;__Lib_I2C.c, 270 :: 		
0x21C0	0x642FFFFF  LDK.L	R2, #_I2CM1_Write_10Bit+0
0x21C4	0xBC20017C  STA.L	_I2CM_Write_10Bit_Ptr+0, R2
;__Lib_I2C.c, 271 :: 		
0x21C8	0x64200C44  LDK.L	R2, #_I2CM1_Write_Bytes+0
0x21CC	0xBC200170  STA.L	_I2CM_Write_Bytes_Ptr+0, R2
;__Lib_I2C.c, 272 :: 		
0x21D0	0x64200A14  LDK.L	R2, #_I2CM1_Read+0
0x21D4	0xBC200180  STA.L	_I2CM_Read_Ptr+0, R2
;__Lib_I2C.c, 273 :: 		
0x21D8	0x64200E94  LDK.L	R2, #_I2CM1_Read_10Bit+0
0x21DC	0xBC200184  STA.L	_I2CM_Read_10Bit_Ptr+0, R2
;__Lib_I2C.c, 274 :: 		
0x21E0	0x6420101C  LDK.L	R2, #_I2CM1_Read_Bytes+0
0x21E4	0xBC200174  STA.L	_I2CM_Read_Bytes_Ptr+0, R2
;__Lib_I2C.c, 276 :: 		
0x21E8	0x00340695  CALL	_Get_Peripheral_Clock_kHz+0
0x21EC	0x642003E8  LDK.L	R2, #1000
0x21F0	0xF4200028  MUL.L	R2, R0, R2
; sysClk start address is: 0 (R0)
0x21F4	0x44014000  MOVE.L	R0, R2
;__Lib_I2C.c, 278 :: 		
0x21F8	0x64200000  LDK.L	R2, #0
0x21FC	0xB8200099  STA.B	__Lib_I2C_I2CM_highSpeedStatus+0, R2
;__Lib_I2C.c, 281 :: 		
0x2200	0xC4210008  LDA.L	R2, CLKCFG+0
0x2204	0x4421629B  BINS.L	R2, R2, #553
0x2208	0xBC210008  STA.L	CLKCFG+0, R2
;__Lib_I2C.c, 290 :: 		
0x220C	0x59E1C002  CMP.B	R3, #0
0x2210	0x0020088C  JMPC	R30, Z, #0, L_I2CM1_Init2
;__Lib_I2C.c, 292 :: 		
0x2214	0x64200002  LDK.L	R2, #2
0x2218	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 293 :: 		
0x221C	0x64200002  LDK.L	R2, #2
0x2220	0xB1F10001  STI.B	SP, #1, R2
;__Lib_I2C.c, 294 :: 		
0x2224	0x642186A0  LDK.L	R2, #100000
0x2228	0xB5F10004  STI.L	SP, #4, R2
;__Lib_I2C.c, 295 :: 		
0x222C	0x003008A8  JMP	L_I2CM1_Init3
L_I2CM1_Init2:
;__Lib_I2C.c, 296 :: 		
0x2230	0x59E1C012  CMP.B	R3, #1
0x2234	0x00200895  JMPC	R30, Z, #0, L_I2CM1_Init4
;__Lib_I2C.c, 298 :: 		
0x2238	0x64200002  LDK.L	R2, #2
0x223C	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 299 :: 		
0x2240	0x64200001  LDK.L	R2, #1
0x2244	0xB1F10001  STI.B	SP, #1, R2
;__Lib_I2C.c, 300 :: 		
0x2248	0x64261A80  LDK.L	R2, #400000
0x224C	0xB5F10004  STI.L	SP, #4, R2
;__Lib_I2C.c, 301 :: 		
0x2250	0x003008A8  JMP	L_I2CM1_Init5
L_I2CM1_Init4:
;__Lib_I2C.c, 302 :: 		
0x2254	0x59E1C022  CMP.B	R3, #2
0x2258	0x0020089E  JMPC	R30, Z, #0, L_I2CM1_Init6
;__Lib_I2C.c, 304 :: 		
0x225C	0x64200002  LDK.L	R2, #2
0x2260	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 305 :: 		
0x2264	0x64200001  LDK.L	R2, #1
0x2268	0xB1F10001  STI.B	SP, #1, R2
;__Lib_I2C.c, 306 :: 		
0x226C	0x6C2008D2  LPM.L	R2, $+220
0x2270	0xB5F10004  STI.L	SP, #4, R2
;__Lib_I2C.c, 307 :: 		
0x2274	0x003008A8  JMP	L_I2CM1_Init7
L_I2CM1_Init6:
;__Lib_I2C.c, 308 :: 		
0x2278	0x59E1C032  CMP.B	R3, #3
0x227C	0x002008A8  JMPC	R30, Z, #0, L_I2CM1_Init8
;__Lib_I2C.c, 310 :: 		
0x2280	0x64200002  LDK.L	R2, #2
0x2284	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 311 :: 		
0x2288	0x64200001  LDK.L	R2, #1
0x228C	0xB1F10001  STI.B	SP, #1, R2
;__Lib_I2C.c, 312 :: 		
0x2290	0x6C2008D3  LPM.L	R2, $+188
0x2294	0xB5F10004  STI.L	SP, #4, R2
;__Lib_I2C.c, 314 :: 		
0x2298	0x64200001  LDK.L	R2, #1
0x229C	0xB8200099  STA.B	__Lib_I2C_I2CM_highSpeedStatus+0, R2
;__Lib_I2C.c, 315 :: 		
L_I2CM1_Init8:
L_I2CM1_Init7:
L_I2CM1_Init5:
L_I2CM1_Init3:
;__Lib_I2C.c, 318 :: 		
0x22A0	0x59E1C002  CMP.B	R3, #0
0x22A4	0x002808AF  JMPC	R30, Z, #1, L__I2CM1_Init102
0x22A8	0x59E1C012  CMP.B	R3, #1
0x22AC	0x002808AF  JMPC	R30, Z, #1, L__I2CM1_Init101
0x22B0	0x59E1C022  CMP.B	R3, #2
0x22B4	0x002808AF  JMPC	R30, Z, #1, L__I2CM1_Init100
0x22B8	0x003008BE  JMP	L_I2CM1_Init11
; speedMode end address is: 12 (R3)
L__I2CM1_Init102:
L__I2CM1_Init101:
L__I2CM1_Init100:
;__Lib_I2C.c, 321 :: 		
0x22BC	0xAC2F8004  LDI.L	R2, SP, #4
0x22C0	0x44414018  ASHL.L	R4, R2, #1
0x22C4	0xA83F8001  LDI.B	R3, SP, #1
0x22C8	0xA82F8000  LDI.B	R2, SP, #0
0x22CC	0x44210030  ADD.L	R2, R2, R3
0x22D0	0x4421400C  BEXTS.L	R2, R2, #0
0x22D4	0xF4220028  MUL.L	R2, R4, R2
0x22D8	0xF4200020  UDIV.L	R2, R0, R2
; sysClk end address is: 0 (R0)
0x22DC	0x44214012  SUB.L	R2, R2, #1
;__Lib_I2C.c, 322 :: 		
0x22E0	0x4421500D  BEXTU.L	R2, R2, #256
0x22E4	0x443147F4  AND.L	R3, R2, #127
;__Lib_I2C.c, 323 :: 		
0x22E8	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x22EC	0x44214030  ADD.L	R2, R2, #3
0x22F0	0xB0218000  STI.B	R2, #0, R3
;__Lib_I2C.c, 324 :: 		
0x22F4	0x003008CE  JMP	L_I2CM1_Init12
L_I2CM1_Init11:
;__Lib_I2C.c, 326 :: 		
; sysClk start address is: 0 (R0)
; speedMode start address is: 12 (R3)
0x22F8	0x59E1C032  CMP.B	R3, #3
0x22FC	0x002008CE  JMPC	R30, Z, #0, L_I2CM1_Init13
; speedMode end address is: 12 (R3)
;__Lib_I2C.c, 328 :: 		
0x2300	0xAC2F8004  LDI.L	R2, SP, #4
0x2304	0x44414018  ASHL.L	R4, R2, #1
0x2308	0xA83F8001  LDI.B	R3, SP, #1
0x230C	0xA82F8000  LDI.B	R2, SP, #0
0x2310	0x44210030  ADD.L	R2, R2, R3
0x2314	0x4421400C  BEXTS.L	R2, R2, #0
0x2318	0xF4220028  MUL.L	R2, R4, R2
0x231C	0xF4200020  UDIV.L	R2, R0, R2
; sysClk end address is: 0 (R0)
0x2320	0x44214012  SUB.L	R2, R2, #1
;__Lib_I2C.c, 329 :: 		
0x2324	0x4421500D  BEXTU.L	R2, R2, #256
0x2328	0x44314C05  OR.L	R3, R2, #192
;__Lib_I2C.c, 330 :: 		
0x232C	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x2330	0x44214030  ADD.L	R2, R2, #3
0x2334	0xB0218000  STI.B	R2, #0, R3
;__Lib_I2C.c, 331 :: 		
L_I2CM1_Init13:
L_I2CM1_Init12:
;__Lib_I2C.c, 333 :: 		
0x2338	0x4402D00D  BEXTU.L	R0, R5, #256
; swap end address is: 20 (R5)
0x233C	0x003407AA  CALL	__Lib_I2C_I2CM1_Pad_Init+0
;__Lib_I2C.c, 334 :: 		
L_end_I2CM1_Init:
0x2340	0x99D00000  UNLINK	LR
0x2344	0xA0000000  RETURN	
0x2348	0x000F4240  	#1000000
0x234C	0x0033E140  	#3400000
; end of _I2CM1_Init
__Lib_I2C_I2CM1_Pad_Init:
;__Lib_I2C.c, 230 :: 		
; swap start address is: 0 (R0)
; swap end address is: 0 (R0)
; swap start address is: 0 (R0)
;__Lib_I2C.c, 232 :: 		
0x1EA8	0x59E04012  CMP.B	R0, #1
0x1EAC	0x002007B8  JMPC	R30, Z, #0, L___Lib_I2C_I2CM1_Pad_Init0
; swap end address is: 0 (R0)
;__Lib_I2C.c, 235 :: 		
0x1EB0	0xC4110018  LDA.L	R1, MSC0CFG+0
0x1EB4	0x4410E3DB  BINS.L	R1, R1, #573
0x1EB8	0xBC110018  STA.L	MSC0CFG+0, R1
;__Lib_I2C.c, 238 :: 		
0x1EBC	0xC4210048  LDA.L	R2, PIN_44_47+0
0x1EC0	0x6410FFFF  LDK.L	R1, #65535
0x1EC4	0x44110014  AND.L	R1, R2, R1
0x1EC8	0xBC110048  STA.L	PIN_44_47+0, R1
;__Lib_I2C.c, 239 :: 		
0x1ECC	0xC4210048  LDA.L	R2, PIN_44_47+0
0x1ED0	0x6C1007C1  LPM.L	R1, $+52
0x1ED4	0x44110015  OR.L	R1, R2, R1
0x1ED8	0xBC110048  STA.L	PIN_44_47+0, R1
;__Lib_I2C.c, 242 :: 		
0x1EDC	0x003007C0  JMP	L___Lib_I2C_I2CM1_Pad_Init1
L___Lib_I2C_I2CM1_Pad_Init0:
;__Lib_I2C.c, 246 :: 		
0x1EE0	0xC4210048  LDA.L	R2, PIN_44_47+0
0x1EE4	0x641F0000  LDK.L	R1, #-65536
0x1EE8	0x44110014  AND.L	R1, R2, R1
0x1EEC	0xBC110048  STA.L	PIN_44_47+0, R1
;__Lib_I2C.c, 247 :: 		
0x1EF0	0xC4210048  LDA.L	R2, PIN_44_47+0
0x1EF4	0x64105050  LDK.L	R1, #20560
0x1EF8	0x44110015  OR.L	R1, R2, R1
0x1EFC	0xBC110048  STA.L	PIN_44_47+0, R1
;__Lib_I2C.c, 249 :: 		
L___Lib_I2C_I2CM1_Pad_Init1:
;__Lib_I2C.c, 250 :: 		
L_end_I2CM1_Pad_Init:
0x1F00	0xA0000000  RETURN	
0x1F04	0x50500000  	#1347420160
; end of __Lib_I2C_I2CM1_Pad_Init
_color_3_init:
;color_3.c, 94 :: 		void color_3_init( uint8_t address )
; address start address is: 0 (R0)
0x1FB4	0x95D00020  LINK	LR, #32
; address end address is: 0 (R0)
; address start address is: 0 (R0)
;color_3.c, 96 :: 		uint8_t buffer[ 20 ]    = { TCS3771_CONTROL_PDIODE_IR };
0x1FB8	0x45BFC000  ADD.L	R27, SP, #0
0x1FBC	0x45ADC150  ADD.L	R26, R27, #21
0x1FC0	0x65C029B6  LDK.L	R28, #?ICScolor_3_init_buffer_L0+0
0x1FC4	0x003404E3  CALL	___CC2DB+0
;color_3.c, 97 :: 		cmd_type_t type = NORMAL_TYPE;
;color_3.c, 99 :: 		color_3_hal_init( address, 1 );
0x1FC8	0x64100001  LDK.L	R1, #1
; address end address is: 0 (R0)
0x1FCC	0x0034079F  CALL	_color_3_hal_init+0
;color_3.c, 101 :: 		color_3_hal_write( buffer, TCS3771_CONTROL, 1, type );
0x1FD0	0x441FC000  ADD.L	R1, SP, #0
0x1FD4	0xB5F0801C  STI.L	SP, #28, R1
0x1FD8	0xA83F8014  LDI.B	R3, SP, #20
0x1FDC	0x64200001  LDK.L	R2, #1
0x1FE0	0x4400C000  MOVE.L	R0, R1
0x1FE4	0x6410000F  LDK.L	R1, #15
0x1FE8	0x00340771  CALL	_color_3_hal_write+0
;color_3.c, 103 :: 		buffer[0] = 0x00;
0x1FEC	0x442FC000  ADD.L	R2, SP, #0
0x1FF0	0x64100000  LDK.L	R1, #0
0x1FF4	0xB0208000  STI.B	R2, #0, R1
;color_3.c, 104 :: 		color_3_hal_write( buffer, TCS3771_PPULSE, 1, type );
0x1FF8	0xAC1F801C  LDI.L	R1, SP, #28
0x1FFC	0xA83F8014  LDI.B	R3, SP, #20
0x2000	0x64200001  LDK.L	R2, #1
0x2004	0x4400C000  MOVE.L	R0, R1
0x2008	0x6410000E  LDK.L	R1, #14
0x200C	0x00340771  CALL	_color_3_hal_write+0
;color_3.c, 106 :: 		buffer[0] = 216;
0x2010	0x442FC000  ADD.L	R2, SP, #0
0x2014	0x641000D8  LDK.L	R1, #216
0x2018	0xB0208000  STI.B	R2, #0, R1
;color_3.c, 107 :: 		color_3_hal_write( buffer, TCS3771_WTIME, 1, type );
0x201C	0xAC1F801C  LDI.L	R1, SP, #28
0x2020	0xA83F8014  LDI.B	R3, SP, #20
0x2024	0x64200001  LDK.L	R2, #1
0x2028	0x4400C000  MOVE.L	R0, R1
0x202C	0x64100003  LDK.L	R1, #3
0x2030	0x00340771  CALL	_color_3_hal_write+0
;color_3.c, 109 :: 		buffer[0] = 0x01;
0x2034	0x442FC000  ADD.L	R2, SP, #0
0x2038	0x64100001  LDK.L	R1, #1
0x203C	0xB0208000  STI.B	R2, #0, R1
;color_3.c, 110 :: 		buffer[1] = 0x30;
0x2040	0xAC3F801C  LDI.L	R3, SP, #28
0x2044	0x4421C010  ADD.L	R2, R3, #1
0x2048	0x64100030  LDK.L	R1, #48
0x204C	0xB0208000  STI.B	R2, #0, R1
;color_3.c, 111 :: 		buffer[2] = 0x01;
0x2050	0x4421C020  ADD.L	R2, R3, #2
0x2054	0x64100001  LDK.L	R1, #1
0x2058	0xB0208000  STI.B	R2, #0, R1
;color_3.c, 112 :: 		buffer[3] = 0x70;
0x205C	0x4421C030  ADD.L	R2, R3, #3
0x2060	0x64100070  LDK.L	R1, #112
0x2064	0xB0208000  STI.B	R2, #0, R1
;color_3.c, 113 :: 		color_3_hal_write( buffer, TCS3771_PILT, 4, type );
0x2068	0x64200004  LDK.L	R2, #4
0x206C	0x64100008  LDK.L	R1, #8
0x2070	0x4401C000  MOVE.L	R0, R3
0x2074	0xA83F8014  LDI.B	R3, SP, #20
0x2078	0x00340771  CALL	_color_3_hal_write+0
;color_3.c, 115 :: 		buffer[0] = 0x01;
0x207C	0x442FC000  ADD.L	R2, SP, #0
0x2080	0x64100001  LDK.L	R1, #1
0x2084	0xB0208000  STI.B	R2, #0, R1
;color_3.c, 116 :: 		buffer[1] = 0x30;
0x2088	0xAC3F801C  LDI.L	R3, SP, #28
0x208C	0x4421C010  ADD.L	R2, R3, #1
0x2090	0x64100030  LDK.L	R1, #48
0x2094	0xB0208000  STI.B	R2, #0, R1
;color_3.c, 117 :: 		buffer[2] = 0x01;
0x2098	0x4421C020  ADD.L	R2, R3, #2
0x209C	0x64100001  LDK.L	R1, #1
0x20A0	0xB0208000  STI.B	R2, #0, R1
;color_3.c, 118 :: 		buffer[3] = 0x70;
0x20A4	0x4421C030  ADD.L	R2, R3, #3
0x20A8	0x64100070  LDK.L	R1, #112
0x20AC	0xB0208000  STI.B	R2, #0, R1
;color_3.c, 119 :: 		color_3_hal_write( buffer, TCS3771_AILT, 4, type );
0x20B0	0x64200004  LDK.L	R2, #4
0x20B4	0x64100004  LDK.L	R1, #4
0x20B8	0x4401C000  MOVE.L	R0, R3
0x20BC	0xA83F8014  LDI.B	R3, SP, #20
0x20C0	0x00340771  CALL	_color_3_hal_write+0
;color_3.c, 121 :: 		buffer[0] = TCS3771_PERS_PPERS(10);
0x20C4	0x442FC000  ADD.L	R2, SP, #0
0x20C8	0x641000A0  LDK.L	R1, #160
0x20CC	0xB0208000  STI.B	R2, #0, R1
;color_3.c, 122 :: 		color_3_hal_write( buffer, TCS3771_PERS, 1, type );
0x20D0	0xAC1F801C  LDI.L	R1, SP, #28
0x20D4	0xA83F8014  LDI.B	R3, SP, #20
0x20D8	0x64200001  LDK.L	R2, #1
0x20DC	0x4400C000  MOVE.L	R0, R1
0x20E0	0x6410000C  LDK.L	R1, #12
0x20E4	0x00340771  CALL	_color_3_hal_write+0
;color_3.c, 124 :: 		buffer[0] = TCS3771_ENABLE_PON | TCS3771_ENABLE_PEN | TCS3771_ENABLE_WEN | TCS3771_ENABLE_AEN | TCS3771_ENABLE_PIEN | TCS3771_ENABLE_AIEN;
0x20E8	0x442FC000  ADD.L	R2, SP, #0
0x20EC	0x6410003F  LDK.L	R1, #63
0x20F0	0xB0208000  STI.B	R2, #0, R1
;color_3.c, 125 :: 		color_3_hal_write( buffer, TCS3771_ENABLE, 1, type );
0x20F4	0xAC1F801C  LDI.L	R1, SP, #28
0x20F8	0xA83F8014  LDI.B	R3, SP, #20
0x20FC	0x64200001  LDK.L	R2, #1
0x2100	0x4400C000  MOVE.L	R0, R1
0x2104	0x64100000  LDK.L	R1, #0
0x2108	0x00340771  CALL	_color_3_hal_write+0
;color_3.c, 128 :: 		color_3_hal_write( buffer, 0, 0, type );
0x210C	0x441FC000  ADD.L	R1, SP, #0
0x2110	0x64300000  LDK.L	R3, #0
0x2114	0x64200000  LDK.L	R2, #0
0x2118	0x4400C000  MOVE.L	R0, R1
0x211C	0x64100000  LDK.L	R1, #0
0x2120	0x00340771  CALL	_color_3_hal_write+0
;color_3.c, 130 :: 		type = NORMAL_TYPE;
0x2124	0x64100001  LDK.L	R1, #1
0x2128	0xB1F08014  STI.B	SP, #20, R1
;color_3.c, 131 :: 		buffer[0] = 252;
0x212C	0x442FC000  ADD.L	R2, SP, #0
0x2130	0x641000FC  LDK.L	R1, #252
0x2134	0xB0208000  STI.B	R2, #0, R1
;color_3.c, 132 :: 		color_3_hal_write( buffer, TCS3771_ATIME, 1, type );
0x2138	0xAC1F801C  LDI.L	R1, SP, #28
0x213C	0xA83F8014  LDI.B	R3, SP, #20
0x2140	0x64200001  LDK.L	R2, #1
0x2144	0x4400C000  MOVE.L	R0, R1
0x2148	0x64100001  LDK.L	R1, #1
0x214C	0x00340771  CALL	_color_3_hal_write+0
;color_3.c, 134 :: 		buffer[0] = 254;
0x2150	0x442FC000  ADD.L	R2, SP, #0
0x2154	0x641000FE  LDK.L	R1, #254
0x2158	0xB0208000  STI.B	R2, #0, R1
;color_3.c, 135 :: 		color_3_hal_write( buffer, TCS3771_PTIME, 1, type );
0x215C	0xAC1F801C  LDI.L	R1, SP, #28
0x2160	0xA83F8014  LDI.B	R3, SP, #20
0x2164	0x64200001  LDK.L	R2, #1
0x2168	0x4400C000  MOVE.L	R0, R1
0x216C	0x64100002  LDK.L	R1, #2
0x2170	0x00340771  CALL	_color_3_hal_write+0
;color_3.c, 136 :: 		}
L_end_color_3_init:
0x2174	0x99D00000  UNLINK	LR
0x2178	0xA0000000  RETURN	
; end of _color_3_init
_color_3_hal_init:
;color_3_hal.c, 135 :: 		void color_3_hal_init( uint8_t address_id, uint8_t command_size )
; command_size start address is: 4 (R1)
; address_id start address is: 0 (R0)
; command_size end address is: 4 (R1)
; address_id end address is: 0 (R0)
; address_id start address is: 0 (R0)
; command_size start address is: 4 (R1)
;color_3_hal.c, 206 :: 		soft_reset_i2c_p            = I2CM_Soft_Reset_Ptr;
0x1E7C	0xC4200168  LDA.L	R2, _I2CM_Soft_Reset_Ptr+0
0x1E80	0xBC200164  STA.L	color_3_hal_soft_reset_i2c_p+0, R2
;color_3_hal.c, 207 :: 		set_slave_address_i2c_p     = I2CM_Set_Slave_Address_Ptr;
0x1E84	0xC420016C  LDA.L	R2, _I2CM_Set_Slave_Address_Ptr+0
0x1E88	0xBC200158  STA.L	color_3_hal_set_slave_address_i2c_p+0, R2
;color_3_hal.c, 208 :: 		write_i2c_p                 = I2CM_Write_Bytes_Ptr;
0x1E8C	0xC4200170  LDA.L	R2, _I2CM_Write_Bytes_Ptr+0
0x1E90	0xBC20015C  STA.L	color_3_hal_write_i2c_p+0, R2
;color_3_hal.c, 209 :: 		read_i2c_p                  = I2CM_Read_Bytes_Ptr;
0x1E94	0xC4200174  LDA.L	R2, _I2CM_Read_Bytes_Ptr+0
0x1E98	0xBC200160  STA.L	color_3_hal_read_i2c_p+0, R2
;color_3_hal.c, 214 :: 		_i2c_hw_address             = address_id;
0x1E9C	0xB800009A  STA.B	color_3_hal__i2c_hw_address+0, R0
; address_id end address is: 0 (R0)
;color_3_hal.c, 219 :: 		_cmd_size = command_size;
0x1EA0	0xB8100098  STA.B	color_3_hal__cmd_size+0, R1
; command_size end address is: 4 (R1)
;color_3_hal.c, 220 :: 		}
L_end_color_3_hal_init:
0x1EA4	0xA0000000  RETURN	
; end of _color_3_hal_init
_color_3_hal_write:
;color_3_hal.c, 222 :: 		void color_3_hal_write( uint8_t *buffer, uint8_t reg, uint16_t count, cmd_type_t type )
; type start address is: 12 (R3)
; count start address is: 8 (R2)
; reg start address is: 4 (R1)
; buffer start address is: 0 (R0)
0x1DC4	0x95D00018  LINK	LR, #24
0x1DC8	0x4461400D  BEXTU.L	R6, R2, #0
; type end address is: 12 (R3)
; count end address is: 8 (R2)
; reg end address is: 4 (R1)
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
; reg start address is: 4 (R1)
; count start address is: 24 (R6)
; type start address is: 12 (R3)
;color_3_hal.c, 224 :: 		uint8_t ptr[20] = { 0 };
0x1DCC	0x45BFC040  ADD.L	R27, SP, #4
0x1DD0	0x45ADC140  ADD.L	R26, R27, #20
0x1DD4	0x65C029DF  LDK.L	R28, #?ICScolor_3_hal_write_ptr_L0+0
0x1DD8	0x003404E3  CALL	___CC2DB+0
;color_3_hal.c, 225 :: 		uint8_t i = 0;
;color_3_hal.c, 227 :: 		if ( type == NORMAL_TYPE )
0x1DDC	0x59E1C012  CMP.B	R3, #1
0x1DE0	0x0020077E  JMPC	R30, Z, #0, L_color_3_hal_write0
; type end address is: 12 (R3)
;color_3_hal.c, 228 :: 		ptr[0] = TCS3771_COMMAND_SELECT | TCS3771_COMMAND_TYPE_AUTOINC | reg;
0x1DE4	0x445FC040  ADD.L	R5, SP, #4
0x1DE8	0x644000A0  LDK.L	R4, #160
0x1DEC	0x44420015  OR.L	R4, R4, R1
; reg end address is: 4 (R1)
0x1DF0	0xB0520000  STI.B	R5, #0, R4
0x1DF4	0x00300783  JMP	L_color_3_hal_write1
L_color_3_hal_write0:
;color_3_hal.c, 229 :: 		else if ( type == SPECIAL_TYPE )
; type start address is: 12 (R3)
0x1DF8	0x59E1C002  CMP.B	R3, #0
0x1DFC	0x00200783  JMPC	R30, Z, #0, L_color_3_hal_write2
; type end address is: 12 (R3)
;color_3_hal.c, 230 :: 		ptr[0] = TCS3771_COMMAND_SELECT | TCS3771_COMMAND_TYPE_SPECIAL | 0x07;
0x1E00	0x445FC040  ADD.L	R5, SP, #4
0x1E04	0x644000E7  LDK.L	R4, #231
0x1E08	0xB0520000  STI.B	R5, #0, R4
L_color_3_hal_write2:
L_color_3_hal_write1:
;color_3_hal.c, 232 :: 		memcpy( &ptr[ 1 ], buffer, count );
0x1E0C	0x444FC040  ADD.L	R4, SP, #4
0x1E10	0x44424010  ADD.L	R4, R4, #1
0x1E14	0x4423400C  BEXTS.L	R2, R6, #0
0x1E18	0x44104000  MOVE.L	R1, R0
; buffer end address is: 0 (R0)
0x1E1C	0x44024000  MOVE.L	R0, R4
0x1E20	0x003402E5  CALL	_memcpy+0
;color_3_hal.c, 234 :: 		count += 1;
0x1E24	0x44434010  ADD.L	R4, R6, #1
; count end address is: 24 (R6)
; count start address is: 0 (R0)
0x1E28	0x4402400D  BEXTU.L	R0, R4, #0
;color_3_hal.c, 264 :: 		set_slave_address_i2c_p( _i2c_hw_address );
0x1E2C	0xC060009A  LDA.B	R6, color_3_hal__i2c_hw_address+0
0x1E30	0xB3F00000  STI.S	SP, #0, R0
0x1E34	0x4403500D  BEXTU.L	R0, R6, #256
0x1E38	0xC4600158  LDA.L	R6, color_3_hal_set_slave_address_i2c_p+0
0x1E3C	0x08340060  CALLI	R6
0x1E40	0xAA0F8000  LDI.S	R0, SP, #0
;color_3_hal.c, 265 :: 		if( count == 1 )
0x1E44	0x5BE04012  CMP.S	R0, #1
0x1E48	0x00200798  JMPC	R30, Z, #0, L_color_3_hal_write3
; count end address is: 0 (R0)
;color_3_hal.c, 266 :: 		I2CM1_Write( ptr[0] );
0x1E4C	0x444FC040  ADD.L	R4, SP, #4
0x1E50	0xA8420000  LDI.B	R4, R4, #0
0x1E54	0x4402500D  BEXTU.L	R0, R4, #256
0x1E58	0x00340499  CALL	_I2CM1_Write+0
0x1E5C	0x0030079D  JMP	L_color_3_hal_write4
L_color_3_hal_write3:
;color_3_hal.c, 268 :: 		write_i2c_p( ptr, count );
; count start address is: 0 (R0)
0x1E60	0x444FC040  ADD.L	R4, SP, #4
0x1E64	0x4410400D  BEXTU.L	R1, R0, #0
; count end address is: 0 (R0)
0x1E68	0x44024000  MOVE.L	R0, R4
0x1E6C	0xC460015C  LDA.L	R6, color_3_hal_write_i2c_p+0
0x1E70	0x08340060  CALLI	R6
L_color_3_hal_write4:
;color_3_hal.c, 288 :: 		}
L_end_color_3_hal_write:
0x1E74	0x99D00000  UNLINK	LR
0x1E78	0xA0000000  RETURN	
; end of _color_3_hal_write
_memcpy:
;__Lib_CString.c, 44 :: 		
; n start address is: 8 (R2)
; s1 start address is: 4 (R1)
; d1 start address is: 0 (R0)
0x0B94	0x4430C000  MOVE.L	R3, R1
0x0B98	0x44104000  MOVE.L	R1, R0
; n end address is: 8 (R2)
; s1 end address is: 4 (R1)
; d1 end address is: 0 (R0)
; d1 start address is: 4 (R1)
; s1 start address is: 12 (R3)
; n start address is: 8 (R2)
;__Lib_CString.c, 48 :: 		
; ss start address is: 0 (R0)
0x0B9C	0x4401C000  MOVE.L	R0, R3
; s1 end address is: 12 (R3)
;__Lib_CString.c, 49 :: 		
; dd start address is: 20 (R5)
0x0BA0	0x4450C000  MOVE.L	R5, R1
; d1 end address is: 4 (R1)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
;__Lib_CString.c, 50 :: 		
L_memcpy7:
; dd start address is: 20 (R5)
; ss start address is: 0 (R0)
; n start address is: 8 (R2)
; d1 start address is: 4 (R1)
0x0BA4	0x4441400C  BEXTS.L	R4, R2, #0
0x0BA8	0x44314012  SUB.L	R3, R2, #1
0x0BAC	0x4421C00C  BEXTS.L	R2, R3, #0
; n end address is: 8 (R2)
0x0BB0	0x5BE24002  CMP.S	R4, #0
0x0BB4	0x002802F3  JMPC	R30, Z, #1, L_memcpy8
; n end address is: 8 (R2)
;__Lib_CString.c, 51 :: 		
; n start address is: 8 (R2)
0x0BB8	0xA8300000  LDI.B	R3, R0, #0
0x0BBC	0xB0518000  STI.B	R5, #0, R3
0x0BC0	0x4452C010  ADD.L	R5, R5, #1
0x0BC4	0x44004010  ADD.L	R0, R0, #1
; n end address is: 8 (R2)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
0x0BC8	0x003002E9  JMP	L_memcpy7
L_memcpy8:
;__Lib_CString.c, 53 :: 		
0x0BCC	0x4400C000  MOVE.L	R0, R1
; d1 end address is: 4 (R1)
;__Lib_CString.c, 54 :: 		
L_end_memcpy:
0x0BD0	0xA0000000  RETURN	
; end of _memcpy
_I2CM1_Set_Slave_Address:
;__Lib_I2C.c, 361 :: 		
; slaveAddress start address is: 0 (R0)
; slaveAddress end address is: 0 (R0)
; slaveAddress start address is: 0 (R0)
;__Lib_I2C.c, 363 :: 		
0x0C30	0x4410500D  BEXTU.L	R1, R0, #256
; slaveAddress end address is: 0 (R0)
0x0C34	0x4420C018  ASHL.L	R2, R1, #1
0x0C38	0xC410009C  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0C3C	0xB0110000  STI.B	R1, #0, R2
;__Lib_I2C.c, 364 :: 		
L_end_I2CM1_Set_Slave_Address:
0x0C40	0xA0000000  RETURN	
; end of _I2CM1_Set_Slave_Address
_UART1_Write:
;__Lib_UART.c, 638 :: 		
; dataOut start address is: 0 (R0)
0x136C	0x95D00004  LINK	LR, #4
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_UART.c, 640 :: 		
0x1370	0xC4100150  LDA.L	R1, __Lib_UART_UART1+0
0x1374	0xB5F08000  STI.L	SP, #0, R1
; dataOut end address is: 0 (R0)
0x1378	0x4410500D  BEXTU.L	R1, R0, #256
0x137C	0xAC0F8000  LDI.L	R0, SP, #0
0x1380	0x003402F5  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 641 :: 		
L_end_UART1_Write:
0x1384	0x99D00000  UNLINK	LR
0x1388	0xA0000000  RETURN	
; end of _UART1_Write
_UART2_Write:
;__Lib_UART.c, 696 :: 		
; dataOut start address is: 0 (R0)
0x13A8	0x95D00004  LINK	LR, #4
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_UART.c, 698 :: 		
0x13AC	0xC4100154  LDA.L	R1, __Lib_UART_UART2+0
0x13B0	0xB5F08000  STI.L	SP, #0, R1
; dataOut end address is: 0 (R0)
0x13B4	0x4410500D  BEXTU.L	R1, R0, #256
0x13B8	0xAC0F8000  LDI.L	R0, SP, #0
0x13BC	0x003402F5  CALL	__Lib_UART_UARTx_Write+0
;__Lib_UART.c, 699 :: 		
L_end_UART2_Write:
0x13C0	0x99D00000  UNLINK	LR
0x13C4	0xA0000000  RETURN	
; end of _UART2_Write
_I2CM1_Write:
;__Lib_I2C.c, 382 :: 		
; dataOut start address is: 0 (R0)
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_I2C.c, 387 :: 		
; retVal start address is: 12 (R3)
0x1264	0x64300000  LDK.L	R3, #0
;__Lib_I2C.c, 390 :: 		
0x1268	0xC0100099  LDA.B	R1, __Lib_I2C_I2CM_highSpeedStatus+0
0x126C	0x59E0C012  CMP.B	R1, #1
0x1270	0x002004B3  JMPC	R30, Z, #0, L__I2CM1_Write103
;__Lib_I2C.c, 392 :: 		
0x1274	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1278	0xA8110000  LDI.B	R1, R2, #0
; slaveAddress start address is: 16 (R4)
0x127C	0x4440D00D  BEXTU.L	R4, R1, #256
;__Lib_I2C.c, 396 :: 		
0x1280	0x64100009  LDK.L	R1, #9
0x1284	0xB0208000  STI.B	R2, #0, R1
;__Lib_I2C.c, 397 :: 		
0x1288	0xC410009C  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x128C	0x4420C010  ADD.L	R2, R1, #1
0x1290	0x64100011  LDK.L	R1, #17
0x1294	0xB0208000  STI.B	R2, #0, R1
; slaveAddress end address is: 16 (R4)
; retVal end address is: 12 (R3)
; dataOut end address is: 0 (R0)
0x1298	0x4422500D  BEXTU.L	R2, R4, #256
;__Lib_I2C.c, 400 :: 		
L_I2CM1_Write15:
; slaveAddress start address is: 8 (R2)
; retVal start address is: 12 (R3)
; dataOut start address is: 0 (R0)
0x129C	0xC410009C  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x12A0	0x4410C010  ADD.L	R1, R1, #1
0x12A4	0xA8108000  LDI.B	R1, R1, #0
0x12A8	0x4410C014  AND.L	R1, R1, #1
0x12AC	0x59E0C002  CMP.B	R1, #0
0x12B0	0x002804AE  JMPC	R30, Z, #1, L_I2CM1_Write16
0x12B4	0x003004A7  JMP	L_I2CM1_Write15
L_I2CM1_Write16:
;__Lib_I2C.c, 403 :: 		
0x12B8	0xC410009C  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x12BC	0xB0110000  STI.B	R1, #0, R2
; slaveAddress end address is: 8 (R2)
; retVal end address is: 12 (R3)
; dataOut end address is: 0 (R0)
0x12C0	0x4420500D  BEXTU.L	R2, R0, #256
0x12C4	0x4401D00D  BEXTU.L	R0, R3, #256
;__Lib_I2C.c, 404 :: 		
0x12C8	0x003004B5  JMP	L_I2CM1_Write14
L__I2CM1_Write103:
;__Lib_I2C.c, 390 :: 		
0x12CC	0x4420500D  BEXTU.L	R2, R0, #256
0x12D0	0x4401D00D  BEXTU.L	R0, R3, #256
;__Lib_I2C.c, 404 :: 		
L_I2CM1_Write14:
;__Lib_I2C.c, 407 :: 		
; retVal start address is: 0 (R0)
; dataOut start address is: 8 (R2)
0x12D4	0xC410009C  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x12D8	0x4410C020  ADD.L	R1, R1, #2
0x12DC	0xB0110000  STI.B	R1, #0, R2
; dataOut end address is: 8 (R2)
;__Lib_I2C.c, 410 :: 		
0x12E0	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x12E4	0xA8110000  LDI.B	R1, R2, #0
0x12E8	0x4410CFE4  AND.L	R1, R1, #254
0x12EC	0xB0208000  STI.B	R2, #0, R1
;__Lib_I2C.c, 415 :: 		
0x12F0	0xC0100099  LDA.B	R1, __Lib_I2C_I2CM_highSpeedStatus+0
0x12F4	0x59E0C002  CMP.B	R1, #0
0x12F8	0x002004C7  JMPC	R30, Z, #0, L__I2CM1_Write104
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 417 :: 		
L_I2CM1_Write18:
; retVal start address is: 0 (R0)
0x12FC	0xC410009C  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1300	0x4410C010  ADD.L	R1, R1, #1
0x1304	0xA8108000  LDI.B	R1, R1, #0
0x1308	0x4410C404  AND.L	R1, R1, #64
0x130C	0x59E0C002  CMP.B	R1, #0
0x1310	0x002804C6  JMPC	R30, Z, #1, L_I2CM1_Write19
0x1314	0x003004BF  JMP	L_I2CM1_Write18
L_I2CM1_Write19:
;__Lib_I2C.c, 418 :: 		
0x1318	0x003004C7  JMP	L_I2CM1_Write17
; retVal end address is: 0 (R0)
L__I2CM1_Write104:
;__Lib_I2C.c, 415 :: 		
;__Lib_I2C.c, 418 :: 		
L_I2CM1_Write17:
;__Lib_I2C.c, 421 :: 		
; retVal start address is: 0 (R0)
0x131C	0xC410009C  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1320	0x4420C010  ADD.L	R2, R1, #1
0x1324	0x64100007  LDK.L	R1, #7
0x1328	0xB0208000  STI.B	R2, #0, R1
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 424 :: 		
L_I2CM1_Write20:
; retVal start address is: 0 (R0)
0x132C	0xC410009C  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x1330	0x4410C010  ADD.L	R1, R1, #1
0x1334	0xA8108000  LDI.B	R1, R1, #0
0x1338	0x4410C014  AND.L	R1, R1, #1
0x133C	0x59E0C002  CMP.B	R1, #0
0x1340	0x002804D2  JMPC	R30, Z, #1, L_I2CM1_Write21
0x1344	0x003004CB  JMP	L_I2CM1_Write20
L_I2CM1_Write21:
;__Lib_I2C.c, 427 :: 		
0x1348	0xC410009C  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x134C	0x4410C010  ADD.L	R1, R1, #1
0x1350	0xA8108000  LDI.B	R1, R1, #0
0x1354	0x4410C024  AND.L	R1, R1, #2
0x1358	0x59E0C002  CMP.B	R1, #0
0x135C	0x002804DA  JMPC	R30, Z, #1, L__I2CM1_Write105
;__Lib_I2C.c, 429 :: 		
0x1360	0x64000001  LDK.L	R0, #1
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 430 :: 		
0x1364	0x003004DA  JMP	L_I2CM1_Write22
L__I2CM1_Write105:
;__Lib_I2C.c, 427 :: 		
;__Lib_I2C.c, 430 :: 		
L_I2CM1_Write22:
;__Lib_I2C.c, 431 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 432 :: 		
L_end_I2CM1_Write:
0x1368	0xA0000000  RETURN	
; end of _I2CM1_Write
_I2CM1_Write_Bytes:
;__Lib_I2C.c, 545 :: 		
; numBytesToSend start address is: 4 (R1)
0x0C44	0x95D00008  LINK	LR, #8
0x0C48	0xB5F00004  STI.L	SP, #4, R0
0x0C4C	0x4440C00D  BEXTU.L	R4, R1, #0
; numBytesToSend end address is: 4 (R1)
; numBytesToSend start address is: 16 (R4)
;__Lib_I2C.c, 551 :: 		
0x0C50	0x64200000  LDK.L	R2, #0
0x0C54	0xB3F10002  STI.S	SP, #2, R2
;__Lib_I2C.c, 552 :: 		
0x0C58	0x64200000  LDK.L	R2, #0
0x0C5C	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 554 :: 		
0x0C60	0x5BE24012  CMP.S	R4, #1
0x0C64	0x00200320  JMPC	R30, Z, #0, L_I2CM1_Write_Bytes34
; numBytesToSend end address is: 16 (R4)
;__Lib_I2C.c, 557 :: 		
0x0C68	0xAC2F8004  LDI.L	R2, SP, #4
0x0C6C	0xA8210000  LDI.B	R2, R2, #0
0x0C70	0x4401500D  BEXTU.L	R0, R2, #256
0x0C74	0x00340499  CALL	_I2CM1_Write+0
0x0C78	0xB1F00000  STI.B	SP, #0, R0
;__Lib_I2C.c, 558 :: 		
0x0C7C	0x003003A2  JMP	L_I2CM1_Write_Bytes35
L_I2CM1_Write_Bytes34:
;__Lib_I2C.c, 559 :: 		
; numBytesToSend start address is: 16 (R4)
0x0C80	0x5BE24012  CMP.S	R4, #1
0x0C84	0x01A003A2  JMPC	R30, A, #0, L_I2CM1_Write_Bytes36
;__Lib_I2C.c, 561 :: 		
0x0C88	0xC0200099  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x0C8C	0x59E14012  CMP.B	R2, #1
0x0C90	0x0020033A  JMPC	R30, Z, #0, L__I2CM1_Write_Bytes107
;__Lib_I2C.c, 563 :: 		
0x0C94	0xC430009C  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x0C98	0xA8218000  LDI.B	R2, R3, #0
; slaveAddress start address is: 4 (R1)
0x0C9C	0x4411500D  BEXTU.L	R1, R2, #256
;__Lib_I2C.c, 567 :: 		
0x0CA0	0x64200009  LDK.L	R2, #9
0x0CA4	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 568 :: 		
0x0CA8	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0CAC	0x44314010  ADD.L	R3, R2, #1
0x0CB0	0x64200011  LDK.L	R2, #17
0x0CB4	0xB0310000  STI.B	R3, #0, R2
; slaveAddress end address is: 4 (R1)
; numBytesToSend end address is: 16 (R4)
0x0CB8	0x4402400D  BEXTU.L	R0, R4, #0
;__Lib_I2C.c, 571 :: 		
L_I2CM1_Write_Bytes38:
; slaveAddress start address is: 4 (R1)
; numBytesToSend start address is: 0 (R0)
0x0CBC	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0CC0	0x44214010  ADD.L	R2, R2, #1
0x0CC4	0xA8210000  LDI.B	R2, R2, #0
0x0CC8	0x44214014  AND.L	R2, R2, #1
0x0CCC	0x59E14002  CMP.B	R2, #0
0x0CD0	0x00280336  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes39
0x0CD4	0x0030032F  JMP	L_I2CM1_Write_Bytes38
L_I2CM1_Write_Bytes39:
;__Lib_I2C.c, 574 :: 		
0x0CD8	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0CDC	0xB0208000  STI.B	R2, #0, R1
; slaveAddress end address is: 4 (R1)
; numBytesToSend end address is: 0 (R0)
0x0CE0	0x4410400D  BEXTU.L	R1, R0, #0
;__Lib_I2C.c, 575 :: 		
0x0CE4	0x0030033B  JMP	L_I2CM1_Write_Bytes37
L__I2CM1_Write_Bytes107:
;__Lib_I2C.c, 561 :: 		
0x0CE8	0x4412400D  BEXTU.L	R1, R4, #0
;__Lib_I2C.c, 575 :: 		
L_I2CM1_Write_Bytes37:
;__Lib_I2C.c, 578 :: 		
; numBytesToSend start address is: 4 (R1)
0x0CEC	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0CF0	0x44314020  ADD.L	R3, R2, #2
0x0CF4	0xAC2F8004  LDI.L	R2, SP, #4
0x0CF8	0xA8210000  LDI.B	R2, R2, #0
0x0CFC	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 581 :: 		
0x0D00	0xC430009C  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x0D04	0xA8218000  LDI.B	R2, R3, #0
0x0D08	0x44214FE4  AND.L	R2, R2, #254
0x0D0C	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 586 :: 		
0x0D10	0xC0200099  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x0D14	0x59E14002  CMP.B	R2, #0
0x0D18	0x00200351  JMPC	R30, Z, #0, L__I2CM1_Write_Bytes108
; numBytesToSend end address is: 4 (R1)
0x0D1C	0x4440C00D  BEXTU.L	R4, R1, #0
;__Lib_I2C.c, 588 :: 		
L_I2CM1_Write_Bytes41:
; numBytesToSend start address is: 16 (R4)
0x0D20	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0D24	0x44214010  ADD.L	R2, R2, #1
0x0D28	0xA8210000  LDI.B	R2, R2, #0
0x0D2C	0x44214404  AND.L	R2, R2, #64
0x0D30	0x59E14002  CMP.B	R2, #0
0x0D34	0x0028034F  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes42
0x0D38	0x00300348  JMP	L_I2CM1_Write_Bytes41
L_I2CM1_Write_Bytes42:
;__Lib_I2C.c, 589 :: 		
0x0D3C	0x4412400D  BEXTU.L	R1, R4, #0
0x0D40	0x00300351  JMP	L_I2CM1_Write_Bytes40
; numBytesToSend end address is: 16 (R4)
L__I2CM1_Write_Bytes108:
;__Lib_I2C.c, 586 :: 		
;__Lib_I2C.c, 589 :: 		
L_I2CM1_Write_Bytes40:
;__Lib_I2C.c, 592 :: 		
; numBytesToSend start address is: 4 (R1)
0x0D44	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0D48	0x44314010  ADD.L	R3, R2, #1
0x0D4C	0x64200003  LDK.L	R2, #3
0x0D50	0xB0310000  STI.B	R3, #0, R2
; numBytesToSend end address is: 4 (R1)
0x0D54	0x4400C00D  BEXTU.L	R0, R1, #0
;__Lib_I2C.c, 594 :: 		
L_I2CM1_Write_Bytes43:
;__Lib_I2C.c, 597 :: 		
; numBytesToSend start address is: 0 (R0)
0x0D58	0x4410400D  BEXTU.L	R1, R0, #0
; numBytesToSend end address is: 0 (R0)
L_I2CM1_Write_Bytes45:
; numBytesToSend start address is: 4 (R1)
0x0D5C	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0D60	0x44214010  ADD.L	R2, R2, #1
0x0D64	0xA8210000  LDI.B	R2, R2, #0
0x0D68	0x44214014  AND.L	R2, R2, #1
0x0D6C	0x59E14002  CMP.B	R2, #0
0x0D70	0x0028035E  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes46
0x0D74	0x00300357  JMP	L_I2CM1_Write_Bytes45
L_I2CM1_Write_Bytes46:
;__Lib_I2C.c, 600 :: 		
0x0D78	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0D7C	0x44214010  ADD.L	R2, R2, #1
0x0D80	0xA8210000  LDI.B	R2, R2, #0
0x0D84	0x44214024  AND.L	R2, R2, #2
0x0D88	0x59E14002  CMP.B	R2, #0
0x0D8C	0x00280374  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes47
; numBytesToSend end address is: 4 (R1)
;__Lib_I2C.c, 602 :: 		
0x0D90	0x64200001  LDK.L	R2, #1
0x0D94	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 604 :: 		
0x0D98	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0D9C	0x44214010  ADD.L	R2, R2, #1
0x0DA0	0xA8210000  LDI.B	R2, R2, #0
0x0DA4	0x44214104  AND.L	R2, R2, #16
0x0DA8	0x59E14002  CMP.B	R2, #0
0x0DAC	0x0028036F  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes48
;__Lib_I2C.c, 606 :: 		
0x0DB0	0x64200002  LDK.L	R2, #2
0x0DB4	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 607 :: 		
0x0DB8	0x00300373  JMP	L_I2CM1_Write_Bytes49
L_I2CM1_Write_Bytes48:
;__Lib_I2C.c, 610 :: 		
0x0DBC	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0DC0	0x44314010  ADD.L	R3, R2, #1
0x0DC4	0x64200005  LDK.L	R2, #5
0x0DC8	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 611 :: 		
L_I2CM1_Write_Bytes49:
;__Lib_I2C.c, 612 :: 		
0x0DCC	0x003003A2  JMP	L_I2CM1_Write_Bytes44
;__Lib_I2C.c, 613 :: 		
L_I2CM1_Write_Bytes47:
;__Lib_I2C.c, 616 :: 		
; numBytesToSend start address is: 4 (R1)
0x0DD0	0xAA2F8002  LDI.S	R2, SP, #2
0x0DD4	0x44314010  ADD.L	R3, R2, #1
0x0DD8	0xB3F18002  STI.S	SP, #2, R3
;__Lib_I2C.c, 617 :: 		
0x0DDC	0x4420C012  SUB.L	R2, R1, #1
0x0DE0	0x5BE18022  CMP.S	R3, R2
0x0DE4	0x00200395  JMPC	R30, Z, #0, L_I2CM1_Write_Bytes50
; numBytesToSend end address is: 4 (R1)
;__Lib_I2C.c, 620 :: 		
0x0DE8	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0DEC	0x44414020  ADD.L	R4, R2, #2
0x0DF0	0xAA3F8002  LDI.S	R3, SP, #2
0x0DF4	0xAC2F8004  LDI.L	R2, SP, #4
0x0DF8	0x44210030  ADD.L	R2, R2, R3
0x0DFC	0xA8210000  LDI.B	R2, R2, #0
0x0E00	0xB0410000  STI.B	R4, #0, R2
;__Lib_I2C.c, 623 :: 		
0x0E04	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0E08	0x44314010  ADD.L	R3, R2, #1
0x0E0C	0x64200005  LDK.L	R2, #5
0x0E10	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 626 :: 		
L_I2CM1_Write_Bytes51:
0x0E14	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0E18	0x44214010  ADD.L	R2, R2, #1
0x0E1C	0xA8210000  LDI.B	R2, R2, #0
0x0E20	0x44214014  AND.L	R2, R2, #1
0x0E24	0x59E14002  CMP.B	R2, #0
0x0E28	0x0028038C  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes52
0x0E2C	0x00300385  JMP	L_I2CM1_Write_Bytes51
L_I2CM1_Write_Bytes52:
;__Lib_I2C.c, 629 :: 		
0x0E30	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0E34	0x44214010  ADD.L	R2, R2, #1
0x0E38	0xA8210000  LDI.B	R2, R2, #0
0x0E3C	0x44214024  AND.L	R2, R2, #2
0x0E40	0x59E14002  CMP.B	R2, #0
0x0E44	0x00280394  JMPC	R30, Z, #1, L_I2CM1_Write_Bytes53
;__Lib_I2C.c, 631 :: 		
0x0E48	0x64200001  LDK.L	R2, #1
0x0E4C	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 632 :: 		
L_I2CM1_Write_Bytes53:
;__Lib_I2C.c, 633 :: 		
0x0E50	0x003003A2  JMP	L_I2CM1_Write_Bytes44
;__Lib_I2C.c, 634 :: 		
L_I2CM1_Write_Bytes50:
;__Lib_I2C.c, 638 :: 		
; numBytesToSend start address is: 4 (R1)
0x0E54	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0E58	0x44414020  ADD.L	R4, R2, #2
0x0E5C	0xAA3F8002  LDI.S	R3, SP, #2
0x0E60	0xAC2F8004  LDI.L	R2, SP, #4
0x0E64	0x44210030  ADD.L	R2, R2, R3
0x0E68	0xA8210000  LDI.B	R2, R2, #0
0x0E6C	0xB0410000  STI.B	R4, #0, R2
;__Lib_I2C.c, 640 :: 		
0x0E70	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0E74	0x44314010  ADD.L	R3, R2, #1
0x0E78	0x64200001  LDK.L	R2, #1
0x0E7C	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 642 :: 		
0x0E80	0x4400C00D  BEXTU.L	R0, R1, #0
; numBytesToSend end address is: 4 (R1)
0x0E84	0x00300356  JMP	L_I2CM1_Write_Bytes43
L_I2CM1_Write_Bytes44:
;__Lib_I2C.c, 643 :: 		
L_I2CM1_Write_Bytes36:
L_I2CM1_Write_Bytes35:
;__Lib_I2C.c, 645 :: 		
0x0E88	0xA80F8000  LDI.B	R0, SP, #0
;__Lib_I2C.c, 646 :: 		
L_end_I2CM1_Write_Bytes:
0x0E8C	0x99D00000  UNLINK	LR
0x0E90	0xA0000000  RETURN	
; end of _I2CM1_Write_Bytes
_I2CM1_Read_10Bit:
;__Lib_I2C.c, 729 :: 		
; address10Bit start address is: 4 (R1)
0x0E94	0x95D00008  LINK	LR, #8
0x0E98	0xB5F00004  STI.L	SP, #4, R0
0x0E9C	0x4440C00D  BEXTU.L	R4, R1, #0
; address10Bit end address is: 4 (R1)
; address10Bit start address is: 16 (R4)
;__Lib_I2C.c, 734 :: 		
0x0EA0	0x64200000  LDK.L	R2, #0
0x0EA4	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 736 :: 		
0x0EA8	0xC0200099  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x0EAC	0x59E14012  CMP.B	R2, #1
0x0EB0	0x002003C1  JMPC	R30, Z, #0, L__I2CM1_Read_10Bit109
;__Lib_I2C.c, 738 :: 		
0x0EB4	0xC430009C  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x0EB8	0xA8218000  LDI.B	R2, R3, #0
; slaveAddress start address is: 4 (R1)
0x0EBC	0x4411500D  BEXTU.L	R1, R2, #256
;__Lib_I2C.c, 742 :: 		
0x0EC0	0x64200009  LDK.L	R2, #9
0x0EC4	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 743 :: 		
0x0EC8	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0ECC	0x44314010  ADD.L	R3, R2, #1
0x0ED0	0x64200011  LDK.L	R2, #17
0x0ED4	0xB0310000  STI.B	R3, #0, R2
; address10Bit end address is: 16 (R4)
; slaveAddress end address is: 4 (R1)
0x0ED8	0x4402400D  BEXTU.L	R0, R4, #0
;__Lib_I2C.c, 746 :: 		
L_I2CM1_Read_10Bit66:
; slaveAddress start address is: 4 (R1)
; address10Bit start address is: 0 (R0)
0x0EDC	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0EE0	0x44214010  ADD.L	R2, R2, #1
0x0EE4	0xA8210000  LDI.B	R2, R2, #0
0x0EE8	0x44214014  AND.L	R2, R2, #1
0x0EEC	0x59E14002  CMP.B	R2, #0
0x0EF0	0x002803BE  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit67
0x0EF4	0x003003B7  JMP	L_I2CM1_Read_10Bit66
L_I2CM1_Read_10Bit67:
;__Lib_I2C.c, 749 :: 		
0x0EF8	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0EFC	0xB0208000  STI.B	R2, #0, R1
; slaveAddress end address is: 4 (R1)
; address10Bit end address is: 0 (R0)
;__Lib_I2C.c, 750 :: 		
0x0F00	0x003003C2  JMP	L_I2CM1_Read_10Bit65
L__I2CM1_Read_10Bit109:
;__Lib_I2C.c, 736 :: 		
0x0F04	0x4402400D  BEXTU.L	R0, R4, #0
;__Lib_I2C.c, 750 :: 		
L_I2CM1_Read_10Bit65:
;__Lib_I2C.c, 753 :: 		
; address10Bit start address is: 0 (R0)
0x0F08	0x4420400D  BEXTU.L	R2, R0, #0
0x0F0C	0x44214079  LSHR.L	R2, R2, #7
;__Lib_I2C.c, 754 :: 		
0x0F10	0x4421500D  BEXTU.L	R2, R2, #256
0x0F14	0x44214F05  OR.L	R2, R2, #240
0x0F18	0x4421500D  BEXTU.L	R2, R2, #256
;__Lib_I2C.c, 755 :: 		
0x0F1C	0x44314F64  AND.L	R3, R2, #246
;__Lib_I2C.c, 756 :: 		
0x0F20	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0F24	0xB0218000  STI.B	R2, #0, R3
;__Lib_I2C.c, 759 :: 		
0x0F28	0xC430009C  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x0F2C	0xA8218000  LDI.B	R2, R3, #0
0x0F30	0x44214FE4  AND.L	R2, R2, #254
0x0F34	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 763 :: 		
0x0F38	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0F3C	0x44314020  ADD.L	R3, R2, #2
0x0F40	0x4420500D  BEXTU.L	R2, R0, #256
; address10Bit end address is: 0 (R0)
0x0F44	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 768 :: 		
0x0F48	0xC0200099  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x0F4C	0x59E14002  CMP.B	R2, #0
0x0F50	0x002003DC  JMPC	R30, Z, #0, L_I2CM1_Read_10Bit68
;__Lib_I2C.c, 770 :: 		
L_I2CM1_Read_10Bit69:
0x0F54	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0F58	0x44214010  ADD.L	R2, R2, #1
0x0F5C	0xA8210000  LDI.B	R2, R2, #0
0x0F60	0x44214404  AND.L	R2, R2, #64
0x0F64	0x59E14002  CMP.B	R2, #0
0x0F68	0x002803DC  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit70
0x0F6C	0x003003D5  JMP	L_I2CM1_Read_10Bit69
L_I2CM1_Read_10Bit70:
;__Lib_I2C.c, 771 :: 		
L_I2CM1_Read_10Bit68:
;__Lib_I2C.c, 774 :: 		
0x0F70	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0F74	0x44314010  ADD.L	R3, R2, #1
0x0F78	0x64200003  LDK.L	R2, #3
0x0F7C	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 777 :: 		
L_I2CM1_Read_10Bit71:
0x0F80	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0F84	0x44214010  ADD.L	R2, R2, #1
0x0F88	0xA8210000  LDI.B	R2, R2, #0
0x0F8C	0x44214014  AND.L	R2, R2, #1
0x0F90	0x59E14002  CMP.B	R2, #0
0x0F94	0x002803E7  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit72
0x0F98	0x003003E0  JMP	L_I2CM1_Read_10Bit71
L_I2CM1_Read_10Bit72:
;__Lib_I2C.c, 780 :: 		
0x0F9C	0xC430009C  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x0FA0	0xA8218000  LDI.B	R2, R3, #0
0x0FA4	0x44214015  OR.L	R2, R2, #1
0x0FA8	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 791 :: 		
0x0FAC	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0FB0	0x44314010  ADD.L	R3, R2, #1
0x0FB4	0x64200007  LDK.L	R2, #7
0x0FB8	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 794 :: 		
L_I2CM1_Read_10Bit73:
0x0FBC	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0FC0	0x44214010  ADD.L	R2, R2, #1
0x0FC4	0xA8210000  LDI.B	R2, R2, #0
0x0FC8	0x44214014  AND.L	R2, R2, #1
0x0FCC	0x59E14002  CMP.B	R2, #0
0x0FD0	0x002803F6  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit74
0x0FD4	0x003003EF  JMP	L_I2CM1_Read_10Bit73
L_I2CM1_Read_10Bit74:
;__Lib_I2C.c, 797 :: 		
0x0FD8	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0FDC	0x44214010  ADD.L	R2, R2, #1
0x0FE0	0xA8210000  LDI.B	R2, R2, #0
0x0FE4	0x44214024  AND.L	R2, R2, #2
0x0FE8	0x59E14002  CMP.B	R2, #0
0x0FEC	0x002803FF  JMPC	R30, Z, #1, L_I2CM1_Read_10Bit75
;__Lib_I2C.c, 799 :: 		
0x0FF0	0x64200001  LDK.L	R2, #1
0x0FF4	0xB1F10000  STI.B	SP, #0, R2
;__Lib_I2C.c, 800 :: 		
0x0FF8	0x00300404  JMP	L_I2CM1_Read_10Bit76
L_I2CM1_Read_10Bit75:
;__Lib_I2C.c, 803 :: 		
0x0FFC	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1000	0x44214020  ADD.L	R2, R2, #2
0x1004	0xA8310000  LDI.B	R3, R2, #0
0x1008	0xAC2F8004  LDI.L	R2, SP, #4
0x100C	0xB0218000  STI.B	R2, #0, R3
;__Lib_I2C.c, 804 :: 		
L_I2CM1_Read_10Bit76:
;__Lib_I2C.c, 806 :: 		
0x1010	0xA80F8000  LDI.B	R0, SP, #0
;__Lib_I2C.c, 807 :: 		
L_end_I2CM1_Read_10Bit:
0x1014	0x99D00000  UNLINK	LR
0x1018	0xA0000000  RETURN	
; end of _I2CM1_Read_10Bit
_I2CM1_Read_Bytes:
;__Lib_I2C.c, 824 :: 		
; numBytesToReceive start address is: 4 (R1)
; bufferIn start address is: 0 (R0)
0x101C	0x95D00004  LINK	LR, #4
0x1020	0x4440C00D  BEXTU.L	R4, R1, #0
; numBytesToReceive end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
; bufferIn start address is: 0 (R0)
; numBytesToReceive start address is: 16 (R4)
;__Lib_I2C.c, 830 :: 		
; retVal start address is: 4 (R1)
0x1024	0x64100000  LDK.L	R1, #0
;__Lib_I2C.c, 831 :: 		
; numBytesReceived start address is: 20 (R5)
0x1028	0x64500000  LDK.L	R5, #0
;__Lib_I2C.c, 833 :: 		
0x102C	0x5BE24012  CMP.S	R4, #1
0x1030	0x0020040F  JMPC	R30, Z, #0, L_I2CM1_Read_Bytes77
; numBytesToReceive end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
;__Lib_I2C.c, 835 :: 		
; bufferIn end address is: 0 (R0)
0x1034	0x00340285  CALL	_I2CM1_Read+0
; retVal start address is: 0 (R0)
;__Lib_I2C.c, 836 :: 		
; retVal end address is: 0 (R0)
0x1038	0x00300497  JMP	L_I2CM1_Read_Bytes78
L_I2CM1_Read_Bytes77:
;__Lib_I2C.c, 837 :: 		
; bufferIn start address is: 0 (R0)
; retVal start address is: 4 (R1)
; numBytesReceived start address is: 20 (R5)
; numBytesToReceive start address is: 16 (R4)
0x103C	0x5BE24012  CMP.S	R4, #1
0x1040	0x01A00496  JMPC	R30, A, #0, L__I2CM1_Read_Bytes112
;__Lib_I2C.c, 840 :: 		
0x1044	0xC0200099  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x1048	0x59E14012  CMP.B	R2, #1
0x104C	0x0020042B  JMPC	R30, Z, #0, L__I2CM1_Read_Bytes110
;__Lib_I2C.c, 842 :: 		
0x1050	0xC430009C  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x1054	0xA8218000  LDI.B	R2, R3, #0
; slaveAddress start address is: 24 (R6)
0x1058	0x4461500D  BEXTU.L	R6, R2, #256
;__Lib_I2C.c, 846 :: 		
0x105C	0x64200009  LDK.L	R2, #9
0x1060	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 847 :: 		
0x1064	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1068	0x44314010  ADD.L	R3, R2, #1
0x106C	0x64200011  LDK.L	R2, #17
0x1070	0xB0310000  STI.B	R3, #0, R2
; slaveAddress end address is: 24 (R6)
; numBytesToReceive end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
0x1074	0x4433500D  BEXTU.L	R3, R6, #256
;__Lib_I2C.c, 850 :: 		
L_I2CM1_Read_Bytes81:
; slaveAddress start address is: 12 (R3)
; numBytesReceived start address is: 20 (R5)
; retVal start address is: 4 (R1)
; numBytesToReceive start address is: 16 (R4)
; bufferIn start address is: 0 (R0)
0x1078	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x107C	0x44214010  ADD.L	R2, R2, #1
0x1080	0xA8210000  LDI.B	R2, R2, #0
0x1084	0x44214014  AND.L	R2, R2, #1
0x1088	0x59E14002  CMP.B	R2, #0
0x108C	0x00280425  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes82
0x1090	0x0030041E  JMP	L_I2CM1_Read_Bytes81
L_I2CM1_Read_Bytes82:
;__Lib_I2C.c, 853 :: 		
0x1094	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1098	0xB0218000  STI.B	R2, #0, R3
; slaveAddress end address is: 12 (R3)
; numBytesToReceive end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
0x109C	0xB3F28000  STI.S	SP, #0, R5
0x10A0	0x44504000  MOVE.L	R5, R0
0x10A4	0xAA0F8000  LDI.S	R0, SP, #0
;__Lib_I2C.c, 854 :: 		
0x10A8	0x0030042E  JMP	L_I2CM1_Read_Bytes80
L__I2CM1_Read_Bytes110:
;__Lib_I2C.c, 840 :: 		
0x10AC	0xB5F00000  STI.L	SP, #0, R0
0x10B0	0x4402C00D  BEXTU.L	R0, R5, #0
0x10B4	0xAC5F8000  LDI.L	R5, SP, #0
;__Lib_I2C.c, 854 :: 		
L_I2CM1_Read_Bytes80:
;__Lib_I2C.c, 857 :: 		
; numBytesReceived start address is: 0 (R0)
; retVal start address is: 4 (R1)
; numBytesToReceive start address is: 16 (R4)
; bufferIn start address is: 20 (R5)
0x10B8	0xC430009C  LDA.L	R3, __Lib_I2C_i2cm_base+0
0x10BC	0xA8218000  LDI.B	R2, R3, #0
0x10C0	0x44214015  OR.L	R2, R2, #1
0x10C4	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 862 :: 		
0x10C8	0xC0200099  LDA.B	R2, __Lib_I2C_I2CM_highSpeedStatus+0
0x10CC	0x59E14002  CMP.B	R2, #0
0x10D0	0x00200443  JMPC	R30, Z, #0, L__I2CM1_Read_Bytes111
; numBytesReceived end address is: 0 (R0)
; bufferIn end address is: 20 (R5)
; numBytesToReceive end address is: 16 (R4)
; retVal end address is: 4 (R1)
0x10D4	0x4432C000  MOVE.L	R3, R5
0x10D8	0x4450400D  BEXTU.L	R5, R0, #0
;__Lib_I2C.c, 864 :: 		
L_I2CM1_Read_Bytes84:
; bufferIn start address is: 12 (R3)
; numBytesToReceive start address is: 16 (R4)
; retVal start address is: 4 (R1)
; numBytesReceived start address is: 20 (R5)
0x10DC	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x10E0	0x44214010  ADD.L	R2, R2, #1
0x10E4	0xA8210000  LDI.B	R2, R2, #0
0x10E8	0x44214404  AND.L	R2, R2, #64
0x10EC	0x59E14002  CMP.B	R2, #0
0x10F0	0x0028043E  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes85
0x10F4	0x00300437  JMP	L_I2CM1_Read_Bytes84
L_I2CM1_Read_Bytes85:
;__Lib_I2C.c, 865 :: 		
0x10F8	0xB3F20000  STI.S	SP, #0, R4
; numBytesToReceive end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
0x10FC	0x4440D00D  BEXTU.L	R4, R1, #256
0x1100	0x4401C000  MOVE.L	R0, R3
0x1104	0xAA1F8000  LDI.S	R1, SP, #0
0x1108	0x00300449  JMP	L_I2CM1_Read_Bytes83
; bufferIn end address is: 12 (R3)
L__I2CM1_Read_Bytes111:
;__Lib_I2C.c, 862 :: 		
0x110C	0xB1F08000  STI.B	SP, #0, R1
0x1110	0xB3F00002  STI.S	SP, #2, R0
0x1114	0x4402C000  MOVE.L	R0, R5
0x1118	0x4412400D  BEXTU.L	R1, R4, #0
0x111C	0xAA5F8002  LDI.S	R5, SP, #2
0x1120	0xA84F8000  LDI.B	R4, SP, #0
;__Lib_I2C.c, 865 :: 		
L_I2CM1_Read_Bytes83:
;__Lib_I2C.c, 868 :: 		
; bufferIn start address is: 0 (R0)
; numBytesToReceive start address is: 4 (R1)
; retVal start address is: 16 (R4)
; numBytesReceived start address is: 20 (R5)
0x1124	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1128	0x44314010  ADD.L	R3, R2, #1
0x112C	0x6420000B  LDK.L	R2, #11
0x1130	0xB0310000  STI.B	R3, #0, R2
; numBytesToReceive end address is: 4 (R1)
; retVal end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; bufferIn end address is: 0 (R0)
0x1134	0xB1F20000  STI.B	SP, #0, R4
0x1138	0x4440C00D  BEXTU.L	R4, R1, #0
0x113C	0xA81F8000  LDI.B	R1, SP, #0
;__Lib_I2C.c, 869 :: 		
L_I2CM1_Read_Bytes86:
;__Lib_I2C.c, 872 :: 		
; numBytesReceived start address is: 20 (R5)
; retVal start address is: 4 (R1)
; numBytesToReceive start address is: 16 (R4)
; bufferIn start address is: 0 (R0)
; numBytesToReceive end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
L_I2CM1_Read_Bytes88:
; bufferIn start address is: 0 (R0)
; numBytesToReceive start address is: 16 (R4)
; retVal start address is: 4 (R1)
; numBytesReceived start address is: 20 (R5)
0x1140	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1144	0x44214010  ADD.L	R2, R2, #1
0x1148	0xA8210000  LDI.B	R2, R2, #0
0x114C	0x44214014  AND.L	R2, R2, #1
0x1150	0x59E14002  CMP.B	R2, #0
0x1154	0x00280457  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes89
0x1158	0x00300450  JMP	L_I2CM1_Read_Bytes88
L_I2CM1_Read_Bytes89:
;__Lib_I2C.c, 875 :: 		
0x115C	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1160	0x44214010  ADD.L	R2, R2, #1
0x1164	0xA8210000  LDI.B	R2, R2, #0
0x1168	0x44214024  AND.L	R2, R2, #2
0x116C	0x59E14002  CMP.B	R2, #0
0x1170	0x0028046B  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes90
; numBytesToReceive end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
;__Lib_I2C.c, 877 :: 		
; retVal start address is: 0 (R0)
0x1174	0x64000001  LDK.L	R0, #1
;__Lib_I2C.c, 878 :: 		
0x1178	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x117C	0x44214010  ADD.L	R2, R2, #1
0x1180	0xA8210000  LDI.B	R2, R2, #0
0x1184	0x44214104  AND.L	R2, R2, #16
0x1188	0x59E14002  CMP.B	R2, #0
0x118C	0x00280466  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes91
;__Lib_I2C.c, 880 :: 		
0x1190	0x64000002  LDK.L	R0, #2
;__Lib_I2C.c, 881 :: 		
0x1194	0x0030046A  JMP	L_I2CM1_Read_Bytes92
L_I2CM1_Read_Bytes91:
;__Lib_I2C.c, 885 :: 		
0x1198	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x119C	0x44314010  ADD.L	R3, R2, #1
0x11A0	0x64200004  LDK.L	R2, #4
0x11A4	0xB0310000  STI.B	R3, #0, R2
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 886 :: 		
L_I2CM1_Read_Bytes92:
;__Lib_I2C.c, 887 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
0x11A8	0x00300495  JMP	L_I2CM1_Read_Bytes87
;__Lib_I2C.c, 888 :: 		
L_I2CM1_Read_Bytes90:
;__Lib_I2C.c, 892 :: 		
; bufferIn start address is: 0 (R0)
; retVal start address is: 4 (R1)
; numBytesReceived start address is: 20 (R5)
; numBytesToReceive start address is: 16 (R4)
0x11AC	0x44300050  ADD.L	R3, R0, R5
0x11B0	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x11B4	0x44214020  ADD.L	R2, R2, #2
0x11B8	0xA8210000  LDI.B	R2, R2, #0
0x11BC	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 893 :: 		
0x11C0	0x4432C010  ADD.L	R3, R5, #1
0x11C4	0x4451C00D  BEXTU.L	R5, R3, #0
;__Lib_I2C.c, 895 :: 		
0x11C8	0x44224012  SUB.L	R2, R4, #1
0x11CC	0x5BE18022  CMP.S	R3, R2
0x11D0	0x00200490  JMPC	R30, Z, #0, L_I2CM1_Read_Bytes93
; numBytesToReceive end address is: 16 (R4)
;__Lib_I2C.c, 898 :: 		
0x11D4	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x11D8	0x44314010  ADD.L	R3, R2, #1
0x11DC	0x64200005  LDK.L	R2, #5
0x11E0	0xB0310000  STI.B	R3, #0, R2
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
0x11E4	0x4442C00D  BEXTU.L	R4, R5, #0
;__Lib_I2C.c, 901 :: 		
L_I2CM1_Read_Bytes94:
; numBytesReceived start address is: 16 (R4)
; retVal start address is: 4 (R1)
; bufferIn start address is: 0 (R0)
0x11E8	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x11EC	0x44214010  ADD.L	R2, R2, #1
0x11F0	0xA8210000  LDI.B	R2, R2, #0
0x11F4	0x44214014  AND.L	R2, R2, #1
0x11F8	0x59E14002  CMP.B	R2, #0
0x11FC	0x00280481  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes95
0x1200	0x0030047A  JMP	L_I2CM1_Read_Bytes94
L_I2CM1_Read_Bytes95:
;__Lib_I2C.c, 904 :: 		
0x1204	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1208	0x44214010  ADD.L	R2, R2, #1
0x120C	0xA8210000  LDI.B	R2, R2, #0
0x1210	0x44214014  AND.L	R2, R2, #1
0x1214	0x59E14002  CMP.B	R2, #0
0x1218	0x00280489  JMPC	R30, Z, #1, L_I2CM1_Read_Bytes96
; numBytesReceived end address is: 16 (R4)
; retVal end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
;__Lib_I2C.c, 906 :: 		
; retVal start address is: 0 (R0)
0x121C	0x64000001  LDK.L	R0, #1
;__Lib_I2C.c, 907 :: 		
; retVal end address is: 0 (R0)
0x1220	0x0030048F  JMP	L_I2CM1_Read_Bytes97
L_I2CM1_Read_Bytes96:
;__Lib_I2C.c, 908 :: 		
; bufferIn start address is: 0 (R0)
; retVal start address is: 4 (R1)
; numBytesReceived start address is: 16 (R4)
0x1224	0x44300040  ADD.L	R3, R0, R4
; numBytesReceived end address is: 16 (R4)
; bufferIn end address is: 0 (R0)
0x1228	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x122C	0x44214020  ADD.L	R2, R2, #2
0x1230	0xA8210000  LDI.B	R2, R2, #0
0x1234	0xB0310000  STI.B	R3, #0, R2
; retVal end address is: 4 (R1)
0x1238	0x4400D00D  BEXTU.L	R0, R1, #256
;__Lib_I2C.c, 909 :: 		
L_I2CM1_Read_Bytes97:
;__Lib_I2C.c, 911 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
0x123C	0x00300495  JMP	L_I2CM1_Read_Bytes87
;__Lib_I2C.c, 912 :: 		
L_I2CM1_Read_Bytes93:
;__Lib_I2C.c, 916 :: 		
; bufferIn start address is: 0 (R0)
; retVal start address is: 4 (R1)
; numBytesReceived start address is: 20 (R5)
; numBytesToReceive start address is: 16 (R4)
0x1240	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x1244	0x44314010  ADD.L	R3, R2, #1
0x1248	0x64200009  LDK.L	R2, #9
0x124C	0xB0310000  STI.B	R3, #0, R2
;__Lib_I2C.c, 918 :: 		
; numBytesToReceive end address is: 16 (R4)
; numBytesReceived end address is: 20 (R5)
; retVal end address is: 4 (R1)
; bufferIn end address is: 0 (R0)
0x1250	0x00300450  JMP	L_I2CM1_Read_Bytes86
L_I2CM1_Read_Bytes87:
;__Lib_I2C.c, 919 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
0x1254	0x00300497  JMP	L_I2CM1_Read_Bytes79
L__I2CM1_Read_Bytes112:
;__Lib_I2C.c, 837 :: 		
0x1258	0x4400D00D  BEXTU.L	R0, R1, #256
;__Lib_I2C.c, 919 :: 		
L_I2CM1_Read_Bytes79:
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
L_I2CM1_Read_Bytes78:
;__Lib_I2C.c, 920 :: 		
; retVal start address is: 0 (R0)
; retVal end address is: 0 (R0)
;__Lib_I2C.c, 921 :: 		
L_end_I2CM1_Read_Bytes:
0x125C	0x99D00000  UNLINK	LR
0x1260	0xA0000000  RETURN	
; end of _I2CM1_Read_Bytes
_I2CM1_Read:
;__Lib_I2C.c, 662 :: 		
0x0A14	0x95D00008  LINK	LR, #8
0x0A18	0xB5F00004  STI.L	SP, #4, R0
;__Lib_I2C.c, 667 :: 		
0x0A1C	0x64100000  LDK.L	R1, #0
0x0A20	0xB1F08000  STI.B	SP, #0, R1
;__Lib_I2C.c, 669 :: 		
0x0A24	0xC0100099  LDA.B	R1, __Lib_I2C_I2CM_highSpeedStatus+0
0x0A28	0x59E0C012  CMP.B	R1, #1
0x0A2C	0x0020029F  JMPC	R30, Z, #0, L_I2CM1_Read55
;__Lib_I2C.c, 671 :: 		
0x0A30	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0A34	0xA8110000  LDI.B	R1, R2, #0
; slaveAddress start address is: 0 (R0)
0x0A38	0x4400D00D  BEXTU.L	R0, R1, #256
;__Lib_I2C.c, 675 :: 		
0x0A3C	0x64100009  LDK.L	R1, #9
0x0A40	0xB0208000  STI.B	R2, #0, R1
;__Lib_I2C.c, 676 :: 		
0x0A44	0xC410009C  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0A48	0x4420C010  ADD.L	R2, R1, #1
0x0A4C	0x64100011  LDK.L	R1, #17
0x0A50	0xB0208000  STI.B	R2, #0, R1
; slaveAddress end address is: 0 (R0)
0x0A54	0x4420500D  BEXTU.L	R2, R0, #256
;__Lib_I2C.c, 679 :: 		
L_I2CM1_Read56:
; slaveAddress start address is: 8 (R2)
0x0A58	0xC410009C  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0A5C	0x4410C010  ADD.L	R1, R1, #1
0x0A60	0xA8108000  LDI.B	R1, R1, #0
0x0A64	0x4410C014  AND.L	R1, R1, #1
0x0A68	0x59E0C002  CMP.B	R1, #0
0x0A6C	0x0028029D  JMPC	R30, Z, #1, L_I2CM1_Read57
0x0A70	0x00300296  JMP	L_I2CM1_Read56
L_I2CM1_Read57:
;__Lib_I2C.c, 682 :: 		
0x0A74	0xC410009C  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0A78	0xB0110000  STI.B	R1, #0, R2
; slaveAddress end address is: 8 (R2)
;__Lib_I2C.c, 683 :: 		
L_I2CM1_Read55:
;__Lib_I2C.c, 686 :: 		
0x0A7C	0xC420009C  LDA.L	R2, __Lib_I2C_i2cm_base+0
0x0A80	0xA8110000  LDI.B	R1, R2, #0
0x0A84	0x4410C015  OR.L	R1, R1, #1
0x0A88	0xB0208000  STI.B	R2, #0, R1
;__Lib_I2C.c, 691 :: 		
0x0A8C	0xC0100099  LDA.B	R1, __Lib_I2C_I2CM_highSpeedStatus+0
0x0A90	0x59E0C002  CMP.B	R1, #0
0x0A94	0x002002AD  JMPC	R30, Z, #0, L_I2CM1_Read58
;__Lib_I2C.c, 693 :: 		
L_I2CM1_Read59:
0x0A98	0xC410009C  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0A9C	0x4410C010  ADD.L	R1, R1, #1
0x0AA0	0xA8108000  LDI.B	R1, R1, #0
0x0AA4	0x4410C404  AND.L	R1, R1, #64
0x0AA8	0x59E0C002  CMP.B	R1, #0
0x0AAC	0x002802AD  JMPC	R30, Z, #1, L_I2CM1_Read60
0x0AB0	0x003002A6  JMP	L_I2CM1_Read59
L_I2CM1_Read60:
;__Lib_I2C.c, 694 :: 		
L_I2CM1_Read58:
;__Lib_I2C.c, 697 :: 		
0x0AB4	0xC410009C  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0AB8	0x4420C010  ADD.L	R2, R1, #1
0x0ABC	0x64100007  LDK.L	R1, #7
0x0AC0	0xB0208000  STI.B	R2, #0, R1
;__Lib_I2C.c, 700 :: 		
L_I2CM1_Read61:
0x0AC4	0xC410009C  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0AC8	0x4410C010  ADD.L	R1, R1, #1
0x0ACC	0xA8108000  LDI.B	R1, R1, #0
0x0AD0	0x4410C014  AND.L	R1, R1, #1
0x0AD4	0x59E0C002  CMP.B	R1, #0
0x0AD8	0x002802B8  JMPC	R30, Z, #1, L_I2CM1_Read62
0x0ADC	0x003002B1  JMP	L_I2CM1_Read61
L_I2CM1_Read62:
;__Lib_I2C.c, 703 :: 		
0x0AE0	0xC410009C  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0AE4	0x4410C010  ADD.L	R1, R1, #1
0x0AE8	0xA8108000  LDI.B	R1, R1, #0
0x0AEC	0x4410C024  AND.L	R1, R1, #2
0x0AF0	0x59E0C002  CMP.B	R1, #0
0x0AF4	0x002802C1  JMPC	R30, Z, #1, L_I2CM1_Read63
;__Lib_I2C.c, 705 :: 		
0x0AF8	0x64100001  LDK.L	R1, #1
0x0AFC	0xB1F08000  STI.B	SP, #0, R1
;__Lib_I2C.c, 706 :: 		
0x0B00	0x003002C6  JMP	L_I2CM1_Read64
L_I2CM1_Read63:
;__Lib_I2C.c, 709 :: 		
0x0B04	0xC410009C  LDA.L	R1, __Lib_I2C_i2cm_base+0
0x0B08	0x4410C020  ADD.L	R1, R1, #2
0x0B0C	0xA8208000  LDI.B	R2, R1, #0
0x0B10	0xAC1F8004  LDI.L	R1, SP, #4
0x0B14	0xB0110000  STI.B	R1, #0, R2
;__Lib_I2C.c, 710 :: 		
L_I2CM1_Read64:
;__Lib_I2C.c, 711 :: 		
0x0B18	0xA80F8000  LDI.B	R0, SP, #0
;__Lib_I2C.c, 712 :: 		
L_end_I2CM1_Read:
0x0B1C	0x99D00000  UNLINK	LR
0x0B20	0xA0000000  RETURN	
; end of _I2CM1_Read
___CC2DB:
;__Lib_System.c, 4 :: 		
;__Lib_System.c, 6 :: 		
L_loopCC2DB:
;__Lib_System.c, 7 :: 		
0x138C	0xC99E0000  LPMI.B	R25, R28, #0
;__Lib_System.c, 8 :: 		
0x1390	0xB1BC8000  STI.B	R27, #0, R25
;__Lib_System.c, 9 :: 		
0x1394	0x45CE4010  ADD.L	R28, R28, #1
;__Lib_System.c, 10 :: 		
0x1398	0x45BDC010  ADD.L	R27, R27, #1
;__Lib_System.c, 11 :: 		
0x139C	0x5DED81A2  CMP.L	R27, R26
;__Lib_System.c, 12 :: 		
0x13A0	0x002004E3  JMPC	R30, Z, #0, L_loopCC2DB
;__Lib_System.c, 14 :: 		
L_end___CC2DB:
0x13A4	0xA0000000  RETURN	
; end of ___CC2DB
_color_3_hal_read:
;color_3_hal.c, 290 :: 		void color_3_hal_read( uint8_t *buffer, uint8_t reg, uint8_t count )
; reg start address is: 4 (R1)
; buffer start address is: 0 (R0)
0x2628	0x95D00018  LINK	LR, #24
0x262C	0xB1F08000  STI.B	SP, #0, R1
0x2630	0x44104000  MOVE.L	R1, R0
0x2634	0xA80F8000  LDI.B	R0, SP, #0
0x2638	0xB1F10014  STI.B	SP, #20, R2
; reg end address is: 4 (R1)
; buffer end address is: 0 (R0)
; buffer start address is: 4 (R1)
; reg start address is: 0 (R0)
;color_3_hal.c, 293 :: 		uint8_t *ptr = buffer;
0x263C	0xB5F08004  STI.L	SP, #4, R1
; buffer end address is: 4 (R1)
;color_3_hal.c, 294 :: 		uint8_t read_reg_cmd[10] = { 0 };
0x2640	0x45BFC080  ADD.L	R27, SP, #8
0x2644	0x45ADC0A0  ADD.L	R26, R27, #10
0x2648	0x65C02A03  LDK.L	R28, #?ICScolor_3_hal_read_read_reg_cmd_L0+0
0x264C	0x003404E3  CALL	___CC2DB+0
;color_3_hal.c, 296 :: 		read_reg_cmd[0] = TCS3771_COMMAND_SELECT | TCS3771_COMMAND_TYPE_AUTOINC | reg;
0x2650	0x444FC080  ADD.L	R4, SP, #8
0x2654	0x643000A0  LDK.L	R3, #160
0x2658	0x44318005  OR.L	R3, R3, R0
; reg end address is: 0 (R0)
0x265C	0xB0418000  STI.B	R4, #0, R3
;color_3_hal.c, 327 :: 		set_slave_address_i2c_p( _i2c_hw_address );
0x2660	0xC060009A  LDA.B	R6, color_3_hal__i2c_hw_address+0
0x2664	0x4403500D  BEXTU.L	R0, R6, #256
0x2668	0xC4600158  LDA.L	R6, color_3_hal_set_slave_address_i2c_p+0
0x266C	0x08340060  CALLI	R6
;color_3_hal.c, 328 :: 		write_i2c_p( read_reg_cmd, 1 );
0x2670	0x443FC080  ADD.L	R3, SP, #8
0x2674	0x64100001  LDK.L	R1, #1
0x2678	0x4401C000  MOVE.L	R0, R3
0x267C	0xC460015C  LDA.L	R6, color_3_hal_write_i2c_p+0
0x2680	0x08340060  CALLI	R6
;color_3_hal.c, 329 :: 		read_i2c_p( ptr, count );
0x2684	0xA81F8014  LDI.B	R1, SP, #20
0x2688	0xAC0F8004  LDI.L	R0, SP, #4
0x268C	0xC4600160  LDA.L	R6, color_3_hal_read_i2c_p+0
0x2690	0x08340060  CALLI	R6
;color_3_hal.c, 357 :: 		}
L_end_color_3_hal_read:
0x2694	0x99D00000  UNLINK	LR
0x2698	0xA0000000  RETURN	
; end of _color_3_hal_read
_IntToHex:
;__Lib_Conversions.c, 25 :: 		
; output start address is: 4 (R1)
0x24EC	0x95D00004  LINK	LR, #4
0x24F0	0xB3F00000  STI.S	SP, #0, R0
; output end address is: 4 (R1)
; output start address is: 4 (R1)
;__Lib_Conversions.c, 26 :: 		
0x24F4	0x445FC000  ADD.L	R5, SP, #0
0x24F8	0x4422C010  ADD.L	R2, R5, #1
0x24FC	0xA8210000  LDI.B	R2, R2, #0
0x2500	0x44314049  LSHR.L	R3, R2, #4
0x2504	0x4431D00D  BEXTU.L	R3, R3, #256
0x2508	0x642029F3  LDK.L	R2, #__Lib_Conversions_Digits+0
0x250C	0x44210030  ADD.L	R2, R2, R3
0x2510	0xC8210000  LPMI.B	R2, R2, #0
0x2514	0xB0110000  STI.B	R1, #0, R2
;__Lib_Conversions.c, 27 :: 		
0x2518	0x4440C010  ADD.L	R4, R1, #1
0x251C	0x4422C010  ADD.L	R2, R5, #1
0x2520	0xA8210000  LDI.B	R2, R2, #0
0x2524	0x443140F4  AND.L	R3, R2, #15
0x2528	0x4431D00D  BEXTU.L	R3, R3, #256
0x252C	0x642029F3  LDK.L	R2, #__Lib_Conversions_Digits+0
0x2530	0x44210030  ADD.L	R2, R2, R3
0x2534	0xC8210000  LPMI.B	R2, R2, #0
0x2538	0xB0410000  STI.B	R4, #0, R2
;__Lib_Conversions.c, 28 :: 		
0x253C	0x4440C020  ADD.L	R4, R1, #2
0x2540	0xA8228000  LDI.B	R2, R5, #0
0x2544	0x44314049  LSHR.L	R3, R2, #4
0x2548	0x4431D00D  BEXTU.L	R3, R3, #256
0x254C	0x642029F3  LDK.L	R2, #__Lib_Conversions_Digits+0
0x2550	0x44210030  ADD.L	R2, R2, R3
0x2554	0xC8210000  LPMI.B	R2, R2, #0
0x2558	0xB0410000  STI.B	R4, #0, R2
;__Lib_Conversions.c, 29 :: 		
0x255C	0x4440C030  ADD.L	R4, R1, #3
0x2560	0xA8228000  LDI.B	R2, R5, #0
0x2564	0x443140F4  AND.L	R3, R2, #15
0x2568	0x4431D00D  BEXTU.L	R3, R3, #256
0x256C	0x642029F3  LDK.L	R2, #__Lib_Conversions_Digits+0
0x2570	0x44210030  ADD.L	R2, R2, R3
0x2574	0xC8210000  LPMI.B	R2, R2, #0
0x2578	0xB0410000  STI.B	R4, #0, R2
;__Lib_Conversions.c, 30 :: 		
0x257C	0x4430C040  ADD.L	R3, R1, #4
; output end address is: 4 (R1)
0x2580	0x64200000  LDK.L	R2, #0
0x2584	0xB0310000  STI.B	R3, #0, R2
;__Lib_Conversions.c, 31 :: 		
L_end_IntToHex:
0x2588	0x99D00000  UNLINK	LR
0x258C	0xA0000000  RETURN	
; end of _IntToHex
_color_3_get_rgb_data:
;color_3.c, 139 :: 		void color_3_get_rgb_data( color_t* color )
; color start address is: 0 (R0)
0x2350	0x95D0001C  LINK	LR, #28
; color end address is: 0 (R0)
; color start address is: 0 (R0)
;color_3.c, 141 :: 		uint8_t buffer[ 20 ] = { 0 };
0x2354	0x45BFC040  ADD.L	R27, SP, #4
0x2358	0x45ADC140  ADD.L	R26, R27, #20
0x235C	0x65C029CB  LDK.L	R28, #?ICScolor_3_get_rgb_data_buffer_L0+0
0x2360	0x003404E3  CALL	___CC2DB+0
;color_3.c, 142 :: 		uint8_t uart_text[ 20 ] = { 0 };
;color_3.c, 145 :: 		uint8_t count = 8;
;color_3.c, 147 :: 		color_3_hal_read( buffer, TCS3771_CDATA, 8 );
0x2364	0x441FC040  ADD.L	R1, SP, #4
0x2368	0xB5F08018  STI.L	SP, #24, R1
0x236C	0xB5F00000  STI.L	SP, #0, R0
0x2370	0x64200008  LDK.L	R2, #8
0x2374	0x4400C000  MOVE.L	R0, R1
0x2378	0x64100014  LDK.L	R1, #20
0x237C	0x0034098A  CALL	_color_3_hal_read+0
0x2380	0xAC0F8000  LDI.L	R0, SP, #0
;color_3.c, 149 :: 		l_byte = buffer[0];
0x2384	0x441FC040  ADD.L	R1, SP, #4
0x2388	0xA8208000  LDI.B	R2, R1, #0
;color_3.c, 150 :: 		h_byte = buffer[1];
0x238C	0x4410C010  ADD.L	R1, R1, #1
0x2390	0xA8108000  LDI.B	R1, R1, #0
;color_3.c, 151 :: 		big_byte =  l_byte;
; big_byte start address is: 8 (R2)
;color_3.c, 152 :: 		big_byte |= (uint16_t)h_byte << 8;
0x2394	0x4410C088  ASHL.L	R1, R1, #8
0x2398	0x4410C00D  BEXTU.L	R1, R1, #0
0x239C	0x44110015  OR.L	R1, R2, R1
; big_byte end address is: 8 (R2)
;color_3.c, 153 :: 		color->clear_data = big_byte;
0x23A0	0xB2008000  STI.S	R0, #0, R1
;color_3.c, 155 :: 		l_byte = buffer[2];
0x23A4	0xAC3F8018  LDI.L	R3, SP, #24
0x23A8	0x4411C020  ADD.L	R1, R3, #2
0x23AC	0xA8408000  LDI.B	R4, R1, #0
;color_3.c, 156 :: 		h_byte = buffer[3];
0x23B0	0x4411C030  ADD.L	R1, R3, #3
0x23B4	0xA8108000  LDI.B	R1, R1, #0
;color_3.c, 157 :: 		big_byte =  l_byte;
; big_byte start address is: 16 (R4)
0x23B8	0x4442500D  BEXTU.L	R4, R4, #256
;color_3.c, 158 :: 		big_byte |= (uint16_t)h_byte << 8;
0x23BC	0x4410C088  ASHL.L	R1, R1, #8
0x23C0	0x4410C00D  BEXTU.L	R1, R1, #0
0x23C4	0x44220015  OR.L	R2, R4, R1
; big_byte end address is: 16 (R4)
;color_3.c, 159 :: 		color->red_data = big_byte;
0x23C8	0x44104020  ADD.L	R1, R0, #2
0x23CC	0xB2110000  STI.S	R1, #0, R2
;color_3.c, 161 :: 		l_byte = buffer[4];
0x23D0	0x4411C040  ADD.L	R1, R3, #4
0x23D4	0xA8208000  LDI.B	R2, R1, #0
;color_3.c, 162 :: 		h_byte = buffer[5];
0x23D8	0x4411C050  ADD.L	R1, R3, #5
0x23DC	0xA8108000  LDI.B	R1, R1, #0
;color_3.c, 163 :: 		big_byte =  l_byte;
; big_byte start address is: 16 (R4)
0x23E0	0x4441500D  BEXTU.L	R4, R2, #256
;color_3.c, 164 :: 		big_byte |= (uint16_t)h_byte << 8;
0x23E4	0x4410C088  ASHL.L	R1, R1, #8
0x23E8	0x4410C00D  BEXTU.L	R1, R1, #0
0x23EC	0x44220015  OR.L	R2, R4, R1
; big_byte end address is: 16 (R4)
;color_3.c, 165 :: 		color->green_data = big_byte;
0x23F0	0x44104040  ADD.L	R1, R0, #4
0x23F4	0xB2110000  STI.S	R1, #0, R2
;color_3.c, 167 :: 		l_byte = buffer[6];
0x23F8	0x4411C060  ADD.L	R1, R3, #6
0x23FC	0xA8208000  LDI.B	R2, R1, #0
;color_3.c, 168 :: 		h_byte = buffer[7];
0x2400	0x4411C070  ADD.L	R1, R3, #7
0x2404	0xA8108000  LDI.B	R1, R1, #0
;color_3.c, 169 :: 		big_byte =  l_byte;
; big_byte start address is: 12 (R3)
0x2408	0x4431500D  BEXTU.L	R3, R2, #256
;color_3.c, 170 :: 		big_byte |= (uint16_t)h_byte << 8;
0x240C	0x4410C088  ASHL.L	R1, R1, #8
0x2410	0x4410C00D  BEXTU.L	R1, R1, #0
0x2414	0x44218015  OR.L	R2, R3, R1
; big_byte end address is: 12 (R3)
;color_3.c, 171 :: 		color->blue_data = big_byte;
0x2418	0x44104060  ADD.L	R1, R0, #6
; color end address is: 0 (R0)
0x241C	0xB2110000  STI.S	R1, #0, R2
;color_3.c, 173 :: 		}
L_end_color_3_get_rgb_data:
0x2420	0x99D00000  UNLINK	LR
0x2424	0xA0000000  RETURN	
; end of _color_3_get_rgb_data
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x2428	0x4450C000  MOVE.L	R5, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 20 (R5)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x242C	0x64100000  LDK.L	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 8 (R2)
0x2430	0x4420400D  BEXTU.L	R2, R0, #0
;__Lib_Conversions.c, 219 :: 		
0x2434	0x5BE04002  CMP.S	R0, #0
0x2438	0x01280915  JMPC	R30, GTE, #1, L__IntToStr113
; inword end address is: 8 (R2)
;__Lib_Conversions.c, 220 :: 		
0x243C	0x64100001  LDK.L	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x2440	0x64200000  LDK.L	R2, #0
0x2444	0x44010002  SUB.L	R0, R2, R0
0x2448	0x4400400D  BEXTU.L	R0, R0, #0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x244C	0x4460C00D  BEXTU.L	R6, R1, #0
;__Lib_Conversions.c, 222 :: 		
0x2450	0x00300917  JMP	L_IntToStr37
L__IntToStr113:
;__Lib_Conversions.c, 219 :: 		
0x2454	0x4401400D  BEXTU.L	R0, R2, #0
0x2458	0x4460C00D  BEXTU.L	R6, R1, #0
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 24 (R6)
0x245C	0x4412C000  MOVE.L	R1, R5
; inword end address is: 0 (R0)
0x2460	0x003407CD  CALL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x2464	0x64100006  LDK.L	R1, #6
; output end address is: 20 (R5)
; negative end address is: 24 (R6)
; i end address is: 4 (R1)
0x2468	0x4442C000  MOVE.L	R4, R5
0x246C	0x4403400D  BEXTU.L	R0, R6, #0
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x2470	0x5BE0C002  CMP.S	R1, #0
0x2474	0x01A00927  JMPC	R30, A, #0, L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x2478	0x44320010  ADD.L	R3, R4, R1
0x247C	0x4420C012  SUB.L	R2, R1, #1
0x2480	0x4421400D  BEXTU.L	R2, R2, #0
0x2484	0x44220020  ADD.L	R2, R4, R2
0x2488	0xA8210000  LDI.B	R2, R2, #0
0x248C	0xB0310000  STI.B	R3, #0, R2
;__Lib_Conversions.c, 228 :: 		
0x2490	0x4410C012  SUB.L	R1, R1, #1
0x2494	0x4410C00D  BEXTU.L	R1, R1, #0
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x2498	0x0030091C  JMP	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x249C	0x64200020  LDK.L	R2, #32
0x24A0	0xB0410000  STI.B	R4, #0, R2
;__Lib_Conversions.c, 231 :: 		
0x24A4	0x5BE04002  CMP.S	R0, #0
0x24A8	0x0028093A  JMPC	R30, Z, #1, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x24AC	0x64000000  LDK.L	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x24B0	0x4410400D  BEXTU.L	R1, R0, #0
0x24B4	0x44024000  MOVE.L	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x24B8	0x44200010  ADD.L	R2, R0, R1
0x24BC	0xA8210000  LDI.B	R2, R2, #0
0x24C0	0x59E14202  CMP.B	R2, #32
0x24C4	0x00200935  JMPC	R30, Z, #0, L_IntToStr42
0x24C8	0x4410C010  ADD.L	R1, R1, #1
0x24CC	0x4410C00D  BEXTU.L	R1, R1, #0
0x24D0	0x0030092E  JMP	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x24D4	0x4420C012  SUB.L	R2, R1, #1
0x24D8	0x4421400D  BEXTU.L	R2, R2, #0
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x24DC	0x44300020  ADD.L	R3, R0, R2
; output end address is: 0 (R0)
0x24E0	0x6420002D  LDK.L	R2, #45
0x24E4	0xB0310000  STI.B	R3, #0, R2
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x24E8	0xA0000000  RETURN	
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x1F34	0x4420C000  MOVE.L	R2, R1
0x1F38	0x4410400D  BEXTU.L	R1, R0, #0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x1F3C	0x64000000  LDK.L	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x1F40	0x4440C00D  BEXTU.L	R4, R1, #0
0x1F44	0x44114000  MOVE.L	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 16 (R4)
0x1F48	0x59E04052  CMP.B	R0, #5
0x1F4C	0x006007DA  JMPC	R30, C, #0, L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x1F50	0x44308000  ADD.L	R3, R1, R0
0x1F54	0x64200020  LDK.L	R2, #32
0x1F58	0xB0310000  STI.B	R3, #0, R2
;__Lib_Conversions.c, 119 :: 		
0x1F5C	0x44004010  ADD.L	R0, R0, #1
0x1F60	0x4400500D  BEXTU.L	R0, R0, #256
;__Lib_Conversions.c, 120 :: 		
0x1F64	0x003007D2  JMP	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x1F68	0x44308000  ADD.L	R3, R1, R0
0x1F6C	0x64200000  LDK.L	R2, #0
0x1F70	0xB0310000  STI.B	R3, #0, R2
0x1F74	0x44004012  SUB.L	R0, R0, #1
0x1F78	0x4400500D  BEXTU.L	R0, R0, #256
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 16 (R4)
; output start address is: 4 (R1)
0x1F7C	0x44308000  ADD.L	R3, R1, R0
0x1F80	0xF42240A1  UMOD.L	R2, R4, #10
0x1F84	0x4421400D  BEXTU.L	R2, R2, #0
0x1F88	0x44214300  ADD.L	R2, R2, #48
0x1F8C	0xB0310000  STI.B	R3, #0, R2
;__Lib_Conversions.c, 125 :: 		
0x1F90	0xF42240A0  UDIV.L	R2, R4, #10
0x1F94	0x4441400D  BEXTU.L	R4, R2, #0
; input end address is: 16 (R4)
;__Lib_Conversions.c, 126 :: 		
0x1F98	0x5BE14002  CMP.S	R2, #0
0x1F9C	0x002007E9  JMPC	R30, Z, #0, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 16 (R4)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x1FA0	0x003007EC  JMP	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 16 (R4)
; output start address is: 4 (R1)
0x1FA4	0x44004012  SUB.L	R0, R0, #1
0x1FA8	0x4400500D  BEXTU.L	R0, R0, #256
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 16 (R4)
; len end address is: 0 (R0)
0x1FAC	0x003007DF  JMP	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x1FB0	0xA0000000  RETURN	
; end of _WordToStr
__Lib_System_InitialSetUpCLKPMC:
;__Lib_System.c, 43 :: 		
;__Lib_System.c, 48 :: 		
0x26A4	0x6C0009AC  LPM.L	R0, $+12
0x26A8	0xBC000188  STA.L	___System_CLOCK_IN_KHZ+0, R0
;__Lib_System.c, 52 :: 		
L_end_InitialSetUpCLKPMC:
0x26AC	0xA0000000  RETURN	
0x26B0	0x000186A0  	#100000
; end of __Lib_System_InitialSetUpCLKPMC
___GenExcept:
;__Lib_System.c, 79 :: 		
;__Lib_System.c, 80 :: 		
L___GenExcept4:
0x269C	0x003009A7  JMP	L___GenExcept4
;__Lib_System.c, 81 :: 		
L_end___GenExcept:
0x26A0	0xA0000000  RETURN	
; end of ___GenExcept
0x2A10	0x65B00004  LDK.L	R27, #4
0x2A14	0x65A0009A  LDK.L	R26, #154
0x2A18	0x65C02900  LDK.L	R28, #10496
0x2A1C	0x003404E3  CALL	___CC2DB
0x2A20	0x65B0009C  LDK.L	R27, #156
0x2A24	0x65A00158  LDK.L	R26, #344
0x2A28	0x65C02844  LDK.L	R28, #10308
0x2A2C	0x003404E3  CALL	___CC2DB
0x2A30	0xA0000000  RETURN	
0x2A34	0x64000004  LDK.L	R0, #4
0x2A38	0x64100000  LDK.L	R1, #0
0x2A3C	0xF000D987  MEMSET.B	R0, R1, #408
0x2A40	0xA0000000  RETURN	
;__Lib_I2C.c,0 :: ?ICS__Lib_I2C_i2cm_base [4]
0x2844	0x00010300 ;?ICS__Lib_I2C_i2cm_base+0
; end of ?ICS__Lib_I2C_i2cm_base
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART1Struct [88]
0x2848	0x00010320 ;?ICS__Lib_UART_UART1Struct+0
0x284C	0x00010320 ;?ICS__Lib_UART_UART1Struct+4
0x2850	0x00010321 ;?ICS__Lib_UART_UART1Struct+8
0x2854	0x00010320 ;?ICS__Lib_UART_UART1Struct+12
0x2858	0x00010321 ;?ICS__Lib_UART_UART1Struct+16
0x285C	0x00010322 ;?ICS__Lib_UART_UART1Struct+20
0x2860	0x00010322 ;?ICS__Lib_UART_UART1Struct+24
0x2864	0x00010323 ;?ICS__Lib_UART_UART1Struct+28
0x2868	0x00010324 ;?ICS__Lib_UART_UART1Struct+32
0x286C	0x00010325 ;?ICS__Lib_UART_UART1Struct+36
0x2870	0x00010326 ;?ICS__Lib_UART_UART1Struct+40
0x2874	0x00010327 ;?ICS__Lib_UART_UART1Struct+44
0x2878	0x00010322 ;?ICS__Lib_UART_UART1Struct+48
0x287C	0x00010324 ;?ICS__Lib_UART_UART1Struct+52
0x2880	0x00010325 ;?ICS__Lib_UART_UART1Struct+56
0x2884	0x00010326 ;?ICS__Lib_UART_UART1Struct+60
0x2888	0x00010327 ;?ICS__Lib_UART_UART1Struct+64
0x288C	0x00010321 ;?ICS__Lib_UART_UART1Struct+68
0x2890	0x00010323 ;?ICS__Lib_UART_UART1Struct+72
0x2894	0x00010324 ;?ICS__Lib_UART_UART1Struct+76
0x2898	0x00010325 ;?ICS__Lib_UART_UART1Struct+80
0x289C	0x00000000 ;?ICS__Lib_UART_UART1Struct+84
; end of ?ICS__Lib_UART_UART1Struct
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART2Struct [88]
0x28A0	0x00010330 ;?ICS__Lib_UART_UART2Struct+0
0x28A4	0x00010330 ;?ICS__Lib_UART_UART2Struct+4
0x28A8	0x00010331 ;?ICS__Lib_UART_UART2Struct+8
0x28AC	0x00010330 ;?ICS__Lib_UART_UART2Struct+12
0x28B0	0x00010331 ;?ICS__Lib_UART_UART2Struct+16
0x28B4	0x00010332 ;?ICS__Lib_UART_UART2Struct+20
0x28B8	0x00010332 ;?ICS__Lib_UART_UART2Struct+24
0x28BC	0x00010333 ;?ICS__Lib_UART_UART2Struct+28
0x28C0	0x00010334 ;?ICS__Lib_UART_UART2Struct+32
0x28C4	0x00010335 ;?ICS__Lib_UART_UART2Struct+36
0x28C8	0x00010336 ;?ICS__Lib_UART_UART2Struct+40
0x28CC	0x00010337 ;?ICS__Lib_UART_UART2Struct+44
0x28D0	0x00010332 ;?ICS__Lib_UART_UART2Struct+48
0x28D4	0x00010334 ;?ICS__Lib_UART_UART2Struct+52
0x28D8	0x00010335 ;?ICS__Lib_UART_UART2Struct+56
0x28DC	0x00010336 ;?ICS__Lib_UART_UART2Struct+60
0x28E0	0x00010337 ;?ICS__Lib_UART_UART2Struct+64
0x28E4	0x00010331 ;?ICS__Lib_UART_UART2Struct+68
0x28E8	0x00010333 ;?ICS__Lib_UART_UART2Struct+72
0x28EC	0x00010334 ;?ICS__Lib_UART_UART2Struct+76
0x28F0	0x00010335 ;?ICS__Lib_UART_UART2Struct+80
0x28F4	0x00000000 ;?ICS__Lib_UART_UART2Struct+84
; end of ?ICS__Lib_UART_UART2Struct
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART1 [4]
0x28F8	0x000000A0 ;?ICS__Lib_UART_UART1+0
; end of ?ICS__Lib_UART_UART1
;__Lib_UART.c,0 :: ?ICS__Lib_UART_UART2 [4]
0x28FC	0x000000F8 ;?ICS__Lib_UART_UART2+0
; end of ?ICS__Lib_UART_UART2
;,0 :: _initBlock_5 [20]
; Containing: ?ICS?lstr1_Color_3_FT90 [13]
;             ?ICS?lstr2_Color_3_FT90 [7]
0x2900	0x69766544 ;_initBlock_5+0 : ?ICS?lstr1_Color_3_FT90 at 0x2900
0x2904	0x49206563 ;_initBlock_5+4
0x2908	0x20203A44 ;_initBlock_5+8
0x290C	0x0D0A0D00 ;_initBlock_5+12 : ?ICS?lstr2_Color_3_FT90 at 0x290D
0x2910	0x000A0D0A ;_initBlock_5+16
; end of _initBlock_5
;,0 :: _initBlock_6 [16]
; Containing: ?ICS?lstr3_Color_3_FT90 [13]
;             ?ICS?lstr4_Color_3_FT90 [3]
0x2914	0x61656C43 ;_initBlock_6+0 : ?ICS?lstr3_Color_3_FT90 at 0x2914
0x2918	0x61442072 ;_initBlock_6+4
0x291C	0x203A6174 ;_initBlock_6+8
0x2920	0x000A0D00 ;_initBlock_6+12 : ?ICS?lstr4_Color_3_FT90 at 0x2921
; end of _initBlock_6
;,0 :: _initBlock_7 [16]
; Containing: ?ICS?lstr5_Color_3_FT90 [13]
;             ?ICS?lstr6_Color_3_FT90 [3]
0x2924	0x20646552 ;_initBlock_7+0 : ?ICS?lstr5_Color_3_FT90 at 0x2924
0x2928	0x61746144 ;_initBlock_7+4
0x292C	0x2020203A ;_initBlock_7+8
0x2930	0x000A0D00 ;_initBlock_7+12 : ?ICS?lstr6_Color_3_FT90 at 0x2931
; end of _initBlock_7
;,0 :: _initBlock_8 [16]
; Containing: ?ICS?lstr7_Color_3_FT90 [13]
;             ?ICS?lstr8_Color_3_FT90 [3]
0x2934	0x65657247 ;_initBlock_8+0 : ?ICS?lstr7_Color_3_FT90 at 0x2934
0x2938	0x6144206E ;_initBlock_8+4
0x293C	0x203A6174 ;_initBlock_8+8
0x2940	0x000A0D00 ;_initBlock_8+12 : ?ICS?lstr8_Color_3_FT90 at 0x2941
; end of _initBlock_8
;,0 :: _initBlock_9 [20]
; Containing: ?ICS?lstr9_Color_3_FT90 [13]
;             ?ICS?lstr10_Color_3_FT90 [7]
0x2944	0x65756C42 ;_initBlock_9+0 : ?ICS?lstr9_Color_3_FT90 at 0x2944
0x2948	0x74614420 ;_initBlock_9+4
0x294C	0x20203A61 ;_initBlock_9+8
0x2950	0x0D0A0D00 ;_initBlock_9+12 : ?ICS?lstr10_Color_3_FT90 at 0x2951
0x2954	0x000A0D0A ;_initBlock_9+16
; end of _initBlock_9
;,0 :: _initBlock_10 [38]
; Containing: ?ICS?lstr11_Color_3_FT90 [19]
;             ?ICS?lstr12_Color_3_FT90 [18]
;             ?ICS__i2c_address [1]
0x2958	0x54524155 ;_initBlock_10+0 : ?ICS?lstr11_Color_3_FT90 at 0x2958
0x295C	0x696E4920 ;_initBlock_10+4
0x2960	0x6C616974 ;_initBlock_10+8
0x2964	0x64657A69 ;_initBlock_10+12
0x2968	0x49000A0D ;_initBlock_10+16 : ?ICS?lstr12_Color_3_FT90 at 0x296B
0x296C	0x49204332 ;_initBlock_10+20
0x2970	0x6974696E ;_initBlock_10+24
0x2974	0x7A696C61 ;_initBlock_10+28
0x2978	0x0A0D6465 ;_initBlock_10+32
0x297C	0x2900 ;_initBlock_10+36 : ?ICS__i2c_address at 0x297D
; end of _initBlock_10
;Color_3_FT90.c,0 :: ?ICS?lstr13_Color_3_FT90 [22]
0x297E	0x6F6C6F43 ;?ICS?lstr13_Color_3_FT90+0
0x2982	0x20332072 ;?ICS?lstr13_Color_3_FT90+4
0x2986	0x74696E49 ;?ICS?lstr13_Color_3_FT90+8
0x298A	0x696C6169 ;?ICS?lstr13_Color_3_FT90+12
0x298E	0x0D64657A ;?ICS?lstr13_Color_3_FT90+16
0x2992	0x000A ;?ICS?lstr13_Color_3_FT90+20
; end of ?ICS?lstr13_Color_3_FT90
;,0 :: _initBlock_12 [2]
; Containing: ?ICScolor_3_hal__cmd_size [1]
;             ?ICS__Lib_I2C_I2CM_highSpeedStatus [1]
0x2994	0x0001 ;_initBlock_12+0 : ?ICScolor_3_hal__cmd_size at 0x2994 : ?ICS__Lib_I2C_I2CM_highSpeedStatus at 0x2995
; end of _initBlock_12
;Color_3_FT90.c,0 :: ?ICSmain_id_buffer_L0 [6]
0x2996	0x00000000 ;?ICSmain_id_buffer_L0+0
0x299A	0x0000 ;?ICSmain_id_buffer_L0+4
; end of ?ICSmain_id_buffer_L0
;,0 :: _initBlock_14 [26]
; Containing: ?ICSmain_id_reg_L0 [1]
;             ?ICSmain_uart_text_L0 [25]
0x299C	0x00000012 ;_initBlock_14+0 : ?ICSmain_id_reg_L0 at 0x299C : ?ICSmain_uart_text_L0 at 0x299D
0x29A0	0x00000000 ;_initBlock_14+4
0x29A4	0x00000000 ;_initBlock_14+8
0x29A8	0x00000000 ;_initBlock_14+12
0x29AC	0x00000000 ;_initBlock_14+16
0x29B0	0x00000000 ;_initBlock_14+20
0x29B4	0x0000 ;_initBlock_14+24
; end of _initBlock_14
;color_3.c,0 :: ?ICScolor_3_init_buffer_L0 [20]
0x29B6	0x00000020 ;?ICScolor_3_init_buffer_L0+0
0x29BA	0x00000000 ;?ICScolor_3_init_buffer_L0+4
0x29BE	0x00000000 ;?ICScolor_3_init_buffer_L0+8
0x29C2	0x00000000 ;?ICScolor_3_init_buffer_L0+12
0x29C6	0x00000000 ;?ICScolor_3_init_buffer_L0+16
; end of ?ICScolor_3_init_buffer_L0
;,0 :: _initBlock_16 [67]
; Containing: ?ICScolor_3_init_type_L0 [1]
;             ?ICScolor_3_get_rgb_data_buffer_L0 [20]
;             ?ICScolor_3_hal_write_ptr_L0 [20]
;             Digits [16]
;             ?ICScolor_3_hal_read_read_reg_cmd_L0 [10]
0x29CA	0x00000001 ;_initBlock_16+0 : ?ICScolor_3_init_type_L0 at 0x29CA : ?ICScolor_3_get_rgb_data_buffer_L0 at 0x29CB
0x29CE	0x00000000 ;_initBlock_16+4
0x29D2	0x00000000 ;_initBlock_16+8
0x29D6	0x00000000 ;_initBlock_16+12
0x29DA	0x00000000 ;_initBlock_16+16
0x29DE	0x00000000 ;_initBlock_16+20 : ?ICScolor_3_hal_write_ptr_L0 at 0x29DF
0x29E2	0x00000000 ;_initBlock_16+24
0x29E6	0x00000000 ;_initBlock_16+28
0x29EA	0x00000000 ;_initBlock_16+32
0x29EE	0x00000000 ;_initBlock_16+36
0x29F2	0x32313000 ;_initBlock_16+40 : Digits at 0x29F3
0x29F6	0x36353433 ;_initBlock_16+44
0x29FA	0x41393837 ;_initBlock_16+48
0x29FE	0x45444342 ;_initBlock_16+52
0x2A02	0x00000046 ;_initBlock_16+56 : ?ICScolor_3_hal_read_read_reg_cmd_L0 at 0x2A03
0x2A06	0x00000000 ;_initBlock_16+60
0x2A0A	0x000000 ;_initBlock_16+64
; end of _initBlock_16
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0090     [376]    __Lib_UART_UARTx_Write_Reg
0x0208    [1284]    __Lib_UART_UARTX_Read_Reg550
0x070C     [112]    __Lib_UART_UARTx_Write_RegDLM
0x077C     [476]    __Lib_UART_UARTx_Read_Reg
0x0958     [188]    __Lib_UART_UARTx_Write_ICR
0x0A14     [272]    _I2CM1_Read
0x0B24     [112]    __Lib_UART_UARTx_Write_RegDLL
0x0B94      [64]    _memcpy
0x0BD4      [56]    __Lib_UART_UARTx_Write
0x0C0C      [36]    __Lib_UART_UARTx_Set_Flow_Control
0x0C30      [20]    _I2CM1_Set_Slave_Address
0x0C44     [592]    _I2CM1_Write_Bytes
0x0E94     [392]    _I2CM1_Read_10Bit
0x101C     [584]    _I2CM1_Read_Bytes
0x1264     [264]    _I2CM1_Write
0x136C      [32]    _UART1_Write
0x138C      [28]    ___CC2DB
0x13A8      [32]    _UART2_Write
0x13C8     [280]    __Lib_UART_UARTx_Set_Polarity
0x14E0     [880]    __Lib_UART_UARTX_Write_Reg550
0x1850     [332]    __Lib_UART_UARTx_Read_ICR
0x199C     [184]    __Lib_UART_UARTx_Set_Baud_Rate
0x1A54      [60]    _Get_Peripheral_Clock_kHz
0x1A90     [180]    __Lib_UART_UARTx_Sys_Init
0x1B44      [16]    __Lib_UART_UARTx_Soft_Reset
0x1B54     [220]    __Lib_UART_UARTx_Set_Data_Bits
0x1C30      [84]    __Lib_UART_UARTx_Set_Stop_Bits
0x1C84     [248]    __Lib_UART_UARTx_Init_Advanced
0x1D7C      [72]    __Lib_UART_UARTx_Write_Text
0x1DC4     [184]    _color_3_hal_write
0x1E7C      [44]    _color_3_hal_init
0x1EA8      [96]    __Lib_I2C_I2CM1_Pad_Init
0x1F08      [44]    _UART1_Init
0x1F34     [128]    _WordToStr
0x1FB4     [456]    _color_3_init
0x217C      [32]    _UART1_Write_Text
0x219C     [436]    _I2CM1_Init
0x2350     [216]    _color_3_get_rgb_data
0x2428     [196]    _IntToStr
0x24EC     [164]    _IntToHex
0x2590     [152]    _system_setup
0x2628     [116]    _color_3_hal_read
0x269C       [8]    ___GenExcept
0x26A4      [16]    __Lib_System_InitialSetUpCLKPMC
0x26B4     [400]    _main
0x2A10      [36]    _InitStaticLink
0x2A34      [16]    _ZeroStaticLink
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0004      [13]    ?lstr1_Color_3_FT90
0x0011       [7]    ?lstr2_Color_3_FT90
0x0018      [13]    ?lstr3_Color_3_FT90
0x0025       [3]    ?lstr4_Color_3_FT90
0x0028      [13]    ?lstr5_Color_3_FT90
0x0035       [3]    ?lstr6_Color_3_FT90
0x0038      [13]    ?lstr7_Color_3_FT90
0x0045       [3]    ?lstr8_Color_3_FT90
0x0048      [13]    ?lstr9_Color_3_FT90
0x0055       [7]    ?lstr10_Color_3_FT90
0x005C      [19]    ?lstr11_Color_3_FT90
0x006F      [18]    ?lstr12_Color_3_FT90
0x0081       [1]    __i2c_address
0x0082      [22]    ?lstr13_Color_3_FT90
0x0098       [1]    color_3_hal__cmd_size
0x0099       [1]    __Lib_I2C_I2CM_highSpeedStatus
0x009A       [1]    color_3_hal__i2c_hw_address
0x009C       [4]    __Lib_I2C_i2cm_base
0x00A0      [88]    __Lib_UART_UART1Struct
0x00F8      [88]    __Lib_UART_UART2Struct
0x0150       [4]    __Lib_UART_UART1
0x0154       [4]    __Lib_UART_UART2
0x0158       [4]    color_3_hal_set_slave_address_i2c_p
0x015C       [4]    color_3_hal_write_i2c_p
0x0160       [4]    color_3_hal_read_i2c_p
0x0164       [4]    color_3_hal_soft_reset_i2c_p
0x0168       [4]    _I2CM_Soft_Reset_Ptr
0x016C       [4]    _I2CM_Set_Slave_Address_Ptr
0x0170       [4]    _I2CM_Write_Bytes_Ptr
0x0174       [4]    _I2CM_Read_Bytes_Ptr
0x0178       [4]    _I2CM_Write_Ptr
0x017C       [4]    _I2CM_Write_10Bit_Ptr
0x0180       [4]    _I2CM_Read_Ptr
0x0184       [4]    _I2CM_Read_10Bit_Ptr
0x0188       [4]    ___System_CLOCK_IN_KHZ
0x018C       [4]    _UART_Rd_Ptr
0x0190       [4]    _UART_Wr_Ptr
0x0194       [4]    _UART_Rdy_Ptr
0x0198       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2844       [4]    ?ICS__Lib_I2C_i2cm_base
0x2848      [88]    ?ICS__Lib_UART_UART1Struct
0x28A0      [88]    ?ICS__Lib_UART_UART2Struct
0x28F8       [4]    ?ICS__Lib_UART_UART1
0x28FC       [4]    ?ICS__Lib_UART_UART2
0x2900      [13]    ?ICS?lstr1_Color_3_FT90
0x290D       [7]    ?ICS?lstr2_Color_3_FT90
0x2914      [13]    ?ICS?lstr3_Color_3_FT90
0x2921       [3]    ?ICS?lstr4_Color_3_FT90
0x2924      [13]    ?ICS?lstr5_Color_3_FT90
0x2931       [3]    ?ICS?lstr6_Color_3_FT90
0x2934      [13]    ?ICS?lstr7_Color_3_FT90
0x2941       [3]    ?ICS?lstr8_Color_3_FT90
0x2944      [13]    ?ICS?lstr9_Color_3_FT90
0x2951       [7]    ?ICS?lstr10_Color_3_FT90
0x2958      [19]    ?ICS?lstr11_Color_3_FT90
0x296B      [18]    ?ICS?lstr12_Color_3_FT90
0x297D       [1]    ?ICS__i2c_address
0x297E      [22]    ?ICS?lstr13_Color_3_FT90
0x2994       [1]    ?ICScolor_3_hal__cmd_size
0x2995       [1]    ?ICS__Lib_I2C_I2CM_highSpeedStatus
0x2996       [6]    ?ICSmain_id_buffer_L0
0x299C       [1]    ?ICSmain_id_reg_L0
0x299D      [25]    ?ICSmain_uart_text_L0
0x29B6      [20]    ?ICScolor_3_init_buffer_L0
0x29CA       [1]    ?ICScolor_3_init_type_L0
0x29CB      [20]    ?ICScolor_3_get_rgb_data_buffer_L0
0x29DF      [20]    ?ICScolor_3_hal_write_ptr_L0
0x29F3      [16]    __Lib_Conversions_Digits
0x2A03      [10]    ?ICScolor_3_hal_read_read_reg_cmd_L0
