# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pb_APP_log_comb.srcs/sources_1/new/Add1bitA .vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/new/Add1bitB .vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/new/Add4bitsA .vhd" \
"../../../../pb_APP_log_comb.srcs/sources_1/new/Add4bitsB .vhd" \
"../../../../pb_APP_log_comb.srcs/sim_1/new/add4bits_AB_sol_tb.vhd" \

# Do not sort compile order
nosort
