
*** Running vivado
    with args -log ReconfigurationTest_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ReconfigurationTest_v1_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source ReconfigurationTest_v1_0.tcl -notrace
Command: synth_design -top ReconfigurationTest_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10687 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1248.410 ; gain = 65.996 ; free physical = 1664 ; free virtual = 4314
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ReconfigurationTest_v1_0' [/home/tinytangent/ucore-plus-fpga/ip_repo/ReconfigurationTest_1.0/hdl/ReconfigurationTest_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'ReconfigurationTest_v1_0_S00_AXI' declared at '/home/tinytangent/ucore-plus-fpga/ip_repo/ReconfigurationTest_1.0/hdl/ReconfigurationTest_v1_0_S00_AXI.vhd:5' bound to instance 'ReconfigurationTest_v1_0_S00_AXI_inst' of component 'ReconfigurationTest_v1_0_S00_AXI' [/home/tinytangent/ucore-plus-fpga/ip_repo/ReconfigurationTest_1.0/hdl/ReconfigurationTest_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'ReconfigurationTest_v1_0_S00_AXI' [/home/tinytangent/ucore-plus-fpga/ip_repo/ReconfigurationTest_1.0/hdl/ReconfigurationTest_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/tinytangent/ucore-plus-fpga/ip_repo/ReconfigurationTest_1.0/hdl/ReconfigurationTest_v1_0_S00_AXI.vhd:230]
INFO: [Synth 8-3491] module 'OpUnit' declared at '/home/tinytangent/ucore-plus-fpga/ip_repo/edit_ReconfigurationTest_v1_0.runs/synth_1/.Xil/Vivado-10677-tinytangent_laptop1/realtime/OpUnit_stub.vhdl:5' bound to instance 'opunit_e' of component 'OpUnit' [/home/tinytangent/ucore-plus-fpga/ip_repo/ReconfigurationTest_1.0/hdl/ReconfigurationTest_v1_0_S00_AXI.vhd:355]
INFO: [Synth 8-638] synthesizing module 'OpUnit' [/home/tinytangent/ucore-plus-fpga/ip_repo/edit_ReconfigurationTest_v1_0.runs/synth_1/.Xil/Vivado-10677-tinytangent_laptop1/realtime/OpUnit_stub.vhdl:14]
INFO: [Synth 8-226] default block is never used [/home/tinytangent/ucore-plus-fpga/ip_repo/ReconfigurationTest_1.0/hdl/ReconfigurationTest_v1_0_S00_AXI.vhd:365]
WARNING: [Synth 8-614] signal 'opresult' is read in the process but is not in the sensitivity list [/home/tinytangent/ucore-plus-fpga/ip_repo/ReconfigurationTest_1.0/hdl/ReconfigurationTest_v1_0_S00_AXI.vhd:360]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [/home/tinytangent/ucore-plus-fpga/ip_repo/ReconfigurationTest_1.0/hdl/ReconfigurationTest_v1_0_S00_AXI.vhd:226]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/tinytangent/ucore-plus-fpga/ip_repo/ReconfigurationTest_1.0/hdl/ReconfigurationTest_v1_0_S00_AXI.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'ReconfigurationTest_v1_0_S00_AXI' (1#1) [/home/tinytangent/ucore-plus-fpga/ip_repo/ReconfigurationTest_1.0/hdl/ReconfigurationTest_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'ReconfigurationTest_v1_0' (2#1) [/home/tinytangent/ucore-plus-fpga/ip_repo/ReconfigurationTest_1.0/hdl/ReconfigurationTest_v1_0.vhd:49]
WARNING: [Synth 8-3331] design ReconfigurationTest_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design ReconfigurationTest_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design ReconfigurationTest_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design ReconfigurationTest_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design ReconfigurationTest_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design ReconfigurationTest_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1290.941 ; gain = 108.527 ; free physical = 1674 ; free virtual = 4324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1290.941 ; gain = 108.527 ; free physical = 1674 ; free virtual = 4324
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tinytangent/ucore-plus-fpga/ip_repo/edit_ReconfigurationTest_v1_0.runs/synth_1/.Xil/Vivado-10677-tinytangent_laptop1/dcp5/OpUnit_in_context.xdc] for cell 'ReconfigurationTest_v1_0_S00_AXI_inst/opunit_e'
Finished Parsing XDC File [/home/tinytangent/ucore-plus-fpga/ip_repo/edit_ReconfigurationTest_v1_0.runs/synth_1/.Xil/Vivado-10677-tinytangent_laptop1/dcp5/OpUnit_in_context.xdc] for cell 'ReconfigurationTest_v1_0_S00_AXI_inst/opunit_e'
Parsing XDC File [/home/tinytangent/ucore-plus-fpga/ip_repo/edit_ReconfigurationTest_v1_0.runs/synth_1/hd_reconfig.xdc]
Finished Parsing XDC File [/home/tinytangent/ucore-plus-fpga/ip_repo/edit_ReconfigurationTest_v1_0.runs/synth_1/hd_reconfig.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1663.973 ; gain = 0.000 ; free physical = 1383 ; free virtual = 4033
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1663.973 ; gain = 481.559 ; free physical = 1476 ; free virtual = 4126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1663.973 ; gain = 481.559 ; free physical = 1476 ; free virtual = 4126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ReconfigurationTest_v1_0_S00_AXI_inst/opunit_e. (constraint file  /home/tinytangent/ucore-plus-fpga/ip_repo/edit_ReconfigurationTest_v1_0.runs/synth_1/hd_reconfig.xdc, line 4).
Applied set_property HD.RECONFIGURABLE = true for ReconfigurationTest_v1_0_S00_AXI_inst/opunit_e. (constraint file  /home/tinytangent/ucore-plus-fpga/ip_repo/edit_ReconfigurationTest_v1_0.runs/synth_1/hd_reconfig.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1663.973 ; gain = 481.559 ; free physical = 1478 ; free virtual = 4128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1663.973 ; gain = 481.559 ; free physical = 1470 ; free virtual = 4120
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ReconfigurationTest_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design ReconfigurationTest_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design ReconfigurationTest_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design ReconfigurationTest_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design ReconfigurationTest_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design ReconfigurationTest_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design ReconfigurationTest_v1_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ReconfigurationTest_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'ReconfigurationTest_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'ReconfigurationTest_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ReconfigurationTest_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'ReconfigurationTest_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'ReconfigurationTest_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ReconfigurationTest_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (ReconfigurationTest_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module ReconfigurationTest_v1_0.
WARNING: [Synth 8-3332] Sequential element (ReconfigurationTest_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module ReconfigurationTest_v1_0.
WARNING: [Synth 8-3332] Sequential element (ReconfigurationTest_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module ReconfigurationTest_v1_0.
WARNING: [Synth 8-3332] Sequential element (ReconfigurationTest_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module ReconfigurationTest_v1_0.
WARNING: [Synth 8-3332] Sequential element (ReconfigurationTest_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module ReconfigurationTest_v1_0.
WARNING: [Synth 8-3332] Sequential element (ReconfigurationTest_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module ReconfigurationTest_v1_0.
WARNING: [Synth 8-3332] Sequential element (ReconfigurationTest_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module ReconfigurationTest_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1663.973 ; gain = 481.559 ; free physical = 1460 ; free virtual = 4110
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1663.973 ; gain = 481.559 ; free physical = 1332 ; free virtual = 3981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1663.973 ; gain = 481.559 ; free physical = 1332 ; free virtual = 3981
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1663.973 ; gain = 481.559 ; free physical = 1331 ; free virtual = 3981
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1663.973 ; gain = 481.559 ; free physical = 1332 ; free virtual = 3982
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1663.973 ; gain = 481.559 ; free physical = 1332 ; free virtual = 3982
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1663.973 ; gain = 481.559 ; free physical = 1332 ; free virtual = 3982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1663.973 ; gain = 481.559 ; free physical = 1332 ; free virtual = 3982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1663.973 ; gain = 481.559 ; free physical = 1332 ; free virtual = 3982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1663.973 ; gain = 481.559 ; free physical = 1332 ; free virtual = 3982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |OpUnit        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |OpUnit_bbox_0 |     1|
|2     |BUFG          |     1|
|3     |LUT1          |     1|
|4     |LUT2          |     1|
|5     |LUT3          |     3|
|6     |LUT4          |    14|
|7     |LUT6          |    33|
|8     |FDRE          |   135|
|9     |FDSE          |     2|
|10    |IBUF          |    47|
|11    |OBUF          |    41|
+------+--------------+------+

Report Instance Areas: 
+------+----------------------------------------+---------------------------------+------+
|      |Instance                                |Module                           |Cells |
+------+----------------------------------------+---------------------------------+------+
|1     |top                                     |                                 |   310|
|2     |  ReconfigurationTest_v1_0_S00_AXI_inst |ReconfigurationTest_v1_0_S00_AXI |   221|
+------+----------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1663.973 ; gain = 481.559 ; free physical = 1332 ; free virtual = 3982
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1663.973 ; gain = 108.527 ; free physical = 1388 ; free virtual = 4038
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1663.973 ; gain = 481.559 ; free physical = 1388 ; free virtual = 4038
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 1663.973 ; gain = 494.934 ; free physical = 1376 ; free virtual = 4026
INFO: [Common 17-1381] The checkpoint '/home/tinytangent/ucore-plus-fpga/ip_repo/edit_ReconfigurationTest_v1_0.runs/synth_1/ReconfigurationTest_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ReconfigurationTest_v1_0_utilization_synth.rpt -pb ReconfigurationTest_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1687.984 ; gain = 0.000 ; free physical = 1369 ; free virtual = 4019
INFO: [Common 17-206] Exiting Vivado at Tue Nov 14 15:33:03 2017...
