        lw     0       1       undef        load undef to reg1
        halt
