input:['config_finder_Lake_Top_coi_cluster.py', '--seq', '/Users/nestantsiskaridze/Documents/Clockwork/clockwork/aha_garnet_smt/identity_stream_16_16/lake_stream/buf/agg_post.csv', '--hwpath', './agg_sram_tb/modular/', '--agg', '-opt', '1', '--optbw', '--bounds']
Solving an Aggregator module
VALID MAP:{'valid_in': 'strg_ub.agg_only.agg_write', 'valid_out': 'strg_ub.agg_sram_shared.agg_read'}
DATA MAP:{'data_in': 'data_in', 'data_out': 'formal_agg_data_out'}
optimize_dims = True, optimize_ranges = False, optimize_strides = False, optimize_start_addrs = False, optimize_bit_width = True, binary_search = True, add_bounds = True
dump done!
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 254
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
input: ['config_finder_Lake_Top_coi_cluster.py', '--seq', '/Users/nestantsiskaridze/Documents/Clockwork/clockwork/aha_garnet_smt/identity_stream_16_16/lake_stream/buf/agg_post.csv', '--hwpath', './agg_sram_tb/modular/', '--agg', '-opt', '1', '--optbw', '--bounds']
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 254
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4

-- FIRST -- dump_time: 00:00:08  ; solve_time: 00:00:27 ; total_time: 00:00:35
-- FIRST -- dump_time: 8.005573557; solve_time: 27.457796363; total_time: 35.464188267
1 optimization steps
sat
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 254
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4

input:['config_finder_Lake_Top_coi_cluster.py', '--seq', '/Users/nestantsiskaridze/Documents/Clockwork/clockwork/aha_garnet_smt/identity_stream_16_16/lake_stream/buf/agg_post.csv', '--hwpath', './agg_sram_tb/modular/', '--agg', '-opt', '1', '--optbw', '--bounds']
-- MIN -- dump_time: 00:00:08  ; solve_time: 00:00:27  ; total_time: 00:00:35 
-- MIN -- dump_time: 8.005573557; solve_time: 27.457796363; total_time: 35.466305897
