### Hi there! üëã I'm Mehmet Arslan

I am an **FPGA & Embedded Software Engineer** based in Munich/Germany.

* üéì **M.Sc. in Communications & Electronics** at **Technical University of Munich**.
* üéì **B.Sc. in Electrical & Electronics Engineering** from **Middle East Technical University**.

I bridge the gap between hardware and software, with experience ranging from **RTL design** to **kernel-level driver development**.

---

### üë®‚Äçüíª About Me

Full-stack hardware-software engineer specializing in RTL design, FPGA implementation, and embedded systems. From bare-metal firmware to kernel drivers and high-performance real-time applications, I deliver optimized solutions across the complete system stack.

---

### üîß Core Technical Skills

#### Programming Languages & HDLs

![C](https://img.shields.io/badge/c-%2300599C.svg?style=for-the-badge&logo=c&logoColor=white)
![C++](https://img.shields.io/badge/c++-%2300599C.svg?style=for-the-badge&logo=c%2B%2B&logoColor=white)
![C#](https://img.shields.io/badge/C%23-%23239120.svg?style=for-the-badge&logo=c-sharp&logoColor=white)
![Python](https://img.shields.io/badge/python-3670A0?style=for-the-badge&logo=python&logoColor=ffdd54)
![ARM Assembly](https://img.shields.io/badge/ARM_Assembly-%230091BD.svg?style=for-the-badge&logo=arm&logoColor=white)
![MATLAB](https://img.shields.io/badge/MATLAB-%23D14D27.svg?style=for-the-badge&logo=mathworks&logoColor=white)
![Tcl](https://img.shields.io/badge/Tcl-%233A5FCD.svg?style=for-the-badge)

![VHDL](https://img.shields.io/badge/VHDL-%2300599C.svg?style=for-the-badge&logo=intel&logoColor=white)
![Verilog](https://img.shields.io/badge/Verilog-%23F7DF1E.svg?style=for-the-badge&logo=verilog&logoColor=black)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-%231877F2.svg?style=for-the-badge&logo=systemverilog&logoColor=white)

#### Hardware & Software Platforms

![RISC-V](https://img.shields.io/badge/RISC_V-504DFF?style=for-the-badge&logo=riscv&logoColor=white)
![MIPS](https://img.shields.io/badge/MIPS-%23333333.svg?style=for-the-badge)
![Arm](https://img.shields.io/badge/ARM-%230091BD.svg?style=for-the-badge&logo=arm&logoColor=white)
![Vivado](https://img.shields.io/badge/Vivado-%23FF0000.svg?style=for-the-badge&logo=amd&logoColor=white)
![Quartus](https://img.shields.io/badge/Quartus-%230071C5.svg?style=for-the-badge&logo=intel&logoColor=white)

#### Operating Systems & RTOS

![Linux](https://img.shields.io/badge/Linux-FCC624?style=for-the-badge&logo=linux&logoColor=black)
![VxWorks](https://img.shields.io/badge/VxWorks-%23D83D3D.svg?style=for-the-badge)
![FreeRTOS](https://img.shields.io/badge/FreeRTOS-%2348B048.svg?style=for-the-badge)

#### Frameworks & APIs

![CMSIS](https://img.shields.io/badge/CMSIS-%230091BD.svg?style=for-the-badge&logo=arm&logoColor=white)
![.NET](https://img.shields.io/badge/.NET-512BD4?style=for-the-badge&logo=dotnet&logoColor=white)
![Qt](https://img.shields.io/badge/Qt-%23217346.svg?style=for-the-badge&logo=Qt&logoColor=white)
![OpenCV](https://img.shields.io/badge/OpenCV-5C3EE8?style=for-the-badge&logo=opencv&logoColor=white)

#### Development & Verification Tools

![Keil ¬µVision](https://img.shields.io/badge/Keil_¬µVision-%23FF6F00.svg?style=for-the-badge&logo=arm&logoColor=white)
![STM32CubeIDE](https://img.shields.io/badge/STM32CubeIDE-03234B?style=for-the-badge&logo=stmicroelectronics&logoColor=white)
![WindRiver](https://img.shields.io/badge/WindRiver_Workbench-%23D83D3D.svg?style=for-the-badge)
![ModelSim](https://img.shields.io/badge/ModelSim-%23FF0000.svg?style=for-the-badge&logo=intel&logoColor=white)
![Cocotb](https://img.shields.io/badge/Cocotb-3670A0?style=for-the-badge&logo=python&logoColor=white)
![OSVVM](https://img.shields.io/badge/OSVVM-%2300599C.svg?style=for-the-badge&logo=vhdl&logoColor=white)
![Git](https://img.shields.io/badge/git-%23F05033.svg?style=for-the-badge&logo=git&logoColor=white)
![Jira](https://img.shields.io/badge/Jira-0052CC?style=for-the-badge&logo=jira&logoColor=white)
![CMake](https://img.shields.io/badge/CMake-%23064F8C.svg?style=for-the-badge&logo=cmake&logoColor=white)

---

### üíº Areas of Expertise

**Digital Design & Computer Architecture**
- RTL design and implementation in VHDL, Verilog, and SystemVerilog
- Processor architecture: RISC-V and MIPS implementations on FPGA targets
- Hardware verification using OSVVM (VHDL) and Cocotb (Python) frameworks
- FPGA synthesis and implementation via Xilinx Vivado and Intel Quartus Prime
- Timing analysis and optimization for FPGA target frequencies (20-25 MHz achieved)

**Embedded Firmware & System Software**
- Low-latency firmware development for Arm Cortex-M based embedded systems
- Kernel-level driver development and integration (PCIe 4.0, IPC mechanisms)
- Real-time operating systems: VxWorks 7.0, FreeRTOS, and Linux
- Bare-metal programming with CMSIS API and hardware abstraction layers (HAL)
- Multi-threaded applications with Win32 API and synchronization primitives
- Development environments: Keil ¬µVision, STM32CubeIDE, WindRiver Workbench

**Application Development & Integration**
- Reusable SDK design and API development in C++17, C# (.NET), and Python
- GUI development with Qt framework for real-time system monitoring
- Multi-threaded application architecture with asynchronous data fetching
- REST API integration and data serialization
- Agile development with Git version control and Jira task tracking

**Hardware Verification & Tooling**
- HDL verification using OSVVM (VHDL) and Cocotb (Python) frameworks
- Self-checking testbenches with scoreboards and assertion-based verification
- Waveform analysis and debugging with ModelSim and Vivado XSim
- Embedded debugging with SEGGER J-Link, GDB, and ITM/SWO tracing
- Cross-platform build automation with CMake and GNU Make

---

### üöÄ What I Do

I specialize in the complete hardware-software stack:

- **Hardware Layer**: Designing and verifying digital systems from RTL to FPGA implementation
- **Firmware Layer**: Developing efficient, real-time embedded software for resource-constrained systems
- **Driver Layer**: Creating kernel-level drivers to bridge hardware and operating systems
- **Application Layer**: Building robust software solutions with modern frameworks and tools

My multidisciplinary background enables me to optimize across the entire system, ensuring seamless integration from silicon to software.

---

### üì´ Connect With Me

[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?style=for-the-badge&logo=linkedin&logoColor=white)](https://linkedin.com/in/marslan6)
[![GitHub](https://img.shields.io/badge/GitHub-%23121011.svg?style=for-the-badge&logo=github&logoColor=white)](https://github.com/marslan6)


---

‚Ä¢ Currently based in Munich, Germany    

‚Ä¢ Open to collaboration on FPGA and embedded systems projects*
