#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Jan 14 12:30:01 2021
# Process ID: 15896
# Current directory: C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1
# Command line: vivado.exe -log top_top_module.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_top_module.tcl -notrace
# Log file: C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module.vdi
# Journal file: C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top_top_module.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/vio_0/vio_0.dcp' for cell 'PC_FPGA_bridge'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp' for cell 'XADC_Wizard'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_IP'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/PID_controller_0/PID_controller_0.dcp' for cell 'pid_module'
INFO: [Netlist 29-17] Analyzing 343 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_IP/inst'
WARNING: [Vivado 12-584] No ports matched 'reset'. [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_IP/inst'
Parsing XDC File [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_IP/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1282.824 ; gain = 525.594
Finished Parsing XDC File [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_IP/inst'
Parsing XDC File [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'PC_FPGA_bridge'
Finished Parsing XDC File [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'PC_FPGA_bridge'
Parsing XDC File [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XADC_Wizard/U0'
Finished Parsing XDC File [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'XADC_Wizard/U0'
Parsing XDC File [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/PID_controller_0/src/timing_constraints.xdc] for cell 'pid_module/U0'
Finished Parsing XDC File [c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/PID_controller_0/src/timing_constraints.xdc] for cell 'pid_module/U0'
Parsing XDC File [C:/Users/ahmet/Desktop/test_code/test_code.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/ahmet/Desktop/test_code/test_code.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/vio_0/vio_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/ahmet/Desktop/test_code/test_code.srcs/sources_1/ip/PID_controller_0/PID_controller_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 1282.855 ; gain = 1036.734
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -1385 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.574 . Memory (MB): peak = 1282.855 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ahmet/Desktop/PID_Controller.pkg'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:2.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:2.0", from Vivado IP cache entry "3555e730da2665e9".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1320.699 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 12aad9659

Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 1320.699 ; gain = 31.547
Implement Debug Cores | Checksum: 63a16c78

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: ee76025b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 1320.699 ; gain = 31.547

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 773 cells.
Phase 3 Constant propagation | Checksum: fd9c9c24

Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 1320.699 ; gain = 31.547

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 6140 unconnected nets.
INFO: [Opt 31-120] Instance pid_module (PID_controller_0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-11] Eliminated 4730 unconnected cells.
Phase 4 Sweep | Checksum: 1823b1557

Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 1320.699 ; gain = 31.547

Phase 5 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 BUFG optimization | Checksum: 1823b1557

Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 1320.699 ; gain = 31.547

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1320.699 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1823b1557

Time (s): cpu = 00:00:05 ; elapsed = 00:00:42 . Memory (MB): peak = 1320.699 ; gain = 31.547

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1823b1557

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1320.699 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:01:02 . Memory (MB): peak = 1320.699 ; gain = 37.844
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1320.699 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -1385 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1320.699 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1320.699 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b0b53ff9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1378.895 ; gain = 58.195

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 12265ffb1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1378.895 ; gain = 58.195

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 12265ffb1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1378.895 ; gain = 58.195
Phase 1 Placer Initialization | Checksum: 12265ffb1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1378.895 ; gain = 58.195

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: dc9f3329

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1378.895 ; gain = 58.195

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: dc9f3329

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1378.895 ; gain = 58.195

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c14bdf5e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1378.895 ; gain = 58.195

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20499b50c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1378.895 ; gain = 58.195

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20499b50c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1378.895 ; gain = 58.195

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 123bc235f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1378.895 ; gain = 58.195

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 181b2e7e4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1378.895 ; gain = 58.195

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 20f1862f0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1378.895 ; gain = 58.195

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 20f1862f0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1378.895 ; gain = 58.195
Phase 3 Detail Placement | Checksum: 20f1862f0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1378.895 ; gain = 58.195

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.113. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 249734cde

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1404.465 ; gain = 83.766
Phase 4.1 Post Commit Optimization | Checksum: 249734cde

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1404.465 ; gain = 83.766

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 249734cde

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1404.465 ; gain = 83.766

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 249734cde

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1404.465 ; gain = 83.766

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 153ba0644

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1404.465 ; gain = 83.766
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 153ba0644

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1404.465 ; gain = 83.766
Ending Placer Task | Checksum: 1000b79b9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1404.465 ; gain = 83.766
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1404.465 ; gain = 83.766
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1404.465 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 1404.465 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1404.465 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1404.465 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2017.03' and will expire in -1385 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: f946af18 ConstDB: 0 ShapeSum: 6c4caa1 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15916f08a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1784.594 ; gain = 380.129

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15916f08a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1784.594 ; gain = 380.129

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15916f08a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1784.594 ; gain = 380.129

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15916f08a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1784.594 ; gain = 380.129
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 196e65b43

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 1794.648 ; gain = 390.184
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.120  | TNS=0.000  | WHS=-0.227 | THS=-81.873|

Phase 2 Router Initialization | Checksum: 15a03508d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 1794.648 ; gain = 390.184

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 162d56d40

Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 1794.648 ; gain = 390.184

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 152d54540

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1794.648 ; gain = 390.184
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.556  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: df6450f7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1794.648 ; gain = 390.184
Phase 4 Rip-up And Reroute | Checksum: df6450f7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1794.648 ; gain = 390.184

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: df6450f7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1794.648 ; gain = 390.184

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: df6450f7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1794.648 ; gain = 390.184
Phase 5 Delay and Skew Optimization | Checksum: df6450f7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1794.648 ; gain = 390.184

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: a553cb46

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1794.648 ; gain = 390.184
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.643  | TNS=0.000  | WHS=0.057  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: a553cb46

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1794.648 ; gain = 390.184
Phase 6 Post Hold Fix | Checksum: a553cb46

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1794.648 ; gain = 390.184

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0261278 %
  Global Horizontal Routing Utilization  = 0.0287194 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 157e2455e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1794.648 ; gain = 390.184

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 157e2455e

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1794.648 ; gain = 390.184

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a86ef529

Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 1794.648 ; gain = 390.184

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.643  | TNS=0.000  | WHS=0.057  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a86ef529

Time (s): cpu = 00:00:51 ; elapsed = 00:00:34 . Memory (MB): peak = 1794.648 ; gain = 390.184
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:51 ; elapsed = 00:00:34 . Memory (MB): peak = 1794.648 ; gain = 390.184

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:52 . Memory (MB): peak = 1794.648 ; gain = 390.184
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 1794.648 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/ahmet/Desktop/test_code/test_code.runs/impl_1/top_top_module_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file top_top_module_power_routed.rpt -pb top_top_module_power_summary_routed.pb -rpx top_top_module_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Thu Jan 14 12:33:05 2021...
