<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xczu3eg-sbva484-1-e" LaunchTime="1549673957">
  <File Type="VDS-TIMING-PB" Name="ultra96v2_valtest_wrapper_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="ultra96v2_valtest_wrapper_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="ultra96v2_valtest_wrapper.dcp"/>
  <File Type="PA-TCL" Name="ultra96v2_valtest_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="ultra96v2_valtest_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="ultra96v2_valtest_wrapper.vds"/>
  <File Type="RDS-PROPCONSTRS" Name="ultra96v2_valtest_wrapper_drc_synth.rpt"/>
  <File Type="RDS-UTIL" Name="ultra96v2_valtest_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="ultra96v2_valtest_wrapper_utilization_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/ultra96v2_valtest/ultra96v2_valtest.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/ultra96v2_valtest/hdl/ultra96v2_valtest_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="ultra96v2_valtest_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/2018.2/ultra96v2_valtest.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../media/sf_projects/2018.2/ultra96v2_valtest.xdc"/>
        <Attr Name="ImportTime" Val="1543943915"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="ultra96v2_valtest_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ultra96v2_valtest_auto_ds_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ultra96v2_valtest_xlconstant_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ultra96v2_valtest_xlconcat_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ultra96v2_valtest_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ultra96v2_valtest_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ultra96v2_valtest_rst_ps8_0_99M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ultra96v2_valtest_axi_uart16550_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ultra96v2_valtest_zynq_ultra_ps_e_0_0"/>
</GenRun>
