--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml i2c_via_uart.twx i2c_via_uart.ncd -o i2c_via_uart.twr
i2c_via_uart.pcf -ucf system_pins.ucf

Design file:              i2c_via_uart.ncd
Physical constraint file: i2c_via_uart.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33160 paths analyzed, 4057 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.828ns.
--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1 (SLICE_X53Y68.B3), 54 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.449ns (Levels of Logic = 4)
  Clock Path Skew:      -0.044ns (0.704 - 0.748)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 to eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y63.DMUX    Tshcko                0.518   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<5>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4
    SLICE_X58Y62.B3      net (fanout=3)        0.808   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
    SLICE_X58Y62.B       Tilo                  0.235   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC101
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC111211
    SLICE_X59Y64.B2      net (fanout=4)        1.170   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC11121
    SLICE_X59Y64.B       Tilo                  0.259   N167
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1111
    SLICE_X48Y85.D6      net (fanout=15)       3.010   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112
    SLICE_X48Y85.D       Tilo                  0.254   N135
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X53Y68.B3      net (fanout=3)        1.822   N135
    SLICE_X53Y68.CLK     Tas                   0.373   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT<2>
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1_rstpot
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      8.449ns (1.639ns logic, 6.810ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.030ns (Levels of Logic = 4)
  Clock Path Skew:      -0.044ns (0.704 - 0.748)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 to eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y63.BQ      Tcko                  0.430   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<5>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1
    SLICE_X58Y62.B5      net (fanout=3)        0.477   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<1>
    SLICE_X58Y62.B       Tilo                  0.235   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC101
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC111211
    SLICE_X59Y64.B2      net (fanout=4)        1.170   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC11121
    SLICE_X59Y64.B       Tilo                  0.259   N167
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1111
    SLICE_X48Y85.D6      net (fanout=15)       3.010   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112
    SLICE_X48Y85.D       Tilo                  0.254   N135
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X53Y68.B3      net (fanout=3)        1.822   N135
    SLICE_X53Y68.CLK     Tas                   0.373   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT<2>
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1_rstpot
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      8.030ns (1.551ns logic, 6.479ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_7 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.993ns (Levels of Logic = 4)
  Clock Path Skew:      -0.044ns (0.704 - 0.748)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_7 to eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.AQ      Tcko                  0.525   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<8>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_7
    SLICE_X59Y64.A4      net (fanout=4)        0.749   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<7>
    SLICE_X59Y64.A       Tilo                  0.259   N167
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1110
    SLICE_X59Y64.B5      net (fanout=2)        0.742   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1110
    SLICE_X59Y64.B       Tilo                  0.259   N167
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1111
    SLICE_X48Y85.D6      net (fanout=15)       3.010   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112
    SLICE_X48Y85.D       Tilo                  0.254   N135
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X53Y68.B3      net (fanout=3)        1.822   N135
    SLICE_X53Y68.CLK     Tas                   0.373   eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT<2>
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1_rstpot
                                                       eUART_I2C_BRIDGE/eUART/eUART_RECIVER/sTC_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      7.993ns (1.670ns logic, 6.323ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_3 (SLICE_X47Y85.CE), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.777ns (Levels of Logic = 4)
  Clock Path Skew:      -0.073ns (0.675 - 0.748)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 to eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y63.DMUX    Tshcko                0.518   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<5>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4
    SLICE_X58Y62.B3      net (fanout=3)        0.808   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
    SLICE_X58Y62.B       Tilo                  0.235   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC101
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC111211
    SLICE_X59Y64.B2      net (fanout=4)        1.170   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC11121
    SLICE_X59Y64.B       Tilo                  0.259   N167
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1111
    SLICE_X48Y85.D6      net (fanout=15)       3.010   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112
    SLICE_X48Y85.D       Tilo                  0.254   N135
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X48Y85.C6      net (fanout=3)        0.158   N135
    SLICE_X48Y85.C       Tilo                  0.255   N135
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv1
    SLICE_X47Y85.CE      net (fanout=2)        0.720   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv
    SLICE_X47Y85.CLK     Tceck                 0.390   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT<3>
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_3
    -------------------------------------------------  ---------------------------
    Total                                      7.777ns (1.911ns logic, 5.866ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.358ns (Levels of Logic = 4)
  Clock Path Skew:      -0.073ns (0.675 - 0.748)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 to eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y63.BQ      Tcko                  0.430   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<5>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1
    SLICE_X58Y62.B5      net (fanout=3)        0.477   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<1>
    SLICE_X58Y62.B       Tilo                  0.235   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC101
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC111211
    SLICE_X59Y64.B2      net (fanout=4)        1.170   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC11121
    SLICE_X59Y64.B       Tilo                  0.259   N167
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1111
    SLICE_X48Y85.D6      net (fanout=15)       3.010   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112
    SLICE_X48Y85.D       Tilo                  0.254   N135
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X48Y85.C6      net (fanout=3)        0.158   N135
    SLICE_X48Y85.C       Tilo                  0.255   N135
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv1
    SLICE_X47Y85.CE      net (fanout=2)        0.720   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv
    SLICE_X47Y85.CLK     Tceck                 0.390   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT<3>
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_3
    -------------------------------------------------  ---------------------------
    Total                                      7.358ns (1.823ns logic, 5.535ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_7 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.321ns (Levels of Logic = 4)
  Clock Path Skew:      -0.073ns (0.675 - 0.748)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_7 to eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.AQ      Tcko                  0.525   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<8>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_7
    SLICE_X59Y64.A4      net (fanout=4)        0.749   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<7>
    SLICE_X59Y64.A       Tilo                  0.259   N167
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1110
    SLICE_X59Y64.B5      net (fanout=2)        0.742   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1110
    SLICE_X59Y64.B       Tilo                  0.259   N167
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1111
    SLICE_X48Y85.D6      net (fanout=15)       3.010   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112
    SLICE_X48Y85.D       Tilo                  0.254   N135
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X48Y85.C6      net (fanout=3)        0.158   N135
    SLICE_X48Y85.C       Tilo                  0.255   N135
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv1
    SLICE_X47Y85.CE      net (fanout=2)        0.720   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv
    SLICE_X47Y85.CLK     Tceck                 0.390   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT<3>
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_3
    -------------------------------------------------  ---------------------------
    Total                                      7.321ns (1.942ns logic, 5.379ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_1 (SLICE_X47Y85.CE), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.752ns (Levels of Logic = 4)
  Clock Path Skew:      -0.073ns (0.675 - 0.748)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4 to eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y63.DMUX    Tshcko                0.518   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<5>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_4
    SLICE_X58Y62.B3      net (fanout=3)        0.808   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<4>
    SLICE_X58Y62.B       Tilo                  0.235   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC101
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC111211
    SLICE_X59Y64.B2      net (fanout=4)        1.170   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC11121
    SLICE_X59Y64.B       Tilo                  0.259   N167
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1111
    SLICE_X48Y85.D6      net (fanout=15)       3.010   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112
    SLICE_X48Y85.D       Tilo                  0.254   N135
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X48Y85.C6      net (fanout=3)        0.158   N135
    SLICE_X48Y85.C       Tilo                  0.255   N135
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv1
    SLICE_X47Y85.CE      net (fanout=2)        0.720   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv
    SLICE_X47Y85.CLK     Tceck                 0.365   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT<3>
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      7.752ns (1.886ns logic, 5.866ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.333ns (Levels of Logic = 4)
  Clock Path Skew:      -0.073ns (0.675 - 0.748)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1 to eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y63.BQ      Tcko                  0.430   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<5>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_1
    SLICE_X58Y62.B5      net (fanout=3)        0.477   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<1>
    SLICE_X58Y62.B       Tilo                  0.235   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC101
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC111211
    SLICE_X59Y64.B2      net (fanout=4)        1.170   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC11121
    SLICE_X59Y64.B       Tilo                  0.259   N167
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1111
    SLICE_X48Y85.D6      net (fanout=15)       3.010   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112
    SLICE_X48Y85.D       Tilo                  0.254   N135
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X48Y85.C6      net (fanout=3)        0.158   N135
    SLICE_X48Y85.C       Tilo                  0.255   N135
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv1
    SLICE_X47Y85.CE      net (fanout=2)        0.720   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv
    SLICE_X47Y85.CLK     Tceck                 0.365   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT<3>
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      7.333ns (1.798ns logic, 5.535ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_7 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.296ns (Levels of Logic = 4)
  Clock Path Skew:      -0.073ns (0.675 - 0.748)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_7 to eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y63.AQ      Tcko                  0.525   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<8>
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG_7
    SLICE_X59Y64.A4      net (fanout=4)        0.749   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/sBAUD_RATE_REG<7>
    SLICE_X59Y64.A       Tilo                  0.259   N167
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1110
    SLICE_X59Y64.B5      net (fanout=2)        0.742   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1110
    SLICE_X59Y64.B       Tilo                  0.259   N167
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1111
    SLICE_X48Y85.D6      net (fanout=15)       3.010   eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112
    SLICE_X48Y85.D       Tilo                  0.254   N135
                                                       eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/oTC1112_SW8
    SLICE_X48Y85.C6      net (fanout=3)        0.158   N135
    SLICE_X48Y85.C       Tilo                  0.255   N135
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv1
    SLICE_X47Y85.CE      net (fanout=2)        0.720   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/_n0098_inv
    SLICE_X47Y85.CLK     Tceck                 0.365   eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT<3>
                                                       eUART_I2C_BRIDGE/eUART/eUART_TRANSMITTER/sTC_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      7.296ns (1.917ns logic, 5.379ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3 (SLICE_X24Y84.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_2 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_2 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y84.CQ      Tcko                  0.200   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR<2>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_2
    SLICE_X24Y84.C5      net (fanout=19)       0.069   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR<2>
    SLICE_X24Y84.CLK     Tah         (-Th)    -0.121   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR<2>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3_dpot
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sRD_PTR_3
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.321ns logic, 0.069ns route)
                                                       (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_4 (SLICE_X20Y78.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_3 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_3 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y78.CQ      Tcko                  0.200   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<4>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_3
    SLICE_X20Y78.DX      net (fanout=2)        0.146   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<3>
    SLICE_X20Y78.CLK     Tckdi       (-Th)    -0.048   eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG<4>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/sISHW_REG_4
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.248ns logic, 0.146ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_3 (SLICE_X24Y87.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_2 (FF)
  Destination:          eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_2 to eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y87.CQ      Tcko                  0.200   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR<2>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_2
    SLICE_X24Y87.C5      net (fanout=19)       0.078   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR<2>
    SLICE_X24Y87.CLK     Tah         (-Th)    -0.121   eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR<2>
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/Mmux_sWR_PTR[3]_GND_36_o_mux_53_OUT41
                                                       eUART_I2C_BRIDGE/eUART_I2C_MASTER/eDATA_FIFO/sWR_PTR_3
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT<3>/CLK
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT_0/CK
  Location pin: SLICE_X26Y79.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT<3>/SR
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT_0/SR
  Location pin: SLICE_X26Y79.SR
  Clock network: eUART_I2C_BRIDGE/eUART/eBAUD_FREQ_DIV/inRST_inv
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT<3>/CLK
  Logical resource: eUART_I2C_BRIDGE/eUART_I2C_MASTER/sBYTE_CNT_1/CK
  Location pin: SLICE_X26Y79.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    8.828|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33160 paths, 0 nets, and 5801 connections

Design statistics:
   Minimum period:   8.828ns{1}   (Maximum frequency: 113.276MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jul 05 17:38:41 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



