// Seed: 553597056
module module_0 (
    output uwire id_0
);
  wire id_2;
  assign id_0 = id_2;
  wire id_3;
  always id_0 = 1;
  initial {1} <= 1;
  wire id_4;
  tri1 id_5 = 1;
  wire id_6;
  assign id_2 = id_2;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input supply0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output wand id_5,
    input uwire id_6
    , id_10,
    output wire id_7,
    output wor id_8
);
  wire id_11, id_12;
  assign id_8 = id_6;
  assign id_8 = id_3;
  wire id_13;
  id_14(
      1'b0 < 1, 1
  );
  wire id_15;
  module_0 modCall_1 (id_7);
  assign modCall_1.type_2 = 0;
  wire id_16, id_17, id_18, id_19;
endmodule
