set verilog_files {\
	clock_divider.v\
	horizontal_counter.v\
	top.v\
	vertical_counter.v\
}

set clk clk

set top_des_name top

set dont_touch_module_name TSC
