Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\KBSESA2\ambilight\project\MBlight_niosII.qsys --block-symbol-file --output-directory=C:\KBSESA2\ambilight\project\MBlight_niosII --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading project/MBlight_niosII.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding i2c_0 [altera_avalon_i2c 18.1]
Progress: Parameterizing module i2c_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led_adress [altera_avalon_pio 18.1]
Progress: Parameterizing module led_adress
Progress: Adding led_control [altera_avalon_pio 18.1]
Progress: Parameterizing module led_control
Progress: Adding led_data [altera_avalon_pio 18.1]
Progress: Parameterizing module led_data
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MBlight_niosII.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: MBlight_niosII.led_control: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MBlight_niosII.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\KBSESA2\ambilight\project\MBlight_niosII.qsys --synthesis=VHDL --output-directory=C:\KBSESA2\ambilight\project\MBlight_niosII\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading project/MBlight_niosII.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding i2c_0 [altera_avalon_i2c 18.1]
Progress: Parameterizing module i2c_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding led_adress [altera_avalon_pio 18.1]
Progress: Parameterizing module led_adress
Progress: Adding led_control [altera_avalon_pio 18.1]
Progress: Parameterizing module led_control
Progress: Adding led_data [altera_avalon_pio 18.1]
Progress: Parameterizing module led_data
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MBlight_niosII.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: MBlight_niosII.led_control: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MBlight_niosII.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: MBlight_niosII: Generating MBlight_niosII "MBlight_niosII" for QUARTUS_SYNTH
Info: i2c_0: "MBlight_niosII" instantiated altera_avalon_i2c "i2c_0"
Info: jtag_uart_0: Starting RTL generation for module 'MBlight_niosII_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MBlight_niosII_jtag_uart_0 --dir=C:/Users/joost/AppData/Local/Temp/alt8002_6166499358605367618.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/joost/AppData/Local/Temp/alt8002_6166499358605367618.dir/0003_jtag_uart_0_gen//MBlight_niosII_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'MBlight_niosII_jtag_uart_0'
Info: jtag_uart_0: "MBlight_niosII" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: led_adress: Starting RTL generation for module 'MBlight_niosII_led_adress'
Info: led_adress:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MBlight_niosII_led_adress --dir=C:/Users/joost/AppData/Local/Temp/alt8002_6166499358605367618.dir/0004_led_adress_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/joost/AppData/Local/Temp/alt8002_6166499358605367618.dir/0004_led_adress_gen//MBlight_niosII_led_adress_component_configuration.pl  --do_build_sim=0  ]
Info: led_adress: Done RTL generation for module 'MBlight_niosII_led_adress'
Info: led_adress: "MBlight_niosII" instantiated altera_avalon_pio "led_adress"
Info: led_control: Starting RTL generation for module 'MBlight_niosII_led_control'
Info: led_control:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MBlight_niosII_led_control --dir=C:/Users/joost/AppData/Local/Temp/alt8002_6166499358605367618.dir/0005_led_control_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/joost/AppData/Local/Temp/alt8002_6166499358605367618.dir/0005_led_control_gen//MBlight_niosII_led_control_component_configuration.pl  --do_build_sim=0  ]
Info: led_control: Done RTL generation for module 'MBlight_niosII_led_control'
Info: led_control: "MBlight_niosII" instantiated altera_avalon_pio "led_control"
Info: nios2_gen2_0: "MBlight_niosII" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'MBlight_niosII_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MBlight_niosII_onchip_memory2_0 --dir=C:/Users/joost/AppData/Local/Temp/alt8002_6166499358605367618.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/joost/AppData/Local/Temp/alt8002_6166499358605367618.dir/0006_onchip_memory2_0_gen//MBlight_niosII_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'MBlight_niosII_onchip_memory2_0'
Info: onchip_memory2_0: "MBlight_niosII" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sdram: Starting RTL generation for module 'MBlight_niosII_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=MBlight_niosII_sdram --dir=C:/Users/joost/AppData/Local/Temp/alt8002_6166499358605367618.dir/0007_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/joost/AppData/Local/Temp/alt8002_6166499358605367618.dir/0007_sdram_gen//MBlight_niosII_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'MBlight_niosII_sdram'
Info: sdram: "MBlight_niosII" instantiated altera_avalon_new_sdram_controller "sdram"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "MBlight_niosII" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "MBlight_niosII" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "MBlight_niosII" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'MBlight_niosII_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=MBlight_niosII_nios2_gen2_0_cpu --dir=C:/Users/joost/AppData/Local/Temp/alt8002_6166499358605367618.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/joost/AppData/Local/Temp/alt8002_6166499358605367618.dir/0010_cpu_gen//MBlight_niosII_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.04.16 18:00:51 (*) Starting Nios II generation
Info: cpu: # 2019.04.16 18:00:51 (*)   Checking for plaintext license.
Info: cpu: # 2019.04.16 18:00:53 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.04.16 18:00:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.04.16 18:00:53 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.04.16 18:00:53 (*)   Plaintext license not found.
Info: cpu: # 2019.04.16 18:00:53 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.04.16 18:00:53 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.04.16 18:00:53 (*)   Creating all objects for CPU
Info: cpu: # 2019.04.16 18:00:54 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.04.16 18:00:54 (*)   Creating plain-text RTL
Info: cpu: # 2019.04.16 18:00:56 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'MBlight_niosII_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/KBSESA2/ambilight/project/MBlight_niosII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/KBSESA2/ambilight/project/MBlight_niosII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/KBSESA2/ambilight/project/MBlight_niosII/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: MBlight_niosII: Done "MBlight_niosII" with 30 modules, 55 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
