# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do parcial2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/anali/Desktop/2codes/arquitecturaComputadores1/proyectoArqui {C:/Users/anali/Desktop/2codes/arquitecturaComputadores1/proyectoArqui/reducedVersionARM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:19:55 on Nov 10,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/anali/Desktop/2codes/arquitecturaComputadores1/proyectoArqui" C:/Users/anali/Desktop/2codes/arquitecturaComputadores1/proyectoArqui/reducedVersionARM.sv 
# -- Compiling module top
# -- Compiling module dmem
# -- Compiling module imem
# -- Compiling module arm
# -- Compiling module controller
# -- Compiling module decode
# -- Compiling module condlogic
# -- Compiling module condcheck
# -- Compiling module datapath
# -- Compiling module regfile
# -- Compiling module extend
# -- Compiling module alu
# -- Compiling module adder
# -- Compiling module flopenr
# -- Compiling module flopr
# -- Compiling module mux2
# -- Compiling module cmp2
# -- Compiling module port
# 
# Top level modules:
# 	top
# End time: 10:19:55 on Nov 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim rtl_work.top
# vsim rtl_work.top 
# Start time: 10:20:18 on Nov 10,2022
# Loading sv_std.std
# Loading rtl_work.top
# Loading rtl_work.arm
# Loading rtl_work.controller
# Loading rtl_work.decode
# Loading rtl_work.condlogic
# Loading rtl_work.flopenr
# Loading rtl_work.condcheck
# Loading rtl_work.datapath
# Loading rtl_work.mux2
# Loading rtl_work.flopr
# Loading rtl_work.adder
# Loading rtl_work.regfile
# Loading rtl_work.extend
# Loading rtl_work.alu
# Loading rtl_work.imem
# Loading rtl_work.dmem
# Loading rtl_work.cmp2
# Loading rtl_work.port
# ** Warning: (vsim-3015) C:/Users/anali/Desktop/2codes/arquitecturaComputadores1/proyectoArqui/reducedVersionARM.sv(20): [PCDPC] - Port size (64) does not match connection size (32) for port 'a'. The port definition is at: C:/Users/anali/Desktop/2codes/arquitecturaComputadores1/proyectoArqui/reducedVersionARM.sv(45).
#    Time: 0 ps  Iteration: 0  Instance: /top/imem File: C:/Users/anali/Desktop/2codes/arquitecturaComputadores1/proyectoArqui/reducedVersionARM.sv
# ** Warning: (vsim-3015) C:/Users/anali/Desktop/2codes/arquitecturaComputadores1/proyectoArqui/reducedVersionARM.sv(21): [PCDPC] - Port size (64) does not match connection size (32) for port 'a'. The port definition is at: C:/Users/anali/Desktop/2codes/arquitecturaComputadores1/proyectoArqui/reducedVersionARM.sv(30).
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem File: C:/Users/anali/Desktop/2codes/arquitecturaComputadores1/proyectoArqui/reducedVersionARM.sv
# ** Warning: (vsim-3015) C:/Users/anali/Desktop/2codes/arquitecturaComputadores1/proyectoArqui/reducedVersionARM.sv(21): [PCDPC] - Port size (64) does not match connection size (32) for port 'wd'. The port definition is at: C:/Users/anali/Desktop/2codes/arquitecturaComputadores1/proyectoArqui/reducedVersionARM.sv(30).
#    Time: 0 ps  Iteration: 0  Instance: /top/dmem File: C:/Users/anali/Desktop/2codes/arquitecturaComputadores1/proyectoArqui/reducedVersionARM.sv
add wave -position end  sim:/top/reset1
add wave -position end  sim:/top/clk
add wave -position end  sim:/top/PC
add wave -position end  sim:/top/OUTport
add wave -position end  sim:/top/INport
# End time: 10:29:32 on Nov 10,2022, Elapsed time: 0:09:14
# Errors: 0, Warnings: 3
