Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Mar 07 02:51:31 2019
| Host         : DESKTOP-6FPV8J2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file CPU_timing_summary_routed.rpt -rpx CPU_timing_summary_routed.rpx
| Design       : CPU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 709 register/latch pins with no clock driven by root clock pin: clkswitch[0] (HIGH)

 There are 709 register/latch pins with no clock driven by root clock pin: clkswitch[1] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clock2/clk_N_reg/C (HIGH)

 There are 709 register/latch pins with no clock driven by root clock pin: nolabel_line15/rate1/clk_N_reg/C (HIGH)

 There are 709 register/latch pins with no clock driven by root clock pin: nolabel_line15/rate2/clk_N_reg/C (HIGH)

 There are 709 register/latch pins with no clock driven by root clock pin: nolabel_line15/rate3/clk_N_reg/C (HIGH)

 There are 709 register/latch pins with no clock driven by root clock pin: nolabel_line15/rate4/clk_N_reg/C (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: pc_instance/pc_out_reg[10]/C (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: pc_instance/pc_out_reg[2]/C (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: pc_instance/pc_out_reg[3]/C (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: pc_instance/pc_out_reg[4]/C (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: pc_instance/pc_out_reg[5]/C (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: pc_instance/pc_out_reg[6]/C (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: pc_instance/pc_out_reg[7]/C (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: pc_instance/pc_out_reg[8]/C (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: pc_instance/pc_out_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.532        0.000                      0                  320        0.247        0.000                      0                  320        4.500        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.532        0.000                      0                  320        0.247        0.000                      0                  320        4.500        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 clock2/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.704ns (17.692%)  route 3.275ns (82.308%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 14.702 - 10.000 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.636     4.995    clock2/clk_n_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  clock2/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.456     5.451 f  clock2/counter_reg[26]/Q
                         net (fo=2, routed)           0.875     6.326    clock2/counter_reg_n_1_[26]
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.450 f  clock2/counter[31]_i_9__3/O
                         net (fo=1, routed)           0.985     7.435    clock2/counter[31]_i_9__3_n_1
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.559 r  clock2/counter[31]_i_3__3/O
                         net (fo=32, routed)          1.415     8.974    clock2/counter[31]_i_1__3_n_1
    SLICE_X33Y87         FDRE                                         r  clock2/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.516    14.702    clock2/clk_n_IBUF_BUFG
    SLICE_X33Y87         FDRE                                         r  clock2/counter_reg[29]/C
                         clock pessimism              0.269    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X33Y87         FDRE (Setup_fdre_C_R)       -0.429    14.506    clock2/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 clock2/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.704ns (17.692%)  route 3.275ns (82.308%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 14.702 - 10.000 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.636     4.995    clock2/clk_n_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  clock2/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.456     5.451 f  clock2/counter_reg[26]/Q
                         net (fo=2, routed)           0.875     6.326    clock2/counter_reg_n_1_[26]
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.450 f  clock2/counter[31]_i_9__3/O
                         net (fo=1, routed)           0.985     7.435    clock2/counter[31]_i_9__3_n_1
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.559 r  clock2/counter[31]_i_3__3/O
                         net (fo=32, routed)          1.415     8.974    clock2/counter[31]_i_1__3_n_1
    SLICE_X33Y87         FDRE                                         r  clock2/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.516    14.702    clock2/clk_n_IBUF_BUFG
    SLICE_X33Y87         FDRE                                         r  clock2/counter_reg[30]/C
                         clock pessimism              0.269    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X33Y87         FDRE (Setup_fdre_C_R)       -0.429    14.506    clock2/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.532ns  (required time - arrival time)
  Source:                 clock2/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.979ns  (logic 0.704ns (17.692%)  route 3.275ns (82.308%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 14.702 - 10.000 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.636     4.995    clock2/clk_n_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  clock2/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.456     5.451 f  clock2/counter_reg[26]/Q
                         net (fo=2, routed)           0.875     6.326    clock2/counter_reg_n_1_[26]
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.450 f  clock2/counter[31]_i_9__3/O
                         net (fo=1, routed)           0.985     7.435    clock2/counter[31]_i_9__3_n_1
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.559 r  clock2/counter[31]_i_3__3/O
                         net (fo=32, routed)          1.415     8.974    clock2/counter[31]_i_1__3_n_1
    SLICE_X33Y87         FDRE                                         r  clock2/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.516    14.702    clock2/clk_n_IBUF_BUFG
    SLICE_X33Y87         FDRE                                         r  clock2/counter_reg[31]/C
                         clock pessimism              0.269    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X33Y87         FDRE (Setup_fdre_C_R)       -0.429    14.506    clock2/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  5.532    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 clock2/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.704ns (18.346%)  route 3.133ns (81.654%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 14.701 - 10.000 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.636     4.995    clock2/clk_n_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  clock2/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.456     5.451 f  clock2/counter_reg[26]/Q
                         net (fo=2, routed)           0.875     6.326    clock2/counter_reg_n_1_[26]
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.450 f  clock2/counter[31]_i_9__3/O
                         net (fo=1, routed)           0.985     7.435    clock2/counter[31]_i_9__3_n_1
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.559 r  clock2/counter[31]_i_3__3/O
                         net (fo=32, routed)          1.274     8.832    clock2/counter[31]_i_1__3_n_1
    SLICE_X33Y86         FDRE                                         r  clock2/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.515    14.701    clock2/clk_n_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  clock2/counter_reg[25]/C
                         clock pessimism              0.294    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X33Y86         FDRE (Setup_fdre_C_R)       -0.429    14.530    clock2/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 clock2/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.704ns (18.346%)  route 3.133ns (81.654%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 14.701 - 10.000 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.636     4.995    clock2/clk_n_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  clock2/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.456     5.451 f  clock2/counter_reg[26]/Q
                         net (fo=2, routed)           0.875     6.326    clock2/counter_reg_n_1_[26]
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.450 f  clock2/counter[31]_i_9__3/O
                         net (fo=1, routed)           0.985     7.435    clock2/counter[31]_i_9__3_n_1
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.559 r  clock2/counter[31]_i_3__3/O
                         net (fo=32, routed)          1.274     8.832    clock2/counter[31]_i_1__3_n_1
    SLICE_X33Y86         FDRE                                         r  clock2/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.515    14.701    clock2/clk_n_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  clock2/counter_reg[26]/C
                         clock pessimism              0.294    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X33Y86         FDRE (Setup_fdre_C_R)       -0.429    14.530    clock2/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 clock2/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.704ns (18.346%)  route 3.133ns (81.654%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 14.701 - 10.000 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.636     4.995    clock2/clk_n_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  clock2/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.456     5.451 f  clock2/counter_reg[26]/Q
                         net (fo=2, routed)           0.875     6.326    clock2/counter_reg_n_1_[26]
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.450 f  clock2/counter[31]_i_9__3/O
                         net (fo=1, routed)           0.985     7.435    clock2/counter[31]_i_9__3_n_1
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.559 r  clock2/counter[31]_i_3__3/O
                         net (fo=32, routed)          1.274     8.832    clock2/counter[31]_i_1__3_n_1
    SLICE_X33Y86         FDRE                                         r  clock2/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.515    14.701    clock2/clk_n_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  clock2/counter_reg[27]/C
                         clock pessimism              0.294    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X33Y86         FDRE (Setup_fdre_C_R)       -0.429    14.530    clock2/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 clock2/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.704ns (18.346%)  route 3.133ns (81.654%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 14.701 - 10.000 ) 
    Source Clock Delay      (SCD):    4.995ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.636     4.995    clock2/clk_n_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  clock2/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.456     5.451 f  clock2/counter_reg[26]/Q
                         net (fo=2, routed)           0.875     6.326    clock2/counter_reg_n_1_[26]
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.124     6.450 f  clock2/counter[31]_i_9__3/O
                         net (fo=1, routed)           0.985     7.435    clock2/counter[31]_i_9__3_n_1
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.559 r  clock2/counter[31]_i_3__3/O
                         net (fo=32, routed)          1.274     8.832    clock2/counter[31]_i_1__3_n_1
    SLICE_X33Y86         FDRE                                         r  clock2/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.515    14.701    clock2/clk_n_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  clock2/counter_reg[28]/C
                         clock pessimism              0.294    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X33Y86         FDRE (Setup_fdre_C_R)       -0.429    14.530    clock2/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.530    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 nolabel_line15/rate1/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/rate1/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.704ns (18.694%)  route 3.062ns (81.306%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.998ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.639     4.998    nolabel_line15/rate1/clk_n_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  nolabel_line15/rate1/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     5.454 f  nolabel_line15/rate1/counter_reg[28]/Q
                         net (fo=2, routed)           1.077     6.530    nolabel_line15/rate1/counter_reg_n_1_[28]
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.654 f  nolabel_line15/rate1/counter[31]_i_10__1/O
                         net (fo=1, routed)           0.941     7.596    nolabel_line15/rate1/counter[31]_i_10__1_n_1
    SLICE_X41Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.720 r  nolabel_line15/rate1/counter[31]_i_3__1/O
                         net (fo=32, routed)          1.044     8.764    nolabel_line15/rate1/clk_N
    SLICE_X40Y97         FDRE                                         r  nolabel_line15/rate1/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.519    14.705    nolabel_line15/rate1/clk_n_IBUF_BUFG
    SLICE_X40Y97         FDRE                                         r  nolabel_line15/rate1/counter_reg[29]/C
                         clock pessimism              0.269    14.974    
                         clock uncertainty           -0.035    14.938    
    SLICE_X40Y97         FDRE (Setup_fdre_C_R)       -0.429    14.509    nolabel_line15/rate1/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 nolabel_line15/rate1/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/rate1/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.704ns (18.694%)  route 3.062ns (81.306%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.998ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.639     4.998    nolabel_line15/rate1/clk_n_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  nolabel_line15/rate1/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     5.454 f  nolabel_line15/rate1/counter_reg[28]/Q
                         net (fo=2, routed)           1.077     6.530    nolabel_line15/rate1/counter_reg_n_1_[28]
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.654 f  nolabel_line15/rate1/counter[31]_i_10__1/O
                         net (fo=1, routed)           0.941     7.596    nolabel_line15/rate1/counter[31]_i_10__1_n_1
    SLICE_X41Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.720 r  nolabel_line15/rate1/counter[31]_i_3__1/O
                         net (fo=32, routed)          1.044     8.764    nolabel_line15/rate1/clk_N
    SLICE_X40Y97         FDRE                                         r  nolabel_line15/rate1/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.519    14.705    nolabel_line15/rate1/clk_n_IBUF_BUFG
    SLICE_X40Y97         FDRE                                         r  nolabel_line15/rate1/counter_reg[30]/C
                         clock pessimism              0.269    14.974    
                         clock uncertainty           -0.035    14.938    
    SLICE_X40Y97         FDRE (Setup_fdre_C_R)       -0.429    14.509    nolabel_line15/rate1/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  5.746    

Slack (MET) :             5.746ns  (required time - arrival time)
  Source:                 nolabel_line15/rate1/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/rate1/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.704ns (18.694%)  route 3.062ns (81.306%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    4.998ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.639     4.998    nolabel_line15/rate1/clk_n_IBUF_BUFG
    SLICE_X40Y96         FDRE                                         r  nolabel_line15/rate1/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     5.454 f  nolabel_line15/rate1/counter_reg[28]/Q
                         net (fo=2, routed)           1.077     6.530    nolabel_line15/rate1/counter_reg_n_1_[28]
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.124     6.654 f  nolabel_line15/rate1/counter[31]_i_10__1/O
                         net (fo=1, routed)           0.941     7.596    nolabel_line15/rate1/counter[31]_i_10__1_n_1
    SLICE_X41Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.720 r  nolabel_line15/rate1/counter[31]_i_3__1/O
                         net (fo=32, routed)          1.044     8.764    nolabel_line15/rate1/clk_N
    SLICE_X40Y97         FDRE                                         r  nolabel_line15/rate1/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_n (IN)
                         net (fo=0)                   0.000    10.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.519    14.705    nolabel_line15/rate1/clk_n_IBUF_BUFG
    SLICE_X40Y97         FDRE                                         r  nolabel_line15/rate1/counter_reg[31]/C
                         clock pessimism              0.269    14.974    
                         clock uncertainty           -0.035    14.938    
    SLICE_X40Y97         FDRE (Setup_fdre_C_R)       -0.429    14.509    nolabel_line15/rate1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  5.746    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 nolabel_line15/rate2/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/rate2/clk_N_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.276ns (45.851%)  route 0.326ns (54.149%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.565     1.398    nolabel_line15/rate2/clk_n_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  nolabel_line15/rate2/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.539 r  nolabel_line15/rate2/counter_reg[19]/Q
                         net (fo=2, routed)           0.066     1.606    nolabel_line15/rate2/counter_reg_n_1_[19]
    SLICE_X50Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.651 f  nolabel_line15/rate2/counter[31]_i_12__0/O
                         net (fo=1, routed)           0.054     1.705    nolabel_line15/rate2/counter[31]_i_12__0_n_1
    SLICE_X50Y93         LUT6 (Prop_lut6_I5_O)        0.045     1.750 r  nolabel_line15/rate2/counter[31]_i_3__0/O
                         net (fo=32, routed)          0.206     1.955    nolabel_line15/rate2/clk_N
    SLICE_X52Y94         LUT2 (Prop_lut2_I0_O)        0.045     2.000 r  nolabel_line15/rate2/clk_N_i_1__0/O
                         net (fo=1, routed)           0.000     2.000    nolabel_line15/rate2/clk_N_i_1__0_n_1
    SLICE_X52Y94         FDRE                                         r  nolabel_line15/rate2/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.834     1.903    nolabel_line15/rate2/clk_n_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  nolabel_line15/rate2/clk_N_reg/C
                         clock pessimism             -0.240     1.662    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.091     1.753    nolabel_line15/rate2/clk_N_reg
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line15/rate3/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/rate3/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.568     1.401    nolabel_line15/rate3/clk_n_IBUF_BUFG
    SLICE_X45Y93         FDRE                                         r  nolabel_line15/rate3/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.542 r  nolabel_line15/rate3/counter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.660    nolabel_line15/rate3/counter_reg_n_1_[20]
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.768 r  nolabel_line15/rate3/counter_reg[20]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.768    nolabel_line15/rate3/counter_reg[20]_i_1__2_n_5
    SLICE_X45Y93         FDRE                                         r  nolabel_line15/rate3/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.838     1.907    nolabel_line15/rate3/clk_n_IBUF_BUFG
    SLICE_X45Y93         FDRE                                         r  nolabel_line15/rate3/counter_reg[20]/C
                         clock pessimism             -0.505     1.401    
    SLICE_X45Y93         FDRE (Hold_fdre_C_D)         0.105     1.506    nolabel_line15/rate3/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line15/rate3/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/rate3/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.907ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.568     1.401    nolabel_line15/rate3/clk_n_IBUF_BUFG
    SLICE_X45Y94         FDRE                                         r  nolabel_line15/rate3/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y94         FDRE (Prop_fdre_C_Q)         0.141     1.542 r  nolabel_line15/rate3/counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.660    nolabel_line15/rate3/counter_reg_n_1_[24]
    SLICE_X45Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.768 r  nolabel_line15/rate3/counter_reg[24]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.768    nolabel_line15/rate3/counter_reg[24]_i_1__2_n_5
    SLICE_X45Y94         FDRE                                         r  nolabel_line15/rate3/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.838     1.907    nolabel_line15/rate3/clk_n_IBUF_BUFG
    SLICE_X45Y94         FDRE                                         r  nolabel_line15/rate3/counter_reg[24]/C
                         clock pessimism             -0.505     1.401    
    SLICE_X45Y94         FDRE (Hold_fdre_C_D)         0.105     1.506    nolabel_line15/rate3/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line15/rate2/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/rate2/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.565     1.398    nolabel_line15/rate2/clk_n_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  nolabel_line15/rate2/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.141     1.539 r  nolabel_line15/rate2/counter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.657    nolabel_line15/rate2/counter_reg_n_1_[20]
    SLICE_X51Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.765 r  nolabel_line15/rate2/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.765    nolabel_line15/rate2/counter_reg[20]_i_1__0_n_5
    SLICE_X51Y93         FDRE                                         r  nolabel_line15/rate2/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.835     1.904    nolabel_line15/rate2/clk_n_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  nolabel_line15/rate2/counter_reg[20]/C
                         clock pessimism             -0.505     1.398    
    SLICE_X51Y93         FDRE (Hold_fdre_C_D)         0.105     1.503    nolabel_line15/rate2/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line15/rate2/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/rate2/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.565     1.398    nolabel_line15/rate2/clk_n_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  nolabel_line15/rate2/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.539 r  nolabel_line15/rate2/counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.657    nolabel_line15/rate2/counter_reg_n_1_[24]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.765 r  nolabel_line15/rate2/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.765    nolabel_line15/rate2/counter_reg[24]_i_1__0_n_5
    SLICE_X51Y94         FDRE                                         r  nolabel_line15/rate2/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.835     1.904    nolabel_line15/rate2/clk_n_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  nolabel_line15/rate2/counter_reg[24]/C
                         clock pessimism             -0.505     1.398    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.503    nolabel_line15/rate2/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line15/rate2/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/rate2/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.565     1.398    nolabel_line15/rate2/clk_n_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  nolabel_line15/rate2/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.539 r  nolabel_line15/rate2/counter_reg[28]/Q
                         net (fo=2, routed)           0.117     1.657    nolabel_line15/rate2/counter_reg_n_1_[28]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.765 r  nolabel_line15/rate2/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.765    nolabel_line15/rate2/counter_reg[28]_i_1__0_n_5
    SLICE_X51Y95         FDRE                                         r  nolabel_line15/rate2/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.835     1.904    nolabel_line15/rate2/clk_n_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  nolabel_line15/rate2/counter_reg[28]/C
                         clock pessimism             -0.505     1.398    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.503    nolabel_line15/rate2/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock2/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock2/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.397    clock2/clk_n_IBUF_BUFG
    SLICE_X33Y81         FDRE                                         r  clock2/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y81         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  clock2/counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.656    clock2/counter_reg_n_1_[8]
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.764 r  clock2/counter_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.764    clock2/data0[8]
    SLICE_X33Y81         FDRE                                         r  clock2/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.833     1.902    clock2/clk_n_IBUF_BUFG
    SLICE_X33Y81         FDRE                                         r  clock2/counter_reg[8]/C
                         clock pessimism             -0.504     1.397    
    SLICE_X33Y81         FDRE (Hold_fdre_C_D)         0.105     1.502    clock2/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line15/rate4/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/rate4/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.569     1.402    nolabel_line15/rate4/clk_n_IBUF_BUFG
    SLICE_X35Y92         FDRE                                         r  nolabel_line15/rate4/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.543 r  nolabel_line15/rate4/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.661    nolabel_line15/rate4/counter[12]
    SLICE_X35Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.769 r  nolabel_line15/rate4/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.769    nolabel_line15/rate4/data0[12]
    SLICE_X35Y92         FDRE                                         r  nolabel_line15/rate4/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.840     1.909    nolabel_line15/rate4/clk_n_IBUF_BUFG
    SLICE_X35Y92         FDRE                                         r  nolabel_line15/rate4/counter_reg[12]/C
                         clock pessimism             -0.506     1.402    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)         0.105     1.507    nolabel_line15/rate4/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line15/rate4/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/rate4/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.570     1.403    nolabel_line15/rate4/clk_n_IBUF_BUFG
    SLICE_X35Y95         FDRE                                         r  nolabel_line15/rate4/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.544 r  nolabel_line15/rate4/counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.662    nolabel_line15/rate4/counter[24]
    SLICE_X35Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.770 r  nolabel_line15/rate4/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.770    nolabel_line15/rate4/data0[24]
    SLICE_X35Y95         FDRE                                         r  nolabel_line15/rate4/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.841     1.910    nolabel_line15/rate4/clk_n_IBUF_BUFG
    SLICE_X35Y95         FDRE                                         r  nolabel_line15/rate4/counter_reg[24]/C
                         clock pessimism             -0.506     1.403    
    SLICE_X35Y95         FDRE (Hold_fdre_C_D)         0.105     1.508    nolabel_line15/rate4/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line15/rate4/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line15/rate4/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.570     1.403    nolabel_line15/rate4/clk_n_IBUF_BUFG
    SLICE_X35Y96         FDRE                                         r  nolabel_line15/rate4/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141     1.544 r  nolabel_line15/rate4/counter_reg[28]/Q
                         net (fo=2, routed)           0.117     1.662    nolabel_line15/rate4/counter[28]
    SLICE_X35Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.770 r  nolabel_line15/rate4/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.770    nolabel_line15/rate4/data0[28]
    SLICE_X35Y96         FDRE                                         r  nolabel_line15/rate4/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_n (IN)
                         net (fo=0)                   0.000     0.000    clk_n
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_n_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_n_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_n_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.841     1.910    nolabel_line15/rate4/clk_n_IBUF_BUFG
    SLICE_X35Y96         FDRE                                         r  nolabel_line15/rate4/counter_reg[28]/C
                         clock pessimism             -0.506     1.403    
    SLICE_X35Y96         FDRE (Hold_fdre_C_D)         0.105     1.508    nolabel_line15/rate4/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_n }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_n_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y81    clock2/clk_N_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y84    clock2/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y82    clock2/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y82    clock2/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y82    clock2/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y83    clock2/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y83    clock2/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y83    clock2/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y83    clock2/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y80    clock2/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y80    clock2/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y80    clock2/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y80    clock2/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    nolabel_line15/rate2/clk_N_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    nolabel_line15/rate2/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    nolabel_line15/rate2/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y91    nolabel_line15/rate2/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y92    nolabel_line15/rate2/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y92    nolabel_line15/rate2/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y87    clock2/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y87    clock2/counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y87    clock2/counter_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y92    nolabel_line15/rate1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y92    nolabel_line15/rate1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y92    nolabel_line15/rate1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y90    nolabel_line15/rate1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y90    nolabel_line15/rate1/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y90    nolabel_line15/rate1/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y90    nolabel_line15/rate1/counter_reg[4]/C



