{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701181184770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701181184770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 19:49:44 2023 " "Processing started: Tue Nov 28 19:49:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701181184770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1701181184770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c DUT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c DUT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1701181184770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1701181185646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1701181185646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202612 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202612 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202612 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202612 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202612 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202612 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202612 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202612 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202612 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202612 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202612 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202612 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202612 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202612 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202612 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202612 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701181202612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-struct " "Found design unit 1: fulladder-struct" {  } { { "fulladder.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/fulladder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202628 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/fulladder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701181202628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_transition.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_transition.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_transition-struct " "Found design unit 1: state_transition-struct" {  } { { "state_transition.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/state_transition.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202628 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_transition " "Found entity 1: state_transition" {  } { { "state_transition.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/state_transition.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701181202628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_sub_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_16-struct " "Found design unit 1: add_sub_16-struct" {  } { { "add_sub_16.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/add_sub_16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202645 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_16 " "Found entity 1: add_sub_16" {  } { { "add_sub_16.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/add_sub_16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701181202645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202647 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701181202647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_sub_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_4-struct " "Found design unit 1: add_sub_4-struct" {  } { { "add_sub_4.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/add_sub_4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202647 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4 " "Found entity 1: add_sub_4" {  } { { "add_sub_4.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/add_sub_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701181202647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-Struct " "Found design unit 1: multiplier-Struct" {  } { { "multiplier.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/multiplier.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202662 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/multiplier.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701181202662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE6-Struct " "Found design unit 1: SE6-Struct" {  } { { "SE6.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/SE6.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202662 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE6 " "Found entity 1: SE6" {  } { { "SE6.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/SE6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701181202662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SE9-Struct " "Found design unit 1: SE9-Struct" {  } { { "SE9.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/SE9.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202662 ""} { "Info" "ISGN_ENTITY_NAME" "1 SE9 " "Found entity 1: SE9" {  } { { "SE9.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/SE9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701181202662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ls.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LS-Struct " "Found design unit 1: LS-Struct" {  } { { "LS.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/LS.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202685 ""} { "Info" "ISGN_ENTITY_NAME" "1 LS " "Found entity 1: LS" {  } { { "LS.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/LS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701181202685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LZE-Struct " "Found design unit 1: LZE-Struct" {  } { { "LZE.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/LZE.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202694 ""} { "Info" "ISGN_ENTITY_NAME" "1 LZE " "Found entity 1: LZE" {  } { { "LZE.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/LZE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701181202694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MZE-Struct " "Found design unit 1: MZE-Struct" {  } { { "MZE.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/MZE.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202695 ""} { "Info" "ISGN_ENTITY_NAME" "1 MZE " "Found entity 1: MZE" {  } { { "MZE.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/MZE.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701181202695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-struct " "Found design unit 1: Testbench-struct" {  } { { "Testbench.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202708 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/Testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701181202708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701181202708 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu " "Elaborating entity \"alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1701181202780 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "couta alu.vhd(24) " "Verilog HDL or VHDL warning at alu.vhd(24): object \"couta\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/alu.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1701181202780 "|alu"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "uns_2 alu.vhd(26) " "VHDL Signal Declaration warning at alu.vhd(26): used explicit default value for signal \"uns_2\" because signal was never assigned a value" {  } { { "alu.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/alu.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1701181202780 "|alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_16 add_sub_16:add_ins " "Elaborating entity \"add_sub_16\" for hierarchy \"add_sub_16:add_ins\"" {  } { { "alu.vhd" "add_ins" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/alu.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701181202780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 add_sub_16:add_ins\|XOR_2:xor1 " "Elaborating entity \"XOR_2\" for hierarchy \"add_sub_16:add_ins\|XOR_2:xor1\"" {  } { { "add_sub_16.vhd" "xor1" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/add_sub_16.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701181202788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder add_sub_16:add_ins\|fulladder:fa1 " "Elaborating entity \"fulladder\" for hierarchy \"add_sub_16:add_ins\|fulladder:fa1\"" {  } { { "add_sub_16.vhd" "fa1" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/add_sub_16.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701181202792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_2 add_sub_16:add_ins\|fulladder:fa1\|NAND_2:a1 " "Elaborating entity \"NAND_2\" for hierarchy \"add_sub_16:add_ins\|fulladder:fa1\|NAND_2:a1\"" {  } { { "fulladder.vhd" "a1" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/fulladder.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701181202795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 add_sub_16:add_ins\|fulladder:fa1\|OR_2:or1 " "Elaborating entity \"OR_2\" for hierarchy \"add_sub_16:add_ins\|fulladder:fa1\|OR_2:or1\"" {  } { { "fulladder.vhd" "or1" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/fulladder.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701181202798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:m1 " "Elaborating entity \"multiplier\" for hierarchy \"multiplier:m1\"" {  } { { "alu.vhd" "m1" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/alu.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701181202961 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp multiplier.vhd(15) " "Verilog HDL or VHDL warning at multiplier.vhd(15): object \"temp\" assigned a value but never read" {  } { { "multiplier.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/multiplier.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701181202961 "|alu|multiplier:m1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp1 multiplier.vhd(15) " "Verilog HDL or VHDL warning at multiplier.vhd(15): object \"temp1\" assigned a value but never read" {  } { { "multiplier.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/multiplier.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701181202961 "|alu|multiplier:m1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2 multiplier.vhd(15) " "Verilog HDL or VHDL warning at multiplier.vhd(15): object \"temp2\" assigned a value but never read" {  } { { "multiplier.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/EE224 Project CPU/multiplier.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701181202961 "|alu|multiplier:m1"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701181203562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 19:50:03 2023 " "Processing ended: Tue Nov 28 19:50:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701181203562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701181203562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701181203562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1701181203562 ""}
