/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [17:0] _01_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [22:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [13:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = ~(in_data[32] | _00_);
  assign celloutsig_0_35z = ~((celloutsig_0_10z | celloutsig_0_17z) & (celloutsig_0_0z[1] | celloutsig_0_15z[2]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z[1] | celloutsig_1_1z[4]) & (celloutsig_1_1z[10] | in_data[166]));
  assign celloutsig_0_21z = ~((celloutsig_0_7z[1] | celloutsig_0_13z[2]) & (celloutsig_0_2z | celloutsig_0_10z));
  assign celloutsig_0_46z = celloutsig_0_22z | celloutsig_0_21z;
  assign celloutsig_0_4z = in_data[7] ^ celloutsig_0_3z;
  reg [17:0] _08_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[96])
    if (clkin_data[96]) _08_ <= 18'h00000;
    else _08_ <= in_data[41:24];
  assign { _01_[17:3], _00_, _01_[1:0] } = _08_;
  assign celloutsig_0_11z = { _01_[4:3], _00_, _01_[1], celloutsig_0_5z, _01_[17:3], _00_, _01_[1:0] } / { 1'h1, celloutsig_0_8z[7:0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_0_3z = in_data[55:48] >= { _01_[7:3], _00_, _01_[1], celloutsig_0_2z };
  assign celloutsig_1_8z = celloutsig_1_0z[2:0] >= { celloutsig_1_7z[9:8], celloutsig_1_6z };
  assign celloutsig_0_10z = { celloutsig_0_0z, celloutsig_0_4z } && { _01_[7:3], _00_, _01_[1] };
  assign celloutsig_0_17z = { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_5z } < { celloutsig_0_16z[5:1], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_18z = celloutsig_0_9z[7] & ~(celloutsig_0_13z[2]);
  assign celloutsig_0_22z = celloutsig_0_0z[3] & ~(celloutsig_0_11z[22]);
  assign celloutsig_1_4z = celloutsig_1_1z[8:5] % { 1'h1, celloutsig_1_0z[2:0] };
  assign celloutsig_1_5z = in_data[116:107] % { 1'h1, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_12z = celloutsig_0_8z[8:3] % { 1'h1, celloutsig_0_0z[4:0] };
  assign celloutsig_0_13z = { celloutsig_0_12z[3:0], celloutsig_0_4z } % { 1'h1, celloutsig_0_0z[2:0], celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_6z[8], celloutsig_0_13z } * { celloutsig_0_12z[3:0], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_1_16z = in_data[146:144] !== celloutsig_1_10z;
  assign celloutsig_0_15z = celloutsig_0_6z[9:6] | { celloutsig_0_13z[1:0], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_6z = | { celloutsig_1_1z[11:10], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_13z = | { celloutsig_1_4z[0], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_18z = | { celloutsig_1_15z[11:3], celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_1z };
  assign celloutsig_0_47z = | { celloutsig_0_35z, celloutsig_0_21z, celloutsig_0_18z };
  assign celloutsig_0_5z = | _01_[10:8];
  assign celloutsig_1_12z = | celloutsig_1_5z[8:5];
  assign celloutsig_1_9z = ~^ { celloutsig_1_1z[8:1], celloutsig_1_4z };
  assign celloutsig_1_0z = in_data[175:171] >> in_data[167:163];
  assign celloutsig_1_19z = celloutsig_1_0z >> { celloutsig_1_5z[4:2], celloutsig_1_18z, celloutsig_1_6z };
  assign celloutsig_0_0z = in_data[63:58] << in_data[41:36];
  assign celloutsig_1_3z = in_data[154:152] << in_data[106:104];
  assign celloutsig_0_6z = { _01_[10:3], _00_, _01_[1], celloutsig_0_2z } << { in_data[78:76], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_7z = { celloutsig_0_6z[7:3], celloutsig_0_2z, celloutsig_0_2z } << { _01_[6:3], _00_, _01_[1], celloutsig_0_3z };
  assign celloutsig_1_1z = { in_data[128:119], celloutsig_1_0z } >>> { in_data[147:143], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = { in_data[54:52], celloutsig_0_7z, celloutsig_0_3z } >>> { celloutsig_0_6z[10:1], celloutsig_0_5z };
  assign celloutsig_1_7z = { celloutsig_1_0z[0], celloutsig_1_5z } ~^ celloutsig_1_1z[10:0];
  assign celloutsig_1_10z = celloutsig_1_0z[2:0] ~^ celloutsig_1_4z[2:0];
  assign celloutsig_1_15z = { in_data[190], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_8z } ~^ { celloutsig_1_1z[7:3], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_0_9z = { celloutsig_0_0z[3:1], celloutsig_0_7z } ~^ { celloutsig_0_8z[8:0], celloutsig_0_5z };
  assign _01_[2] = _00_;
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
