$date
	Sun Oct 23 08:14:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#627374
b101 &
b101 %
1$
b101 !
1"
#627375
0"
#627378
b10000 &
b10000 %
#627382
b1000 &
b1000 %
#627386
b100 &
b100 %
#627390
b10 &
b10 %
#627394
b1 &
b1 %
1#
#627398
b0 &
0#
b0 %
0$
#1604010
b10110 &
b10110 %
1$
b10110 !
1"
#1604011
0"
#1604014
b1011 &
b1011 %
#1604018
b100010 &
b100010 %
#1604022
b10001 &
b10001 %
#1604026
b110100 &
b110100 %
#1604030
b11010 &
b11010 %
#1604034
b1101 &
b1101 %
#1604038
b101000 &
b101000 %
#1604042
b10100 &
b10100 %
#1604046
b1010 &
b1010 %
#1604050
b101 &
b101 %
#1604054
b10000 &
b10000 %
#1604058
b1000 &
b1000 %
#1604062
b100 &
b100 %
#1604066
b10 &
b10 %
#1604070
b1 &
1#
b1 %
#1604074
b0 &
b0 %
0#
0$
#2683671
b11000 !
1"
#2683674
b11000 &
b11000 %
1$
#2683675
0"
#2683678
b1100 &
b1100 %
#2683682
b110 &
b110 %
#2683686
b11 &
b11 %
#2683690
b1010 &
b1010 %
#2683694
b101 &
b101 %
#2683698
b10000 &
b10000 %
#2683702
b1000 &
b1000 %
#2683706
b100 &
b100 %
#2683710
b10 &
b10 %
#2683714
b1 &
b1 %
1#
#2683718
b0 &
0#
b0 %
0$
#4500012
