{"Source Block": ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx.v@73:83@HdlIdDef", "wire [NUM_LANES*DATA_PATH_WIDTH-1:0] disperr_s;\n\nreg [NUM_LANES-1:0] disparity = {NUM_LANES{1'b0}};\nwire [DATA_PATH_WIDTH:0] disparity_chain[0:NUM_LANES-1];\n\nwire [NUM_LANES*DATA_PATH_WIDTH*10-1:0] data_s;\nwire patternalign_en_s;\n\nalways @(posedge clk) begin\n  char <= char_s;\n  charisk <= charisk_s;\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx.v@71:81", "wire [NUM_LANES*DATA_PATH_WIDTH-1:0] charisk_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] notintable_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] disperr_s;\n\nreg [NUM_LANES-1:0] disparity = {NUM_LANES{1'b0}};\nwire [DATA_PATH_WIDTH:0] disparity_chain[0:NUM_LANES-1];\n\nwire [NUM_LANES*DATA_PATH_WIDTH*10-1:0] data_s;\nwire patternalign_en_s;\n\nalways @(posedge clk) begin\n"], ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx.v@65:75", "\nlocalparam LANE_DATA_WIDTH = DATA_PATH_WIDTH * 10;\n\nwire [NUM_LANES*LANE_DATA_WIDTH-1:0] data_aligned;\n\nwire [NUM_LANES*DATA_PATH_WIDTH*8-1:0] char_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] charisk_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] notintable_s;\nwire [NUM_LANES*DATA_PATH_WIDTH-1:0] disperr_s;\n\nreg [NUM_LANES-1:0] disparity = {NUM_LANES{1'b0}};\n"], ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx.v@76:91", "wire [DATA_PATH_WIDTH:0] disparity_chain[0:NUM_LANES-1];\n\nwire [NUM_LANES*DATA_PATH_WIDTH*10-1:0] data_s;\nwire patternalign_en_s;\n\nalways @(posedge clk) begin\n  char <= char_s;\n  charisk <= charisk_s;\n  notintable <= notintable_s;\n  disperr <= disperr_s;\nend\n\ngenerate\ngenvar lane;\ngenvar i;\nif (REGISTER_INPUTS > 0) begin\n"], ["hdl/library/jesd204/jesd204_soft_pcs_tx/jesd204_soft_pcs_tx.v@56:66", "   input [NUM_LANES*DATA_PATH_WIDTH-1:0] charisk,\n\n   output reg [NUM_LANES*DATA_PATH_WIDTH*10-1:0] data\n);\n\nreg [NUM_LANES-1:0] disparity = 'h00;\n\nwire [DATA_PATH_WIDTH:0] disparity_chain[0:NUM_LANES-1];\nwire [NUM_LANES*DATA_PATH_WIDTH*10-1:0] data_s;\n\nalways @(posedge clk) begin\n"], ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_soft_pcs_rx.v@74:84", "\nreg [NUM_LANES-1:0] disparity = {NUM_LANES{1'b0}};\nwire [DATA_PATH_WIDTH:0] disparity_chain[0:NUM_LANES-1];\n\nwire [NUM_LANES*DATA_PATH_WIDTH*10-1:0] data_s;\nwire patternalign_en_s;\n\nalways @(posedge clk) begin\n  char <= char_s;\n  charisk <= charisk_s;\n  notintable <= notintable_s;\n"]], "Diff Content": {"Delete": [[78, "wire [NUM_LANES*DATA_PATH_WIDTH*10-1:0] data_s;\n"]], "Add": []}}