|synthesizer
CLOCK_50 => CLOCK_50.IN7
CLOCK2_50 => CLOCK2_50.IN1
KEY[0] => KEY[0].IN1
KEY[1] => load.IN1
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
FPGA_I2C_SCLK <= audio_and_video_config:cfg.port3
FPGA_I2C_SDAT <> audio_and_video_config:cfg.port2
AUD_XCK <= clock_generator:my_clock_gen.port2
AUD_DACLRCK => AUD_DACLRCK.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_DACDAT <= audio_codec:codec.port14
PS2_DAT <> keyboard_tracker:kt0.PS2_DAT
PS2_CLK <> keyboard_tracker:kt0.PS2_CLK
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
LEDR[0] <= datapath:d0.shift_amount_out
LEDR[1] <= datapath:d0.shift_amount_out
LEDR[2] <= datapath:d0.shift_amount_out
LEDR[3] <= datapath:d0.shift_amount_out
LEDR[4] <= datapath:d0.done_out
LEDR[5] <= datapath:d0.done_out
LEDR[6] <= datapath:d0.done_out
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>


|synthesizer|rate_divider_frequency:rdf0
clock => out~reg0.CLK
clock => rate_divider[0].CLK
clock => rate_divider[1].CLK
clock => rate_divider[2].CLK
clock => rate_divider[3].CLK
clock => rate_divider[4].CLK
clock => rate_divider[5].CLK
clock => rate_divider[6].CLK
clock => rate_divider[7].CLK
clock => rate_divider[8].CLK
clock => rate_divider[9].CLK
clock => rate_divider[10].CLK
clock => rate_divider[11].CLK
clock => rate_divider[12].CLK
clock => rate_divider[13].CLK
clock => rate_divider[14].CLK
clock => rate_divider[15].CLK
clock => rate_divider[16].CLK
clock => rate_divider[17].CLK
clock => rate_divider[18].CLK
clock => rate_divider[19].CLK
clock => rate_divider[20].CLK
clock => rate_divider[21].CLK
clock => rate_divider[22].CLK
clock => rate_divider[23].CLK
clock => rate_divider[24].CLK
clock => rate_divider[25].CLK
clock => rate_divider[26].CLK
clock => rate_divider[27].CLK
clock => rate_divider[28].CLK
clock => rate_divider[29].CLK
clock => rate_divider[30].CLK
clock => rate_divider[31].CLK
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => out.OUTPUTSELECT
count_up_to[0] => LessThan0.IN32
count_up_to[1] => LessThan0.IN31
count_up_to[2] => LessThan0.IN30
count_up_to[3] => LessThan0.IN29
count_up_to[4] => LessThan0.IN28
count_up_to[5] => LessThan0.IN27
count_up_to[6] => LessThan0.IN26
count_up_to[7] => LessThan0.IN25
count_up_to[8] => LessThan0.IN24
count_up_to[9] => LessThan0.IN23
count_up_to[10] => LessThan0.IN22
count_up_to[11] => LessThan0.IN21
count_up_to[12] => LessThan0.IN20
count_up_to[13] => LessThan0.IN19
count_up_to[14] => LessThan0.IN18
count_up_to[15] => LessThan0.IN17
count_up_to[16] => LessThan0.IN16
count_up_to[17] => LessThan0.IN15
count_up_to[18] => LessThan0.IN14
count_up_to[19] => LessThan0.IN13
count_up_to[20] => LessThan0.IN12
count_up_to[21] => LessThan0.IN11
count_up_to[22] => LessThan0.IN10
count_up_to[23] => LessThan0.IN9
count_up_to[24] => LessThan0.IN8
count_up_to[25] => LessThan0.IN7
count_up_to[26] => LessThan0.IN6
count_up_to[27] => LessThan0.IN5
count_up_to[28] => LessThan0.IN4
count_up_to[29] => LessThan0.IN3
count_up_to[30] => LessThan0.IN2
count_up_to[31] => LessThan0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|keyboard_tracker:kt0
clock => clock.IN1
reset => _.IN1
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => w_press.OUTPUTSELECT
reset => a_press.OUTPUTSELECT
reset => s_press.OUTPUTSELECT
reset => d_press.OUTPUTSELECT
reset => e_press.OUTPUTSELECT
reset => f_press.OUTPUTSELECT
reset => g_press.OUTPUTSELECT
reset => h_press.OUTPUTSELECT
reset => j_press.OUTPUTSELECT
reset => t_press.OUTPUTSELECT
reset => y_press.OUTPUTSELECT
reset => u_press.OUTPUTSELECT
PS2_CLK <> PS2_Controller:core_driver.PS2_CLK
PS2_DAT <> PS2_Controller:core_driver.PS2_DAT
a <= a_press.DB_MAX_OUTPUT_PORT_TYPE
w <= w_press.DB_MAX_OUTPUT_PORT_TYPE
s <= s_press.DB_MAX_OUTPUT_PORT_TYPE
e <= e_press.DB_MAX_OUTPUT_PORT_TYPE
d <= d_press.DB_MAX_OUTPUT_PORT_TYPE
f <= f_press.DB_MAX_OUTPUT_PORT_TYPE
t <= t_press.DB_MAX_OUTPUT_PORT_TYPE
g <= g_press.DB_MAX_OUTPUT_PORT_TYPE
y <= y_press.DB_MAX_OUTPUT_PORT_TYPE
h <= h_press.DB_MAX_OUTPUT_PORT_TYPE
u <= u_press.DB_MAX_OUTPUT_PORT_TYPE
j <= j_press.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|keyboard_tracker:kt0|PS2_Controller:core_driver
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|synthesizer|keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|keyboard_tracker:kt0|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|Keyboard_LUT:kbt
clock => out[0]~reg0.CLK
clock => out[1]~reg0.CLK
clock => out[2]~reg0.CLK
clock => out[3]~reg0.CLK
clock => out[4]~reg0.CLK
clock => out[5]~reg0.CLK
clock => out[6]~reg0.CLK
clock => out[7]~reg0.CLK
clock => out[8]~reg0.CLK
clock => out[9]~reg0.CLK
clock => out[10]~reg0.CLK
clock => out[11]~reg0.CLK
clock => out[12]~reg0.CLK
clock => out[13]~reg0.CLK
clock => out[14]~reg0.CLK
clock => out[15]~reg0.CLK
clock => out[16]~reg0.CLK
clock => out[17]~reg0.CLK
clock => out[18]~reg0.CLK
clock => out[19]~reg0.CLK
clock => out[20]~reg0.CLK
clock => out[21]~reg0.CLK
clock => out[22]~reg0.CLK
clock => out[23]~reg0.CLK
clock => out[24]~reg0.CLK
clock => out[25]~reg0.CLK
clock => out[26]~reg0.CLK
clock => out[27]~reg0.CLK
clock => out[28]~reg0.CLK
clock => out[29]~reg0.CLK
clock => out[30]~reg0.CLK
clock => out[31]~reg0.CLK
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
resetn => out.OUTPUTSELECT
keyboard_out[0] => Equal0.IN23
keyboard_out[0] => Equal1.IN23
keyboard_out[0] => Equal2.IN23
keyboard_out[0] => Equal3.IN23
keyboard_out[0] => Equal4.IN23
keyboard_out[0] => Equal5.IN23
keyboard_out[0] => Equal6.IN23
keyboard_out[0] => Equal7.IN23
keyboard_out[0] => Equal8.IN23
keyboard_out[0] => Equal9.IN23
keyboard_out[0] => Equal10.IN23
keyboard_out[0] => Equal11.IN23
keyboard_out[1] => Equal0.IN22
keyboard_out[1] => Equal1.IN22
keyboard_out[1] => Equal2.IN22
keyboard_out[1] => Equal3.IN22
keyboard_out[1] => Equal4.IN22
keyboard_out[1] => Equal5.IN22
keyboard_out[1] => Equal6.IN22
keyboard_out[1] => Equal7.IN22
keyboard_out[1] => Equal8.IN22
keyboard_out[1] => Equal9.IN22
keyboard_out[1] => Equal10.IN22
keyboard_out[1] => Equal11.IN22
keyboard_out[2] => Equal0.IN21
keyboard_out[2] => Equal1.IN21
keyboard_out[2] => Equal2.IN21
keyboard_out[2] => Equal3.IN21
keyboard_out[2] => Equal4.IN21
keyboard_out[2] => Equal5.IN21
keyboard_out[2] => Equal6.IN21
keyboard_out[2] => Equal7.IN21
keyboard_out[2] => Equal8.IN21
keyboard_out[2] => Equal9.IN21
keyboard_out[2] => Equal10.IN21
keyboard_out[2] => Equal11.IN21
keyboard_out[3] => Equal0.IN20
keyboard_out[3] => Equal1.IN20
keyboard_out[3] => Equal2.IN20
keyboard_out[3] => Equal3.IN20
keyboard_out[3] => Equal4.IN20
keyboard_out[3] => Equal5.IN20
keyboard_out[3] => Equal6.IN20
keyboard_out[3] => Equal7.IN20
keyboard_out[3] => Equal8.IN20
keyboard_out[3] => Equal9.IN20
keyboard_out[3] => Equal10.IN20
keyboard_out[3] => Equal11.IN20
keyboard_out[4] => Equal0.IN19
keyboard_out[4] => Equal1.IN19
keyboard_out[4] => Equal2.IN19
keyboard_out[4] => Equal3.IN19
keyboard_out[4] => Equal4.IN19
keyboard_out[4] => Equal5.IN19
keyboard_out[4] => Equal6.IN19
keyboard_out[4] => Equal7.IN19
keyboard_out[4] => Equal8.IN19
keyboard_out[4] => Equal9.IN19
keyboard_out[4] => Equal10.IN19
keyboard_out[4] => Equal11.IN19
keyboard_out[5] => Equal0.IN18
keyboard_out[5] => Equal1.IN18
keyboard_out[5] => Equal2.IN18
keyboard_out[5] => Equal3.IN18
keyboard_out[5] => Equal4.IN18
keyboard_out[5] => Equal5.IN18
keyboard_out[5] => Equal6.IN18
keyboard_out[5] => Equal7.IN18
keyboard_out[5] => Equal8.IN18
keyboard_out[5] => Equal9.IN18
keyboard_out[5] => Equal10.IN18
keyboard_out[5] => Equal11.IN18
keyboard_out[6] => Equal0.IN17
keyboard_out[6] => Equal1.IN17
keyboard_out[6] => Equal2.IN17
keyboard_out[6] => Equal3.IN17
keyboard_out[6] => Equal4.IN17
keyboard_out[6] => Equal5.IN17
keyboard_out[6] => Equal6.IN17
keyboard_out[6] => Equal7.IN17
keyboard_out[6] => Equal8.IN17
keyboard_out[6] => Equal9.IN17
keyboard_out[6] => Equal10.IN17
keyboard_out[6] => Equal11.IN17
keyboard_out[7] => Equal0.IN16
keyboard_out[7] => Equal1.IN16
keyboard_out[7] => Equal2.IN16
keyboard_out[7] => Equal3.IN16
keyboard_out[7] => Equal4.IN16
keyboard_out[7] => Equal5.IN16
keyboard_out[7] => Equal6.IN16
keyboard_out[7] => Equal7.IN16
keyboard_out[7] => Equal8.IN16
keyboard_out[7] => Equal9.IN16
keyboard_out[7] => Equal10.IN16
keyboard_out[7] => Equal11.IN16
keyboard_out[8] => Equal0.IN15
keyboard_out[8] => Equal1.IN15
keyboard_out[8] => Equal2.IN15
keyboard_out[8] => Equal3.IN15
keyboard_out[8] => Equal4.IN15
keyboard_out[8] => Equal5.IN15
keyboard_out[8] => Equal6.IN15
keyboard_out[8] => Equal7.IN15
keyboard_out[8] => Equal8.IN15
keyboard_out[8] => Equal9.IN15
keyboard_out[8] => Equal10.IN15
keyboard_out[8] => Equal11.IN15
keyboard_out[9] => Equal0.IN14
keyboard_out[9] => Equal1.IN14
keyboard_out[9] => Equal2.IN14
keyboard_out[9] => Equal3.IN14
keyboard_out[9] => Equal4.IN14
keyboard_out[9] => Equal5.IN14
keyboard_out[9] => Equal6.IN14
keyboard_out[9] => Equal7.IN14
keyboard_out[9] => Equal8.IN14
keyboard_out[9] => Equal9.IN14
keyboard_out[9] => Equal10.IN14
keyboard_out[9] => Equal11.IN14
keyboard_out[10] => Equal0.IN13
keyboard_out[10] => Equal1.IN13
keyboard_out[10] => Equal2.IN13
keyboard_out[10] => Equal3.IN13
keyboard_out[10] => Equal4.IN13
keyboard_out[10] => Equal5.IN13
keyboard_out[10] => Equal6.IN13
keyboard_out[10] => Equal7.IN13
keyboard_out[10] => Equal8.IN13
keyboard_out[10] => Equal9.IN13
keyboard_out[10] => Equal10.IN13
keyboard_out[10] => Equal11.IN13
keyboard_out[11] => Equal0.IN12
keyboard_out[11] => Equal1.IN12
keyboard_out[11] => Equal2.IN12
keyboard_out[11] => Equal3.IN12
keyboard_out[11] => Equal4.IN12
keyboard_out[11] => Equal5.IN12
keyboard_out[11] => Equal6.IN12
keyboard_out[11] => Equal7.IN12
keyboard_out[11] => Equal8.IN12
keyboard_out[11] => Equal9.IN12
keyboard_out[11] => Equal10.IN12
keyboard_out[11] => Equal11.IN12
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|control:c0
load => Selector0.IN2
load => Selector2.IN1
load => Selector4.IN1
load => Selector6.IN1
load => next_state.LOAD_ATTACK.DATAB
load => Selector1.IN1
load => Selector3.IN1
load => Selector5.IN1
load => Selector7.IN2
keyboard_pushed => next_state.IN0
keyboard_pushed => Selector10.IN2
keyboard_pushed => Selector11.IN2
write_ready => next_state.WRITE_DATA.DATAB
write_ready => Selector9.IN1
enable => Selector9.IN3
enable => Selector8.IN2
release_done => next_state.IN1
clock => current_state~1.DATAIN
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
load_a <= load_a.DB_MAX_OUTPUT_PORT_TYPE
load_d <= load_d.DB_MAX_OUTPUT_PORT_TYPE
load_s <= load_s.DB_MAX_OUTPUT_PORT_TYPE
load_r <= load_r.DB_MAX_OUTPUT_PORT_TYPE
load_p <= load_p.DB_MAX_OUTPUT_PORT_TYPE
load_amp <= load_amp.DB_MAX_OUTPUT_PORT_TYPE
reset_p <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
counter_clk <= counter_clk.DB_MAX_OUTPUT_PORT_TYPE
write <= write.DB_MAX_OUTPUT_PORT_TYPE
reset_attack <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
preset_release <= preset_release.DB_MAX_OUTPUT_PORT_TYPE
current_state_out[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
current_state_out[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
current_state_out[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
current_state_out[3] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|datapath:d0
clk => clk.IN4
counter_clock => counter_clock.IN1
resetn => a.OUTPUTSELECT
resetn => a.OUTPUTSELECT
resetn => a.OUTPUTSELECT
resetn => a.OUTPUTSELECT
resetn => d.OUTPUTSELECT
resetn => d.OUTPUTSELECT
resetn => d.OUTPUTSELECT
resetn => d.OUTPUTSELECT
resetn => s.OUTPUTSELECT
resetn => s.OUTPUTSELECT
resetn => s.OUTPUTSELECT
resetn => s.OUTPUTSELECT
resetn => r.OUTPUTSELECT
resetn => r.OUTPUTSELECT
resetn => r.OUTPUTSELECT
resetn => r.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => amp.OUTPUTSELECT
resetn => phase.OUTPUTSELECT
resetn => phase.OUTPUTSELECT
resetn => phase.OUTPUTSELECT
resetn => phase.OUTPUTSELECT
resetn => phase.OUTPUTSELECT
resetn => phase.OUTPUTSELECT
resetn => phase.OUTPUTSELECT
resetn => phase.OUTPUTSELECT
offset[0] => offset[0].IN1
offset[1] => offset[1].IN1
offset[2] => offset[2].IN1
offset[3] => offset[3].IN1
adsr_data_in[0] => a.DATAB
adsr_data_in[0] => d.DATAB
adsr_data_in[0] => s.DATAB
adsr_data_in[0] => r.DATAB
adsr_data_in[1] => a.DATAB
adsr_data_in[1] => d.DATAB
adsr_data_in[1] => s.DATAB
adsr_data_in[1] => r.DATAB
adsr_data_in[2] => a.DATAB
adsr_data_in[2] => d.DATAB
adsr_data_in[2] => s.DATAB
adsr_data_in[2] => r.DATAB
adsr_data_in[3] => a.DATAB
adsr_data_in[3] => d.DATAB
adsr_data_in[3] => s.DATAB
adsr_data_in[3] => r.DATAB
wave_select[0] => wave_select[0].IN1
wave_select[1] => wave_select[1].IN1
keyboard_pushed => always1.IN1
keyboard_pushed => always1.IN1
keyboard_pushed => shift_amount.OUTPUTSELECT
keyboard_pushed => shift_amount.OUTPUTSELECT
keyboard_pushed => shift_amount.OUTPUTSELECT
keyboard_pushed => shift_amount.OUTPUTSELECT
keyboard_pushed => reset_release.DATAA
load_a => a.OUTPUTSELECT
load_a => a.OUTPUTSELECT
load_a => a.OUTPUTSELECT
load_a => a.OUTPUTSELECT
load_d => d.OUTPUTSELECT
load_d => d.OUTPUTSELECT
load_d => d.OUTPUTSELECT
load_d => d.OUTPUTSELECT
load_s => s.OUTPUTSELECT
load_s => s.OUTPUTSELECT
load_s => s.OUTPUTSELECT
load_s => s.OUTPUTSELECT
load_r => r.OUTPUTSELECT
load_r => r.OUTPUTSELECT
load_r => r.OUTPUTSELECT
load_r => r.OUTPUTSELECT
load_p => phase.OUTPUTSELECT
load_p => phase.OUTPUTSELECT
load_p => phase.OUTPUTSELECT
load_p => phase.OUTPUTSELECT
load_p => phase.OUTPUTSELECT
load_p => phase.OUTPUTSELECT
load_p => phase.OUTPUTSELECT
load_p => phase.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
load_amp => amp.OUTPUTSELECT
reset_p => reset_p.IN1
reset_attack => reset_attack.IN1
preset_release => preset_release.IN1
amp_out[0] <= amp[0].DB_MAX_OUTPUT_PORT_TYPE
amp_out[1] <= amp[1].DB_MAX_OUTPUT_PORT_TYPE
amp_out[2] <= amp[2].DB_MAX_OUTPUT_PORT_TYPE
amp_out[3] <= amp[3].DB_MAX_OUTPUT_PORT_TYPE
amp_out[4] <= amp[4].DB_MAX_OUTPUT_PORT_TYPE
amp_out[5] <= amp[5].DB_MAX_OUTPUT_PORT_TYPE
amp_out[6] <= amp[6].DB_MAX_OUTPUT_PORT_TYPE
amp_out[7] <= amp[7].DB_MAX_OUTPUT_PORT_TYPE
amp_out[8] <= amp[8].DB_MAX_OUTPUT_PORT_TYPE
amp_out[9] <= amp[9].DB_MAX_OUTPUT_PORT_TYPE
amp_out[10] <= amp[10].DB_MAX_OUTPUT_PORT_TYPE
amp_out[11] <= amp[11].DB_MAX_OUTPUT_PORT_TYPE
amp_out[12] <= amp[12].DB_MAX_OUTPUT_PORT_TYPE
amp_out[13] <= amp[13].DB_MAX_OUTPUT_PORT_TYPE
amp_out[14] <= amp[14].DB_MAX_OUTPUT_PORT_TYPE
amp_out[15] <= amp[15].DB_MAX_OUTPUT_PORT_TYPE
amp_out[16] <= amp[16].DB_MAX_OUTPUT_PORT_TYPE
amp_out[17] <= amp[17].DB_MAX_OUTPUT_PORT_TYPE
amp_out[18] <= amp[18].DB_MAX_OUTPUT_PORT_TYPE
amp_out[19] <= amp[19].DB_MAX_OUTPUT_PORT_TYPE
amp_out[20] <= amp[20].DB_MAX_OUTPUT_PORT_TYPE
amp_out[21] <= amp[21].DB_MAX_OUTPUT_PORT_TYPE
amp_out[22] <= amp[22].DB_MAX_OUTPUT_PORT_TYPE
amp_out[23] <= amp[23].DB_MAX_OUTPUT_PORT_TYPE
release_done <= release_shift_amount:rso1.port6
shift_amount_out[0] <= shift_amount[0].DB_MAX_OUTPUT_PORT_TYPE
shift_amount_out[1] <= shift_amount[1].DB_MAX_OUTPUT_PORT_TYPE
shift_amount_out[2] <= shift_amount[2].DB_MAX_OUTPUT_PORT_TYPE
shift_amount_out[3] <= shift_amount[3].DB_MAX_OUTPUT_PORT_TYPE
done_out[0] <= release_shift_amount:rso1.port6
done_out[1] <= decay_shift_amount:dso1.port6
done_out[2] <= attack_shift_amount:aso1.port4


|synthesizer|datapath:d0|phase_counter:p0
clock => phase_counter_out[0]~reg0.CLK
clock => phase_counter_out[1]~reg0.CLK
clock => phase_counter_out[2]~reg0.CLK
clock => phase_counter_out[3]~reg0.CLK
clock => phase_counter_out[4]~reg0.CLK
clock => phase_counter_out[5]~reg0.CLK
clock => phase_counter_out[6]~reg0.CLK
clock => phase_counter_out[7]~reg0.CLK
reset => phase_counter_out.OUTPUTSELECT
reset => phase_counter_out.OUTPUTSELECT
reset => phase_counter_out.OUTPUTSELECT
reset => phase_counter_out.OUTPUTSELECT
reset => phase_counter_out.OUTPUTSELECT
reset => phase_counter_out.OUTPUTSELECT
reset => phase_counter_out.OUTPUTSELECT
reset => phase_counter_out.OUTPUTSELECT
offset[0] => Add0.IN8
offset[1] => Add0.IN7
offset[2] => Add0.IN6
offset[3] => Add0.IN5
phase_counter_out[0] <= phase_counter_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_counter_out[1] <= phase_counter_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_counter_out[2] <= phase_counter_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_counter_out[3] <= phase_counter_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_counter_out[4] <= phase_counter_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_counter_out[5] <= phase_counter_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_counter_out[6] <= phase_counter_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_counter_out[7] <= phase_counter_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|datapath:d0|wave_rom:w0
clock => clock.IN3
wave_select[0] => wave_select[0].IN1
wave_select[1] => wave_select[1].IN1
phase[0] => phase[0].IN3
phase[1] => phase[1].IN3
phase[2] => phase[2].IN3
phase[3] => phase[3].IN3
phase[4] => phase[4].IN3
phase[5] => phase[5].IN3
phase[6] => phase[6].IN3
phase[7] => phase[7].IN3
wave_out[0] <= wave_mux:u_wm.port4
wave_out[1] <= wave_mux:u_wm.port4
wave_out[2] <= wave_mux:u_wm.port4
wave_out[3] <= wave_mux:u_wm.port4
wave_out[4] <= wave_mux:u_wm.port4
wave_out[5] <= wave_mux:u_wm.port4
wave_out[6] <= wave_mux:u_wm.port4
wave_out[7] <= wave_mux:u_wm.port4
wave_out[8] <= wave_mux:u_wm.port4
wave_out[9] <= wave_mux:u_wm.port4
wave_out[10] <= wave_mux:u_wm.port4
wave_out[11] <= wave_mux:u_wm.port4
wave_out[12] <= wave_mux:u_wm.port4
wave_out[13] <= wave_mux:u_wm.port4
wave_out[14] <= wave_mux:u_wm.port4
wave_out[15] <= wave_mux:u_wm.port4


|synthesizer|datapath:d0|wave_rom:w0|sine_rom:s0
clock => sine[0]~reg0.CLK
clock => sine[1]~reg0.CLK
clock => sine[2]~reg0.CLK
clock => sine[3]~reg0.CLK
clock => sine[4]~reg0.CLK
clock => sine[5]~reg0.CLK
clock => sine[6]~reg0.CLK
clock => sine[7]~reg0.CLK
clock => sine[8]~reg0.CLK
clock => sine[9]~reg0.CLK
clock => sine[10]~reg0.CLK
clock => sine[11]~reg0.CLK
clock => sine[12]~reg0.CLK
clock => sine[13]~reg0.CLK
clock => sine[14]~reg0.CLK
clock => sine[15]~reg0.CLK
address[0] => Ram0.RADDR
address[1] => Ram0.RADDR1
address[2] => Ram0.RADDR2
address[3] => Ram0.RADDR3
address[4] => Ram0.RADDR4
address[5] => Ram0.RADDR5
address[6] => Ram0.RADDR6
address[7] => Ram0.RADDR7
sine[0] <= sine[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[1] <= sine[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[2] <= sine[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[3] <= sine[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[4] <= sine[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[5] <= sine[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[6] <= sine[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[7] <= sine[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[8] <= sine[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[9] <= sine[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[10] <= sine[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[11] <= sine[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[12] <= sine[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[13] <= sine[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[14] <= sine[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sine[15] <= sine[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|datapath:d0|wave_rom:w0|saw_rom:s1
clock => saw[0]~reg0.CLK
clock => saw[1]~reg0.CLK
clock => saw[2]~reg0.CLK
clock => saw[3]~reg0.CLK
clock => saw[4]~reg0.CLK
clock => saw[5]~reg0.CLK
clock => saw[6]~reg0.CLK
clock => saw[7]~reg0.CLK
clock => saw[8]~reg0.CLK
clock => saw[9]~reg0.CLK
clock => saw[10]~reg0.CLK
clock => saw[11]~reg0.CLK
clock => saw[12]~reg0.CLK
clock => saw[13]~reg0.CLK
clock => saw[14]~reg0.CLK
clock => saw[15]~reg0.CLK
address[0] => Ram0.RADDR
address[1] => Ram0.RADDR1
address[2] => Ram0.RADDR2
address[3] => Ram0.RADDR3
address[4] => Ram0.RADDR4
address[5] => Ram0.RADDR5
address[6] => Ram0.RADDR6
address[7] => Ram0.RADDR7
saw[0] <= saw[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saw[1] <= saw[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saw[2] <= saw[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saw[3] <= saw[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saw[4] <= saw[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saw[5] <= saw[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saw[6] <= saw[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saw[7] <= saw[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saw[8] <= saw[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saw[9] <= saw[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saw[10] <= saw[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saw[11] <= saw[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saw[12] <= saw[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saw[13] <= saw[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saw[14] <= saw[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
saw[15] <= saw[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|datapath:d0|wave_rom:w0|square_rom:s2
clock => square[0]~reg0.CLK
clock => square[1]~reg0.CLK
clock => square[2]~reg0.CLK
clock => square[3]~reg0.CLK
clock => square[4]~reg0.CLK
clock => square[5]~reg0.CLK
clock => square[6]~reg0.CLK
clock => square[7]~reg0.CLK
clock => square[8]~reg0.CLK
clock => square[9]~reg0.CLK
clock => square[10]~reg0.CLK
clock => square[11]~reg0.CLK
clock => square[12]~reg0.CLK
clock => square[13]~reg0.CLK
clock => square[14]~reg0.CLK
clock => square[15]~reg0.CLK
address[0] => Ram0.RADDR
address[1] => Ram0.RADDR1
address[2] => Ram0.RADDR2
address[3] => Ram0.RADDR3
address[4] => Ram0.RADDR4
address[5] => Ram0.RADDR5
address[6] => Ram0.RADDR6
address[7] => Ram0.RADDR7
square[0] <= square[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square[1] <= square[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square[2] <= square[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square[3] <= square[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square[4] <= square[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square[5] <= square[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square[6] <= square[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square[7] <= square[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square[8] <= square[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square[9] <= square[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square[10] <= square[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square[11] <= square[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square[12] <= square[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square[13] <= square[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square[14] <= square[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
square[15] <= square[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|datapath:d0|wave_rom:w0|wave_mux:u_wm
sine[0] => Mux15.IN0
sine[0] => Mux15.IN1
sine[1] => Mux14.IN0
sine[1] => Mux14.IN1
sine[2] => Mux13.IN0
sine[2] => Mux13.IN1
sine[3] => Mux12.IN0
sine[3] => Mux12.IN1
sine[4] => Mux11.IN0
sine[4] => Mux11.IN1
sine[5] => Mux10.IN0
sine[5] => Mux10.IN1
sine[6] => Mux9.IN0
sine[6] => Mux9.IN1
sine[7] => Mux8.IN0
sine[7] => Mux8.IN1
sine[8] => Mux7.IN0
sine[8] => Mux7.IN1
sine[9] => Mux6.IN0
sine[9] => Mux6.IN1
sine[10] => Mux5.IN0
sine[10] => Mux5.IN1
sine[11] => Mux4.IN0
sine[11] => Mux4.IN1
sine[12] => Mux3.IN0
sine[12] => Mux3.IN1
sine[13] => Mux2.IN0
sine[13] => Mux2.IN1
sine[14] => Mux1.IN0
sine[14] => Mux1.IN1
sine[15] => Mux0.IN0
sine[15] => Mux0.IN1
saw[0] => Mux15.IN2
saw[1] => Mux14.IN2
saw[2] => Mux13.IN2
saw[3] => Mux12.IN2
saw[4] => Mux11.IN2
saw[5] => Mux10.IN2
saw[6] => Mux9.IN2
saw[7] => Mux8.IN2
saw[8] => Mux7.IN2
saw[9] => Mux6.IN2
saw[10] => Mux5.IN2
saw[11] => Mux4.IN2
saw[12] => Mux3.IN2
saw[13] => Mux2.IN2
saw[14] => Mux1.IN2
saw[15] => Mux0.IN2
square[0] => Mux15.IN3
square[1] => Mux14.IN3
square[2] => Mux13.IN3
square[3] => Mux12.IN3
square[4] => Mux11.IN3
square[5] => Mux10.IN3
square[6] => Mux9.IN3
square[7] => Mux8.IN3
square[8] => Mux7.IN3
square[9] => Mux6.IN3
square[10] => Mux5.IN3
square[11] => Mux4.IN3
square[12] => Mux3.IN3
square[13] => Mux2.IN3
square[14] => Mux1.IN3
square[15] => Mux0.IN3
wave_select[0] => Mux0.IN5
wave_select[0] => Mux1.IN5
wave_select[0] => Mux2.IN5
wave_select[0] => Mux3.IN5
wave_select[0] => Mux4.IN5
wave_select[0] => Mux5.IN5
wave_select[0] => Mux6.IN5
wave_select[0] => Mux7.IN5
wave_select[0] => Mux8.IN5
wave_select[0] => Mux9.IN5
wave_select[0] => Mux10.IN5
wave_select[0] => Mux11.IN5
wave_select[0] => Mux12.IN5
wave_select[0] => Mux13.IN5
wave_select[0] => Mux14.IN5
wave_select[0] => Mux15.IN5
wave_select[1] => Mux0.IN4
wave_select[1] => Mux1.IN4
wave_select[1] => Mux2.IN4
wave_select[1] => Mux3.IN4
wave_select[1] => Mux4.IN4
wave_select[1] => Mux5.IN4
wave_select[1] => Mux6.IN4
wave_select[1] => Mux7.IN4
wave_select[1] => Mux8.IN4
wave_select[1] => Mux9.IN4
wave_select[1] => Mux10.IN4
wave_select[1] => Mux11.IN4
wave_select[1] => Mux12.IN4
wave_select[1] => Mux13.IN4
wave_select[1] => Mux14.IN4
wave_select[1] => Mux15.IN4
wave_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
wave_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
wave_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
wave_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
wave_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
wave_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
wave_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
wave_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
wave_out[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
wave_out[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
wave_out[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
wave_out[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
wave_out[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
wave_out[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
wave_out[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
wave_out[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|datapath:d0|attack_shift_amount:aso1
clock => clock.IN3
reset => reset.IN2
attack_value[0] => attack_value[0].IN1
attack_value[1] => attack_value[1].IN1
attack_value[2] => attack_value[2].IN1
attack_value[3] => attack_value[3].IN1
shift_amount[0] <= shift_amount_reducer:sar0.port3
shift_amount[1] <= shift_amount_reducer:sar0.port3
shift_amount[2] <= shift_amount_reducer:sar0.port3
shift_amount[3] <= shift_amount_reducer:sar0.port3
done <= shift_amount_reducer:sar0.port4


|synthesizer|datapath:d0|attack_shift_amount:aso1|attack_rom:ar0
clock => count_up_to[0]~reg0.CLK
clock => count_up_to[1]~reg0.CLK
clock => count_up_to[2]~reg0.CLK
clock => count_up_to[3]~reg0.CLK
clock => count_up_to[4]~reg0.CLK
clock => count_up_to[5]~reg0.CLK
clock => count_up_to[6]~reg0.CLK
clock => count_up_to[7]~reg0.CLK
clock => count_up_to[8]~reg0.CLK
clock => count_up_to[9]~reg0.CLK
clock => count_up_to[10]~reg0.CLK
clock => count_up_to[11]~reg0.CLK
clock => count_up_to[12]~reg0.CLK
clock => count_up_to[13]~reg0.CLK
clock => count_up_to[14]~reg0.CLK
clock => count_up_to[15]~reg0.CLK
clock => count_up_to[16]~reg0.CLK
clock => count_up_to[17]~reg0.CLK
clock => count_up_to[18]~reg0.CLK
clock => count_up_to[19]~reg0.CLK
clock => count_up_to[20]~reg0.CLK
clock => count_up_to[21]~reg0.CLK
clock => count_up_to[22]~reg0.CLK
clock => count_up_to[23]~reg0.CLK
clock => count_up_to[24]~reg0.CLK
clock => count_up_to[25]~reg0.CLK
clock => count_up_to[26]~reg0.CLK
clock => count_up_to[27]~reg0.CLK
clock => count_up_to[28]~reg0.CLK
clock => count_up_to[29]~reg0.CLK
clock => count_up_to[30]~reg0.CLK
clock => count_up_to[31]~reg0.CLK
attack[0] => Decoder0.IN3
attack[1] => Decoder0.IN2
attack[2] => Decoder0.IN1
attack[3] => Decoder0.IN0
count_up_to[0] <= count_up_to[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= count_up_to[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= count_up_to[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= count_up_to[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= count_up_to[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= count_up_to[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= count_up_to[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= count_up_to[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= count_up_to[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= count_up_to[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= count_up_to[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= count_up_to[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= count_up_to[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= count_up_to[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= count_up_to[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= count_up_to[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= count_up_to[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= count_up_to[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= count_up_to[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= count_up_to[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= count_up_to[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= count_up_to[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= count_up_to[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= count_up_to[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= count_up_to[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= count_up_to[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[26] <= count_up_to[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[27] <= count_up_to[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[28] <= count_up_to[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[29] <= count_up_to[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[30] <= count_up_to[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[31] <= count_up_to[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|datapath:d0|attack_shift_amount:aso1|rate_divider:rd0
clock => out~reg0.CLK
clock => rate_divider[0].CLK
clock => rate_divider[1].CLK
clock => rate_divider[2].CLK
clock => rate_divider[3].CLK
clock => rate_divider[4].CLK
clock => rate_divider[5].CLK
clock => rate_divider[6].CLK
clock => rate_divider[7].CLK
clock => rate_divider[8].CLK
clock => rate_divider[9].CLK
clock => rate_divider[10].CLK
clock => rate_divider[11].CLK
clock => rate_divider[12].CLK
clock => rate_divider[13].CLK
clock => rate_divider[14].CLK
clock => rate_divider[15].CLK
clock => rate_divider[16].CLK
clock => rate_divider[17].CLK
clock => rate_divider[18].CLK
clock => rate_divider[19].CLK
clock => rate_divider[20].CLK
clock => rate_divider[21].CLK
clock => rate_divider[22].CLK
clock => rate_divider[23].CLK
clock => rate_divider[24].CLK
clock => rate_divider[25].CLK
clock => rate_divider[26].CLK
clock => rate_divider[27].CLK
clock => rate_divider[28].CLK
clock => rate_divider[29].CLK
clock => rate_divider[30].CLK
clock => rate_divider[31].CLK
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => out.OUTPUTSELECT
count_up_to[0] => LessThan0.IN32
count_up_to[1] => LessThan0.IN31
count_up_to[2] => LessThan0.IN30
count_up_to[3] => LessThan0.IN29
count_up_to[4] => LessThan0.IN28
count_up_to[5] => LessThan0.IN27
count_up_to[6] => LessThan0.IN26
count_up_to[7] => LessThan0.IN25
count_up_to[8] => LessThan0.IN24
count_up_to[9] => LessThan0.IN23
count_up_to[10] => LessThan0.IN22
count_up_to[11] => LessThan0.IN21
count_up_to[12] => LessThan0.IN20
count_up_to[13] => LessThan0.IN19
count_up_to[14] => LessThan0.IN18
count_up_to[15] => LessThan0.IN17
count_up_to[16] => LessThan0.IN16
count_up_to[17] => LessThan0.IN15
count_up_to[18] => LessThan0.IN14
count_up_to[19] => LessThan0.IN13
count_up_to[20] => LessThan0.IN12
count_up_to[21] => LessThan0.IN11
count_up_to[22] => LessThan0.IN10
count_up_to[23] => LessThan0.IN9
count_up_to[24] => LessThan0.IN8
count_up_to[25] => LessThan0.IN7
count_up_to[26] => LessThan0.IN6
count_up_to[27] => LessThan0.IN5
count_up_to[28] => LessThan0.IN4
count_up_to[29] => LessThan0.IN3
count_up_to[30] => LessThan0.IN2
count_up_to[31] => LessThan0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|datapath:d0|attack_shift_amount:aso1|shift_amount_reducer:sar0
clock => shift_amount[0]~reg0.CLK
clock => shift_amount[1]~reg0.CLK
clock => shift_amount[2]~reg0.CLK
clock => shift_amount[3]~reg0.CLK
clock => shift_done~reg0.CLK
reset => shift_done.OUTPUTSELECT
reset => shift_amount.OUTPUTSELECT
reset => shift_amount.OUTPUTSELECT
reset => shift_amount.OUTPUTSELECT
reset => shift_amount.OUTPUTSELECT
enable => shift_done.OUTPUTSELECT
enable => shift_amount.OUTPUTSELECT
enable => shift_amount.OUTPUTSELECT
enable => shift_amount.OUTPUTSELECT
enable => shift_amount.OUTPUTSELECT
shift_amount[0] <= shift_amount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[1] <= shift_amount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[2] <= shift_amount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[3] <= shift_amount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_done <= shift_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|datapath:d0|decay_shift_amount:dso1
clock => clock.IN3
reset => reset.IN2
preset => preset.IN1
decay_value[0] => decay_value[0].IN1
decay_value[1] => decay_value[1].IN1
decay_value[2] => decay_value[2].IN1
decay_value[3] => decay_value[3].IN1
sustain_value[0] => sustain_value[0].IN1
sustain_value[1] => sustain_value[1].IN1
sustain_value[2] => sustain_value[2].IN1
sustain_value[3] => sustain_value[3].IN1
shift_amount[0] <= shift_amount_increaser:sai0.port6
shift_amount[1] <= shift_amount_increaser:sai0.port6
shift_amount[2] <= shift_amount_increaser:sai0.port6
shift_amount[3] <= shift_amount_increaser:sai0.port6
done <= shift_amount_increaser:sai0.port7


|synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0
clock => clock.IN1
decay[0] => decay[0].IN16
decay[1] => decay[1].IN16
decay[2] => decay[2].IN16
decay[3] => decay[3].IN16
sustain[0] => Mux0.IN3
sustain[0] => Mux1.IN3
sustain[0] => Mux2.IN3
sustain[0] => Mux3.IN3
sustain[0] => Mux4.IN3
sustain[0] => Mux5.IN3
sustain[0] => Mux6.IN3
sustain[0] => Mux7.IN3
sustain[0] => Mux8.IN3
sustain[0] => Mux9.IN3
sustain[0] => Mux10.IN3
sustain[0] => Mux11.IN3
sustain[0] => Mux12.IN3
sustain[0] => Mux13.IN3
sustain[0] => Mux14.IN3
sustain[0] => Mux15.IN3
sustain[0] => Mux16.IN3
sustain[0] => Mux17.IN3
sustain[0] => Mux18.IN3
sustain[0] => Mux19.IN3
sustain[0] => Mux20.IN3
sustain[0] => Mux21.IN3
sustain[0] => Mux22.IN3
sustain[0] => Mux23.IN3
sustain[0] => Mux24.IN3
sustain[0] => Mux25.IN3
sustain[0] => Mux26.IN3
sustain[0] => Mux27.IN3
sustain[0] => Mux28.IN3
sustain[0] => Mux29.IN3
sustain[0] => Mux30.IN3
sustain[0] => Mux31.IN3
sustain[1] => Mux0.IN2
sustain[1] => Mux1.IN2
sustain[1] => Mux2.IN2
sustain[1] => Mux3.IN2
sustain[1] => Mux4.IN2
sustain[1] => Mux5.IN2
sustain[1] => Mux6.IN2
sustain[1] => Mux7.IN2
sustain[1] => Mux8.IN2
sustain[1] => Mux9.IN2
sustain[1] => Mux10.IN2
sustain[1] => Mux11.IN2
sustain[1] => Mux12.IN2
sustain[1] => Mux13.IN2
sustain[1] => Mux14.IN2
sustain[1] => Mux15.IN2
sustain[1] => Mux16.IN2
sustain[1] => Mux17.IN2
sustain[1] => Mux18.IN2
sustain[1] => Mux19.IN2
sustain[1] => Mux20.IN2
sustain[1] => Mux21.IN2
sustain[1] => Mux22.IN2
sustain[1] => Mux23.IN2
sustain[1] => Mux24.IN2
sustain[1] => Mux25.IN2
sustain[1] => Mux26.IN2
sustain[1] => Mux27.IN2
sustain[1] => Mux28.IN2
sustain[1] => Mux29.IN2
sustain[1] => Mux30.IN2
sustain[1] => Mux31.IN2
sustain[2] => Mux0.IN1
sustain[2] => Mux1.IN1
sustain[2] => Mux2.IN1
sustain[2] => Mux3.IN1
sustain[2] => Mux4.IN1
sustain[2] => Mux5.IN1
sustain[2] => Mux6.IN1
sustain[2] => Mux7.IN1
sustain[2] => Mux8.IN1
sustain[2] => Mux9.IN1
sustain[2] => Mux10.IN1
sustain[2] => Mux11.IN1
sustain[2] => Mux12.IN1
sustain[2] => Mux13.IN1
sustain[2] => Mux14.IN1
sustain[2] => Mux15.IN1
sustain[2] => Mux16.IN1
sustain[2] => Mux17.IN1
sustain[2] => Mux18.IN1
sustain[2] => Mux19.IN1
sustain[2] => Mux20.IN1
sustain[2] => Mux21.IN1
sustain[2] => Mux22.IN1
sustain[2] => Mux23.IN1
sustain[2] => Mux24.IN1
sustain[2] => Mux25.IN1
sustain[2] => Mux26.IN1
sustain[2] => Mux27.IN1
sustain[2] => Mux28.IN1
sustain[2] => Mux29.IN1
sustain[2] => Mux30.IN1
sustain[2] => Mux31.IN1
sustain[3] => Mux0.IN0
sustain[3] => Mux1.IN0
sustain[3] => Mux2.IN0
sustain[3] => Mux3.IN0
sustain[3] => Mux4.IN0
sustain[3] => Mux5.IN0
sustain[3] => Mux6.IN0
sustain[3] => Mux7.IN0
sustain[3] => Mux8.IN0
sustain[3] => Mux9.IN0
sustain[3] => Mux10.IN0
sustain[3] => Mux11.IN0
sustain[3] => Mux12.IN0
sustain[3] => Mux13.IN0
sustain[3] => Mux14.IN0
sustain[3] => Mux15.IN0
sustain[3] => Mux16.IN0
sustain[3] => Mux17.IN0
sustain[3] => Mux18.IN0
sustain[3] => Mux19.IN0
sustain[3] => Mux20.IN0
sustain[3] => Mux21.IN0
sustain[3] => Mux22.IN0
sustain[3] => Mux23.IN0
sustain[3] => Mux24.IN0
sustain[3] => Mux25.IN0
sustain[3] => Mux26.IN0
sustain[3] => Mux27.IN0
sustain[3] => Mux28.IN0
sustain[3] => Mux29.IN0
sustain[3] => Mux30.IN0
sustain[3] => Mux31.IN0
count_up_to[0] <= count_up_to[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= count_up_to[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= count_up_to[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= count_up_to[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= count_up_to[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= count_up_to[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= count_up_to[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= count_up_to[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= count_up_to[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= count_up_to[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= count_up_to[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= count_up_to[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= count_up_to[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= count_up_to[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= count_up_to[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= count_up_to[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= count_up_to[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= count_up_to[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= count_up_to[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= count_up_to[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= count_up_to[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= count_up_to[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= count_up_to[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= count_up_to[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= count_up_to[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= count_up_to[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[26] <= count_up_to[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[27] <= count_up_to[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[28] <= count_up_to[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[29] <= count_up_to[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[30] <= count_up_to[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[31] <= count_up_to[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance0_rom:dr0
decay_or_release[0] => ~NO_FANOUT~
decay_or_release[1] => ~NO_FANOUT~
decay_or_release[2] => ~NO_FANOUT~
decay_or_release[3] => ~NO_FANOUT~
count_up_to[0] <= <VCC>
count_up_to[1] <= <GND>
count_up_to[2] <= <VCC>
count_up_to[3] <= <GND>
count_up_to[4] <= <GND>
count_up_to[5] <= <GND>
count_up_to[6] <= <GND>
count_up_to[7] <= <GND>
count_up_to[8] <= <GND>
count_up_to[9] <= <GND>
count_up_to[10] <= <GND>
count_up_to[11] <= <GND>
count_up_to[12] <= <GND>
count_up_to[13] <= <GND>
count_up_to[14] <= <GND>
count_up_to[15] <= <GND>
count_up_to[16] <= <GND>
count_up_to[17] <= <GND>
count_up_to[18] <= <GND>
count_up_to[19] <= <GND>
count_up_to[20] <= <GND>
count_up_to[21] <= <GND>
count_up_to[22] <= <GND>
count_up_to[23] <= <GND>
count_up_to[24] <= <GND>
count_up_to[25] <= <GND>
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance1_rom:dr1
decay_or_release[0] => Decoder0.IN3
decay_or_release[0] => Decoder1.IN2
decay_or_release[0] => Decoder2.IN1
decay_or_release[0] => count_up_to[10].DATAIN
decay_or_release[0] => count_up_to[5].DATAIN
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder1.IN1
decay_or_release[1] => Decoder2.IN0
decay_or_release[1] => count_up_to[6].DATAIN
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN0
decay_or_release[2] => count_up_to[7].DATAIN
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => count_up_to[8].DATAIN
count_up_to[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= <GND>
count_up_to[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= <GND>
count_up_to[4] <= <GND>
count_up_to[5] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= decay_or_release[1].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= decay_or_release[2].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= decay_or_release[3].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= <GND>
count_up_to[10] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= count_up_to.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[26] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[27] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance2_rom:dr2
decay_or_release[0] => Decoder0.IN3
decay_or_release[0] => Decoder1.IN2
decay_or_release[0] => Decoder2.IN1
decay_or_release[0] => count_up_to[9].DATAIN
decay_or_release[0] => count_up_to[4].DATAIN
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder1.IN1
decay_or_release[1] => Decoder2.IN0
decay_or_release[1] => count_up_to[5].DATAIN
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN0
decay_or_release[2] => count_up_to[6].DATAIN
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => count_up_to[7].DATAIN
count_up_to[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= <GND>
count_up_to[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= <GND>
count_up_to[4] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= decay_or_release[1].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= decay_or_release[2].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= decay_or_release[3].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= <GND>
count_up_to[9] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= count_up_to.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[26] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance3_rom:dr3
decay_or_release[0] => Decoder0.IN3
decay_or_release[0] => Decoder1.IN1
decay_or_release[0] => count_up_to[10].DATAIN
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder3.IN2
decay_or_release[1] => count_up_to[11].DATAIN
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN0
decay_or_release[2] => Decoder2.IN1
decay_or_release[2] => Decoder3.IN1
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => Decoder2.IN0
decay_or_release[3] => Decoder3.IN0
count_up_to[0] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= <GND>
count_up_to[9] <= <GND>
count_up_to[10] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= decay_or_release[1].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= count_up_to.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance4_rom:dr4
decay_or_release[0] => Decoder0.IN3
decay_or_release[0] => Decoder1.IN2
decay_or_release[0] => Decoder2.IN1
decay_or_release[0] => count_up_to[8].DATAIN
decay_or_release[0] => count_up_to[3].DATAIN
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder1.IN1
decay_or_release[1] => Decoder2.IN0
decay_or_release[1] => count_up_to[4].DATAIN
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN0
decay_or_release[2] => count_up_to[5].DATAIN
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => count_up_to[6].DATAIN
count_up_to[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= <GND>
count_up_to[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= decay_or_release[1].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= decay_or_release[2].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= decay_or_release[3].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= <GND>
count_up_to[8] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= count_up_to.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance5_rom:dr5
clock => count_up_to[0]~reg0.CLK
clock => count_up_to[1]~reg0.CLK
clock => count_up_to[2]~reg0.CLK
clock => count_up_to[3]~reg0.CLK
clock => count_up_to[4]~reg0.CLK
clock => count_up_to[5]~reg0.CLK
clock => count_up_to[6]~reg0.CLK
clock => count_up_to[7]~reg0.CLK
clock => count_up_to[8]~reg0.CLK
clock => count_up_to[9]~reg0.CLK
clock => count_up_to[10]~reg0.CLK
clock => count_up_to[11]~reg0.CLK
clock => count_up_to[12]~reg0.CLK
clock => count_up_to[13]~reg0.CLK
clock => count_up_to[14]~reg0.CLK
clock => count_up_to[15]~reg0.CLK
clock => count_up_to[16]~reg0.CLK
clock => count_up_to[17]~reg0.CLK
clock => count_up_to[18]~reg0.CLK
clock => count_up_to[19]~reg0.CLK
clock => count_up_to[20]~reg0.CLK
clock => count_up_to[21]~reg0.CLK
clock => count_up_to[22]~reg0.CLK
clock => count_up_to[23]~reg0.CLK
clock => count_up_to[24]~reg0.CLK
clock => count_up_to[25]~reg0.CLK
clock => count_up_to[26]~reg0.CLK
clock => count_up_to[27]~reg0.CLK
clock => count_up_to[28]~reg0.CLK
clock => count_up_to[29]~reg0.CLK
clock => count_up_to[30]~reg0.CLK
clock => count_up_to[31]~reg0.CLK
decay_or_release[0] => Decoder1.IN3
decay_or_release[0] => Decoder2.IN2
decay_or_release[0] => Decoder3.IN1
decay_or_release[0] => count_up_to[5]~reg0.DATAIN
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder1.IN2
decay_or_release[1] => Decoder2.IN1
decay_or_release[1] => count_up_to[6]~reg0.DATAIN
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN1
decay_or_release[2] => Decoder2.IN0
decay_or_release[2] => Decoder3.IN0
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => Decoder1.IN0
count_up_to[0] <= count_up_to[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= count_up_to[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= count_up_to[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= count_up_to[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= count_up_to[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= count_up_to[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= count_up_to[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= count_up_to[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= count_up_to[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= count_up_to[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= count_up_to[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= count_up_to[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= count_up_to[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= count_up_to[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= count_up_to[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= count_up_to[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= count_up_to[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= count_up_to[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= count_up_to[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= count_up_to[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= count_up_to[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= count_up_to[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= count_up_to[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= count_up_to[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= count_up_to[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= count_up_to[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[26] <= count_up_to[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[27] <= count_up_to[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[28] <= count_up_to[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[29] <= count_up_to[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[30] <= count_up_to[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[31] <= count_up_to[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance6_rom:dr6
decay_or_release[0] => Decoder0.IN3
decay_or_release[0] => Decoder1.IN1
decay_or_release[0] => count_up_to[9].DATAIN
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder3.IN2
decay_or_release[1] => count_up_to[10].DATAIN
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN0
decay_or_release[2] => Decoder2.IN1
decay_or_release[2] => Decoder3.IN1
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => Decoder2.IN0
decay_or_release[3] => Decoder3.IN0
count_up_to[0] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= <GND>
count_up_to[8] <= <GND>
count_up_to[9] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= decay_or_release[1].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= count_up_to.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= <GND>
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance7_rom:dr7
decay_or_release[0] => Decoder1.IN3
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder1.IN2
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN1
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => Decoder1.IN0
count_up_to[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= count_up_to.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= <GND>
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance8_rom:dr8
decay_or_release[0] => Decoder0.IN3
decay_or_release[0] => Decoder1.IN2
decay_or_release[0] => Decoder2.IN1
decay_or_release[0] => count_up_to[7].DATAIN
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder1.IN1
decay_or_release[1] => Decoder2.IN0
decay_or_release[1] => count_up_to[3].DATAIN
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN0
decay_or_release[2] => count_up_to[4].DATAIN
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => count_up_to[5].DATAIN
count_up_to[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= <GND>
count_up_to[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= decay_or_release[1].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= decay_or_release[2].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= decay_or_release[3].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= <GND>
count_up_to[7] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= count_up_to.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= <GND>
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance9_rom:dr9
decay_or_release[0] => Decoder0.IN3
decay_or_release[0] => Decoder1.IN2
decay_or_release[0] => Decoder3.IN2
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder2.IN2
decay_or_release[1] => Decoder3.IN1
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN1
decay_or_release[2] => Decoder2.IN1
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => Decoder1.IN0
decay_or_release[3] => Decoder2.IN0
decay_or_release[3] => Decoder3.IN0
count_up_to[0] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= <GND>
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance10_rom:dr10
decay_or_release[0] => Decoder1.IN3
decay_or_release[0] => Decoder2.IN2
decay_or_release[0] => Decoder3.IN1
decay_or_release[0] => count_up_to[4].DATAIN
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder1.IN2
decay_or_release[1] => Decoder2.IN1
decay_or_release[1] => count_up_to[5].DATAIN
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN1
decay_or_release[2] => Decoder2.IN0
decay_or_release[2] => Decoder3.IN0
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => Decoder1.IN0
count_up_to[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= <GND>
count_up_to[2] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= <GND>
count_up_to[4] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= decay_or_release[1].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= count_up_to.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= <GND>
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance11_rom:dr11
decay_or_release[0] => Decoder0.IN3
decay_or_release[0] => Decoder1.IN2
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder2.IN2
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN1
decay_or_release[2] => Decoder2.IN1
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => Decoder1.IN0
decay_or_release[3] => Decoder2.IN0
count_up_to[0] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= <GND>
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance12_rom:dr12
decay_or_release[0] => Decoder0.IN3
decay_or_release[0] => Decoder1.IN1
decay_or_release[0] => count_up_to[8].DATAIN
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder3.IN2
decay_or_release[1] => count_up_to[9].DATAIN
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN0
decay_or_release[2] => Decoder2.IN1
decay_or_release[2] => Decoder3.IN1
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => Decoder2.IN0
decay_or_release[3] => Decoder3.IN0
count_up_to[0] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= <GND>
count_up_to[7] <= <GND>
count_up_to[8] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= decay_or_release[1].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= count_up_to.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= <GND>
count_up_to[25] <= <GND>
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance13_rom:dr13
decay_or_release[0] => Decoder0.IN3
decay_or_release[0] => Decoder1.IN2
decay_or_release[0] => Decoder2.IN1
decay_or_release[0] => count_up_to[10].DATAIN
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder1.IN1
decay_or_release[1] => Decoder2.IN0
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN0
decay_or_release[3] => Decoder0.IN0
count_up_to[0] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= <GND>
count_up_to[7] <= <GND>
count_up_to[8] <= <GND>
count_up_to[9] <= <GND>
count_up_to[10] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= count_up_to.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= <GND>
count_up_to[25] <= <GND>
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance14_rom:dr14
decay_or_release[0] => Decoder1.IN3
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder1.IN2
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN1
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => Decoder1.IN0
count_up_to[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= count_up_to.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= <GND>
count_up_to[25] <= <GND>
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|decay_shift_amount:dso1|decay_rom:dr0|distance15_rom:dr15
decay_or_release[0] => Decoder0.IN3
decay_or_release[1] => Decoder0.IN2
decay_or_release[2] => Decoder0.IN1
decay_or_release[3] => Decoder0.IN0
count_up_to[0] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= <GND>
count_up_to[25] <= <GND>
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|decay_shift_amount:dso1|rate_divider:rd0
clock => out~reg0.CLK
clock => rate_divider[0].CLK
clock => rate_divider[1].CLK
clock => rate_divider[2].CLK
clock => rate_divider[3].CLK
clock => rate_divider[4].CLK
clock => rate_divider[5].CLK
clock => rate_divider[6].CLK
clock => rate_divider[7].CLK
clock => rate_divider[8].CLK
clock => rate_divider[9].CLK
clock => rate_divider[10].CLK
clock => rate_divider[11].CLK
clock => rate_divider[12].CLK
clock => rate_divider[13].CLK
clock => rate_divider[14].CLK
clock => rate_divider[15].CLK
clock => rate_divider[16].CLK
clock => rate_divider[17].CLK
clock => rate_divider[18].CLK
clock => rate_divider[19].CLK
clock => rate_divider[20].CLK
clock => rate_divider[21].CLK
clock => rate_divider[22].CLK
clock => rate_divider[23].CLK
clock => rate_divider[24].CLK
clock => rate_divider[25].CLK
clock => rate_divider[26].CLK
clock => rate_divider[27].CLK
clock => rate_divider[28].CLK
clock => rate_divider[29].CLK
clock => rate_divider[30].CLK
clock => rate_divider[31].CLK
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => out.OUTPUTSELECT
count_up_to[0] => LessThan0.IN32
count_up_to[1] => LessThan0.IN31
count_up_to[2] => LessThan0.IN30
count_up_to[3] => LessThan0.IN29
count_up_to[4] => LessThan0.IN28
count_up_to[5] => LessThan0.IN27
count_up_to[6] => LessThan0.IN26
count_up_to[7] => LessThan0.IN25
count_up_to[8] => LessThan0.IN24
count_up_to[9] => LessThan0.IN23
count_up_to[10] => LessThan0.IN22
count_up_to[11] => LessThan0.IN21
count_up_to[12] => LessThan0.IN20
count_up_to[13] => LessThan0.IN19
count_up_to[14] => LessThan0.IN18
count_up_to[15] => LessThan0.IN17
count_up_to[16] => LessThan0.IN16
count_up_to[17] => LessThan0.IN15
count_up_to[18] => LessThan0.IN14
count_up_to[19] => LessThan0.IN13
count_up_to[20] => LessThan0.IN12
count_up_to[21] => LessThan0.IN11
count_up_to[22] => LessThan0.IN10
count_up_to[23] => LessThan0.IN9
count_up_to[24] => LessThan0.IN8
count_up_to[25] => LessThan0.IN7
count_up_to[26] => LessThan0.IN6
count_up_to[27] => LessThan0.IN5
count_up_to[28] => LessThan0.IN4
count_up_to[29] => LessThan0.IN3
count_up_to[30] => LessThan0.IN2
count_up_to[31] => LessThan0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|datapath:d0|decay_shift_amount:dso1|shift_amount_increaser:sai0
clock => shift_amount[0]~reg0.CLK
clock => shift_amount[1]~reg0.CLK
clock => shift_amount[2]~reg0.CLK
clock => shift_amount[3]~reg0.CLK
clock => shift_done~reg0.CLK
reset => shift_done.OUTPUTSELECT
reset => shift_amount.OUTPUTSELECT
reset => shift_amount.OUTPUTSELECT
reset => shift_amount.OUTPUTSELECT
reset => shift_amount.OUTPUTSELECT
preset => shift_done.OUTPUTSELECT
preset => shift_amount.OUTPUTSELECT
preset => shift_amount.OUTPUTSELECT
preset => shift_amount.OUTPUTSELECT
preset => shift_amount.OUTPUTSELECT
enable => shift_done.OUTPUTSELECT
enable => shift_amount.OUTPUTSELECT
enable => shift_amount.OUTPUTSELECT
enable => shift_amount.OUTPUTSELECT
enable => shift_amount.OUTPUTSELECT
shift_from[0] => shift_amount.DATAB
shift_from[0] => shift_amount.DATAB
shift_from[1] => shift_amount.DATAB
shift_from[1] => shift_amount.DATAB
shift_from[2] => shift_amount.DATAB
shift_from[2] => shift_amount.DATAB
shift_from[3] => shift_amount.DATAB
shift_from[3] => shift_amount.DATAB
shift_up_to[0] => Equal0.IN3
shift_up_to[1] => Equal0.IN2
shift_up_to[2] => Equal0.IN1
shift_up_to[3] => Equal0.IN0
shift_amount[0] <= shift_amount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[1] <= shift_amount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[2] <= shift_amount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[3] <= shift_amount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_done <= shift_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|datapath:d0|release_shift_amount:rso1
clock => clock.IN3
reset => reset.IN2
preset_release => preset_release.IN1
release_value[0] => release_value[0].IN1
release_value[1] => release_value[1].IN1
release_value[2] => release_value[2].IN1
release_value[3] => release_value[3].IN1
sustain_value[0] => sustain_value[0].IN1
sustain_value[1] => sustain_value[1].IN1
sustain_value[2] => sustain_value[2].IN1
sustain_value[3] => sustain_value[3].IN1
shift_amount[0] <= shift_amount_increaser:sai1.port6
shift_amount[1] <= shift_amount_increaser:sai1.port6
shift_amount[2] <= shift_amount_increaser:sai1.port6
shift_amount[3] <= shift_amount_increaser:sai1.port6
done <= shift_amount_increaser:sai1.port7


|synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0
clock => count_up_to[0]~reg0.CLK
clock => count_up_to[1]~reg0.CLK
clock => count_up_to[2]~reg0.CLK
clock => count_up_to[3]~reg0.CLK
clock => count_up_to[4]~reg0.CLK
clock => count_up_to[5]~reg0.CLK
clock => count_up_to[6]~reg0.CLK
clock => count_up_to[7]~reg0.CLK
clock => count_up_to[8]~reg0.CLK
clock => count_up_to[9]~reg0.CLK
clock => count_up_to[10]~reg0.CLK
clock => count_up_to[11]~reg0.CLK
clock => count_up_to[12]~reg0.CLK
clock => count_up_to[13]~reg0.CLK
clock => count_up_to[14]~reg0.CLK
clock => count_up_to[15]~reg0.CLK
clock => count_up_to[16]~reg0.CLK
clock => count_up_to[17]~reg0.CLK
clock => count_up_to[18]~reg0.CLK
clock => count_up_to[19]~reg0.CLK
clock => count_up_to[20]~reg0.CLK
clock => count_up_to[21]~reg0.CLK
clock => count_up_to[22]~reg0.CLK
clock => count_up_to[23]~reg0.CLK
clock => count_up_to[24]~reg0.CLK
clock => count_up_to[25]~reg0.CLK
clock => count_up_to[26]~reg0.CLK
clock => count_up_to[27]~reg0.CLK
clock => count_up_to[28]~reg0.CLK
clock => count_up_to[29]~reg0.CLK
clock => count_up_to[30]~reg0.CLK
clock => count_up_to[31]~reg0.CLK
myrelease[0] => myrelease[0].IN16
myrelease[1] => myrelease[1].IN16
myrelease[2] => myrelease[2].IN16
myrelease[3] => myrelease[3].IN16
sustain[0] => Mux0.IN3
sustain[0] => Mux1.IN3
sustain[0] => Mux2.IN3
sustain[0] => Mux3.IN3
sustain[0] => Mux4.IN3
sustain[0] => Mux5.IN3
sustain[0] => Mux6.IN3
sustain[0] => Mux7.IN3
sustain[0] => Mux8.IN3
sustain[0] => Mux9.IN3
sustain[0] => Mux10.IN3
sustain[0] => Mux11.IN3
sustain[0] => Mux12.IN3
sustain[0] => Mux13.IN3
sustain[0] => Mux14.IN3
sustain[0] => Mux15.IN3
sustain[0] => Mux16.IN3
sustain[0] => Mux17.IN3
sustain[0] => Mux18.IN3
sustain[0] => Mux19.IN3
sustain[0] => Mux20.IN3
sustain[0] => Mux21.IN3
sustain[0] => Mux22.IN3
sustain[0] => Mux23.IN3
sustain[0] => Mux24.IN3
sustain[0] => Mux25.IN3
sustain[0] => Mux26.IN3
sustain[0] => Mux27.IN3
sustain[0] => Mux28.IN3
sustain[0] => Mux29.IN3
sustain[0] => Mux30.IN3
sustain[0] => Mux31.IN3
sustain[1] => Mux0.IN2
sustain[1] => Mux1.IN2
sustain[1] => Mux2.IN2
sustain[1] => Mux3.IN2
sustain[1] => Mux4.IN2
sustain[1] => Mux5.IN2
sustain[1] => Mux6.IN2
sustain[1] => Mux7.IN2
sustain[1] => Mux8.IN2
sustain[1] => Mux9.IN2
sustain[1] => Mux10.IN2
sustain[1] => Mux11.IN2
sustain[1] => Mux12.IN2
sustain[1] => Mux13.IN2
sustain[1] => Mux14.IN2
sustain[1] => Mux15.IN2
sustain[1] => Mux16.IN2
sustain[1] => Mux17.IN2
sustain[1] => Mux18.IN2
sustain[1] => Mux19.IN2
sustain[1] => Mux20.IN2
sustain[1] => Mux21.IN2
sustain[1] => Mux22.IN2
sustain[1] => Mux23.IN2
sustain[1] => Mux24.IN2
sustain[1] => Mux25.IN2
sustain[1] => Mux26.IN2
sustain[1] => Mux27.IN2
sustain[1] => Mux28.IN2
sustain[1] => Mux29.IN2
sustain[1] => Mux30.IN2
sustain[1] => Mux31.IN2
sustain[2] => Mux0.IN1
sustain[2] => Mux1.IN1
sustain[2] => Mux2.IN1
sustain[2] => Mux3.IN1
sustain[2] => Mux4.IN1
sustain[2] => Mux5.IN1
sustain[2] => Mux6.IN1
sustain[2] => Mux7.IN1
sustain[2] => Mux8.IN1
sustain[2] => Mux9.IN1
sustain[2] => Mux10.IN1
sustain[2] => Mux11.IN1
sustain[2] => Mux12.IN1
sustain[2] => Mux13.IN1
sustain[2] => Mux14.IN1
sustain[2] => Mux15.IN1
sustain[2] => Mux16.IN1
sustain[2] => Mux17.IN1
sustain[2] => Mux18.IN1
sustain[2] => Mux19.IN1
sustain[2] => Mux20.IN1
sustain[2] => Mux21.IN1
sustain[2] => Mux22.IN1
sustain[2] => Mux23.IN1
sustain[2] => Mux24.IN1
sustain[2] => Mux25.IN1
sustain[2] => Mux26.IN1
sustain[2] => Mux27.IN1
sustain[2] => Mux28.IN1
sustain[2] => Mux29.IN1
sustain[2] => Mux30.IN1
sustain[2] => Mux31.IN1
sustain[3] => Mux0.IN0
sustain[3] => Mux1.IN0
sustain[3] => Mux2.IN0
sustain[3] => Mux3.IN0
sustain[3] => Mux4.IN0
sustain[3] => Mux5.IN0
sustain[3] => Mux6.IN0
sustain[3] => Mux7.IN0
sustain[3] => Mux8.IN0
sustain[3] => Mux9.IN0
sustain[3] => Mux10.IN0
sustain[3] => Mux11.IN0
sustain[3] => Mux12.IN0
sustain[3] => Mux13.IN0
sustain[3] => Mux14.IN0
sustain[3] => Mux15.IN0
sustain[3] => Mux16.IN0
sustain[3] => Mux17.IN0
sustain[3] => Mux18.IN0
sustain[3] => Mux19.IN0
sustain[3] => Mux20.IN0
sustain[3] => Mux21.IN0
sustain[3] => Mux22.IN0
sustain[3] => Mux23.IN0
sustain[3] => Mux24.IN0
sustain[3] => Mux25.IN0
sustain[3] => Mux26.IN0
sustain[3] => Mux27.IN0
sustain[3] => Mux28.IN0
sustain[3] => Mux29.IN0
sustain[3] => Mux30.IN0
sustain[3] => Mux31.IN0
count_up_to[0] <= count_up_to[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= count_up_to[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= count_up_to[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= count_up_to[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= count_up_to[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= count_up_to[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= count_up_to[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= count_up_to[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= count_up_to[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= count_up_to[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= count_up_to[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= count_up_to[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= count_up_to[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= count_up_to[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= count_up_to[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= count_up_to[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= count_up_to[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= count_up_to[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= count_up_to[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= count_up_to[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= count_up_to[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= count_up_to[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= count_up_to[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= count_up_to[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= count_up_to[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= count_up_to[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[26] <= count_up_to[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[27] <= count_up_to[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[28] <= count_up_to[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[29] <= count_up_to[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[30] <= count_up_to[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[31] <= count_up_to[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance0_rom:dr0
decay_or_release[0] => ~NO_FANOUT~
decay_or_release[1] => ~NO_FANOUT~
decay_or_release[2] => ~NO_FANOUT~
decay_or_release[3] => ~NO_FANOUT~
count_up_to[0] <= <VCC>
count_up_to[1] <= <GND>
count_up_to[2] <= <VCC>
count_up_to[3] <= <GND>
count_up_to[4] <= <GND>
count_up_to[5] <= <GND>
count_up_to[6] <= <GND>
count_up_to[7] <= <GND>
count_up_to[8] <= <GND>
count_up_to[9] <= <GND>
count_up_to[10] <= <GND>
count_up_to[11] <= <GND>
count_up_to[12] <= <GND>
count_up_to[13] <= <GND>
count_up_to[14] <= <GND>
count_up_to[15] <= <GND>
count_up_to[16] <= <GND>
count_up_to[17] <= <GND>
count_up_to[18] <= <GND>
count_up_to[19] <= <GND>
count_up_to[20] <= <GND>
count_up_to[21] <= <GND>
count_up_to[22] <= <GND>
count_up_to[23] <= <GND>
count_up_to[24] <= <GND>
count_up_to[25] <= <GND>
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance1_rom:dr1
decay_or_release[0] => Decoder0.IN3
decay_or_release[0] => Decoder1.IN2
decay_or_release[0] => Decoder2.IN1
decay_or_release[0] => count_up_to[10].DATAIN
decay_or_release[0] => count_up_to[5].DATAIN
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder1.IN1
decay_or_release[1] => Decoder2.IN0
decay_or_release[1] => count_up_to[6].DATAIN
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN0
decay_or_release[2] => count_up_to[7].DATAIN
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => count_up_to[8].DATAIN
count_up_to[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= <GND>
count_up_to[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= <GND>
count_up_to[4] <= <GND>
count_up_to[5] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= decay_or_release[1].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= decay_or_release[2].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= decay_or_release[3].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= <GND>
count_up_to[10] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= count_up_to.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[26] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[27] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance2_rom:dr2
decay_or_release[0] => Decoder0.IN3
decay_or_release[0] => Decoder1.IN2
decay_or_release[0] => Decoder2.IN1
decay_or_release[0] => count_up_to[9].DATAIN
decay_or_release[0] => count_up_to[4].DATAIN
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder1.IN1
decay_or_release[1] => Decoder2.IN0
decay_or_release[1] => count_up_to[5].DATAIN
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN0
decay_or_release[2] => count_up_to[6].DATAIN
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => count_up_to[7].DATAIN
count_up_to[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= <GND>
count_up_to[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= <GND>
count_up_to[4] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= decay_or_release[1].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= decay_or_release[2].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= decay_or_release[3].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= <GND>
count_up_to[9] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= count_up_to.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[26] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance3_rom:dr3
decay_or_release[0] => Decoder0.IN3
decay_or_release[0] => Decoder1.IN1
decay_or_release[0] => count_up_to[10].DATAIN
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder3.IN2
decay_or_release[1] => count_up_to[11].DATAIN
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN0
decay_or_release[2] => Decoder2.IN1
decay_or_release[2] => Decoder3.IN1
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => Decoder2.IN0
decay_or_release[3] => Decoder3.IN0
count_up_to[0] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= <GND>
count_up_to[9] <= <GND>
count_up_to[10] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= decay_or_release[1].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= count_up_to.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance4_rom:dr4
decay_or_release[0] => Decoder0.IN3
decay_or_release[0] => Decoder1.IN2
decay_or_release[0] => Decoder2.IN1
decay_or_release[0] => count_up_to[8].DATAIN
decay_or_release[0] => count_up_to[3].DATAIN
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder1.IN1
decay_or_release[1] => Decoder2.IN0
decay_or_release[1] => count_up_to[4].DATAIN
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN0
decay_or_release[2] => count_up_to[5].DATAIN
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => count_up_to[6].DATAIN
count_up_to[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= <GND>
count_up_to[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= decay_or_release[1].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= decay_or_release[2].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= decay_or_release[3].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= <GND>
count_up_to[8] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= count_up_to.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance5_rom:dr5
clock => count_up_to[0]~reg0.CLK
clock => count_up_to[1]~reg0.CLK
clock => count_up_to[2]~reg0.CLK
clock => count_up_to[3]~reg0.CLK
clock => count_up_to[4]~reg0.CLK
clock => count_up_to[5]~reg0.CLK
clock => count_up_to[6]~reg0.CLK
clock => count_up_to[7]~reg0.CLK
clock => count_up_to[8]~reg0.CLK
clock => count_up_to[9]~reg0.CLK
clock => count_up_to[10]~reg0.CLK
clock => count_up_to[11]~reg0.CLK
clock => count_up_to[12]~reg0.CLK
clock => count_up_to[13]~reg0.CLK
clock => count_up_to[14]~reg0.CLK
clock => count_up_to[15]~reg0.CLK
clock => count_up_to[16]~reg0.CLK
clock => count_up_to[17]~reg0.CLK
clock => count_up_to[18]~reg0.CLK
clock => count_up_to[19]~reg0.CLK
clock => count_up_to[20]~reg0.CLK
clock => count_up_to[21]~reg0.CLK
clock => count_up_to[22]~reg0.CLK
clock => count_up_to[23]~reg0.CLK
clock => count_up_to[24]~reg0.CLK
clock => count_up_to[25]~reg0.CLK
clock => count_up_to[26]~reg0.CLK
clock => count_up_to[27]~reg0.CLK
clock => count_up_to[28]~reg0.CLK
clock => count_up_to[29]~reg0.CLK
clock => count_up_to[30]~reg0.CLK
clock => count_up_to[31]~reg0.CLK
decay_or_release[0] => Decoder1.IN3
decay_or_release[0] => Decoder2.IN2
decay_or_release[0] => Decoder3.IN1
decay_or_release[0] => count_up_to[5]~reg0.DATAIN
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder1.IN2
decay_or_release[1] => Decoder2.IN1
decay_or_release[1] => count_up_to[6]~reg0.DATAIN
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN1
decay_or_release[2] => Decoder2.IN0
decay_or_release[2] => Decoder3.IN0
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => Decoder1.IN0
count_up_to[0] <= count_up_to[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= count_up_to[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= count_up_to[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= count_up_to[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= count_up_to[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= count_up_to[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= count_up_to[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= count_up_to[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= count_up_to[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= count_up_to[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= count_up_to[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= count_up_to[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= count_up_to[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= count_up_to[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= count_up_to[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= count_up_to[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= count_up_to[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= count_up_to[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= count_up_to[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= count_up_to[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= count_up_to[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= count_up_to[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= count_up_to[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= count_up_to[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= count_up_to[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= count_up_to[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[26] <= count_up_to[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[27] <= count_up_to[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[28] <= count_up_to[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[29] <= count_up_to[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[30] <= count_up_to[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[31] <= count_up_to[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance6_rom:dr6
decay_or_release[0] => Decoder0.IN3
decay_or_release[0] => Decoder1.IN1
decay_or_release[0] => count_up_to[9].DATAIN
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder3.IN2
decay_or_release[1] => count_up_to[10].DATAIN
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN0
decay_or_release[2] => Decoder2.IN1
decay_or_release[2] => Decoder3.IN1
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => Decoder2.IN0
decay_or_release[3] => Decoder3.IN0
count_up_to[0] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= <GND>
count_up_to[8] <= <GND>
count_up_to[9] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= decay_or_release[1].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= count_up_to.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= <GND>
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance7_rom:dr7
decay_or_release[0] => Decoder1.IN3
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder1.IN2
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN1
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => Decoder1.IN0
count_up_to[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= count_up_to.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= <GND>
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance8_rom:dr8
decay_or_release[0] => Decoder0.IN3
decay_or_release[0] => Decoder1.IN2
decay_or_release[0] => Decoder2.IN1
decay_or_release[0] => count_up_to[7].DATAIN
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder1.IN1
decay_or_release[1] => Decoder2.IN0
decay_or_release[1] => count_up_to[3].DATAIN
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN0
decay_or_release[2] => count_up_to[4].DATAIN
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => count_up_to[5].DATAIN
count_up_to[0] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= <GND>
count_up_to[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= decay_or_release[1].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= decay_or_release[2].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= decay_or_release[3].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= <GND>
count_up_to[7] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= count_up_to.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= <GND>
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance9_rom:dr9
decay_or_release[0] => Decoder0.IN3
decay_or_release[0] => Decoder1.IN2
decay_or_release[0] => Decoder3.IN2
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder2.IN2
decay_or_release[1] => Decoder3.IN1
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN1
decay_or_release[2] => Decoder2.IN1
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => Decoder1.IN0
decay_or_release[3] => Decoder2.IN0
decay_or_release[3] => Decoder3.IN0
count_up_to[0] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= <GND>
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance10_rom:dr10
decay_or_release[0] => Decoder1.IN3
decay_or_release[0] => Decoder2.IN2
decay_or_release[0] => Decoder3.IN1
decay_or_release[0] => count_up_to[4].DATAIN
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder1.IN2
decay_or_release[1] => Decoder2.IN1
decay_or_release[1] => count_up_to[5].DATAIN
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN1
decay_or_release[2] => Decoder2.IN0
decay_or_release[2] => Decoder3.IN0
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => Decoder1.IN0
count_up_to[0] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= <GND>
count_up_to[2] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= <GND>
count_up_to[4] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= decay_or_release[1].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= count_up_to.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= <GND>
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance11_rom:dr11
decay_or_release[0] => Decoder0.IN3
decay_or_release[0] => Decoder1.IN2
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder2.IN2
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN1
decay_or_release[2] => Decoder2.IN1
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => Decoder1.IN0
decay_or_release[3] => Decoder2.IN0
count_up_to[0] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[25] <= <GND>
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance12_rom:dr12
decay_or_release[0] => Decoder0.IN3
decay_or_release[0] => Decoder1.IN1
decay_or_release[0] => count_up_to[8].DATAIN
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder3.IN2
decay_or_release[1] => count_up_to[9].DATAIN
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN0
decay_or_release[2] => Decoder2.IN1
decay_or_release[2] => Decoder3.IN1
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => Decoder2.IN0
decay_or_release[3] => Decoder3.IN0
count_up_to[0] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= <GND>
count_up_to[7] <= <GND>
count_up_to[8] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= decay_or_release[1].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= count_up_to.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= <GND>
count_up_to[25] <= <GND>
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance13_rom:dr13
decay_or_release[0] => Decoder0.IN3
decay_or_release[0] => Decoder1.IN2
decay_or_release[0] => Decoder2.IN1
decay_or_release[0] => count_up_to[10].DATAIN
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder1.IN1
decay_or_release[1] => Decoder2.IN0
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN0
decay_or_release[3] => Decoder0.IN0
count_up_to[0] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= <GND>
count_up_to[7] <= <GND>
count_up_to[8] <= <GND>
count_up_to[9] <= <GND>
count_up_to[10] <= decay_or_release[0].DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= count_up_to.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= <GND>
count_up_to[25] <= <GND>
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance14_rom:dr14
decay_or_release[0] => Decoder1.IN3
decay_or_release[1] => Decoder0.IN2
decay_or_release[1] => Decoder1.IN2
decay_or_release[2] => Decoder0.IN1
decay_or_release[2] => Decoder1.IN1
decay_or_release[3] => Decoder0.IN0
decay_or_release[3] => Decoder1.IN0
count_up_to[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= count_up_to.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= <GND>
count_up_to[25] <= <GND>
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|release_shift_amount:rso1|release_rom:rr0|distance15_rom:dr15
decay_or_release[0] => Decoder0.IN3
decay_or_release[1] => Decoder0.IN2
decay_or_release[2] => Decoder0.IN1
decay_or_release[3] => Decoder0.IN0
count_up_to[0] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[1] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[2] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[3] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[4] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[5] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[6] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[7] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[8] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[9] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[10] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[11] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[12] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[13] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[14] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[15] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[16] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[17] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[18] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[19] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[20] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[21] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[22] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[23] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
count_up_to[24] <= <GND>
count_up_to[25] <= <GND>
count_up_to[26] <= <GND>
count_up_to[27] <= <GND>
count_up_to[28] <= <GND>
count_up_to[29] <= <GND>
count_up_to[30] <= <GND>
count_up_to[31] <= <GND>


|synthesizer|datapath:d0|release_shift_amount:rso1|rate_divider_frequency:rd1
clock => out~reg0.CLK
clock => rate_divider[0].CLK
clock => rate_divider[1].CLK
clock => rate_divider[2].CLK
clock => rate_divider[3].CLK
clock => rate_divider[4].CLK
clock => rate_divider[5].CLK
clock => rate_divider[6].CLK
clock => rate_divider[7].CLK
clock => rate_divider[8].CLK
clock => rate_divider[9].CLK
clock => rate_divider[10].CLK
clock => rate_divider[11].CLK
clock => rate_divider[12].CLK
clock => rate_divider[13].CLK
clock => rate_divider[14].CLK
clock => rate_divider[15].CLK
clock => rate_divider[16].CLK
clock => rate_divider[17].CLK
clock => rate_divider[18].CLK
clock => rate_divider[19].CLK
clock => rate_divider[20].CLK
clock => rate_divider[21].CLK
clock => rate_divider[22].CLK
clock => rate_divider[23].CLK
clock => rate_divider[24].CLK
clock => rate_divider[25].CLK
clock => rate_divider[26].CLK
clock => rate_divider[27].CLK
clock => rate_divider[28].CLK
clock => rate_divider[29].CLK
clock => rate_divider[30].CLK
clock => rate_divider[31].CLK
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => rate_divider.OUTPUTSELECT
reset => out.OUTPUTSELECT
count_up_to[0] => LessThan0.IN32
count_up_to[1] => LessThan0.IN31
count_up_to[2] => LessThan0.IN30
count_up_to[3] => LessThan0.IN29
count_up_to[4] => LessThan0.IN28
count_up_to[5] => LessThan0.IN27
count_up_to[6] => LessThan0.IN26
count_up_to[7] => LessThan0.IN25
count_up_to[8] => LessThan0.IN24
count_up_to[9] => LessThan0.IN23
count_up_to[10] => LessThan0.IN22
count_up_to[11] => LessThan0.IN21
count_up_to[12] => LessThan0.IN20
count_up_to[13] => LessThan0.IN19
count_up_to[14] => LessThan0.IN18
count_up_to[15] => LessThan0.IN17
count_up_to[16] => LessThan0.IN16
count_up_to[17] => LessThan0.IN15
count_up_to[18] => LessThan0.IN14
count_up_to[19] => LessThan0.IN13
count_up_to[20] => LessThan0.IN12
count_up_to[21] => LessThan0.IN11
count_up_to[22] => LessThan0.IN10
count_up_to[23] => LessThan0.IN9
count_up_to[24] => LessThan0.IN8
count_up_to[25] => LessThan0.IN7
count_up_to[26] => LessThan0.IN6
count_up_to[27] => LessThan0.IN5
count_up_to[28] => LessThan0.IN4
count_up_to[29] => LessThan0.IN3
count_up_to[30] => LessThan0.IN2
count_up_to[31] => LessThan0.IN1
out <= out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|datapath:d0|release_shift_amount:rso1|shift_amount_increaser:sai1
clock => shift_amount[0]~reg0.CLK
clock => shift_amount[1]~reg0.CLK
clock => shift_amount[2]~reg0.CLK
clock => shift_amount[3]~reg0.CLK
clock => shift_done~reg0.CLK
reset => shift_done.OUTPUTSELECT
reset => shift_amount.OUTPUTSELECT
reset => shift_amount.OUTPUTSELECT
reset => shift_amount.OUTPUTSELECT
reset => shift_amount.OUTPUTSELECT
preset => shift_done.OUTPUTSELECT
preset => shift_amount.OUTPUTSELECT
preset => shift_amount.OUTPUTSELECT
preset => shift_amount.OUTPUTSELECT
preset => shift_amount.OUTPUTSELECT
enable => shift_done.OUTPUTSELECT
enable => shift_amount.OUTPUTSELECT
enable => shift_amount.OUTPUTSELECT
enable => shift_amount.OUTPUTSELECT
enable => shift_amount.OUTPUTSELECT
shift_from[0] => shift_amount.DATAB
shift_from[0] => shift_amount.DATAB
shift_from[1] => shift_amount.DATAB
shift_from[1] => shift_amount.DATAB
shift_from[2] => shift_amount.DATAB
shift_from[2] => shift_amount.DATAB
shift_from[3] => shift_amount.DATAB
shift_from[3] => shift_amount.DATAB
shift_up_to[0] => Equal0.IN3
shift_up_to[1] => Equal0.IN2
shift_up_to[2] => Equal0.IN1
shift_up_to[3] => Equal0.IN0
shift_amount[0] <= shift_amount[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[1] <= shift_amount[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[2] <= shift_amount[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_amount[3] <= shift_amount[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shift_done <= shift_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|datapath:d0|adsr_modification:am1
amplitude[0] => ShiftRight0.IN16
amplitude[1] => ShiftRight0.IN15
amplitude[2] => ShiftRight0.IN14
amplitude[3] => ShiftRight0.IN13
amplitude[4] => ShiftRight0.IN12
amplitude[5] => ShiftRight0.IN11
amplitude[6] => ShiftRight0.IN10
amplitude[7] => ShiftRight0.IN9
amplitude[8] => ShiftRight0.IN8
amplitude[9] => ShiftRight0.IN7
amplitude[10] => ShiftRight0.IN6
amplitude[11] => ShiftRight0.IN5
amplitude[12] => ShiftRight0.IN4
amplitude[13] => ShiftRight0.IN3
amplitude[14] => ShiftRight0.IN2
amplitude[15] => ShiftRight0.IN1
shift_amount[0] => ShiftRight0.IN20
shift_amount[1] => ShiftRight0.IN19
shift_amount[2] => ShiftRight0.IN18
shift_amount[3] => ShiftRight0.IN17
modified_out[0] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
modified_out[1] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
modified_out[2] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
modified_out[3] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
modified_out[4] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
modified_out[5] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
modified_out[6] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
modified_out[7] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
modified_out[8] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
modified_out[9] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
modified_out[10] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
modified_out[11] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
modified_out[12] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
modified_out[13] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
modified_out[14] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE
modified_out[15] <= ShiftRight0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|clock_generator:my_clock_gen
CLOCK2_50 => CLOCK2_50.IN1
reset => reset.IN1
AUD_XCK <= altpll:DE_Clock_Generator_Audio.clk


|synthesizer|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
inclk[0] => altpll_1uu1:auto_generated.inclk[0]
inclk[1] => altpll_1uu1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_1uu1:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_1uu1:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|synthesizer|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated
areset => generic_pll1.I_RST
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|synthesizer|audio_and_video_config:cfg
clk => clk.IN3
reset => reset.IN3
I2C_SDAT <> Altera_UP_I2C:I2C_Controller.i2c_sdata
I2C_SCLK <= Altera_UP_I2C:I2C_Controller.i2c_sclk


|synthesizer|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
clk => middle_of_low_level~reg0.CLK
clk => middle_of_high_level~reg0.CLK
clk => falling_edge~reg0.CLK
clk => rising_edge~reg0.CLK
clk => new_clk~reg0.CLK
clk => clk_counter[1].CLK
clk => clk_counter[2].CLK
clk => clk_counter[3].CLK
clk => clk_counter[4].CLK
clk => clk_counter[5].CLK
clk => clk_counter[6].CLK
clk => clk_counter[7].CLK
clk => clk_counter[8].CLK
clk => clk_counter[9].CLK
clk => clk_counter[10].CLK
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => clk_counter.OUTPUTSELECT
reset => new_clk.OUTPUTSELECT
reset => rising_edge.OUTPUTSELECT
reset => falling_edge.OUTPUTSELECT
reset => middle_of_high_level.OUTPUTSELECT
reset => middle_of_low_level.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
enable_clk => clk_counter.OUTPUTSELECT
new_clk <= new_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
rising_edge <= rising_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_high_level <= middle_of_high_level~reg0.DB_MAX_OUTPUT_PORT_TYPE
middle_of_low_level <= middle_of_low_level~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
clk => rom_address_counter[0].CLK
clk => rom_address_counter[1].CLK
clk => rom_address_counter[2].CLK
clk => rom_address_counter[3].CLK
clk => rom_address_counter[4].CLK
clk => rom_address_counter[5].CLK
clk => auto_init_error~reg0.CLK
clk => send_stop_bit~reg0.CLK
clk => send_start_bit~reg0.CLK
clk => transfer_data~reg0.CLK
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => s_i2c_auto_init~1.DATAIN
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => s_i2c_auto_init.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => transfer_data.OUTPUTSELECT
reset => send_start_bit.OUTPUTSELECT
reset => send_stop_bit.OUTPUTSELECT
reset => auto_init_error.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
reset => rom_address_counter.OUTPUTSELECT
clear_error => auto_init_error.OUTPUTSELECT
ack => always6.IN0
transfer_complete => transfer_data.OUTPUTSELECT
transfer_complete => send_start_bit.OUTPUTSELECT
transfer_complete => send_stop_bit.OUTPUTSELECT
transfer_complete => change_state.IN1
transfer_complete => Selector3.IN3
transfer_complete => Selector5.IN3
transfer_complete => Selector4.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_data <= transfer_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_start_bit <= send_start_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
send_stop_bit <= send_stop_bit~reg0.DB_MAX_OUTPUT_PORT_TYPE
auto_init_complete <= auto_init_complete.DB_MAX_OUTPUT_PORT_TYPE
auto_init_error <= auto_init_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
clk => current_byte[0].CLK
clk => current_byte[1].CLK
clk => current_byte[2].CLK
clk => current_byte[3].CLK
clk => current_byte[4].CLK
clk => current_byte[5].CLK
clk => current_byte[6].CLK
clk => current_byte[7].CLK
clk => current_bit[0].CLK
clk => current_bit[1].CLK
clk => current_bit[2].CLK
clk => data_from_i2c[0]~reg0.CLK
clk => data_from_i2c[1]~reg0.CLK
clk => data_from_i2c[2]~reg0.CLK
clk => data_from_i2c[3]~reg0.CLK
clk => data_from_i2c[4]~reg0.CLK
clk => data_from_i2c[5]~reg0.CLK
clk => data_from_i2c[6]~reg0.CLK
clk => data_from_i2c[7]~reg0.CLK
clk => ack~reg0.CLK
clk => i2c_scen~reg0.CLK
clk => s_i2c_transceiver~1.DATAIN
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => s_i2c_transceiver.OUTPUTSELECT
reset => i2c_scen.OUTPUTSELECT
reset => ack.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => data_from_i2c.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_bit.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
reset => current_byte.OUTPUTSELECT
clear_ack => ack.OUTPUTSELECT
clk_400KHz => i2c_sclk.DATAIN
clk_400KHz => always1.IN0
start_and_stop_en => always3.IN0
start_and_stop_en => always4.IN0
start_and_stop_en => Selector2.IN4
start_and_stop_en => Selector6.IN3
start_and_stop_en => Selector5.IN2
start_and_stop_en => Selector1.IN2
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => ns_i2c_transceiver.OUTPUTSELECT
change_output_bit_en => always1.IN1
change_output_bit_en => always2.IN0
change_output_bit_en => always5.IN0
change_output_bit_en => Selector6.IN4
change_output_bit_en => Selector4.IN2
change_output_bit_en => Selector2.IN2
send_start_bit => always1.IN1
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.OUTPUTSELECT
send_start_bit => ns_i2c_transceiver.DATAA
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.OUTPUTSELECT
send_stop_bit => ns_i2c_transceiver.DATAA
data_in[0] => current_byte.DATAB
data_in[1] => current_byte.DATAB
data_in[2] => current_byte.DATAB
data_in[3] => current_byte.DATAB
data_in[4] => current_byte.DATAB
data_in[5] => current_byte.DATAB
data_in[6] => current_byte.DATAB
data_in[7] => current_byte.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => Selector6.IN5
transfer_data => ns_i2c_transceiver.DATAB
transfer_data => ns_i2c_transceiver.DATAA
transfer_data => Selector0.IN2
read_byte => i2c_sdata.IN0
read_byte => i2c_sdata.IN0
num_bits_to_transfer[0] => current_bit.DATAB
num_bits_to_transfer[1] => current_bit.DATAB
num_bits_to_transfer[2] => current_bit.DATAB
i2c_sdata <> i2c_sdata
i2c_sclk <= clk_400KHz.DB_MAX_OUTPUT_PORT_TYPE
i2c_scen <= i2c_scen~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable_clk <= enable_clk.DB_MAX_OUTPUT_PORT_TYPE
ack <= ack~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[0] <= data_from_i2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[1] <= data_from_i2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[2] <= data_from_i2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[3] <= data_from_i2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[4] <= data_from_i2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[5] <= data_from_i2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[6] <= data_from_i2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_from_i2c[7] <= data_from_i2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
transfer_complete <= transfer_complete.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|audio_codec:codec
clk => clk.IN5
reset => reset.IN5
read => comb.IN1
read => comb.IN1
write => comb.IN1
write => comb.IN1
writedata_left[0] => writedata_left[0].IN1
writedata_left[1] => writedata_left[1].IN1
writedata_left[2] => writedata_left[2].IN1
writedata_left[3] => writedata_left[3].IN1
writedata_left[4] => writedata_left[4].IN1
writedata_left[5] => writedata_left[5].IN1
writedata_left[6] => writedata_left[6].IN1
writedata_left[7] => writedata_left[7].IN1
writedata_left[8] => writedata_left[8].IN1
writedata_left[9] => writedata_left[9].IN1
writedata_left[10] => writedata_left[10].IN1
writedata_left[11] => writedata_left[11].IN1
writedata_left[12] => writedata_left[12].IN1
writedata_left[13] => writedata_left[13].IN1
writedata_left[14] => writedata_left[14].IN1
writedata_left[15] => writedata_left[15].IN1
writedata_left[16] => writedata_left[16].IN1
writedata_left[17] => writedata_left[17].IN1
writedata_left[18] => writedata_left[18].IN1
writedata_left[19] => writedata_left[19].IN1
writedata_left[20] => writedata_left[20].IN1
writedata_left[21] => writedata_left[21].IN1
writedata_left[22] => writedata_left[22].IN1
writedata_left[23] => writedata_left[23].IN1
writedata_right[0] => writedata_right[0].IN1
writedata_right[1] => writedata_right[1].IN1
writedata_right[2] => writedata_right[2].IN1
writedata_right[3] => writedata_right[3].IN1
writedata_right[4] => writedata_right[4].IN1
writedata_right[5] => writedata_right[5].IN1
writedata_right[6] => writedata_right[6].IN1
writedata_right[7] => writedata_right[7].IN1
writedata_right[8] => writedata_right[8].IN1
writedata_right[9] => writedata_right[9].IN1
writedata_right[10] => writedata_right[10].IN1
writedata_right[11] => writedata_right[11].IN1
writedata_right[12] => writedata_right[12].IN1
writedata_right[13] => writedata_right[13].IN1
writedata_right[14] => writedata_right[14].IN1
writedata_right[15] => writedata_right[15].IN1
writedata_right[16] => writedata_right[16].IN1
writedata_right[17] => writedata_right[17].IN1
writedata_right[18] => writedata_right[18].IN1
writedata_right[19] => writedata_right[19].IN1
writedata_right[20] => writedata_right[20].IN1
writedata_right[21] => writedata_right[21].IN1
writedata_right[22] => writedata_right[22].IN1
writedata_right[23] => writedata_right[23].IN1
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_BCLK => AUD_BCLK.IN1
AUD_ADCLRCK => AUD_ADCLRCK.IN1
AUD_DACLRCK => AUD_DACLRCK.IN1
read_ready <= read_ready.DB_MAX_OUTPUT_PORT_TYPE
write_ready <= write_ready.DB_MAX_OUTPUT_PORT_TYPE
readdata_left[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_left[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.left_channel_data
readdata_right[0] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[1] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[2] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[3] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[4] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[5] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[6] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[7] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[8] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[9] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[10] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[11] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[12] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[13] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[14] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[15] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[16] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[17] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[18] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[19] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[20] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[21] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[22] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
readdata_right[23] <= Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer.right_channel_data
AUD_DACDAT <= Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer.serial_audio_out_data


|synthesizer|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges
clk => last_test_clk.CLK
clk => cur_test_clk.CLK
reset => ~NO_FANOUT~
test_clk => cur_test_clk.DATAIN
rising_edge <= rising_edge.DB_MAX_OUTPUT_PORT_TYPE
falling_edge <= falling_edge.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
clk => clk.IN3
reset => reset.IN3
bit_clk_rising_edge => bit_clk_rising_edge.IN1
bit_clk_falling_edge => bit_clk_falling_edge.IN1
left_right_clk_rising_edge => left_right_clk_rising_edge.IN1
left_right_clk_falling_edge => left_right_clk_falling_edge.IN1
done_channel_sync => comb.IN1
done_channel_sync => comb.IN1
serial_audio_in_data => data_in_shift_reg.DATAB
read_left_audio_data_en => comb.IN1
read_right_audio_data_en => comb.IN1
left_audio_fifo_read_space[0] <= left_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[1] <= left_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[2] <= left_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[3] <= left_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[4] <= left_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[5] <= left_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[6] <= left_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_audio_fifo_read_space[7] <= left_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[0] <= right_audio_fifo_read_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[1] <= right_audio_fifo_read_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[2] <= right_audio_fifo_read_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[3] <= right_audio_fifo_read_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[4] <= right_audio_fifo_read_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[5] <= right_audio_fifo_read_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[6] <= right_audio_fifo_read_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_audio_fifo_read_space[7] <= right_audio_fifo_read_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
left_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO.read_data
right_channel_data[1] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[2] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[3] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[4] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[5] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[6] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[7] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[8] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[9] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[10] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[11] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[12] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[13] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[14] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[15] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[16] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[17] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[18] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[19] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[20] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[21] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[22] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[23] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data
right_channel_data[24] <= Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO.read_data


|synthesizer|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
clk => counting~reg0.CLK
clk => bit_counter[0].CLK
clk => bit_counter[1].CLK
clk => bit_counter[2].CLK
clk => bit_counter[3].CLK
clk => bit_counter[4].CLK
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => bit_counter.OUTPUTSELECT
reset => counting.OUTPUTSELECT
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => always0.IN1
bit_clk_falling_edge => always1.IN1
left_right_clk_rising_edge => reset_bit_counter.IN0
left_right_clk_falling_edge => reset_bit_counter.IN1
counting <= counting~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|synthesizer|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|synthesizer|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|synthesizer|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|synthesizer|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|synthesizer|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|synthesizer|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|synthesizer|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|synthesizer|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|synthesizer|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|synthesizer|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|synthesizer|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|synthesizer|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|synthesizer|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|synthesizer|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|synthesizer|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|synthesizer|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|synthesizer|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|synthesizer|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|synthesizer|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
clk => clk.IN2
reset => reset.IN2
bit_clk_rising_edge => ~NO_FANOUT~
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
bit_clk_falling_edge => data_out_shift_reg.OUTPUTSELECT
left_right_clk_rising_edge => always4.IN0
left_right_clk_rising_edge => read_left_channel.IN1
left_right_clk_falling_edge => always4.IN1
left_right_clk_falling_edge => read_right_channel.IN1
left_channel_data[1] => left_channel_data[1].IN1
left_channel_data[2] => left_channel_data[2].IN1
left_channel_data[3] => left_channel_data[3].IN1
left_channel_data[4] => left_channel_data[4].IN1
left_channel_data[5] => left_channel_data[5].IN1
left_channel_data[6] => left_channel_data[6].IN1
left_channel_data[7] => left_channel_data[7].IN1
left_channel_data[8] => left_channel_data[8].IN1
left_channel_data[9] => left_channel_data[9].IN1
left_channel_data[10] => left_channel_data[10].IN1
left_channel_data[11] => left_channel_data[11].IN1
left_channel_data[12] => left_channel_data[12].IN1
left_channel_data[13] => left_channel_data[13].IN1
left_channel_data[14] => left_channel_data[14].IN1
left_channel_data[15] => left_channel_data[15].IN1
left_channel_data[16] => left_channel_data[16].IN1
left_channel_data[17] => left_channel_data[17].IN1
left_channel_data[18] => left_channel_data[18].IN1
left_channel_data[19] => left_channel_data[19].IN1
left_channel_data[20] => left_channel_data[20].IN1
left_channel_data[21] => left_channel_data[21].IN1
left_channel_data[22] => left_channel_data[22].IN1
left_channel_data[23] => left_channel_data[23].IN1
left_channel_data[24] => left_channel_data[24].IN1
left_channel_data_en => comb.IN1
right_channel_data[1] => right_channel_data[1].IN1
right_channel_data[2] => right_channel_data[2].IN1
right_channel_data[3] => right_channel_data[3].IN1
right_channel_data[4] => right_channel_data[4].IN1
right_channel_data[5] => right_channel_data[5].IN1
right_channel_data[6] => right_channel_data[6].IN1
right_channel_data[7] => right_channel_data[7].IN1
right_channel_data[8] => right_channel_data[8].IN1
right_channel_data[9] => right_channel_data[9].IN1
right_channel_data[10] => right_channel_data[10].IN1
right_channel_data[11] => right_channel_data[11].IN1
right_channel_data[12] => right_channel_data[12].IN1
right_channel_data[13] => right_channel_data[13].IN1
right_channel_data[14] => right_channel_data[14].IN1
right_channel_data[15] => right_channel_data[15].IN1
right_channel_data[16] => right_channel_data[16].IN1
right_channel_data[17] => right_channel_data[17].IN1
right_channel_data[18] => right_channel_data[18].IN1
right_channel_data[19] => right_channel_data[19].IN1
right_channel_data[20] => right_channel_data[20].IN1
right_channel_data[21] => right_channel_data[21].IN1
right_channel_data[22] => right_channel_data[22].IN1
right_channel_data[23] => right_channel_data[23].IN1
right_channel_data[24] => right_channel_data[24].IN1
right_channel_data_en => comb.IN1
left_channel_fifo_write_space[0] <= left_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[1] <= left_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[2] <= left_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[3] <= left_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[4] <= left_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[5] <= left_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[6] <= left_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
left_channel_fifo_write_space[7] <= left_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[0] <= right_channel_fifo_write_space[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[1] <= right_channel_fifo_write_space[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[2] <= right_channel_fifo_write_space[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[3] <= right_channel_fifo_write_space[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[4] <= right_channel_fifo_write_space[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[5] <= right_channel_fifo_write_space[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[6] <= right_channel_fifo_write_space[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
right_channel_fifo_write_space[7] <= right_channel_fifo_write_space[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
serial_audio_out_data <= serial_audio_out_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
clk => clk.IN1
reset => reset.IN1
write_en => write_en.IN1
write_data[1] => write_data[1].IN1
write_data[2] => write_data[2].IN1
write_data[3] => write_data[3].IN1
write_data[4] => write_data[4].IN1
write_data[5] => write_data[5].IN1
write_data[6] => write_data[6].IN1
write_data[7] => write_data[7].IN1
write_data[8] => write_data[8].IN1
write_data[9] => write_data[9].IN1
write_data[10] => write_data[10].IN1
write_data[11] => write_data[11].IN1
write_data[12] => write_data[12].IN1
write_data[13] => write_data[13].IN1
write_data[14] => write_data[14].IN1
write_data[15] => write_data[15].IN1
write_data[16] => write_data[16].IN1
write_data[17] => write_data[17].IN1
write_data[18] => write_data[18].IN1
write_data[19] => write_data[19].IN1
write_data[20] => write_data[20].IN1
write_data[21] => write_data[21].IN1
write_data[22] => write_data[22].IN1
write_data[23] => write_data[23].IN1
write_data[24] => write_data[24].IN1
read_en => read_en.IN1
fifo_is_empty <= scfifo:Sync_FIFO.empty
fifo_is_full <= scfifo:Sync_FIFO.full
words_used[1] <= scfifo:Sync_FIFO.usedw
words_used[2] <= scfifo:Sync_FIFO.usedw
words_used[3] <= scfifo:Sync_FIFO.usedw
words_used[4] <= scfifo:Sync_FIFO.usedw
words_used[5] <= scfifo:Sync_FIFO.usedw
words_used[6] <= scfifo:Sync_FIFO.usedw
words_used[7] <= scfifo:Sync_FIFO.usedw
read_data[1] <= scfifo:Sync_FIFO.q
read_data[2] <= scfifo:Sync_FIFO.q
read_data[3] <= scfifo:Sync_FIFO.q
read_data[4] <= scfifo:Sync_FIFO.q
read_data[5] <= scfifo:Sync_FIFO.q
read_data[6] <= scfifo:Sync_FIFO.q
read_data[7] <= scfifo:Sync_FIFO.q
read_data[8] <= scfifo:Sync_FIFO.q
read_data[9] <= scfifo:Sync_FIFO.q
read_data[10] <= scfifo:Sync_FIFO.q
read_data[11] <= scfifo:Sync_FIFO.q
read_data[12] <= scfifo:Sync_FIFO.q
read_data[13] <= scfifo:Sync_FIFO.q
read_data[14] <= scfifo:Sync_FIFO.q
read_data[15] <= scfifo:Sync_FIFO.q
read_data[16] <= scfifo:Sync_FIFO.q
read_data[17] <= scfifo:Sync_FIFO.q
read_data[18] <= scfifo:Sync_FIFO.q
read_data[19] <= scfifo:Sync_FIFO.q
read_data[20] <= scfifo:Sync_FIFO.q
read_data[21] <= scfifo:Sync_FIFO.q
read_data[22] <= scfifo:Sync_FIFO.q
read_data[23] <= scfifo:Sync_FIFO.q
read_data[24] <= scfifo:Sync_FIFO.q


|synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
data[0] => scfifo_8ba1:auto_generated.data[0]
data[1] => scfifo_8ba1:auto_generated.data[1]
data[2] => scfifo_8ba1:auto_generated.data[2]
data[3] => scfifo_8ba1:auto_generated.data[3]
data[4] => scfifo_8ba1:auto_generated.data[4]
data[5] => scfifo_8ba1:auto_generated.data[5]
data[6] => scfifo_8ba1:auto_generated.data[6]
data[7] => scfifo_8ba1:auto_generated.data[7]
data[8] => scfifo_8ba1:auto_generated.data[8]
data[9] => scfifo_8ba1:auto_generated.data[9]
data[10] => scfifo_8ba1:auto_generated.data[10]
data[11] => scfifo_8ba1:auto_generated.data[11]
data[12] => scfifo_8ba1:auto_generated.data[12]
data[13] => scfifo_8ba1:auto_generated.data[13]
data[14] => scfifo_8ba1:auto_generated.data[14]
data[15] => scfifo_8ba1:auto_generated.data[15]
data[16] => scfifo_8ba1:auto_generated.data[16]
data[17] => scfifo_8ba1:auto_generated.data[17]
data[18] => scfifo_8ba1:auto_generated.data[18]
data[19] => scfifo_8ba1:auto_generated.data[19]
data[20] => scfifo_8ba1:auto_generated.data[20]
data[21] => scfifo_8ba1:auto_generated.data[21]
data[22] => scfifo_8ba1:auto_generated.data[22]
data[23] => scfifo_8ba1:auto_generated.data[23]
q[0] <= scfifo_8ba1:auto_generated.q[0]
q[1] <= scfifo_8ba1:auto_generated.q[1]
q[2] <= scfifo_8ba1:auto_generated.q[2]
q[3] <= scfifo_8ba1:auto_generated.q[3]
q[4] <= scfifo_8ba1:auto_generated.q[4]
q[5] <= scfifo_8ba1:auto_generated.q[5]
q[6] <= scfifo_8ba1:auto_generated.q[6]
q[7] <= scfifo_8ba1:auto_generated.q[7]
q[8] <= scfifo_8ba1:auto_generated.q[8]
q[9] <= scfifo_8ba1:auto_generated.q[9]
q[10] <= scfifo_8ba1:auto_generated.q[10]
q[11] <= scfifo_8ba1:auto_generated.q[11]
q[12] <= scfifo_8ba1:auto_generated.q[12]
q[13] <= scfifo_8ba1:auto_generated.q[13]
q[14] <= scfifo_8ba1:auto_generated.q[14]
q[15] <= scfifo_8ba1:auto_generated.q[15]
q[16] <= scfifo_8ba1:auto_generated.q[16]
q[17] <= scfifo_8ba1:auto_generated.q[17]
q[18] <= scfifo_8ba1:auto_generated.q[18]
q[19] <= scfifo_8ba1:auto_generated.q[19]
q[20] <= scfifo_8ba1:auto_generated.q[20]
q[21] <= scfifo_8ba1:auto_generated.q[21]
q[22] <= scfifo_8ba1:auto_generated.q[22]
q[23] <= scfifo_8ba1:auto_generated.q[23]
wrreq => scfifo_8ba1:auto_generated.wrreq
rdreq => scfifo_8ba1:auto_generated.rdreq
clock => scfifo_8ba1:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_8ba1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8ba1:auto_generated.empty
full <= scfifo_8ba1:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= scfifo_8ba1:auto_generated.usedw[0]
usedw[1] <= scfifo_8ba1:auto_generated.usedw[1]
usedw[2] <= scfifo_8ba1:auto_generated.usedw[2]
usedw[3] <= scfifo_8ba1:auto_generated.usedw[3]
usedw[4] <= scfifo_8ba1:auto_generated.usedw[4]
usedw[5] <= scfifo_8ba1:auto_generated.usedw[5]
usedw[6] <= scfifo_8ba1:auto_generated.usedw[6]


|synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated
clock => a_dpfifo_r2a1:dpfifo.clock
data[0] => a_dpfifo_r2a1:dpfifo.data[0]
data[1] => a_dpfifo_r2a1:dpfifo.data[1]
data[2] => a_dpfifo_r2a1:dpfifo.data[2]
data[3] => a_dpfifo_r2a1:dpfifo.data[3]
data[4] => a_dpfifo_r2a1:dpfifo.data[4]
data[5] => a_dpfifo_r2a1:dpfifo.data[5]
data[6] => a_dpfifo_r2a1:dpfifo.data[6]
data[7] => a_dpfifo_r2a1:dpfifo.data[7]
data[8] => a_dpfifo_r2a1:dpfifo.data[8]
data[9] => a_dpfifo_r2a1:dpfifo.data[9]
data[10] => a_dpfifo_r2a1:dpfifo.data[10]
data[11] => a_dpfifo_r2a1:dpfifo.data[11]
data[12] => a_dpfifo_r2a1:dpfifo.data[12]
data[13] => a_dpfifo_r2a1:dpfifo.data[13]
data[14] => a_dpfifo_r2a1:dpfifo.data[14]
data[15] => a_dpfifo_r2a1:dpfifo.data[15]
data[16] => a_dpfifo_r2a1:dpfifo.data[16]
data[17] => a_dpfifo_r2a1:dpfifo.data[17]
data[18] => a_dpfifo_r2a1:dpfifo.data[18]
data[19] => a_dpfifo_r2a1:dpfifo.data[19]
data[20] => a_dpfifo_r2a1:dpfifo.data[20]
data[21] => a_dpfifo_r2a1:dpfifo.data[21]
data[22] => a_dpfifo_r2a1:dpfifo.data[22]
data[23] => a_dpfifo_r2a1:dpfifo.data[23]
empty <= a_dpfifo_r2a1:dpfifo.empty
full <= a_dpfifo_r2a1:dpfifo.full
q[0] <= a_dpfifo_r2a1:dpfifo.q[0]
q[1] <= a_dpfifo_r2a1:dpfifo.q[1]
q[2] <= a_dpfifo_r2a1:dpfifo.q[2]
q[3] <= a_dpfifo_r2a1:dpfifo.q[3]
q[4] <= a_dpfifo_r2a1:dpfifo.q[4]
q[5] <= a_dpfifo_r2a1:dpfifo.q[5]
q[6] <= a_dpfifo_r2a1:dpfifo.q[6]
q[7] <= a_dpfifo_r2a1:dpfifo.q[7]
q[8] <= a_dpfifo_r2a1:dpfifo.q[8]
q[9] <= a_dpfifo_r2a1:dpfifo.q[9]
q[10] <= a_dpfifo_r2a1:dpfifo.q[10]
q[11] <= a_dpfifo_r2a1:dpfifo.q[11]
q[12] <= a_dpfifo_r2a1:dpfifo.q[12]
q[13] <= a_dpfifo_r2a1:dpfifo.q[13]
q[14] <= a_dpfifo_r2a1:dpfifo.q[14]
q[15] <= a_dpfifo_r2a1:dpfifo.q[15]
q[16] <= a_dpfifo_r2a1:dpfifo.q[16]
q[17] <= a_dpfifo_r2a1:dpfifo.q[17]
q[18] <= a_dpfifo_r2a1:dpfifo.q[18]
q[19] <= a_dpfifo_r2a1:dpfifo.q[19]
q[20] <= a_dpfifo_r2a1:dpfifo.q[20]
q[21] <= a_dpfifo_r2a1:dpfifo.q[21]
q[22] <= a_dpfifo_r2a1:dpfifo.q[22]
q[23] <= a_dpfifo_r2a1:dpfifo.q[23]
rdreq => a_dpfifo_r2a1:dpfifo.rreq
sclr => a_dpfifo_r2a1:dpfifo.sclr
usedw[0] <= a_dpfifo_r2a1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_r2a1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_r2a1:dpfifo.usedw[2]
usedw[3] <= a_dpfifo_r2a1:dpfifo.usedw[3]
usedw[4] <= a_dpfifo_r2a1:dpfifo.usedw[4]
usedw[5] <= a_dpfifo_r2a1:dpfifo.usedw[5]
usedw[6] <= a_dpfifo_r2a1:dpfifo.usedw[6]
wrreq => a_dpfifo_r2a1:dpfifo.wreq


|synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo
clock => altsyncram_p3i1:FIFOram.clock0
clock => cntr_h2b:rd_ptr_msb.clock
clock => cntr_u27:usedw_counter.clock
clock => cntr_i2b:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[6].CLK
clock => low_addressa[5].CLK
clock => low_addressa[4].CLK
clock => low_addressa[3].CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => usedw_is_2_dff.CLK
clock => wrreq_delaya[1].CLK
clock => wrreq_delaya[0].CLK
data[0] => altsyncram_p3i1:FIFOram.data_a[0]
data[1] => altsyncram_p3i1:FIFOram.data_a[1]
data[2] => altsyncram_p3i1:FIFOram.data_a[2]
data[3] => altsyncram_p3i1:FIFOram.data_a[3]
data[4] => altsyncram_p3i1:FIFOram.data_a[4]
data[5] => altsyncram_p3i1:FIFOram.data_a[5]
data[6] => altsyncram_p3i1:FIFOram.data_a[6]
data[7] => altsyncram_p3i1:FIFOram.data_a[7]
data[8] => altsyncram_p3i1:FIFOram.data_a[8]
data[9] => altsyncram_p3i1:FIFOram.data_a[9]
data[10] => altsyncram_p3i1:FIFOram.data_a[10]
data[11] => altsyncram_p3i1:FIFOram.data_a[11]
data[12] => altsyncram_p3i1:FIFOram.data_a[12]
data[13] => altsyncram_p3i1:FIFOram.data_a[13]
data[14] => altsyncram_p3i1:FIFOram.data_a[14]
data[15] => altsyncram_p3i1:FIFOram.data_a[15]
data[16] => altsyncram_p3i1:FIFOram.data_a[16]
data[17] => altsyncram_p3i1:FIFOram.data_a[17]
data[18] => altsyncram_p3i1:FIFOram.data_a[18]
data[19] => altsyncram_p3i1:FIFOram.data_a[19]
data[20] => altsyncram_p3i1:FIFOram.data_a[20]
data[21] => altsyncram_p3i1:FIFOram.data_a[21]
data[22] => altsyncram_p3i1:FIFOram.data_a[22]
data[23] => altsyncram_p3i1:FIFOram.data_a[23]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
full <= full_dff.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_p3i1:FIFOram.q_b[0]
q[1] <= altsyncram_p3i1:FIFOram.q_b[1]
q[2] <= altsyncram_p3i1:FIFOram.q_b[2]
q[3] <= altsyncram_p3i1:FIFOram.q_b[3]
q[4] <= altsyncram_p3i1:FIFOram.q_b[4]
q[5] <= altsyncram_p3i1:FIFOram.q_b[5]
q[6] <= altsyncram_p3i1:FIFOram.q_b[6]
q[7] <= altsyncram_p3i1:FIFOram.q_b[7]
q[8] <= altsyncram_p3i1:FIFOram.q_b[8]
q[9] <= altsyncram_p3i1:FIFOram.q_b[9]
q[10] <= altsyncram_p3i1:FIFOram.q_b[10]
q[11] <= altsyncram_p3i1:FIFOram.q_b[11]
q[12] <= altsyncram_p3i1:FIFOram.q_b[12]
q[13] <= altsyncram_p3i1:FIFOram.q_b[13]
q[14] <= altsyncram_p3i1:FIFOram.q_b[14]
q[15] <= altsyncram_p3i1:FIFOram.q_b[15]
q[16] <= altsyncram_p3i1:FIFOram.q_b[16]
q[17] <= altsyncram_p3i1:FIFOram.q_b[17]
q[18] <= altsyncram_p3i1:FIFOram.q_b[18]
q[19] <= altsyncram_p3i1:FIFOram.q_b[19]
q[20] <= altsyncram_p3i1:FIFOram.q_b[20]
q[21] <= altsyncram_p3i1:FIFOram.q_b[21]
q[22] <= altsyncram_p3i1:FIFOram.q_b[22]
q[23] <= altsyncram_p3i1:FIFOram.q_b[23]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[6].IN0
rreq => ram_read_address[5].IN0
rreq => ram_read_address[4].IN0
rreq => ram_read_address[3].IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_h2b:rd_ptr_msb.sclr
sclr => cntr_u27:usedw_counter.sclr
sclr => cntr_i2b:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
sclr => usedw_will_be_2.IN0
usedw[0] <= cntr_u27:usedw_counter.q[0]
usedw[1] <= cntr_u27:usedw_counter.q[1]
usedw[2] <= cntr_u27:usedw_counter.q[2]
usedw[3] <= cntr_u27:usedw_counter.q[3]
usedw[4] <= cntr_u27:usedw_counter.q[4]
usedw[5] <= cntr_u27:usedw_counter.q[5]
usedw[6] <= cntr_u27:usedw_counter.q[6]
wreq => altsyncram_p3i1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delaya[1].IN1
wreq => _.IN0
wreq => cntr_u27:usedw_counter.updown
wreq => cntr_i2b:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => _.IN0
wreq => wait_state.IN1


|synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a10.CLK1
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a11.CLK1
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a12.CLK1
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a13.CLK1
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a14.CLK1
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a15.CLK1
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a16.CLK1
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a17.CLK1
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a18.CLK1
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a19.CLK1
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a20.CLK1
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a21.CLK1
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a22.CLK1
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a23.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0


|synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|synthesizer|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


