Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec 26 11:48:35 2023
| Host         : DESKTOP-KQ35SGU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    116         
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (116)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (252)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (116)
--------------------------
 There are 79 register/latch pins with no clock driven by root clock pin: graphics/clk_div_25mhz/clk_div_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: init/clk_2hz_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: move/clk_10hz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (252)
--------------------------------------------------
 There are 252 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.443        0.000                      0                  652        0.141        0.000                      0                  652        4.600        0.000                       0                   423  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.443        0.000                      0                  652        0.141        0.000                      0                  652        4.600        0.000                       0                   423  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[152]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.402ns (12.499%)  route 2.814ns (87.501%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns = ( 14.136 - 10.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.450     4.465    fsm/clk
    SLICE_X14Y85         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.236     4.701 f  fsm/state_reg[1]/Q
                         net (fo=15, routed)          0.483     5.184    fsm/state[1]
    SLICE_X14Y84         LUT2 (Prop_lut2_I1_O)        0.123     5.307 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         1.498     6.805    init/map_reg[265]
    SLICE_X10Y68         LUT2 (Prop_lut2_I1_O)        0.043     6.848 r  init/map[265]_i_1/O
                         net (fo=8, routed)           0.833     7.682    create_map/map_reg[265]_0
    SLICE_X5Y73          FDRE                                         r  create_map/map_reg[152]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.361    14.136    create_map/clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  create_map/map_reg[152]/C
                         clock pessimism              0.328    14.464    
                         clock uncertainty           -0.035    14.429    
    SLICE_X5Y73          FDRE (Setup_fdre_C_R)       -0.304    14.125    create_map/map_reg[152]
  -------------------------------------------------------------------
                         required time                         14.125    
                         arrival time                          -7.682    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.711ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[325]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.402ns (13.877%)  route 2.495ns (86.123%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 14.084 - 10.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.450     4.465    fsm/clk
    SLICE_X14Y85         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.236     4.701 f  fsm/state_reg[1]/Q
                         net (fo=15, routed)          0.483     5.184    fsm/state[1]
    SLICE_X14Y84         LUT2 (Prop_lut2_I1_O)        0.123     5.307 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         0.402     5.709    fsm/state_reg[0]_2
    SLICE_X11Y81         LUT2 (Prop_lut2_I0_O)        0.043     5.752 r  fsm/map[339]_i_1/O
                         net (fo=38, routed)          1.610     7.362    create_map/map_reg[169]_0
    SLICE_X19Y72         FDRE                                         r  create_map/map_reg[325]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.309    14.084    create_map/clk_IBUF_BUFG
    SLICE_X19Y72         FDRE                                         r  create_map/map_reg[325]/C
                         clock pessimism              0.328    14.412    
                         clock uncertainty           -0.035    14.377    
    SLICE_X19Y72         FDRE (Setup_fdre_C_R)       -0.304    14.073    create_map/map_reg[325]
  -------------------------------------------------------------------
                         required time                         14.073    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                  6.711    

Slack (MET) :             6.734ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[339]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.897ns  (logic 0.402ns (13.877%)  route 2.495ns (86.123%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 14.084 - 10.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.450     4.465    fsm/clk
    SLICE_X14Y85         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.236     4.701 f  fsm/state_reg[1]/Q
                         net (fo=15, routed)          0.483     5.184    fsm/state[1]
    SLICE_X14Y84         LUT2 (Prop_lut2_I1_O)        0.123     5.307 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         0.402     5.709    fsm/state_reg[0]_2
    SLICE_X11Y81         LUT2 (Prop_lut2_I0_O)        0.043     5.752 r  fsm/map[339]_i_1/O
                         net (fo=38, routed)          1.610     7.362    create_map/map_reg[169]_0
    SLICE_X18Y72         FDRE                                         r  create_map/map_reg[339]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.309    14.084    create_map/clk_IBUF_BUFG
    SLICE_X18Y72         FDRE                                         r  create_map/map_reg[339]/C
                         clock pessimism              0.328    14.412    
                         clock uncertainty           -0.035    14.377    
    SLICE_X18Y72         FDRE (Setup_fdre_C_R)       -0.281    14.096    create_map/map_reg[339]
  -------------------------------------------------------------------
                         required time                         14.096    
                         arrival time                          -7.362    
  -------------------------------------------------------------------
                         slack                                  6.734    

Slack (MET) :             6.779ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[265]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.402ns (14.207%)  route 2.428ns (85.793%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns = ( 14.085 - 10.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.450     4.465    fsm/clk
    SLICE_X14Y85         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.236     4.701 f  fsm/state_reg[1]/Q
                         net (fo=15, routed)          0.483     5.184    fsm/state[1]
    SLICE_X14Y84         LUT2 (Prop_lut2_I1_O)        0.123     5.307 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         1.498     6.805    init/map_reg[265]
    SLICE_X10Y68         LUT2 (Prop_lut2_I1_O)        0.043     6.848 r  init/map[265]_i_1/O
                         net (fo=8, routed)           0.447     7.295    create_map/map_reg[265]_0
    SLICE_X11Y72         FDRE                                         r  create_map/map_reg[265]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.310    14.085    create_map/clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  create_map/map_reg[265]/C
                         clock pessimism              0.328    14.413    
                         clock uncertainty           -0.035    14.378    
    SLICE_X11Y72         FDRE (Setup_fdre_C_R)       -0.304    14.074    create_map/map_reg[265]
  -------------------------------------------------------------------
                         required time                         14.074    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  6.779    

Slack (MET) :             6.783ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[319]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 0.402ns (14.210%)  route 2.427ns (85.790%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 14.088 - 10.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.450     4.465    fsm/clk
    SLICE_X14Y85         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.236     4.701 f  fsm/state_reg[1]/Q
                         net (fo=15, routed)          0.483     5.184    fsm/state[1]
    SLICE_X14Y84         LUT2 (Prop_lut2_I1_O)        0.123     5.307 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         0.402     5.709    fsm/state_reg[0]_2
    SLICE_X11Y81         LUT2 (Prop_lut2_I0_O)        0.043     5.752 r  fsm/map[339]_i_1/O
                         net (fo=38, routed)          1.542     7.294    create_map/map_reg[169]_0
    SLICE_X19Y68         FDRE                                         r  create_map/map_reg[319]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.313    14.088    create_map/clk_IBUF_BUFG
    SLICE_X19Y68         FDRE                                         r  create_map/map_reg[319]/C
                         clock pessimism              0.328    14.416    
                         clock uncertainty           -0.035    14.381    
    SLICE_X19Y68         FDRE (Setup_fdre_C_R)       -0.304    14.077    create_map/map_reg[319]
  -------------------------------------------------------------------
                         required time                         14.077    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  6.783    

Slack (MET) :             6.794ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[122]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.836ns  (logic 0.402ns (14.173%)  route 2.434ns (85.827%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 14.084 - 10.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.450     4.465    fsm/clk
    SLICE_X14Y85         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.236     4.701 f  fsm/state_reg[1]/Q
                         net (fo=15, routed)          0.483     5.184    fsm/state[1]
    SLICE_X14Y84         LUT2 (Prop_lut2_I1_O)        0.123     5.307 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         1.498     6.805    init/map_reg[265]
    SLICE_X10Y68         LUT2 (Prop_lut2_I1_O)        0.043     6.848 r  init/map[265]_i_1/O
                         net (fo=8, routed)           0.453     7.302    create_map/map_reg[265]_0
    SLICE_X8Y73          FDRE                                         r  create_map/map_reg[122]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.309    14.084    create_map/clk_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  create_map/map_reg[122]/C
                         clock pessimism              0.328    14.412    
                         clock uncertainty           -0.035    14.377    
    SLICE_X8Y73          FDRE (Setup_fdre_C_R)       -0.281    14.096    create_map/map_reg[122]
  -------------------------------------------------------------------
                         required time                         14.096    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                  6.794    

Slack (MET) :             6.802ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[228]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.402ns (14.207%)  route 2.428ns (85.793%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns = ( 14.085 - 10.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.450     4.465    fsm/clk
    SLICE_X14Y85         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.236     4.701 f  fsm/state_reg[1]/Q
                         net (fo=15, routed)          0.483     5.184    fsm/state[1]
    SLICE_X14Y84         LUT2 (Prop_lut2_I1_O)        0.123     5.307 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         1.498     6.805    init/map_reg[265]
    SLICE_X10Y68         LUT2 (Prop_lut2_I1_O)        0.043     6.848 r  init/map[265]_i_1/O
                         net (fo=8, routed)           0.447     7.295    create_map/map_reg[265]_0
    SLICE_X10Y72         FDRE                                         r  create_map/map_reg[228]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.310    14.085    create_map/clk_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  create_map/map_reg[228]/C
                         clock pessimism              0.328    14.413    
                         clock uncertainty           -0.035    14.378    
    SLICE_X10Y72         FDRE (Setup_fdre_C_R)       -0.281    14.097    create_map/map_reg[228]
  -------------------------------------------------------------------
                         required time                         14.097    
                         arrival time                          -7.295    
  -------------------------------------------------------------------
                         slack                                  6.802    

Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[79]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.975ns  (logic 0.359ns (12.069%)  route 2.616ns (87.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns = ( 14.142 - 10.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.450     4.465    fsm/clk
    SLICE_X14Y85         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.236     4.701 f  fsm/state_reg[1]/Q
                         net (fo=15, routed)          0.483     5.184    fsm/state[1]
    SLICE_X14Y84         LUT2 (Prop_lut2_I1_O)        0.123     5.307 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         2.133     7.440    create_map/map_reg[273]_0
    SLICE_X6Y82          FDSE                                         r  create_map/map_reg[79]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.367    14.142    create_map/clk_IBUF_BUFG
    SLICE_X6Y82          FDSE                                         r  create_map/map_reg[79]/C
                         clock pessimism              0.328    14.470    
                         clock uncertainty           -0.035    14.435    
    SLICE_X6Y82          FDSE (Setup_fdse_C_CE)      -0.178    14.257    create_map/map_reg[79]
  -------------------------------------------------------------------
                         required time                         14.257    
                         arrival time                          -7.440    
  -------------------------------------------------------------------
                         slack                                  6.817    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[236]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.402ns (14.276%)  route 2.414ns (85.724%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 14.089 - 10.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.450     4.465    fsm/clk
    SLICE_X14Y85         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.236     4.701 f  fsm/state_reg[1]/Q
                         net (fo=15, routed)          0.483     5.184    fsm/state[1]
    SLICE_X14Y84         LUT2 (Prop_lut2_I1_O)        0.123     5.307 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         1.498     6.805    init/map_reg[265]
    SLICE_X10Y68         LUT2 (Prop_lut2_I1_O)        0.043     6.848 r  init/map[265]_i_1/O
                         net (fo=8, routed)           0.433     7.281    create_map/map_reg[265]_0
    SLICE_X12Y69         FDRE                                         r  create_map/map_reg[236]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.314    14.089    create_map/clk_IBUF_BUFG
    SLICE_X12Y69         FDRE                                         r  create_map/map_reg[236]/C
                         clock pessimism              0.328    14.417    
                         clock uncertainty           -0.035    14.382    
    SLICE_X12Y69         FDRE (Setup_fdre_C_R)       -0.281    14.101    create_map/map_reg[236]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  6.820    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 fsm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            create_map/map_reg[247]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.816ns  (logic 0.402ns (14.276%)  route 2.414ns (85.724%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.089ns = ( 14.089 - 10.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.450     4.465    fsm/clk
    SLICE_X14Y85         FDCE                                         r  fsm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y85         FDCE (Prop_fdce_C_Q)         0.236     4.701 f  fsm/state_reg[1]/Q
                         net (fo=15, routed)          0.483     5.184    fsm/state[1]
    SLICE_X14Y84         LUT2 (Prop_lut2_I1_O)        0.123     5.307 r  fsm/map[273]_i_1/O
                         net (fo=228, routed)         1.498     6.805    init/map_reg[265]
    SLICE_X10Y68         LUT2 (Prop_lut2_I1_O)        0.043     6.848 r  init/map[265]_i_1/O
                         net (fo=8, routed)           0.433     7.281    create_map/map_reg[265]_0
    SLICE_X12Y69         FDRE                                         r  create_map/map_reg[247]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         1.314    14.089    create_map/clk_IBUF_BUFG
    SLICE_X12Y69         FDRE                                         r  create_map/map_reg[247]/C
                         clock pessimism              0.328    14.417    
                         clock uncertainty           -0.035    14.382    
    SLICE_X12Y69         FDRE (Setup_fdre_C_R)       -0.281    14.101    create_map/map_reg[247]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  6.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ps2/ps2_clk_falg1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/ps2_clk_falg2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.701%)  route 0.110ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.633     1.879    ps2/clk
    SLICE_X17Y94         FDCE                                         r  ps2/ps2_clk_falg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y94         FDCE (Prop_fdce_C_Q)         0.100     1.979 r  ps2/ps2_clk_falg1_reg/Q
                         net (fo=3, routed)           0.110     2.088    ps2/ps2_clk_falg1
    SLICE_X14Y94         FDCE                                         r  ps2/ps2_clk_falg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.853     2.338    ps2/clk
    SLICE_X14Y94         FDCE                                         r  ps2/ps2_clk_falg2_reg/C
                         clock pessimism             -0.427     1.911    
    SLICE_X14Y94         FDCE (Hold_fdce_C_D)         0.037     1.948    ps2/ps2_clk_falg2_reg
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ps2/temp_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.938%)  route 0.101ns (46.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.634     1.880    ps2/clk
    SLICE_X10Y93         FDCE                                         r  ps2/temp_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y93         FDCE (Prop_fdce_C_Q)         0.118     1.998 r  ps2/temp_data_reg[2]/Q
                         net (fo=2, routed)           0.101     2.099    ps2/temp_data[2]
    SLICE_X10Y92         FDCE                                         r  ps2/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.853     2.338    ps2/clk
    SLICE_X10Y92         FDCE                                         r  ps2/data_reg[2]/C
                         clock pessimism             -0.445     1.893    
    SLICE_X10Y92         FDCE (Hold_fdce_C_D)         0.059     1.952    ps2/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 display_level_num/m7/M2/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_level_num/m7/M2/shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.130ns (55.224%)  route 0.105ns (44.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.655     1.901    display_level_num/m7/M2/clk
    SLICE_X0Y71          FDCE                                         r  display_level_num/m7/M2/shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.100     2.001 r  display_level_num/m7/M2/shift_count_reg[0]/Q
                         net (fo=7, routed)           0.105     2.106    display_level_num/m7/M2/shift_count_reg_n_0_[0]
    SLICE_X1Y71          LUT5 (Prop_lut5_I2_O)        0.030     2.136 r  display_level_num/m7/M2/shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.136    display_level_num/m7/M2/shift_count[3]
    SLICE_X1Y71          FDCE                                         r  display_level_num/m7/M2/shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.873     2.358    display_level_num/m7/M2/clk
    SLICE_X1Y71          FDCE                                         r  display_level_num/m7/M2/shift_count_reg[3]/C
                         clock pessimism             -0.446     1.912    
    SLICE_X1Y71          FDCE (Hold_fdce_C_D)         0.075     1.987    display_level_num/m7/M2/shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 display_level_num/m7/M2/buffer_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_level_num/m7/M2/buffer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.609%)  route 0.077ns (34.391%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.660     1.906    display_level_num/m7/M2/clk
    SLICE_X6Y63          FDRE                                         r  display_level_num/m7/M2/buffer_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.118     2.024 r  display_level_num/m7/M2/buffer_reg[32]/Q
                         net (fo=1, routed)           0.077     2.100    display_level_num/m7/M2/in10[31]
    SLICE_X7Y63          LUT3 (Prop_lut3_I1_O)        0.028     2.128 r  display_level_num/m7/M2/buffer[31]_i_1/O
                         net (fo=1, routed)           0.000     2.128    display_level_num/m7/M2/buffer[31]
    SLICE_X7Y63          FDRE                                         r  display_level_num/m7/M2/buffer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.879     2.364    display_level_num/m7/M2/clk
    SLICE_X7Y63          FDRE                                         r  display_level_num/m7/M2/buffer_reg[31]/C
                         clock pessimism             -0.447     1.917    
    SLICE_X7Y63          FDRE (Hold_fdre_C_D)         0.061     1.978    display_level_num/m7/M2/buffer_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ps2/data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/down_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.146ns (63.442%)  route 0.084ns (36.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.633     1.879    ps2/clk
    SLICE_X10Y92         FDCE                                         r  ps2/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDCE (Prop_fdce_C_Q)         0.118     1.997 r  ps2/data_reg[0]/Q
                         net (fo=5, routed)           0.084     2.081    ps2/data_reg_n_0_[0]
    SLICE_X11Y92         LUT6 (Prop_lut6_I3_O)        0.028     2.109 r  ps2/down_i_1/O
                         net (fo=1, routed)           0.000     2.109    ps2/down_i_1_n_0
    SLICE_X11Y92         FDRE                                         r  ps2/down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.853     2.338    ps2/clk
    SLICE_X11Y92         FDRE                                         r  ps2/down_reg/C
                         clock pessimism             -0.448     1.890    
    SLICE_X11Y92         FDRE (Hold_fdre_C_D)         0.060     1.950    ps2/down_reg
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 display_level_num/m7/M2/shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_level_num/m7/M2/shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.840%)  route 0.105ns (45.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.901ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.655     1.901    display_level_num/m7/M2/clk
    SLICE_X0Y71          FDCE                                         r  display_level_num/m7/M2/shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.100     2.001 r  display_level_num/m7/M2/shift_count_reg[0]/Q
                         net (fo=7, routed)           0.105     2.106    display_level_num/m7/M2/shift_count_reg_n_0_[0]
    SLICE_X1Y71          LUT4 (Prop_lut4_I1_O)        0.028     2.134 r  display_level_num/m7/M2/shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.134    display_level_num/m7/M2/shift_count[2]
    SLICE_X1Y71          FDCE                                         r  display_level_num/m7/M2/shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.873     2.358    display_level_num/m7/M2/clk
    SLICE_X1Y71          FDCE                                         r  display_level_num/m7/M2/shift_count_reg[2]/C
                         clock pessimism             -0.446     1.912    
    SLICE_X1Y71          FDCE (Hold_fdce_C_D)         0.060     1.972    display_level_num/m7/M2/shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ps2/data_expand_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.057%)  route 0.104ns (46.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.879ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.633     1.879    ps2/clk
    SLICE_X12Y94         FDCE                                         r  ps2/data_expand_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         FDCE (Prop_fdce_C_Q)         0.118     1.997 r  ps2/data_expand_reg/Q
                         net (fo=2, routed)           0.104     2.101    ps2/data_expand_reg_n_0
    SLICE_X12Y93         FDCE                                         r  ps2/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.853     2.338    ps2/clk
    SLICE_X12Y93         FDCE                                         r  ps2/data_reg[9]/C
                         clock pessimism             -0.445     1.893    
    SLICE_X12Y93         FDCE (Hold_fdce_C_D)         0.040     1.933    ps2/data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 display_level_num/m7/M2/buffer_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_level_num/m7/M2/buffer_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.726%)  route 0.129ns (50.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.656     1.902    display_level_num/m7/M2/clk
    SLICE_X3Y70          FDRE                                         r  display_level_num/m7/M2/buffer_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.100     2.002 r  display_level_num/m7/M2/buffer_reg[58]/Q
                         net (fo=1, routed)           0.129     2.131    display_level_num/m7/M2/in10[57]
    SLICE_X4Y70          LUT4 (Prop_lut4_I1_O)        0.028     2.159 r  display_level_num/m7/M2/buffer[57]_i_1/O
                         net (fo=1, routed)           0.000     2.159    display_level_num/m7/M2/buffer[57]
    SLICE_X4Y70          FDRE                                         r  display_level_num/m7/M2/buffer_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.873     2.358    display_level_num/m7/M2/clk
    SLICE_X4Y70          FDRE                                         r  display_level_num/m7/M2/buffer_reg[57]/C
                         clock pessimism             -0.427     1.931    
    SLICE_X4Y70          FDRE (Hold_fdre_C_D)         0.060     1.991    display_level_num/m7/M2/buffer_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ps2/temp_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.602%)  route 0.159ns (61.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.634     1.880    ps2/clk
    SLICE_X9Y93          FDCE                                         r  ps2/temp_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.100     1.980 r  ps2/temp_data_reg[1]/Q
                         net (fo=2, routed)           0.159     2.139    ps2/temp_data[1]
    SLICE_X10Y92         FDCE                                         r  ps2/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.853     2.338    ps2/clk
    SLICE_X10Y92         FDCE                                         r  ps2/data_reg[1]/C
                         clock pessimism             -0.427     1.911    
    SLICE_X10Y92         FDCE (Hold_fdce_C_D)         0.059     1.970    ps2/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 display_level_num/m7/M2/buffer_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_level_num/m7/M2/buffer_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.146ns (53.034%)  route 0.129ns (46.966%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.629     1.875    display_level_num/m7/M2/clk
    SLICE_X8Y66          FDRE                                         r  display_level_num/m7/M2/buffer_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.118     1.993 r  display_level_num/m7/M2/buffer_reg[44]/Q
                         net (fo=1, routed)           0.129     2.122    display_level_num/m7/M2/in10[43]
    SLICE_X8Y64          LUT4 (Prop_lut4_I1_O)        0.028     2.150 r  display_level_num/m7/M2/buffer[43]_i_1/O
                         net (fo=1, routed)           0.000     2.150    display_level_num/m7/M2/buffer[43]
    SLICE_X8Y64          FDRE                                         r  display_level_num/m7/M2/buffer_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=422, routed)         0.849     2.334    display_level_num/m7/M2/clk
    SLICE_X8Y64          FDRE                                         r  display_level_num/m7/M2/buffer_reg[43]/C
                         clock pessimism             -0.445     1.889    
    SLICE_X8Y64          FDRE (Hold_fdre_C_D)         0.087     1.976    display_level_num/m7/M2/buffer_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X1Y78    create_map/map_reg[110]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X4Y76    create_map/map_reg[118]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X9Y74    create_map/map_reg[195]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X9Y71    create_map/map_reg[219]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X12Y74   create_map/map_reg[226]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X11Y68   create_map/map_reg[229]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X12Y69   create_map/map_reg[236]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X10Y68   create_map/map_reg[239]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X14Y68   create_map/map_reg[243]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X1Y78    create_map/map_reg[110]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X1Y78    create_map/map_reg[110]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y76    create_map/map_reg[118]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X4Y76    create_map/map_reg[118]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X9Y74    create_map/map_reg[195]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X9Y74    create_map/map_reg[195]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X9Y71    create_map/map_reg[219]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X9Y71    create_map/map_reg[219]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X12Y74   create_map/map_reg[226]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X12Y74   create_map/map_reg[226]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X1Y78    create_map/map_reg[100]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X1Y78    create_map/map_reg[100]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X1Y82    create_map/map_reg[101]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X1Y82    create_map/map_reg[101]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X1Y80    create_map/map_reg[102]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X1Y80    create_map/map_reg[102]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X2Y82    create_map/map_reg[103]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X2Y82    create_map/map_reg[103]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X1Y80    create_map/map_reg[104]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         5.000       4.650      SLICE_X1Y80    create_map/map_reg[104]/C



