<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 13 has been inferred" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57:5" LoopName="L4" ParentFunc="pool5(float*, float*)" Length="13" Direction="read" AccessID="scevgepseq" OrigID="for.inc.load.18" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:63:25" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71:5" LoopName="L6" ParentFunc="pool5(float*, float*)" Length="2" Direction="read" AccessID="scevgep141seq" OrigID="islist L15.load.8 L15.load.11" OrigAccess-DebugLoc="isList AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126:39 AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126:39" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2 has been inferred" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71:5" LoopName="L6" ParentFunc="pool5(float*, float*)" Length="2" Direction="read" AccessID="scevgep142seq" OrigID="islist L15.load.18 L15.load.21" OrigAccess-DebugLoc="isList AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126:39 AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126:39" OrigDirection="islist read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71:5" LoopName="L6" ParentFunc="pool5(float*, float*)" Length="3" Direction="read" AccessID="scevgep143seq" OrigID="islist for.inc42.load.5 for.inc42.load.6 for.inc42.load.7" OrigAccess-DebugLoc="isList AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:91:38 AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:91:38 AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:91:38" OrigDirection="islist read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71:5" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71:5" LoopName="L6" ParentFunc="pool5(float*, float*)" Length="3" Direction="read" AccessID="scevgep144seq" OrigID="islist for.inc42.load.13 for.inc42.load.14 for.inc42.load.15" OrigAccess-DebugLoc="isList AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:91:38 AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:91:38 AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:91:38" OrigDirection="islist read read read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 9216 has been inferred" BundleName="gmem" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51:19" LoopName="VITIS_LOOP_51_1" ParentFunc="pool5(float*, float*)" Length="9216" Direction="write" AccessID="out_img145seq" OrigID="for.body232.store.78" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:160:53" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51:19" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51:19" LoopName="VITIS_LOOP_51_1" ParentFunc="pool5(float*, float*)" OrigID="scevgepseq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57:5" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="out_img" LoopLoc="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:71:5" LoopName="L6" ParentFunc="pool5(float*, float*)" OrigID="out_img145seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51:19" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:91:38" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="inp_img" ParentFunc="pool5(float*, float*)" OrigID="scevgep143seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:91:38" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:91:38" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="inp_img" ParentFunc="pool5(float*, float*)" OrigID="scevgep144seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:91:38" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126:39" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="inp_img" ParentFunc="pool5(float*, float*)" OrigID="scevgep141seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126:39" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126:39" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="inp_img" ParentFunc="pool5(float*, float*)" OrigID="scevgep142seq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126:39" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57:5" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="gmem" VarName="inp_img" LoopLoc="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57:5" LoopName="L4" ParentFunc="pool5(float*, float*)" OrigID="scevgepseq" OrigAccess-DebugLoc="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57:5" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 9216 and bit width 32 in loop 'VITIS_LOOP_51_1' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:51:19" LoopName="VITIS_LOOP_51_1" Length="9216" Width="32" Direction="write"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57:5" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 13 and bit width 32 in loop 'L4' has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" LoopLoc="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:57:5" LoopName="L4" Length="13" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:91:38" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 3 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="3" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="AlexNet-FPGA-implementation/Pool5/src/pool5.cpp:126:39" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem" Length="2" Width="32" Direction="read"/>
</VitisHLS:BurstInfo>

