// Seed: 696009180
module module_0 (
    output id_0,
    input logic id_1
);
  logic id_2;
  always @(posedge 1 or 1'b0) begin
    id_0 = id_1;
  end
  logic id_3;
endmodule
