// Seed: 333589640
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input wire id_2,
    input uwire id_3,
    output wor id_4,
    input tri1 id_5,
    input wand id_6,
    input tri0 id_7,
    input tri0 id_8,
    input wand id_9,
    input tri id_10,
    input supply0 id_11,
    output tri1 id_12,
    input wor id_13,
    input tri id_14,
    output uwire id_15,
    input tri0 id_16,
    input tri id_17,
    input wor id_18,
    input supply1 id_19,
    output uwire id_20,
    output tri1 id_21,
    input wire id_22,
    input supply1 id_23,
    output wor id_24
);
  wire id_26;
  id_27(
      .id_0(1), .id_1({1'b0, id_17}), .id_2(1'h0), .id_3(1'b0 == 1), .id_4(1), .id_5(1), .id_6(id_6)
  );
  wire id_28, id_29, id_30, id_31;
  wor id_32 = 1 & id_3;
endmodule
module module_1 (
    output supply1 id_0
    , id_12,
    output tri1 id_1,
    output uwire id_2,
    input tri1 id_3,
    input supply1 id_4,
    output tri1 id_5,
    input wor id_6,
    input tri1 id_7,
    output tri id_8,
    output supply0 id_9,
    output tri0 id_10
);
  assign id_5 = id_7 ? 1'd0 - id_6 : id_4;
  module_0(
      id_4,
      id_4,
      id_4,
      id_6,
      id_1,
      id_7,
      id_4,
      id_7,
      id_6,
      id_7,
      id_3,
      id_6,
      id_5,
      id_7,
      id_3,
      id_0,
      id_6,
      id_6,
      id_7,
      id_3,
      id_2,
      id_0,
      id_4,
      id_6,
      id_8
  );
endmodule
