<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ALU_4bit_STRCTL.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU_4bit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU_4bit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU_4bit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU_4bit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_4bit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_4bit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU_4bit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU_4bit.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_4bit_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_4bit_TB_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_4bit_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_4bit_envsettings.html"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALU_4bit_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_4bit_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_4bit_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_4bit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="BUS_MUX_4X1.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BUS_MUX_4X1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1625403847" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1625403847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1629220625" xil_pn:in_ck="2840554725006480180" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1629220625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_4bit.vhd"/>
      <outfile xil_pn:name="ALU_4bit_TB.vhd"/>
      <outfile xil_pn:name="Adder_4bit.vhd"/>
      <outfile xil_pn:name="Arithmetic_Right_Shift_4bit.vhd"/>
      <outfile xil_pn:name="Arithmetic_Unit.vhd"/>
      <outfile xil_pn:name="BUS_MUX_4X1.vhd"/>
      <outfile xil_pn:name="Full_Adder.vhd"/>
      <outfile xil_pn:name="Logic_Unit_01.vhd"/>
      <outfile xil_pn:name="Logic_Unit_02.vhd"/>
      <outfile xil_pn:name="Logical_Left_Shift_4bit.vhd"/>
      <outfile xil_pn:name="Logical_Right_Shift_4bit.vhd"/>
      <outfile xil_pn:name="MUX_4X1_DF.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1625404421" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4930453639735766015" xil_pn:start_ts="1625404421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625404421" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6055831488544322497" xil_pn:start_ts="1625404421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1629220628" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3884789779895061491" xil_pn:start_ts="1629220628">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1629220628" xil_pn:in_ck="2840554725006480180" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1629220628">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_4bit.vhd"/>
      <outfile xil_pn:name="ALU_4bit_TB.vhd"/>
      <outfile xil_pn:name="Adder_4bit.vhd"/>
      <outfile xil_pn:name="Arithmetic_Right_Shift_4bit.vhd"/>
      <outfile xil_pn:name="Arithmetic_Unit.vhd"/>
      <outfile xil_pn:name="BUS_MUX_4X1.vhd"/>
      <outfile xil_pn:name="Full_Adder.vhd"/>
      <outfile xil_pn:name="Logic_Unit_01.vhd"/>
      <outfile xil_pn:name="Logic_Unit_02.vhd"/>
      <outfile xil_pn:name="Logical_Left_Shift_4bit.vhd"/>
      <outfile xil_pn:name="Logical_Right_Shift_4bit.vhd"/>
      <outfile xil_pn:name="MUX_4X1_DF.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1629220634" xil_pn:in_ck="2840554725006480180" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8616104114044011424" xil_pn:start_ts="1629220628">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_4bit_TB_beh.prj"/>
      <outfile xil_pn:name="ALU_4bit_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1629220634" xil_pn:in_ck="-5845433646459974728" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3175075659608334408" xil_pn:start_ts="1629220634">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU_4bit_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1625403747" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1625403747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630008896" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2791721011831800363" xil_pn:start_ts="1630008896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630008896" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3884789779895061491" xil_pn:start_ts="1630008896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625403747" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1625403747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630008896" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8552616654122916627" xil_pn:start_ts="1630008896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1625403747" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280845075520" xil_pn:start_ts="1625403747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630008896" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4611843505621605015" xil_pn:start_ts="1630008896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630008909" xil_pn:in_ck="-4289225825674200965" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="285077724057143050" xil_pn:start_ts="1630008896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="ALU_4bit.lso"/>
      <outfile xil_pn:name="ALU_4bit.ngc"/>
      <outfile xil_pn:name="ALU_4bit.ngr"/>
      <outfile xil_pn:name="ALU_4bit.prj"/>
      <outfile xil_pn:name="ALU_4bit.stx"/>
      <outfile xil_pn:name="ALU_4bit.syr"/>
      <outfile xil_pn:name="ALU_4bit.xst"/>
      <outfile xil_pn:name="ALU_4bit_TB_beh.prj"/>
      <outfile xil_pn:name="ALU_4bit_TB_stx_beh.prj"/>
      <outfile xil_pn:name="ALU_4bit_vhdl.prj"/>
      <outfile xil_pn:name="ALU_4bit_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
