# mips-pipeline
Verilog code to implement a basic MIPS-style Pipelined processor
