// Seed: 1707287152
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wor   id_4 = 1 && (1);
  uwire id_5 = id_4;
  wire  id_6;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output tri id_2,
    input supply1 id_3
    , id_8,
    output supply0 id_4,
    output supply1 id_5,
    output tri id_6
);
  initial assume (id_0);
  assign id_5 = 1;
  id_9(
      .id_0(1), .id_1((id_5)), .id_2(id_3 !== id_5)
  ); module_0(
      id_8, id_8
  );
endmodule
