<HTML>
<HEAD><TITLE>I/O Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Top"></A><B><U><big>I/O Timing Report</big></U></B>
Loading design for application iotiming from file cz_nic_router_cpld_cz_nic_router_cpld.ncd.
Design name: turriscpld
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO1200C
Package:     FTBGA256
Performance: 4
Package Status:                     Final          Version 1.19
Performance Hardware Data Status: Version 1.84
Loading design for application iotiming from file cz_nic_router_cpld_cz_nic_router_cpld.ncd.
Design name: turriscpld
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO1200C
Package:     FTBGA256
Performance: 5
Package Status:                     Final          Version 1.19
Performance Hardware Data Status: Version 1.84
Loading design for application iotiming from file cz_nic_router_cpld_cz_nic_router_cpld.ncd.
Design name: turriscpld
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO1200C
Package:     FTBGA256
Performance: M
Package Status:                     Final          Version 1.19
Performance Hardware Data Status: Version 1.84
// Design: turriscpld
// Package: FTBGA256
// ncd File: cz_nic_router_cpld_cz_nic_router_cpld.ncd
// Version: Diamond (64-bit) 2.2.0.101
// Written on Mon Jan 06 10:52:25 2014
// M: Minimum Performance Grade
// iotiming CZ_NIC_Router_CPLD_CZ_NIC_Router_CPLD.ncd CZ_NIC_Router_CPLD_CZ_NIC_Router_CPLD.prf

I/O Timing Report (All units are in ns)

Worst Case Results across Performance Grades (M, 5, 4, 3):

// Input Setup and Hold Times

Port                Clock   Edge  Setup Performance_Grade  Hold Performance_Grade
----------------------------------------------------------------------
cop_hrst_n          clkin66 R     2.827      3      -0.027     M
data_0              lwe0_n  R     3.842      3       2.516     3
data_0              clkin66 R     2.372      3      -0.182     M
data_1              lwe0_n  R     2.031      3       3.028     3
data_1              clkin66 R     2.090      3      -0.113     M
data_2              lwe0_n  R     1.694      3       2.647     3
data_2              clkin66 R     2.099      3      -0.114     M
data_3              lwe0_n  R     2.064      3       2.943     3
data_4              lwe0_n  R     2.507      3       2.947     3
data_5              lwe0_n  R     3.447      3       3.457     3
data_6              lwe0_n  R     3.131      3       2.661     3
data_7              lwe0_n  R     1.738      3       3.358     3
front_led_intensity clkin66 R     4.432      3      -0.750     M
hrstreq_n           pld_clk R     3.069      3      -0.006     M
la26                lwe0_n  R     9.377      3       1.082     3
la26                clkin66 F     3.791      3      -0.551     M
la26                lgpl2   F     4.084      3       1.562     3
la27                lwe0_n  R    10.489      3      -0.061     M
la27                clkin66 F     6.186      3      -1.184     M
la27                lgpl2   F     7.041      3       2.941     3
la28                lwe0_n  R     7.510      3       0.588     3
la28                clkin66 F     4.288      3      -0.696     M
la28                lgpl2   F     7.853      3       3.442     3
la29                lwe0_n  R     9.059      3      -0.050     M
la29                clkin66 F     5.938      3      -1.120     M
la29                lgpl2   F    10.700      3       2.466     3
la30                lwe0_n  R    10.288      3       0.933     3
la30                clkin66 F     2.346      3      -0.200     M
la30                lgpl2   F    11.375      3       3.333     3
la31                lwe0_n  R     8.339      3       0.848     3
la31                clkin66 F     2.530      3      -0.243     M
la31                lgpl2   F    12.973      3       2.676     3
lcs3_n              lwe0_n  R     7.616      3       1.286     3
lcs3_n              clkin66 F     3.370      3      -0.440     M
lwe0_n              clkin66 F     5.075      3      -0.718     M
pcb_rev_0           lgpl2   F     6.499      3      -0.012     M
pcb_rev_1           lgpl2   F     3.803      3      -0.229     M
pcb_rev_2           lgpl2   F     2.512      3       0.283     3
rst_pld_n           pld_clk R     6.486      3      -0.309     M
rst_pld_n           lgpl2   F     9.002      3       0.000     3


// Clock to Output Delay

Port                Clock   Edge  Max_Delay Performance_Grade  Min_Delay Performance_Grade
------------------------------------------------------------------------
cfg_drv2_n          clkin66 R     9.331         3        2.358          M
data_0              lgpl2   F    12.404         3        2.713          M
data_1              lgpl2   F    14.200         3        3.504          M
data_2              lgpl2   F    13.292         3        3.201          M
data_3              lgpl2   F    12.888         3        3.010          M
data_4              lgpl2   F    13.141         3        3.169          M
data_5              lgpl2   F    10.688         3        2.637          M
data_6              lgpl2   F    12.475         3        2.947          M
data_7              lgpl2   F    12.109         3        2.697          M
dma1_ddone_n        clkin66 R    10.893         3        2.750          M
fp_led_1            lwe0_n  R    23.628         3        3.198          M
fp_led_1            clkin66 R    21.711         3        3.179          M
fp_led_10           lwe0_n  R    25.251         3        3.457          M
fp_led_10           clkin66 R    23.334         3        3.568          M
fp_led_11           lwe0_n  R    24.587         3        3.492          M
fp_led_11           clkin66 R    22.670         3        3.398          M
fp_led_12           lwe0_n  R    23.966         3        3.386          M
fp_led_12           clkin66 R    22.049         3        3.246          M
fp_led_13           lwe0_n  R    25.302         3        3.609          M
fp_led_13           clkin66 R    23.385         3        3.601          M
fp_led_14           lwe0_n  R    25.290         3        3.277          M
fp_led_14           clkin66 R    23.373         3        3.603          M
fp_led_15           lwe0_n  R    25.489         3        3.390          M
fp_led_15           clkin66 R    23.572         3        3.653          M
fp_led_16           lwe0_n  R    24.581         3        3.110          M
fp_led_16           clkin66 R    22.664         3        3.430          M
fp_led_17           lwe0_n  R    24.024         3        3.084          M
fp_led_17           clkin66 R    22.107         3        3.293          M
fp_led_18           lwe0_n  R    24.540         3        3.243          M
fp_led_18           clkin66 R    22.623         3        3.404          M
fp_led_2            lwe0_n  R    23.296         3        3.334          M
fp_led_2            clkin66 R    21.379         3        3.097          M
fp_led_3            lwe0_n  R    23.424         3        3.115          M
fp_led_3            clkin66 R    21.507         3        3.131          M
fp_led_4            lwe0_n  R    24.428         3        3.357          M
fp_led_4            clkin66 R    22.511         3        3.368          M
fp_led_5            lwe0_n  R    25.045         3        3.420          M
fp_led_5            clkin66 R    23.128         3        3.533          M
fp_led_6            lwe0_n  R    23.719         3        3.172          M
fp_led_6            clkin66 R    21.802         3        3.209          M
fp_led_7            lwe0_n  R    26.527         3        4.176          M
fp_led_7            clkin66 R    24.610         3        3.935          M
fp_led_8            lwe0_n  R    24.647         3        3.269          M
fp_led_8            clkin66 R    22.730         3        3.422          M
fp_led_9            lwe0_n  R    24.614         3        3.612          M
fp_led_9            clkin66 R    22.697         3        3.407          M
fp_power_led_1      lwe0_n  R    25.284         3        3.777          M
fp_power_led_1      pld_clk R    11.867         3        2.989          M
fp_power_led_1      clkin66 R    23.367         3        3.586          M
fp_power_led_2      lwe0_n  R    26.078         3        3.811          M
fp_power_led_2      pld_clk R    13.110         3        3.300          M
fp_power_led_2      clkin66 R    24.161         3        3.801          M
fp_power_led_3      lwe0_n  R    23.043         3        3.196          M
fp_power_led_3      pld_clk R     9.304         3        2.348          M
fp_power_led_3      clkin66 R    21.126         3        3.034          M
fp_status_led_1     lwe0_n  R    22.770         3        2.955          M
fp_status_led_1     clkin66 R    20.853         3        2.960          M
fp_status_led_2     lwe0_n  R    25.014         3        3.767          M
fp_status_led_2     clkin66 R    23.097         3        3.527          M
fp_status_led_3     lwe0_n  R    22.858         3        3.330          M
fp_status_led_3     clkin66 R    20.941         3        2.988          M
la16                clkin66 R    11.842         3        3.002          M
la23                clkin66 R    10.932         3        2.759          M
la24                clkin66 R    11.376         3        2.879          M
la25                clkin66 R    10.932         3        2.759          M
la26                clkin66 R    11.401         3        2.885          M
la27                clkin66 R    11.401         3        2.885          M
la29                clkin66 R    10.932         3        2.759          M
la30                clkin66 R    11.376         3        2.879          M
la31                clkin66 R    11.401         3        2.885          M
lale2               clkin66 R    11.367         3        2.876          M
lbctl               clkin66 R    11.367         3        2.876          M
lgpl2               clkin66 R    11.401         3        2.885          M
lwe0_n              clkin66 R    10.920         3        2.756          M
pld_1588_clk_out    clkin66 R    12.339         3        3.140          M
pld_1588_pulse_out1 clkin66 R    11.888         3        3.014          M
pld_1588_pulse_out2 clkin66 R    12.339         3        3.140          M
pld_tsec1_tx_er     clkin66 R    12.800         3        3.259          M
pld_tsec3_txd0      clkin66 R    12.339         3        3.140          M
pld_tsec3_txd1      clkin66 R    11.888         3        3.014          M
pld_tsec3_txd2      clkin66 R    12.800         3        3.259          M
pld_uart1_sout      clkin66 R    11.888         3        3.014          M
ready_p1            clkin66 R    11.354         3        2.873          M
tdma_txd0           clkin66 R    11.888         3        3.014          M
wd_cfg_0            lwe0_n  R     8.809         3        2.172          M
wd_cfg_1            lwe0_n  R    10.457         3        2.570          M
wd_cfg_2            lwe0_n  R     9.984         3        2.446          M


// Internal_Clock to Input

Port                Internal_Clock               
--------------------------------------------------------
pcb_id_0            n1214                        
pcb_id_1            n1214                        
pcb_id_2            n1214                        
ps_ddr_pg           n1214                        
rst_pld_n           intensity_button_debounce_clo
wd_in               n1214                        


// Internal_Clock to Output

Port            Internal_Clock               
--------------------------------------------------------
bps_fxo_led1    n4798                        
bps_out         n4798                        
cpu_hrst_n      n4798                        
cpu_srst_n      n4798                        
cpu_trst_n      n4798                        
ctl_vcore_en    n4798                        
ddr_rst_n       n4798                        
fp_led_1        color_pwm_clock              
fp_led_1        mixed_rgb_intensity_pwm_clock
fp_led_10       color_pwm_clock              
fp_led_10       mixed_rgb_intensity_pwm_clock
fp_led_11       color_pwm_clock              
fp_led_11       mixed_rgb_intensity_pwm_clock
fp_led_12       color_pwm_clock              
fp_led_12       mixed_rgb_intensity_pwm_clock
fp_led_13       color_pwm_clock              
fp_led_13       mixed_rgb_intensity_pwm_clock
fp_led_14       color_pwm_clock              
fp_led_14       mixed_rgb_intensity_pwm_clock
fp_led_15       color_pwm_clock              
fp_led_15       mixed_rgb_intensity_pwm_clock
fp_led_16       color_pwm_clock              
fp_led_16       mixed_rgb_intensity_pwm_clock
fp_led_17       color_pwm_clock              
fp_led_17       mixed_rgb_intensity_pwm_clock
fp_led_18       color_pwm_clock              
fp_led_18       mixed_rgb_intensity_pwm_clock
fp_led_2        color_pwm_clock              
fp_led_2        mixed_rgb_intensity_pwm_clock
fp_led_3        color_pwm_clock              
fp_led_3        mixed_rgb_intensity_pwm_clock
fp_led_4        color_pwm_clock              
fp_led_4        mixed_rgb_intensity_pwm_clock
fp_led_5        color_pwm_clock              
fp_led_5        mixed_rgb_intensity_pwm_clock
fp_led_6        color_pwm_clock              
fp_led_6        mixed_rgb_intensity_pwm_clock
fp_led_7        color_pwm_clock              
fp_led_7        mixed_rgb_intensity_pwm_clock
fp_led_8        color_pwm_clock              
fp_led_8        mixed_rgb_intensity_pwm_clock
fp_led_9        color_pwm_clock              
fp_led_9        mixed_rgb_intensity_pwm_clock
fp_power_led_1  color_pwm_clock              
fp_power_led_1  mixed_rgb_intensity_pwm_clock
fp_power_led_2  color_pwm_clock              
fp_power_led_2  mixed_rgb_intensity_pwm_clock
fp_power_led_3  color_pwm_clock              
fp_power_led_3  mixed_rgb_intensity_pwm_clock
fp_status_led_1 color_pwm_clock              
fp_status_led_1 mixed_rgb_intensity_pwm_clock
fp_status_led_2 color_pwm_clock              
fp_status_led_2 mixed_rgb_intensity_pwm_clock
fp_status_led_3 color_pwm_clock              
fp_status_led_3 mixed_rgb_intensity_pwm_clock
geth_sw_rst_n   n4798                        
gvdd_pwr_on     n4798                        
gvdd_pwr_on2    n4798                        
load_default_n  n4798                        
pcie_rstn       n4798                        
rgmii_rstn      n4798                        
rst_flsh_n      n4798                        
sgmii_rstn      n4798                        
xresetn         n4798                        



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
