# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Altera Program License
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other
# applicable license agreement, including, without limitation,
# that your use is for the sole purpose of programming logic
# devices manufactured by Altera and sold by Altera or its
# authorized distributors.  Please refer to the applicable
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 15.0.0 Internal Build 130 02/26/2015 SJ Full Version
# Date created = 11:45:28  March 08, 2015
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		deca_linux_ghrd_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M50DAF484C6GES
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 15.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:45:28  MARCH 08, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION 15.1.0
set_global_assignment -name TOP_LEVEL_ENTITY deca_linux_ghrd
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS NOT_USED -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME uniphy_rtl_simulation -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME dut -section_id uniphy_rtl_simulation
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME deca_linux_ghrd_tb -section_id uniphy_rtl_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH uniphy_rtl_simulation -section_id eda_simulation
set_global_assignment -name EDA_MAP_ILLEGAL_CHARACTERS OFF -section_id eda_simulation
set_global_assignment -name EDA_ENABLE_GLITCH_FILTERING OFF -section_id eda_simulation
set_global_assignment -name EDA_WRITE_NODES_FOR_POWER_ESTIMATION OFF -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_dq[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_dq[1] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[1] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_dq[2] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[2] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_dq[3] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[3] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_dq[4] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[4] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_dq[5] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[5] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_dq[6] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[6] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_dq[7] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[7] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_dq[8] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[8] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_dq[9] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[9] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_dq[10] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[10] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_dq[11] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[11] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_dq[12] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[12] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_dq[13] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[13] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_dq[14] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[14] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_dq[15] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dq[15] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL" -to mem_dqs[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL" -to mem_dqs[1] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs[1] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL" -to mem_dqs_n[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs_n[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL" -to mem_dqs_n[1] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dqs_n[1] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL" -to mem_ck[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_ck[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL" -to mem_ck_n[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_ck_n[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_a[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_a[10] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_a[11] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_a[12] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_a[13] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_a[14] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_a[1] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_a[2] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_a[3] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_a[4] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_a[5] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_a[6] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_a[7] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_a[8] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_a[9] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_ba[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_ba[1] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_ba[2] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_cs_n[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_we_n[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_ras_n[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_cas_n[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_cke[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_odt[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD 1.5V -to mem_reset_n -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_dm[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dm[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to mem_dm[1] -tag __nios_system_ddr3_p0
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 40 OHM WITH CALIBRATION" -to mem_dm[1] -tag __nios_system_ddr3_p0
set_instance_assignment -name IO_STANDARD "SSTL-15" -to pll_ref_clk -tag __nios_system_ddr3_p0
set_instance_assignment -name CKN_CK_PAIR ON -from mem_ck_n[0] -to mem_ck[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name DQ_GROUP 9 -from mem_dqs[0] -to mem_dq[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name DQ_GROUP 9 -from mem_dqs[0] -to mem_dq[1] -tag __nios_system_ddr3_p0
set_instance_assignment -name DQ_GROUP 9 -from mem_dqs[0] -to mem_dq[2] -tag __nios_system_ddr3_p0
set_instance_assignment -name DQ_GROUP 9 -from mem_dqs[0] -to mem_dq[3] -tag __nios_system_ddr3_p0
set_instance_assignment -name DQ_GROUP 9 -from mem_dqs[0] -to mem_dq[4] -tag __nios_system_ddr3_p0
set_instance_assignment -name DQ_GROUP 9 -from mem_dqs[0] -to mem_dq[5] -tag __nios_system_ddr3_p0
set_instance_assignment -name DQ_GROUP 9 -from mem_dqs[0] -to mem_dq[6] -tag __nios_system_ddr3_p0
set_instance_assignment -name DQ_GROUP 9 -from mem_dqs[0] -to mem_dq[7] -tag __nios_system_ddr3_p0
set_instance_assignment -name DQ_GROUP 9 -from mem_dqs[1] -to mem_dq[8] -tag __nios_system_ddr3_p0
set_instance_assignment -name DQ_GROUP 9 -from mem_dqs[1] -to mem_dq[9] -tag __nios_system_ddr3_p0
set_instance_assignment -name DQ_GROUP 9 -from mem_dqs[1] -to mem_dq[10] -tag __nios_system_ddr3_p0
set_instance_assignment -name DQ_GROUP 9 -from mem_dqs[1] -to mem_dq[11] -tag __nios_system_ddr3_p0
set_instance_assignment -name DQ_GROUP 9 -from mem_dqs[1] -to mem_dq[12] -tag __nios_system_ddr3_p0
set_instance_assignment -name DQ_GROUP 9 -from mem_dqs[1] -to mem_dq[13] -tag __nios_system_ddr3_p0
set_instance_assignment -name DQ_GROUP 9 -from mem_dqs[1] -to mem_dq[14] -tag __nios_system_ddr3_p0
set_instance_assignment -name DQ_GROUP 9 -from mem_dqs[1] -to mem_dq[15] -tag __nios_system_ddr3_p0
set_instance_assignment -name DQ_GROUP 9 -from mem_dqs[0] -to mem_dm[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name DQ_GROUP 9 -from mem_dqs[1] -to mem_dm[1] -tag __nios_system_ddr3_p0
set_instance_assignment -name DM_PIN ON -to mem_dm[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name DM_PIN ON -to mem_dm[1] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_dq[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_dq[1] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_dq[2] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_dq[3] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_dq[4] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_dq[5] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_dq[6] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_dq[7] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_dq[8] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_dq[9] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_dq[10] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_dq[11] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_dq[12] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_dq[13] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_dq[14] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_dq[15] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_dm[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_dm[1] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_dqs[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_dqs[1] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_dqs_n[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_dqs_n[1] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_a[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_a[10] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_a[11] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_a[12] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_a[13] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_a[14] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_a[1] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_a[2] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_a[3] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_a[4] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_a[5] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_a[6] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_a[7] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_a[8] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_a[9] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_ba[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_ba[1] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_ba[2] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_cs_n[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_we_n[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_ras_n[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_cas_n[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_cke[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_odt[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_reset_n -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_ck[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to mem_ck_n[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to if0|p0|umemphy|ureset|phy_reset_n -tag __nios_system_ddr3_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to if0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to if0|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1] -tag __nios_system_ddr3_p0
set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to if0 -tag __nios_system_ddr3_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to "dut_example_if0:if0|dut_example_if0_p0:p0|dut_example_if0_p0___nios_system_ddr3_p0_m10:umemphy|dut_example_if0_p0_dqdqs_pads_m10:dq_ddio[*].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[*].altgpio_bit_i|fr_clock"
set_global_assignment -name UNIPHY_SEQUENCER_DQS_CONFIG_ENABLE ON
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING ON
set_global_assignment -name UNIPHY_TEMP_VER_CODE 2136146133
set_global_assignment -name ECO_REGENERATE_REPORT ON


set_location_assignment PIN_E21 -to mem_a[0]
set_location_assignment PIN_V20 -to mem_a[1]
set_location_assignment PIN_V21 -to mem_a[2]
set_location_assignment PIN_C20 -to mem_a[3]
set_location_assignment PIN_Y21 -to mem_a[4]
set_location_assignment PIN_J14 -to mem_a[5]
set_location_assignment PIN_V18 -to mem_a[6]
set_location_assignment PIN_U20 -to mem_a[7]
set_location_assignment PIN_Y20 -to mem_a[8]
set_location_assignment PIN_W22 -to mem_a[9]
set_location_assignment PIN_C22 -to mem_a[10]
set_location_assignment PIN_Y22 -to mem_a[11]
set_location_assignment PIN_N18 -to mem_a[12]
set_location_assignment PIN_V22 -to mem_a[13]
set_location_assignment PIN_W20 -to mem_a[14]
set_location_assignment PIN_D19 -to mem_ba[0]
set_location_assignment PIN_W19 -to mem_ba[1]
set_location_assignment PIN_F19 -to mem_ba[2]
set_location_assignment PIN_B22 -to mem_cke
set_location_assignment PIN_E18 -to mem_ck_n
# mem_ck_p is ignored, mem_ck[0] is actually used
#set_location_assignment PIN_D18 -to mem_ck_p
set_location_assignment PIN_F22 -to mem_cs_n
set_location_assignment PIN_N19 -to mem_dm[0]
set_location_assignment PIN_J15 -to mem_dm[1]
set_location_assignment PIN_L20 -to mem_dq[0]
set_location_assignment PIN_L19 -to mem_dq[1]
set_location_assignment PIN_L18 -to mem_dq[2]
set_location_assignment PIN_M15 -to mem_dq[3]
set_location_assignment PIN_M18 -to mem_dq[4]
set_location_assignment PIN_M14 -to mem_dq[5]
set_location_assignment PIN_M20 -to mem_dq[6]
set_location_assignment PIN_N20 -to mem_dq[7]
set_location_assignment PIN_K19 -to mem_dq[8]
set_location_assignment PIN_K18 -to mem_dq[9]
set_location_assignment PIN_J18 -to mem_dq[10]
set_location_assignment PIN_K20 -to mem_dq[11]
set_location_assignment PIN_H18 -to mem_dq[12]
set_location_assignment PIN_J20 -to mem_dq[13]
set_location_assignment PIN_H20 -to mem_dq[14]
set_location_assignment PIN_H19 -to mem_dq[15]
set_location_assignment PIN_G22 -to mem_odt
set_location_assignment PIN_D22 -to mem_ras_n
set_location_assignment PIN_U19 -to mem_reset_n
set_location_assignment PIN_E22 -to mem_we_n
set_instance_assignment -name IO_STANDARD "1.5 V" -to DDR3_CLK_50
set_location_assignment PIN_N15 -to DDR3_CLK_50
set_location_assignment PIN_M8 -to CLK1_50

#set_location_assignment PIN_H21 -to global_reset_n
set_location_assignment PIN_K8 -to global_reset_n
set_instance_assignment -name IO_STANDARD "1.5 V SCHMITT TRIGGER" -to global_reset_n
set_instance_assignment -name IO_STANDARD "1.5 V SCHMITT TRIGGER" -to KEY[0]
set_instance_assignment -name IO_STANDARD "1.5 V SCHMITT TRIGGER" -to KEY[1]
set_instance_assignment -name IO_STANDARD "1.5 V SCHMITT TRIGGER" -to SW[0]
set_instance_assignment -name IO_STANDARD "1.5 V SCHMITT TRIGGER" -to SW[1]


set_instance_assignment -name IO_STANDARD "1.5 V" -to LED[0]
set_instance_assignment -name IO_STANDARD "1.5 V" -to LED[1]
set_instance_assignment -name IO_STANDARD "1.5 V" -to LED[2]
set_instance_assignment -name IO_STANDARD "1.5 V" -to LED[3]
set_instance_assignment -name IO_STANDARD "1.5 V" -to LED[4]
set_instance_assignment -name IO_STANDARD "1.5 V" -to LED[5]
set_instance_assignment -name IO_STANDARD "1.5 V" -to LED[6]
set_instance_assignment -name IO_STANDARD "1.5 V" -to LED[7]

#
set_location_assignment PIN_M9 -to ADC_CLK_10

set_location_assignment PIN_R14 -to AUDIO_BCLK
set_location_assignment PIN_P15 -to AUDIO_DIN_MFP1
set_location_assignment PIN_P18 -to AUDIO_DOUT_MFP2
set_location_assignment PIN_M22 -to AUDIO_GPIO_MFP5
set_location_assignment PIN_P14 -to AUDIO_MCLK
set_location_assignment PIN_N21 -to AUDIO_MISO_MFP4
set_location_assignment PIN_M21 -to AUDIO_RESET_n
set_location_assignment PIN_P19 -to AUDIO_SCLK_MFP3
set_location_assignment PIN_P20 -to AUDIO_SCL_SS_n
set_location_assignment PIN_P21 -to AUDIO_SDA_MOSI
set_location_assignment PIN_N22 -to AUDIO_SPI_SELECT
set_location_assignment PIN_R15 -to AUDIO_WCLK

set_location_assignment PIN_AB2 -to CAP_SENSE_I2C_SCL
set_location_assignment PIN_AB3 -to CAP_SENSE_I2C_SDA

set_location_assignment PIN_R12 -to FLASH_DCLK
set_location_assignment PIN_R10 -to FLASH_NCSO
set_location_assignment PIN_W10 -to FLASH_RESET_n
set_location_assignment PIN_P12 -to FLASH_DATA[0]
set_location_assignment PIN_V4 -to FLASH_DATA[1]
set_location_assignment PIN_V5 -to FLASH_DATA[2]
set_location_assignment PIN_P10 -to FLASH_DATA[3]

set_location_assignment PIN_W18 -to GPIO0_D[0]
set_location_assignment PIN_Y18 -to GPIO0_D[1]
set_location_assignment PIN_Y19 -to GPIO0_D[2]
set_location_assignment PIN_AA17 -to GPIO0_D[3]
set_location_assignment PIN_AA20 -to GPIO0_D[4]
set_location_assignment PIN_AA19 -to GPIO0_D[5]
set_location_assignment PIN_AB21 -to GPIO0_D[6]
set_location_assignment PIN_AB20 -to GPIO0_D[7]
set_location_assignment PIN_AB19 -to GPIO0_D[8]
set_location_assignment PIN_Y16 -to GPIO0_D[9]
set_location_assignment PIN_V16 -to GPIO0_D[10]
set_location_assignment PIN_AB18 -to GPIO0_D[11]
set_location_assignment PIN_V15 -to GPIO0_D[12]
set_location_assignment PIN_W17 -to GPIO0_D[13]
set_location_assignment PIN_AB17 -to GPIO0_D[14]
set_location_assignment PIN_AA16 -to GPIO0_D[15]
set_location_assignment PIN_AB16 -to GPIO0_D[16]
set_location_assignment PIN_W16 -to GPIO0_D[17]
set_location_assignment PIN_AB15 -to GPIO0_D[18]
set_location_assignment PIN_W15 -to GPIO0_D[19]
set_location_assignment PIN_Y14 -to GPIO0_D[20]
set_location_assignment PIN_AA15 -to GPIO0_D[21]
set_location_assignment PIN_AB14 -to GPIO0_D[22]
set_location_assignment PIN_AA14 -to GPIO0_D[23]
set_location_assignment PIN_AB13 -to GPIO0_D[24]
set_location_assignment PIN_AA13 -to GPIO0_D[25]
set_location_assignment PIN_AB12 -to GPIO0_D[26]
set_location_assignment PIN_AA12 -to GPIO0_D[27]
set_location_assignment PIN_AB11 -to GPIO0_D[28]
set_location_assignment PIN_AA11 -to GPIO0_D[29]
set_location_assignment PIN_AB10 -to GPIO0_D[30]
set_location_assignment PIN_Y13 -to GPIO0_D[31]
set_location_assignment PIN_Y11 -to GPIO0_D[32]
set_location_assignment PIN_W13 -to GPIO0_D[33]
set_location_assignment PIN_W12 -to GPIO0_D[34]
set_location_assignment PIN_W11 -to GPIO0_D[35]
set_location_assignment PIN_V12 -to GPIO0_D[36]
set_location_assignment PIN_V11 -to GPIO0_D[37]
set_location_assignment PIN_V13 -to GPIO0_D[38]
set_location_assignment PIN_V14 -to GPIO0_D[39]
set_location_assignment PIN_Y17 -to GPIO0_D[40]
set_location_assignment PIN_W14 -to GPIO0_D[41]
set_location_assignment PIN_U15 -to GPIO0_D[42]
set_location_assignment PIN_R13 -to GPIO0_D[43]

set_location_assignment PIN_Y5 -to GPIO1_D[0]
set_location_assignment PIN_Y6 -to GPIO1_D[1]
set_location_assignment PIN_W6 -to GPIO1_D[2]
set_location_assignment PIN_W7 -to GPIO1_D[3]
set_location_assignment PIN_W8 -to GPIO1_D[4]
set_location_assignment PIN_V8 -to GPIO1_D[5]
set_location_assignment PIN_AB8 -to GPIO1_D[6]
set_location_assignment PIN_V7 -to GPIO1_D[7]
set_location_assignment PIN_R11 -to GPIO1_D[8]
set_location_assignment PIN_AB7 -to GPIO1_D[9]
set_location_assignment PIN_AB6 -to GPIO1_D[10]
set_location_assignment PIN_AA7 -to GPIO1_D[11]
set_location_assignment PIN_AA6 -to GPIO1_D[12]
set_location_assignment PIN_Y7 -to GPIO1_D[13]
set_location_assignment PIN_V10 -to GPIO1_D[14]
set_location_assignment PIN_U7 -to GPIO1_D[15]
set_location_assignment PIN_W9 -to GPIO1_D[16]
set_location_assignment PIN_W5 -to GPIO1_D[17]
set_location_assignment PIN_R9 -to GPIO1_D[18]
set_location_assignment PIN_W4 -to GPIO1_D[19]
set_location_assignment PIN_P9 -to GPIO1_D[20]
set_location_assignment PIN_V17 -to GPIO1_D[21]
set_location_assignment PIN_W3 -to GPIO1_D[22]


set_location_assignment PIN_C10 -to HDMI_I2C_SCL
set_location_assignment PIN_B15 -to HDMI_I2C_SDA
set_location_assignment PIN_A9 -to HDMI_I2S[0]
set_location_assignment PIN_A11 -to HDMI_I2S[1]
set_location_assignment PIN_A8 -to HDMI_I2S[2]
set_location_assignment PIN_B8 -to HDMI_I2S[3]
set_location_assignment PIN_A10 -to HDMI_LRCLK
set_location_assignment PIN_A7 -to HDMI_MCLK
set_location_assignment PIN_D12 -to HDMI_SCLK
set_location_assignment PIN_A20 -to HDMI_TX_CLK
set_location_assignment PIN_C18 -to HDMI_TX_D[0]
set_location_assignment PIN_D17 -to HDMI_TX_D[1]
set_location_assignment PIN_C17 -to HDMI_TX_D[2]
set_location_assignment PIN_C19 -to HDMI_TX_D[3]
set_location_assignment PIN_D14 -to HDMI_TX_D[4]
set_location_assignment PIN_B19 -to HDMI_TX_D[5]
set_location_assignment PIN_D13 -to HDMI_TX_D[6]
set_location_assignment PIN_A19 -to HDMI_TX_D[7]
set_location_assignment PIN_C14 -to HDMI_TX_D[8]
set_location_assignment PIN_A17 -to HDMI_TX_D[9]
set_location_assignment PIN_B16 -to HDMI_TX_D[10]
set_location_assignment PIN_C15 -to HDMI_TX_D[11]
set_location_assignment PIN_A14 -to HDMI_TX_D[12]
set_location_assignment PIN_A15 -to HDMI_TX_D[13]
set_location_assignment PIN_A12 -to HDMI_TX_D[14]
set_location_assignment PIN_A16 -to HDMI_TX_D[15]
set_location_assignment PIN_A13 -to HDMI_TX_D[16]
set_location_assignment PIN_C16 -to HDMI_TX_D[17]
set_location_assignment PIN_C12 -to HDMI_TX_D[18]
set_location_assignment PIN_B17 -to HDMI_TX_D[19]
set_location_assignment PIN_B12 -to HDMI_TX_D[20]
set_location_assignment PIN_B14 -to HDMI_TX_D[21]
set_location_assignment PIN_A18 -to HDMI_TX_D[22]
set_location_assignment PIN_C13 -to HDMI_TX_D[23]
set_location_assignment PIN_C9 -to HDMI_TX_DE
set_location_assignment PIN_B11 -to HDMI_TX_HS
set_location_assignment PIN_B10 -to HDMI_TX_INT
set_location_assignment PIN_C11 -to HDMI_TX_VS

set_location_assignment PIN_H21 -to KEY[0]
set_location_assignment PIN_H22 -to KEY[1]
#

set_location_assignment PIN_C7 -to LED[0]
set_location_assignment PIN_C8 -to LED[1]
set_location_assignment PIN_A6 -to LED[2]
set_location_assignment PIN_B7 -to LED[3]
set_location_assignment PIN_C4 -to LED[4]
set_location_assignment PIN_A5 -to LED[5]
set_location_assignment PIN_B4 -to LED[6]
set_location_assignment PIN_C5 -to LED[7]

#
set_location_assignment PIN_V3 -to MIPI_CORE_EN
set_location_assignment PIN_M1 -to MIPI_I2C_SCL
set_location_assignment PIN_M2 -to MIPI_I2C_SDA

set_location_assignment PIN_E10 -to MIPI_LP_MC_n
set_location_assignment PIN_E11 -to MIPI_LP_MC_p

set_location_assignment PIN_A3 -to MIPI_LP_MD_n[0]
set_location_assignment PIN_C2 -to MIPI_LP_MD_n[1]
set_location_assignment PIN_B2 -to MIPI_LP_MD_n[2]
set_location_assignment PIN_A2 -to MIPI_LP_MD_n[3]

set_location_assignment PIN_A4 -to MIPI_LP_MD_p[0]
set_location_assignment PIN_C3 -to MIPI_LP_MD_p[1]
set_location_assignment PIN_B1 -to MIPI_LP_MD_p[2]
set_location_assignment PIN_B3 -to MIPI_LP_MD_p[3]

set_location_assignment PIN_U3 -to MIPI_MCLK
set_location_assignment PIN_N4 -to MIPI_MC_n
set_location_assignment PIN_N5 -to MIPI_MC_p

set_location_assignment PIN_R1 -to MIPI_MD_n[0]
set_location_assignment PIN_P1 -to MIPI_MD_n[1]
set_location_assignment PIN_T1 -to MIPI_MD_n[2]
set_location_assignment PIN_N3 -to MIPI_MD_n[3]

set_location_assignment PIN_R2 -to MIPI_MD_p[0]
set_location_assignment PIN_N1 -to MIPI_MD_p[1]
set_location_assignment PIN_T2 -to MIPI_MD_p[2]
set_location_assignment PIN_N2 -to MIPI_MD_p[3]

set_location_assignment PIN_T3 -to MIPI_RESET_n
set_location_assignment PIN_U1 -to MIPI_WP
#

set_location_assignment PIN_R4 -to NET_COL
set_location_assignment PIN_P5 -to NET_CRS
set_location_assignment PIN_R5 -to NET_MDC
set_location_assignment PIN_N8 -to NET_MDIO
set_location_assignment PIN_V9 -to NET_PCF_EN
set_location_assignment PIN_R3 -to NET_RESET_n
set_location_assignment PIN_T6 -to NET_RX_CLK
set_location_assignment PIN_P4 -to NET_RX_DV
set_location_assignment PIN_V1 -to NET_RX_ER
# From schematic which shows NET_RXD[3:0] reversed connecting to U14 (page 14)
#set_location_assignment PIN_P8 -to NET_RXD[0]
#set_location_assignment PIN_R7 -to NET_RXD[1]
#set_location_assignment PIN_U4 -to NET_RXD[2]
#set_location_assignment PIN_U5 -to NET_RXD[3]
#
# From Terasic example that works
set_location_assignment PIN_U5 -to NET_RXD[0]
set_location_assignment PIN_U4 -to NET_RXD[1]
set_location_assignment PIN_R7 -to NET_RXD[2]
set_location_assignment PIN_P8 -to NET_RXD[3]
#
set_location_assignment PIN_T5 -to NET_TX_CLK
set_location_assignment PIN_P3 -to NET_TX_EN
set_location_assignment PIN_U2 -to NET_TXD[0]
set_location_assignment PIN_W1 -to NET_TXD[1]
set_location_assignment PIN_N9 -to NET_TXD[2]
set_location_assignment PIN_W2 -to NET_TXD[3]
#
set_location_assignment PIN_Y4 -to PMONITOR_ALERT
set_location_assignment PIN_Y3 -to PMONITOR_I2C_SCL
set_location_assignment PIN_Y1 -to PMONITOR_I2C_SDA

set_location_assignment PIN_U6 -to BBB_PWR_BUT
set_location_assignment PIN_AA2 -to BBB_SYS_RESET_n

set_location_assignment PIN_AB9 -to RH_TEMP_DRDY_n
set_location_assignment PIN_Y10 -to RH_TEMP_I2C_SCL
set_location_assignment PIN_AA10 -to RH_TEMP_I2C_SDA

set_location_assignment PIN_T20 -to SD_CLK
set_location_assignment PIN_T21 -to SD_CMD
set_location_assignment PIN_U22 -to SD_CMD_DIR
set_location_assignment PIN_T22 -to SD_D0_DIR
set_location_assignment PIN_U21 -to SD_D123_DIR
set_location_assignment PIN_R18 -to SD_DAT[0]
set_location_assignment PIN_T18 -to SD_DAT[1]
set_location_assignment PIN_T19 -to SD_DAT[2]
set_location_assignment PIN_R20 -to SD_DAT[3]
set_location_assignment PIN_R22 -to SD_FB_CLK
set_location_assignment PIN_P13 -to SD_SEL

set_location_assignment PIN_J21 -to SW[0]
set_location_assignment PIN_J22 -to SW[1]

set_location_assignment PIN_AB4 -to TEMP_CS_n
set_location_assignment PIN_AA1 -to TEMP_SC
set_location_assignment PIN_Y2 -to TEMP_SIO

set_location_assignment PIN_H11 -to USB_CLKIN
set_location_assignment PIN_H17 -to USB_CLKOUT
set_location_assignment PIN_F16 -to USB_CLKOUT_NOPLL
set_location_assignment PIN_J11 -to USB_CS
set_location_assignment PIN_E12 -to USB_DATA[0]
set_location_assignment PIN_E13 -to USB_DATA[1]
set_location_assignment PIN_H13 -to USB_DATA[2]
set_location_assignment PIN_E14 -to USB_DATA[3]
set_location_assignment PIN_H14 -to USB_DATA[4]
set_location_assignment PIN_D15 -to USB_DATA[5]
set_location_assignment PIN_E15 -to USB_DATA[6]
set_location_assignment PIN_F15 -to USB_DATA[7]
set_location_assignment PIN_J13 -to USB_DIR
set_location_assignment PIN_D8 -to USB_FAULT_n
set_location_assignment PIN_H12 -to USB_NXT
set_location_assignment PIN_E16 -to USB_RESET_n
set_location_assignment PIN_J12 -to USB_STP

set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FLASH_DCLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FLASH_NCSO
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FLASH_RESET_n
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FLASH_DATA[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FLASH_DATA[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FLASH_DATA[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FLASH_DATA[3]


set_location_assignment PIN_E20 -to mem_cas_n[0]
set_location_assignment PIN_D18 -to mem_ck[0]
set_location_assignment PIN_K15 -to mem_dqs_n[1] -disable
set_location_assignment PIN_L15 -to mem_dqs_n[0] -disable
set_location_assignment PIN_L14 -to mem_dqs[0]
set_location_assignment PIN_K14 -to mem_dqs[1]
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name ENABLE_OCT_DONE ON
set_global_assignment -name EXTERNAL_FLASH_FALLBACK_ADDRESS 00000000
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name INTERNAL_FLASH_UPDATE_MODE "SINGLE COMP IMAGE WITH ERAM"
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr3|p0|umemphy|ureset|phy_reset_n -tag __nios_system_ddr3_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0|ddr3|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0] -tag __nios_system_ddr3_p0
set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to u0|ddr3 -tag __nios_system_ddr3_p0
set_instance_assignment -name GLOBAL_SIGNAL OFF -to "dut_example_if0:if0|dut_example_if0_p0:p0|dut_example_if0_p0_nios_system_ddr3_p0_m10:umemphy|dut_example_if0_p0_dqdqs_pads_m10:dq_ddio[*].ubidir_dq_dqs|altera_gpio_lite:dq_ddio_io|altgpio_one_bit:gpio_one_bit.i_loop[*].altgpio_bit_i|fr_clock"
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to NET_PCF_EN
set_location_assignment PIN_D19 -to DDR3_BA[0]
set_location_assignment PIN_F22 -to DDR3_CS_n
set_location_assignment PIN_G22 -to DDR3_ODT
set_location_assignment PIN_C20 -to DDR3_A[3]
set_location_assignment PIN_B5 -to G_SENSOR_SCLK
set_location_assignment PIN_E8 -to G_SENSOR_INT1
set_location_assignment PIN_D5 -to G_SENSOR_SDO
set_location_assignment PIN_E9 -to G_SENSOR_CS_n
set_location_assignment PIN_D7 -to G_SENSOR_INT2
set_location_assignment PIN_C6 -to G_SENSOR_SDI
set_instance_assignment -name IO_STANDARD "1.2 V" -to G_SENSOR_SCLK
set_instance_assignment -name IO_STANDARD "1.2 V" -to G_SENSOR_INT1
set_instance_assignment -name IO_STANDARD "1.2 V" -to G_SENSOR_SDO
set_instance_assignment -name IO_STANDARD "1.2 V" -to G_SENSOR_CS_n
set_instance_assignment -name IO_STANDARD "1.2 V" -to G_SENSOR_INT2
set_instance_assignment -name IO_STANDARD "1.2 V" -to G_SENSOR_SDI
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name QIP_FILE nios_system/synthesis/nios_system.qip
set_global_assignment -name VERILOG_FILE deca_linux_ghrd.v
set_global_assignment -name SDC_FILE deca_linux_ghrd.sdc