Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sun Jul 22 15:58:24 2018
| Host         : ubuntu running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -file thinpad_top_timing_summary_routed.rpt -warn_on_violation -rpx thinpad_top_timing_summary_routed.rpx
| Design       : thinpad_top
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 172 register/latch pins with no clock driven by root clock pin: reset_btn (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/cp0_reg0/status_output_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/cp0_reg0/status_output_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/cp0_reg0/status_output_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/cp0_reg0/status_output_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/cp0_reg0/status_output_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/cp0_reg0/status_output_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_TOP0/dwishbone_bus/wishbone_addr_output_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_TOP0/dwishbone_bus/wishbone_addr_output_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_TOP0/dwishbone_bus/wishbone_addr_output_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU_TOP0/dwishbone_bus/wishbone_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU_TOP0/dwishbone_bus/wishbone_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_TOP0/dwishbone_bus/wishbone_stb_output_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex0/cp0_reg_read_addr_output_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex0/cp0_reg_read_addr_output_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex0/cp0_reg_read_addr_output_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex0/cp0_reg_read_addr_output_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex0/cp0_reg_read_addr_output_reg[4]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_aluop_reg[0]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_aluop_reg[1]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_aluop_reg[2]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_aluop_reg[3]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_aluop_reg[4]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_aluop_reg[5]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_aluop_reg[6]/Q (HIGH)

 There are 132 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_current_inst_addr_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_excepttype_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_excepttype_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_excepttype_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_excepttype_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_excepttype_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_excepttype_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[12]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[13]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[14]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[15]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[16]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[17]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[18]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[1]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[20]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[21]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[22]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[23]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[24]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[25]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[26]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[27]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[28]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[2]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[30]/Q (HIGH)

 There are 100 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/ex2mem0/mem_mem_addr_reg[9]/Q (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: CPU_TOP0/id_ex0/ex_aluop_reg[0]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: CPU_TOP0/id_ex0/ex_aluop_reg[1]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: CPU_TOP0/id_ex0/ex_aluop_reg[2]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: CPU_TOP0/id_ex0/ex_aluop_reg[3]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: CPU_TOP0/id_ex0/ex_aluop_reg[4]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: CPU_TOP0/id_ex0/ex_aluop_reg[5]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: CPU_TOP0/id_ex0/ex_aluop_reg[6]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: CPU_TOP0/id_ex0/ex_aluop_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/id_ex0/ex_wd_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/id_ex0/ex_wd_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/id_ex0/ex_wd_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/id_ex0/ex_wd_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/id_ex0/ex_wd_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if2id0/inst_output_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[12]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[13]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[14]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[15]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[16]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[17]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[18]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[20]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[21]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[22]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[23]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[24]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[25]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[26]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[27]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[28]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[30]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/PC_output_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU_TOP0/if_pc_reg0/chip_enable_flag_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_TOP0/iwishbone_bus/wishbone_addr_output_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_TOP0/iwishbone_bus/wishbone_addr_output_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_TOP0/iwishbone_bus/wishbone_addr_output_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU_TOP0/iwishbone_bus/wishbone_state_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU_TOP0/iwishbone_bus/wishbone_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: CPU_TOP0/iwishbone_bus/wishbone_stb_output_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_cause_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_cause_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_cause_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_cause_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_entryhi_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_entryhi_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_entryhi_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_entryhi_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_entryhi_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_entryhi_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_entryhi_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_entryhi_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_entryhi_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_entryhi_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_entryhi_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_entryhi_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_entryhi_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_entryhi_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_entryhi_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_entryhi_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_entryhi_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_entryhi_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem0/cp0_entryhi_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem2wb0/wb_cp0_reg_data_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem2wb0/wb_cp0_reg_data_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem2wb0/wb_cp0_reg_data_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem2wb0/wb_cp0_reg_data_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem2wb0/wb_cp0_reg_data_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem2wb0/wb_cp0_reg_data_reg[9]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem2wb0/wb_cp0_reg_we_reg/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem2wb0/wb_cp0_reg_write_addr_reg[0]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem2wb0/wb_cp0_reg_write_addr_reg[1]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem2wb0/wb_cp0_reg_write_addr_reg[2]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem2wb0/wb_cp0_reg_write_addr_reg[3]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mem2wb0/wb_cp0_reg_write_addr_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/data_vir2phy/hit_index_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/data_vir2phy/hit_index_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/data_vir2phy/hit_index_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/data_vir2phy/hit_index_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/inst_vir2phy/hit_index_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/inst_vir2phy/hit_index_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/inst_vir2phy/hit_index_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/inst_vir2phy/hit_index_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][23]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][44]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][45]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][46]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][47]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][48]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][49]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][50]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][51]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][52]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][53]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][54]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][55]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][56]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][57]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][58]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][59]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][60]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][61]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[0][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][23]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][44]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][45]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][46]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][47]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][48]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][49]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][50]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][51]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][52]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][53]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][54]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][55]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][56]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][57]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][58]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][59]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][60]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][61]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[10][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][23]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][44]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][45]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][46]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][47]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][48]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][49]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][50]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][51]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][52]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][53]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][54]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][55]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][56]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][57]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][58]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][59]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][60]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][61]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[11][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][23]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][44]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][45]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][46]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][47]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][48]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][49]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][50]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][51]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][52]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][53]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][54]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][55]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][56]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][57]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][58]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][59]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][60]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][61]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[12][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][23]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][44]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][45]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][46]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][47]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][48]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][49]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][50]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][51]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][52]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][53]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][54]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][55]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][56]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][57]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][58]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][59]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][60]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][61]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[13][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][23]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][44]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][45]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][46]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][47]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][48]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][49]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][50]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][51]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][52]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][53]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][54]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][55]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][56]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][57]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][58]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][59]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][60]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][61]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[14][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][23]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][44]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][45]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][46]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][47]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][48]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][49]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][50]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][51]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][52]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][53]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][54]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][55]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][56]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][57]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][58]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][59]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][60]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][61]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[15][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][23]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][44]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][45]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][46]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][47]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][48]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][49]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][50]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][51]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][52]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][53]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][54]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][55]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][56]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][57]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][58]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][59]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][60]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][61]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[1][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][23]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][44]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][45]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][46]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][47]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][48]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][49]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][50]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][51]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][52]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][53]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][54]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][55]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][56]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][57]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][58]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][59]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][60]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][61]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[2][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][23]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][44]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][45]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][46]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][47]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][48]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][49]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][50]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][51]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][52]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][53]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][54]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][55]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][56]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][57]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][58]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][59]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][60]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][61]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[3][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][23]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][44]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][45]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][46]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][47]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][48]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][49]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][50]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][51]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][52]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][53]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][54]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][55]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][56]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][57]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][58]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][59]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][60]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][61]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[4][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][23]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][44]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][45]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][46]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][47]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][48]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][49]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][50]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][51]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][52]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][53]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][54]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][55]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][56]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][57]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][58]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][59]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][60]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][61]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[5][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][23]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][44]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][45]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][46]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][47]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][48]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][49]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][50]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][51]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][52]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][53]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][54]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][55]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][56]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][57]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][58]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][59]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][60]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][61]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[6][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][23]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][44]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][45]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][46]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][47]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][48]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][49]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][50]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][51]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][52]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][53]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][54]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][55]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][56]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][57]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][58]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][59]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][60]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][61]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[7][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][23]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][44]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][45]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][46]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][47]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][48]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][49]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][50]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][51]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][52]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][53]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][54]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][55]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][56]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][57]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][58]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][59]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][60]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][61]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[8][62]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][23]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][44]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][45]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][46]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][47]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][48]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][49]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][50]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][51]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][52]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][53]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][54]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][55]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][56]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][57]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][58]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][59]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][60]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][61]/Q (HIGH)

 There are 108 register/latch pins with no clock driven by root clock pin: CPU_TOP0/mmu0/tlb_entry_reg[9][62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: flash0/wb_ack_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: serial0/wb_ack_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sram_top_base/wb_ack_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sram_top_extr/wb_ack_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/m0/s2_cyc_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/m1/s2_cyc_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s1/msel/arb0/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s11/msel/arb0/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s2/m0_cyc_r_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s2/m1_cyc_r_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s2/msel/arb0/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s8/msel/arb0/state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wb_conmax_top0/s9/msel/arb0/state_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 664 pins that are not constrained for maximum delay. (HIGH)

 There are 138 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 175 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2591 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -13.417   -58723.836                   7252                 7937        0.111        0.000                      0                 7937        8.870        0.000                       0                  3181  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
clk_11M0592  {0.000 45.211}     90.422          11.059          
clk_50M      {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_11M0592        77.605        0.000                      0                 6262        0.817        0.000                      0                 6262       44.081        0.000                       0                  2588  
clk_50M             7.183        0.000                      0                 7937        0.148        0.000                      0                 7937        8.870        0.000                       0                  3181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50M       clk_11M0592       -13.417   -50571.258                   6263                 6263        0.127        0.000                      0                 6263  
clk_11M0592   clk_50M           -13.375   -58459.945                   7251                 7251        0.111        0.000                      0                 7251  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_11M0592
  To Clock:  clk_11M0592

Setup :            0  Failing Endpoints,  Worst Slack       77.605ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.817ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       44.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.605ns  (required time - arrival time)
  Source:                 CPU_TOP0/ex2mem0/mem_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            CPU_TOP0/if2id0/inst_output_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_11M0592 rise@90.422ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        12.061ns  (logic 2.316ns (19.202%)  route 9.745ns (80.798%))
  Logic Levels:           13  (CARRY4=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 96.469 - 90.422 ) 
    Source Clock Delay      (SCD):    7.051ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           3.250     4.716    clk_11M0592_IBUF
    SLICE_X52Y96         LUT5 (Prop_lut5_I4_O)        0.105     4.821 r  clk_o_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.585     5.406    clk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.487 r  clk_o_BUFG_inst/O
                         net (fo=2591, routed)        1.564     7.051    CPU_TOP0/ex2mem0/clk_o_BUFG
    SLICE_X72Y44         FDRE                                         r  CPU_TOP0/ex2mem0/mem_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDRE (Prop_fdre_C_Q)         0.379     7.430 f  CPU_TOP0/ex2mem0/mem_aluop_reg[4]/Q
                         net (fo=4, routed)           1.010     8.440    CPU_TOP0/ex2mem0/mem_aluop_input[4]
    SLICE_X72Y44         LUT5 (Prop_lut5_I0_O)        0.105     8.545 r  CPU_TOP0/ex2mem0/cpu_ram_ce_output_i_11/O
                         net (fo=39, routed)          0.788     9.334    CPU_TOP0/ex2mem0/cpu_ram_ce_output_i_11_n_9
    SLICE_X72Y43         LUT6 (Prop_lut6_I0_O)        0.105     9.439 r  CPU_TOP0/ex2mem0/wishbone_addr_output[17]_i_4/O
                         net (fo=17, routed)          0.897    10.335    CPU_TOP0/ex2mem0/wishbone_sel_output_reg[0]_15[5]
    SLICE_X66Y46         LUT6 (Prop_lut6_I5_O)        0.105    10.440 r  CPU_TOP0/ex2mem0/hit_index1__7_carry_i_3/O
                         net (fo=1, routed)           0.000    10.440    CPU_TOP0/mmu0/data_vir2phy/tlb_entry_reg[14][47][1]
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.884 r  CPU_TOP0/mmu0/data_vir2phy/hit_index1__7_carry/CO[3]
                         net (fo=1, routed)           0.000    10.884    CPU_TOP0/mmu0/data_vir2phy/hit_index1__7_carry_n_9
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    11.075 f  CPU_TOP0/mmu0/data_vir2phy/hit_index1__7_carry__0/CO[2]
                         net (fo=5, routed)           0.716    11.791    CPU_TOP0/mmu0/data_vir2phy/hit_index1__7_carry__0_n_10
    SLICE_X67Y42         LUT4 (Prop_lut4_I3_O)        0.252    12.043 f  CPU_TOP0/mmu0/data_vir2phy/hit_index_reg[3]_i_7/O
                         net (fo=2, routed)           0.675    12.718    CPU_TOP0/mmu0/data_vir2phy/hit_index_reg[3]_i_7_n_9
    SLICE_X64Y42         LUT6 (Prop_lut6_I2_O)        0.105    12.823 f  CPU_TOP0/mmu0/data_vir2phy/cpu_ram_ce_output_i_2/O
                         net (fo=8, routed)           0.504    13.327    CPU_TOP0/ex2mem0/mem_aluop_reg[2]_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I4_O)        0.105    13.432 r  CPU_TOP0/ex2mem0/PC_output[31]_i_13__0/O
                         net (fo=3, routed)           0.614    14.046    CPU_TOP0/ex2mem0/PC_output[31]_i_13__0_n_9
    SLICE_X62Y47         LUT4 (Prop_lut4_I1_O)        0.105    14.151 r  CPU_TOP0/ex2mem0/PC_output[31]_i_6__0/O
                         net (fo=52, routed)          1.264    15.415    CPU_TOP0/ex2mem0/mem_excepttype_output[4]
    SLICE_X64Y50         LUT6 (Prop_lut6_I1_O)        0.105    15.520 f  CPU_TOP0/ex2mem0/dpy0_OBUF[7]_inst_i_3/O
                         net (fo=6, routed)           0.589    16.108    CPU_TOP0/dwishbone_bus/mem_excepttype_reg[13]
    SLICE_X64Y50         LUT5 (Prop_lut5_I1_O)        0.105    16.213 f  CPU_TOP0/dwishbone_bus/dpy0_OBUF[2]_inst_i_3/O
                         net (fo=6, routed)           0.863    17.077    CPU_TOP0/if2id0/bubblereq_from_mem
    SLICE_X60Y55         LUT5 (Prop_lut5_I2_O)        0.105    17.182 f  CPU_TOP0/if2id0/dpy0_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.831    18.013    CPU_TOP0/if_pc_reg0/wishbone_state_reg[1]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.105    18.118 r  CPU_TOP0/if_pc_reg0/inst_output[31]_i_1/O
                         net (fo=32, routed)          0.995    19.112    CPU_TOP0/if2id0/PC_output_reg[12]_1[0]
    SLICE_X60Y55         FDRE                                         r  CPU_TOP0/if2id0/inst_output_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000    90.422    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           2.707    94.528    clk_11M0592_IBUF
    SLICE_X52Y96         LUT5 (Prop_lut5_I4_O)        0.084    94.612 r  clk_o_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.519    95.132    clk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    95.209 r  clk_o_BUFG_inst/O
                         net (fo=2591, routed)        1.261    96.469    CPU_TOP0/if2id0/clk_o_BUFG
    SLICE_X60Y55         FDRE                                         r  CPU_TOP0/if2id0/inst_output_reg[0]/C
                         clock pessimism              0.706    97.176    
                         clock uncertainty           -0.035    97.140    
    SLICE_X60Y55         FDRE (Setup_fdre_C_R)       -0.423    96.717    CPU_TOP0/if2id0/inst_output_reg[0]
  -------------------------------------------------------------------
                         required time                         96.717    
                         arrival time                         -19.112    
  -------------------------------------------------------------------
                         slack                                 77.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.817ns  (arrival time - required time)
  Source:                 CPU_TOP0/mem2wb0/wb_cp0_reg_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            CPU_TOP0/cp0_reg0/count_output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_11M0592 rise@0.000ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.297ns (26.575%)  route 0.821ns (73.425%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.533ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.540     1.842    clk_11M0592_IBUF
    SLICE_X52Y96         LUT5 (Prop_lut5_I4_O)        0.045     1.887 r  clk_o_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.257     2.144    clk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.170 r  clk_o_BUFG_inst/O
                         net (fo=2591, routed)        0.631     2.802    CPU_TOP0/mem2wb0/clk_o_BUFG
    SLICE_X59Y49         FDRE                                         r  CPU_TOP0/mem2wb0/wb_cp0_reg_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.128     2.930 r  CPU_TOP0/mem2wb0/wb_cp0_reg_data_reg[4]/Q
                         net (fo=10, routed)          0.821     3.750    CPU_TOP0/mem2wb0/wb_cp0_reg_data_input[4]
    SLICE_X63Y63         LUT5 (Prop_lut5_I1_O)        0.099     3.849 r  CPU_TOP0/mem2wb0/count_output[4]_i_5/O
                         net (fo=1, routed)           0.000     3.849    CPU_TOP0/mem2wb0/count_output[4]_i_5_n_9
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.919 r  CPU_TOP0/mem2wb0/count_output_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.919    CPU_TOP0/cp0_reg0/count_output_reg[7]_4[0]
    SLICE_X63Y63         FDRE                                         r  CPU_TOP0/cp0_reg0/count_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.836     2.326    clk_11M0592_IBUF
    SLICE_X52Y96         LUT5 (Prop_lut5_I4_O)        0.056     2.382 r  clk_o_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.290     2.673    clk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.702 r  clk_o_BUFG_inst/O
                         net (fo=2591, routed)        0.832     3.533    CPU_TOP0/cp0_reg0/clk_o_BUFG
    SLICE_X63Y63         FDRE                                         r  CPU_TOP0/cp0_reg0/count_output_reg[4]/C
                         clock pessimism             -0.536     2.997    
    SLICE_X63Y63         FDRE (Hold_fdre_C_D)         0.105     3.102    CPU_TOP0/cp0_reg0/count_output_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.102    
                         arrival time                           3.919    
  -------------------------------------------------------------------
                         slack                                  0.817    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_11M0592
Waveform(ns):       { 0.000 45.211 }
Period(ns):         90.422
Sources:            { clk_11M0592 }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         90.422      88.830     BUFGCTRL_X0Y0  clk_o_BUFG_inst/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         45.211      44.081     SLICE_X46Y64   CPU_TOP0/reg_dir0/regs_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         45.211      44.081     SLICE_X42Y65   CPU_TOP0/reg_dir0/regs_reg_r1_0_31_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack        7.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.183ns  (required time - arrival time)
  Source:                 CPU_TOP0/ex2mem0/mem_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_TOP0/if2id0/inst_output_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        12.061ns  (logic 2.316ns (19.202%)  route 9.745ns (80.798%))
  Logic Levels:           13  (CARRY4=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 26.151 - 20.000 ) 
    Source Clock Delay      (SCD):    7.129ns
    Clock Pessimism Removal (CPR):    0.680ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_50M_IBUF_inst/O
                         net (fo=2, routed)           3.328     4.793    video_clk_OBUF
    SLICE_X52Y96         LUT5 (Prop_lut5_I0_O)        0.105     4.898 r  clk_o_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.585     5.484    clk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     5.565 r  clk_o_BUFG_inst/O
                         net (fo=2591, routed)        1.564     7.129    CPU_TOP0/ex2mem0/clk_o_BUFG
    SLICE_X72Y44         FDRE                                         r  CPU_TOP0/ex2mem0/mem_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDRE (Prop_fdre_C_Q)         0.379     7.508 f  CPU_TOP0/ex2mem0/mem_aluop_reg[4]/Q
                         net (fo=4, routed)           1.010     8.518    CPU_TOP0/ex2mem0/mem_aluop_input[4]
    SLICE_X72Y44         LUT5 (Prop_lut5_I0_O)        0.105     8.623 r  CPU_TOP0/ex2mem0/cpu_ram_ce_output_i_11/O
                         net (fo=39, routed)          0.788     9.411    CPU_TOP0/ex2mem0/cpu_ram_ce_output_i_11_n_9
    SLICE_X72Y43         LUT6 (Prop_lut6_I0_O)        0.105     9.516 r  CPU_TOP0/ex2mem0/wishbone_addr_output[17]_i_4/O
                         net (fo=17, routed)          0.897    10.413    CPU_TOP0/ex2mem0/wishbone_sel_output_reg[0]_15[5]
    SLICE_X66Y46         LUT6 (Prop_lut6_I5_O)        0.105    10.518 r  CPU_TOP0/ex2mem0/hit_index1__7_carry_i_3/O
                         net (fo=1, routed)           0.000    10.518    CPU_TOP0/mmu0/data_vir2phy/tlb_entry_reg[14][47][1]
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.962 r  CPU_TOP0/mmu0/data_vir2phy/hit_index1__7_carry/CO[3]
                         net (fo=1, routed)           0.000    10.962    CPU_TOP0/mmu0/data_vir2phy/hit_index1__7_carry_n_9
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    11.153 f  CPU_TOP0/mmu0/data_vir2phy/hit_index1__7_carry__0/CO[2]
                         net (fo=5, routed)           0.716    11.869    CPU_TOP0/mmu0/data_vir2phy/hit_index1__7_carry__0_n_10
    SLICE_X67Y42         LUT4 (Prop_lut4_I3_O)        0.252    12.121 f  CPU_TOP0/mmu0/data_vir2phy/hit_index_reg[3]_i_7/O
                         net (fo=2, routed)           0.675    12.796    CPU_TOP0/mmu0/data_vir2phy/hit_index_reg[3]_i_7_n_9
    SLICE_X64Y42         LUT6 (Prop_lut6_I2_O)        0.105    12.901 f  CPU_TOP0/mmu0/data_vir2phy/cpu_ram_ce_output_i_2/O
                         net (fo=8, routed)           0.504    13.404    CPU_TOP0/ex2mem0/mem_aluop_reg[2]_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I4_O)        0.105    13.509 r  CPU_TOP0/ex2mem0/PC_output[31]_i_13__0/O
                         net (fo=3, routed)           0.614    14.124    CPU_TOP0/ex2mem0/PC_output[31]_i_13__0_n_9
    SLICE_X62Y47         LUT4 (Prop_lut4_I1_O)        0.105    14.229 r  CPU_TOP0/ex2mem0/PC_output[31]_i_6__0/O
                         net (fo=52, routed)          1.264    15.492    CPU_TOP0/ex2mem0/mem_excepttype_output[4]
    SLICE_X64Y50         LUT6 (Prop_lut6_I1_O)        0.105    15.597 f  CPU_TOP0/ex2mem0/dpy0_OBUF[7]_inst_i_3/O
                         net (fo=6, routed)           0.589    16.186    CPU_TOP0/dwishbone_bus/mem_excepttype_reg[13]
    SLICE_X64Y50         LUT5 (Prop_lut5_I1_O)        0.105    16.291 f  CPU_TOP0/dwishbone_bus/dpy0_OBUF[2]_inst_i_3/O
                         net (fo=6, routed)           0.863    17.154    CPU_TOP0/if2id0/bubblereq_from_mem
    SLICE_X60Y55         LUT5 (Prop_lut5_I2_O)        0.105    17.259 f  CPU_TOP0/if2id0/dpy0_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.831    18.090    CPU_TOP0/if_pc_reg0/wishbone_state_reg[1]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.105    18.195 r  CPU_TOP0/if_pc_reg0/inst_output[31]_i_1/O
                         net (fo=32, routed)          0.995    19.190    CPU_TOP0/if2id0/PC_output_reg[12]_1[0]
    SLICE_X60Y55         FDRE                                         r  CPU_TOP0/if2id0/inst_output_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_50M_IBUF_inst/O
                         net (fo=2, routed)           2.811    24.210    video_clk_OBUF
    SLICE_X52Y96         LUT5 (Prop_lut5_I0_O)        0.084    24.294 r  clk_o_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.519    24.813    clk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    24.890 r  clk_o_BUFG_inst/O
                         net (fo=2591, routed)        1.261    26.151    CPU_TOP0/if2id0/clk_o_BUFG
    SLICE_X60Y55         FDRE                                         r  CPU_TOP0/if2id0/inst_output_reg[0]/C
                         clock pessimism              0.680    26.831    
                         clock uncertainty           -0.035    26.796    
    SLICE_X60Y55         FDRE (Setup_fdre_C_R)       -0.423    26.373    CPU_TOP0/if2id0/inst_output_reg[0]
  -------------------------------------------------------------------
                         required time                         26.373    
                         arrival time                         -19.190    
  -------------------------------------------------------------------
                         slack                                  7.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 serial0/ext_uart_r/RxD_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            serial0/ext_uart_r/RxD_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.362%)  route 0.099ns (34.638%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.234ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.109    video_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  video_clk_OBUF_BUFG_inst/O
                         net (fo=593, routed)         0.574     1.708    serial0/ext_uart_r/video_clk_OBUF_BUFG
    SLICE_X13Y92         FDRE                                         r  serial0/ext_uart_r/RxD_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y92         FDRE (Prop_fdre_C_Q)         0.141     1.849 r  serial0/ext_uart_r/RxD_sync_reg[0]/Q
                         net (fo=1, routed)           0.099     1.948    serial0/ext_uart_r/RxD_sync_reg_n_9_[0]
    SLICE_X14Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.993 r  serial0/ext_uart_r/RxD_sync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.993    serial0/ext_uart_r/RxD_sync[1]_i_1_n_9
    SLICE_X14Y92         FDRE                                         r  serial0/ext_uart_r/RxD_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=2, routed)           0.871     1.360    video_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  video_clk_OBUF_BUFG_inst/O
                         net (fo=593, routed)         0.845     2.234    serial0/ext_uart_r/video_clk_OBUF_BUFG
    SLICE_X14Y92         FDRE                                         r  serial0/ext_uart_r/RxD_sync_reg[1]/C
                         clock pessimism             -0.509     1.724    
    SLICE_X14Y92         FDRE (Hold_fdre_C_D)         0.121     1.845    serial0/ext_uart_r/RxD_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y10  vga800x600at75/vga_ram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X42Y64  CPU_TOP0/reg_dir0/regs_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X42Y65  CPU_TOP0/reg_dir0/regs_reg_r1_0_31_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_11M0592

Setup :         6263  Failing Endpoints,  Worst Slack      -13.417ns,  Total Violation   -50571.256ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.417ns  (required time - arrival time)
  Source:                 CPU_TOP0/ex2mem0/mem_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_TOP0/if2id0/inst_output_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.178ns  (clk_11M0592 rise@17180.178ns - clk_50M rise@17180.000ns)
  Data Path Delay:        12.061ns  (logic 2.316ns (19.202%)  route 9.745ns (80.798%))
  Logic Levels:           13  (CARRY4=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -1.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns = ( 17186.225 - 17180.178 ) 
    Source Clock Delay      (SCD):    7.129ns = ( 17187.129 - 17180.000 ) 
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)17180.000 17180.000 r  
    D18                                               0.000 17180.000 r  clk_50M (IN)
                         net (fo=0)                   0.000 17180.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465 17181.465 r  clk_50M_IBUF_inst/O
                         net (fo=2, routed)           3.328 17184.793    video_clk_OBUF
    SLICE_X52Y96         LUT5 (Prop_lut5_I0_O)        0.105 17184.898 r  clk_o_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.585 17185.484    clk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081 17185.564 r  clk_o_BUFG_inst/O
                         net (fo=2591, routed)        1.564 17187.129    CPU_TOP0/ex2mem0/clk_o_BUFG
    SLICE_X72Y44         FDRE                                         r  CPU_TOP0/ex2mem0/mem_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDRE (Prop_fdre_C_Q)         0.379 17187.508 f  CPU_TOP0/ex2mem0/mem_aluop_reg[4]/Q
                         net (fo=4, routed)           1.010 17188.518    CPU_TOP0/ex2mem0/mem_aluop_input[4]
    SLICE_X72Y44         LUT5 (Prop_lut5_I0_O)        0.105 17188.623 r  CPU_TOP0/ex2mem0/cpu_ram_ce_output_i_11/O
                         net (fo=39, routed)          0.788 17189.412    CPU_TOP0/ex2mem0/cpu_ram_ce_output_i_11_n_9
    SLICE_X72Y43         LUT6 (Prop_lut6_I0_O)        0.105 17189.518 r  CPU_TOP0/ex2mem0/wishbone_addr_output[17]_i_4/O
                         net (fo=17, routed)          0.897 17190.414    CPU_TOP0/ex2mem0/wishbone_sel_output_reg[0]_15[5]
    SLICE_X66Y46         LUT6 (Prop_lut6_I5_O)        0.105 17190.520 r  CPU_TOP0/ex2mem0/hit_index1__7_carry_i_3/O
                         net (fo=1, routed)           0.000 17190.520    CPU_TOP0/mmu0/data_vir2phy/tlb_entry_reg[14][47][1]
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444 17190.963 r  CPU_TOP0/mmu0/data_vir2phy/hit_index1__7_carry/CO[3]
                         net (fo=1, routed)           0.000 17190.963    CPU_TOP0/mmu0/data_vir2phy/hit_index1__7_carry_n_9
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191 17191.154 f  CPU_TOP0/mmu0/data_vir2phy/hit_index1__7_carry__0/CO[2]
                         net (fo=5, routed)           0.716 17191.871    CPU_TOP0/mmu0/data_vir2phy/hit_index1__7_carry__0_n_10
    SLICE_X67Y42         LUT4 (Prop_lut4_I3_O)        0.252 17192.123 f  CPU_TOP0/mmu0/data_vir2phy/hit_index_reg[3]_i_7/O
                         net (fo=2, routed)           0.675 17192.797    CPU_TOP0/mmu0/data_vir2phy/hit_index_reg[3]_i_7_n_9
    SLICE_X64Y42         LUT6 (Prop_lut6_I2_O)        0.105 17192.902 f  CPU_TOP0/mmu0/data_vir2phy/cpu_ram_ce_output_i_2/O
                         net (fo=8, routed)           0.504 17193.406    CPU_TOP0/ex2mem0/mem_aluop_reg[2]_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I4_O)        0.105 17193.512 r  CPU_TOP0/ex2mem0/PC_output[31]_i_13__0/O
                         net (fo=3, routed)           0.614 17194.127    CPU_TOP0/ex2mem0/PC_output[31]_i_13__0_n_9
    SLICE_X62Y47         LUT4 (Prop_lut4_I1_O)        0.105 17194.232 r  CPU_TOP0/ex2mem0/PC_output[31]_i_6__0/O
                         net (fo=52, routed)          1.264 17195.496    CPU_TOP0/ex2mem0/mem_excepttype_output[4]
    SLICE_X64Y50         LUT6 (Prop_lut6_I1_O)        0.105 17195.602 f  CPU_TOP0/ex2mem0/dpy0_OBUF[7]_inst_i_3/O
                         net (fo=6, routed)           0.589 17196.189    CPU_TOP0/dwishbone_bus/mem_excepttype_reg[13]
    SLICE_X64Y50         LUT5 (Prop_lut5_I1_O)        0.105 17196.295 f  CPU_TOP0/dwishbone_bus/dpy0_OBUF[2]_inst_i_3/O
                         net (fo=6, routed)           0.863 17197.158    CPU_TOP0/if2id0/bubblereq_from_mem
    SLICE_X60Y55         LUT5 (Prop_lut5_I2_O)        0.105 17197.264 f  CPU_TOP0/if2id0/dpy0_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.831 17198.094    CPU_TOP0/if_pc_reg0/wishbone_state_reg[1]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.105 17198.199 r  CPU_TOP0/if_pc_reg0/inst_output[31]_i_1/O
                         net (fo=32, routed)          0.995 17199.193    CPU_TOP0/if2id0/PC_output_reg[12]_1[0]
    SLICE_X60Y55         FDRE                                         r  CPU_TOP0/if2id0/inst_output_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                  17180.178 17180.178 r  
    C18                                               0.000 17180.178 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000 17180.178    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.399 17181.576 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           2.707 17184.283    clk_11M0592_IBUF
    SLICE_X52Y96         LUT5 (Prop_lut5_I4_O)        0.084 17184.367 r  clk_o_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.519 17184.887    clk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077 17184.963 r  clk_o_BUFG_inst/O
                         net (fo=2591, routed)        1.261 17186.225    CPU_TOP0/if2id0/clk_o_BUFG
    SLICE_X60Y55         FDRE                                         r  CPU_TOP0/if2id0/inst_output_reg[0]/C
                         clock pessimism              0.006 17186.230    
                         clock uncertainty           -0.035 17186.195    
    SLICE_X60Y55         FDRE (Setup_fdre_C_R)       -0.423 17185.771    CPU_TOP0/if2id0/inst_output_reg[0]
  -------------------------------------------------------------------
                         required time                      17185.773    
                         arrival time                       -17199.191    
  -------------------------------------------------------------------
                         slack                                -13.417    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 serial0/ext_uart_r/RxD_data_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU_TOP0/cp0_reg0/cause_output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_11M0592
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_11M0592 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        2.039ns  (logic 0.141ns (6.916%)  route 1.898ns (93.084%))
  Logic Levels:           0  
  Clock Path Skew:        1.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.526ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_50M_IBUF_inst/O
                         net (fo=2, routed)           0.808     1.109    video_clk_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  video_clk_OBUF_BUFG_inst/O
                         net (fo=593, routed)         0.567     1.701    serial0/ext_uart_r/video_clk_OBUF_BUFG
    SLICE_X29Y66         FDRE                                         r  serial0/ext_uart_r/RxD_data_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141     1.842 r  serial0/ext_uart_r/RxD_data_ready_reg/Q
                         net (fo=7, routed)           1.898     3.740    CPU_TOP0/cp0_reg0/int_flag[0]
    SLICE_X54Y66         FDRE                                         r  CPU_TOP0/cp0_reg0/cause_output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.836     2.326    clk_11M0592_IBUF
    SLICE_X52Y96         LUT5 (Prop_lut5_I4_O)        0.056     2.382 r  clk_o_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.290     2.673    clk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.702 r  clk_o_BUFG_inst/O
                         net (fo=2591, routed)        0.825     3.526    CPU_TOP0/cp0_reg0/clk_o_BUFG
    SLICE_X54Y66         FDRE                                         r  CPU_TOP0/cp0_reg0/cause_output_reg[12]/C
                         clock pessimism              0.000     3.526    
                         clock uncertainty            0.035     3.562    
    SLICE_X54Y66         FDRE (Hold_fdre_C_D)         0.052     3.614    CPU_TOP0/cp0_reg0/cause_output_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.614    
                         arrival time                           3.740    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
From Clock:  clk_11M0592
  To Clock:  clk_50M

Setup :         7251  Failing Endpoints,  Worst Slack      -13.375ns,  Total Violation   -58459.944ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -13.375ns  (required time - arrival time)
  Source:                 CPU_TOP0/ex2mem0/mem_aluop_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            CPU_TOP0/if2id0/inst_output_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.039ns  (clk_50M rise@6420.000ns - clk_11M0592 rise@6419.961ns)
  Data Path Delay:        12.061ns  (logic 2.316ns (19.202%)  route 9.745ns (80.798%))
  Logic Levels:           13  (CARRY4=2 LUT4=3 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 6426.151 - 6420.000 ) 
    Source Clock Delay      (SCD):    7.051ns = ( 6427.013 - 6419.961 ) 
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                   6419.961  6419.961 r  
    C18                                               0.000  6419.961 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000  6419.961    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         1.466  6421.427 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           3.250  6424.677    clk_11M0592_IBUF
    SLICE_X52Y96         LUT5 (Prop_lut5_I4_O)        0.105  6424.782 r  clk_o_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.585  6425.368    clk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081  6425.449 r  clk_o_BUFG_inst/O
                         net (fo=2591, routed)        1.564  6427.013    CPU_TOP0/ex2mem0/clk_o_BUFG
    SLICE_X72Y44         FDRE                                         r  CPU_TOP0/ex2mem0/mem_aluop_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y44         FDRE (Prop_fdre_C_Q)         0.379  6427.392 f  CPU_TOP0/ex2mem0/mem_aluop_reg[4]/Q
                         net (fo=4, routed)           1.010  6428.402    CPU_TOP0/ex2mem0/mem_aluop_input[4]
    SLICE_X72Y44         LUT5 (Prop_lut5_I0_O)        0.105  6428.507 r  CPU_TOP0/ex2mem0/cpu_ram_ce_output_i_11/O
                         net (fo=39, routed)          0.788  6429.295    CPU_TOP0/ex2mem0/cpu_ram_ce_output_i_11_n_9
    SLICE_X72Y43         LUT6 (Prop_lut6_I0_O)        0.105  6429.400 r  CPU_TOP0/ex2mem0/wishbone_addr_output[17]_i_4/O
                         net (fo=17, routed)          0.897  6430.297    CPU_TOP0/ex2mem0/wishbone_sel_output_reg[0]_15[5]
    SLICE_X66Y46         LUT6 (Prop_lut6_I5_O)        0.105  6430.402 r  CPU_TOP0/ex2mem0/hit_index1__7_carry_i_3/O
                         net (fo=1, routed)           0.000  6430.402    CPU_TOP0/mmu0/data_vir2phy/tlb_entry_reg[14][47][1]
    SLICE_X66Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444  6430.846 r  CPU_TOP0/mmu0/data_vir2phy/hit_index1__7_carry/CO[3]
                         net (fo=1, routed)           0.000  6430.846    CPU_TOP0/mmu0/data_vir2phy/hit_index1__7_carry_n_9
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191  6431.037 f  CPU_TOP0/mmu0/data_vir2phy/hit_index1__7_carry__0/CO[2]
                         net (fo=5, routed)           0.716  6431.753    CPU_TOP0/mmu0/data_vir2phy/hit_index1__7_carry__0_n_10
    SLICE_X67Y42         LUT4 (Prop_lut4_I3_O)        0.252  6432.005 f  CPU_TOP0/mmu0/data_vir2phy/hit_index_reg[3]_i_7/O
                         net (fo=2, routed)           0.675  6432.680    CPU_TOP0/mmu0/data_vir2phy/hit_index_reg[3]_i_7_n_9
    SLICE_X64Y42         LUT6 (Prop_lut6_I2_O)        0.105  6432.785 f  CPU_TOP0/mmu0/data_vir2phy/cpu_ram_ce_output_i_2/O
                         net (fo=8, routed)           0.504  6433.289    CPU_TOP0/ex2mem0/mem_aluop_reg[2]_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I4_O)        0.105  6433.394 r  CPU_TOP0/ex2mem0/PC_output[31]_i_13__0/O
                         net (fo=3, routed)           0.614  6434.008    CPU_TOP0/ex2mem0/PC_output[31]_i_13__0_n_9
    SLICE_X62Y47         LUT4 (Prop_lut4_I1_O)        0.105  6434.113 r  CPU_TOP0/ex2mem0/PC_output[31]_i_6__0/O
                         net (fo=52, routed)          1.264  6435.376    CPU_TOP0/ex2mem0/mem_excepttype_output[4]
    SLICE_X64Y50         LUT6 (Prop_lut6_I1_O)        0.105  6435.481 f  CPU_TOP0/ex2mem0/dpy0_OBUF[7]_inst_i_3/O
                         net (fo=6, routed)           0.589  6436.070    CPU_TOP0/dwishbone_bus/mem_excepttype_reg[13]
    SLICE_X64Y50         LUT5 (Prop_lut5_I1_O)        0.105  6436.175 f  CPU_TOP0/dwishbone_bus/dpy0_OBUF[2]_inst_i_3/O
                         net (fo=6, routed)           0.863  6437.039    CPU_TOP0/if2id0/bubblereq_from_mem
    SLICE_X60Y55         LUT5 (Prop_lut5_I2_O)        0.105  6437.144 f  CPU_TOP0/if2id0/dpy0_OBUF[6]_inst_i_2/O
                         net (fo=8, routed)           0.831  6437.975    CPU_TOP0/if_pc_reg0/wishbone_state_reg[1]
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.105  6438.080 r  CPU_TOP0/if_pc_reg0/inst_output[31]_i_1/O
                         net (fo=32, routed)          0.995  6439.074    CPU_TOP0/if2id0/PC_output_reg[12]_1[0]
    SLICE_X60Y55         FDRE                                         r  CPU_TOP0/if2id0/inst_output_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge) 6420.000  6420.000 r  
    D18                                               0.000  6420.000 r  clk_50M (IN)
                         net (fo=0)                   0.000  6420.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398  6421.398 r  clk_50M_IBUF_inst/O
                         net (fo=2, routed)           2.811  6424.210    video_clk_OBUF
    SLICE_X52Y96         LUT5 (Prop_lut5_I0_O)        0.084  6424.294 r  clk_o_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.519  6424.813    clk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077  6424.891 r  clk_o_BUFG_inst/O
                         net (fo=2591, routed)        1.261  6426.151    CPU_TOP0/if2id0/clk_o_BUFG
    SLICE_X60Y55         FDRE                                         r  CPU_TOP0/if2id0/inst_output_reg[0]/C
                         clock pessimism              0.006  6426.157    
                         clock uncertainty           -0.035  6426.122    
    SLICE_X60Y55         FDRE (Setup_fdre_C_R)       -0.423  6425.699    CPU_TOP0/if2id0/inst_output_reg[0]
  -------------------------------------------------------------------
                         required time                       6425.699    
                         arrival time                       -6439.073    
  -------------------------------------------------------------------
                         slack                                -13.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 CPU_TOP0/mem2wb0/wb_cp0_reg_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_11M0592  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            CPU_TOP0/cp0_reg0/count_output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_11M0592 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.297ns (26.575%)  route 0.821ns (73.425%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.673ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_11M0592 rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_11M0592 (IN)
                         net (fo=0)                   0.000     0.000    clk_11M0592
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_11M0592_IBUF_inst/O
                         net (fo=1, routed)           1.540     1.842    clk_11M0592_IBUF
    SLICE_X52Y96         LUT5 (Prop_lut5_I4_O)        0.045     1.887 r  clk_o_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.257     2.144    clk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.170 r  clk_o_BUFG_inst/O
                         net (fo=2591, routed)        0.631     2.802    CPU_TOP0/mem2wb0/clk_o_BUFG
    SLICE_X59Y49         FDRE                                         r  CPU_TOP0/mem2wb0/wb_cp0_reg_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.128     2.930 r  CPU_TOP0/mem2wb0/wb_cp0_reg_data_reg[4]/Q
                         net (fo=10, routed)          0.821     3.750    CPU_TOP0/mem2wb0/wb_cp0_reg_data_input[4]
    SLICE_X63Y63         LUT5 (Prop_lut5_I1_O)        0.099     3.849 r  CPU_TOP0/mem2wb0/count_output[4]_i_5/O
                         net (fo=1, routed)           0.000     3.849    CPU_TOP0/mem2wb0/count_output[4]_i_5_n_9
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.919 r  CPU_TOP0/mem2wb0/count_output_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.919    CPU_TOP0/cp0_reg0/count_output_reg[7]_4[0]
    SLICE_X63Y63         FDRE                                         r  CPU_TOP0/cp0_reg0/count_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_50M_IBUF_inst/O
                         net (fo=2, routed)           1.976     2.466    video_clk_OBUF
    SLICE_X52Y96         LUT5 (Prop_lut5_I0_O)        0.056     2.522 r  clk_o_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.290     2.812    clk_o
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.841 r  clk_o_BUFG_inst/O
                         net (fo=2591, routed)        0.832     3.673    CPU_TOP0/cp0_reg0/clk_o_BUFG
    SLICE_X63Y63         FDRE                                         r  CPU_TOP0/cp0_reg0/count_output_reg[4]/C
                         clock pessimism             -0.005     3.668    
                         clock uncertainty            0.035     3.703    
    SLICE_X63Y63         FDRE (Hold_fdre_C_D)         0.105     3.808    CPU_TOP0/cp0_reg0/count_output_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.808    
                         arrival time                           3.919    
  -------------------------------------------------------------------
                         slack                                  0.111    





