Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  5 18:57:41 2024
| Host         : DESKTOP-OCH9RL1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1847)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2944)
5. checking no_input_delay (21)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (6)

1. checking no_clock (1847)
---------------------------
 There are 197 register/latch pins with no clock driven by root clock pin: mcu_TCK_0 (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_uart0/regs_q_reg[31]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_buf_icb_splt/splt_num_gt_1_gen.fifo_dp_1.u_sirv_gnrl_rspid_fifo/dp_gt_0.vld_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.dp_gt1.rptr_vec_31_dfflr/qout_r_reg[0]_rep__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[47]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[48]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[49]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[57]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[58]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[59]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[60]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[61]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[62]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[63]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[64]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[65]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[66]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[67]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[68]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[69]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[70]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[71]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[72]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[73]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[74]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[75]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[76]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.fifo_rf[1].fifo_rf_dffl/qout_r_reg[77]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__1/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.rptr_vec_0_dfflrs/qout_r_reg[0]_rep__2/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_ppi_fab/u_sirv_gnrl_icb_buffer/u_sirv_gnrl_cmd_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_uart0_apb_icb2apb/apb_enable_dfflr/qout_r_reg[0]/Q (HIGH)

 There are 197 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/pullup_TCK/O (HIGH)

 There are 989 register/latch pins with no clock driven by root clock pin: design_1_i/e203_axi_0/inst/u1_clk_div/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2944)
---------------------------------------------------
 There are 2944 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (6)
----------------------------
 There are 6 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.203    -3220.064                   5959                43445        0.054        0.000                      0                43405        1.100        0.000                       0                 15900  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                               ------------         ----------      --------------
clk_in1_p_0                                         {0.000 2.500}        5.000           200.000         
  clk_200_design_1_clk_wiz_0_0                      {0.000 2.500}        5.000           200.000         
  clkfbout_design_1_clk_wiz_0_0                     {0.000 2.500}        5.000           200.000         
design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0_1                              {0.000 31.250}       62.500          16.000          
  clkfbout_clk_wiz_0_1                              {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_p_0                                                                                                                                                                                           1.100        0.000                       0                     1  
  clk_200_design_1_clk_wiz_0_0                           -3.203    -3220.064                   5959                18903        0.054        0.000                      0                18903        1.732        0.000                       0                  6922  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                                       3.592        0.000                       0                     3  
design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                    3.467        0.000                      0                18230        0.054        0.000                      0                18230       30.482        0.000                       0                  8970  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1          clk_200_design_1_clk_wiz_0_0       61.808        0.000                      0                   20                                                                        
clk_200_design_1_clk_wiz_0_0  clk_out1_clk_wiz_0_1                4.354        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_200_design_1_clk_wiz_0_0  clk_200_design_1_clk_wiz_0_0        3.716        0.000                      0                  109        0.269        0.000                      0                  109  
**async_default**             clk_out1_clk_wiz_0_1          clk_out1_clk_wiz_0_1               44.885        0.000                      0                 6163        0.217        0.000                      0                 6163  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_p_0
  To Clock:  clk_in1_p_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_p_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_in1_p_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_design_1_clk_wiz_0_0
  To Clock:  clk_200_design_1_clk_wiz_0_0

Setup :         5959  Failing Endpoints,  Worst Slack       -3.203ns,  Total Violation    -3220.064ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.203ns  (required time - arrival time)
  Source:                 design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.929ns  (logic 5.527ns (69.706%)  route 2.402ns (30.294%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 3.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.393    -2.183    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/s00_axi_aclk
    SLICE_X64Y146        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y146        FDRE (Prop_fdre_C_Q)         0.223    -1.960 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/Q
                         net (fo=1, routed)           0.640    -1.320    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg_n_0_[0]
    SLICE_X65Y147        LUT6 (Prop_lut6_I0_O)        0.043    -1.277 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_4/O
                         net (fo=1, routed)           0.000    -1.277    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_4_n_0
    SLICE_X65Y147        MUXF7 (Prop_muxf7_I0_O)      0.107    -1.170 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_1/O
                         net (fo=1, routed)           0.519    -0.651    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh_n_12
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.124    -0.527 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/i___278/O
                         net (fo=7, routed)           0.451    -0.076    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/i_a[0][0]
    DSP48_X2Y61          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      2.879     2.803 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     2.803    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0_n_106
    DSP48_X2Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     3.880 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1/P[0]
                         net (fo=2, routed)           0.438     4.318    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_n_105
    SLICE_X53Y154        LUT2 (Prop_lut2_I0_O)        0.043     4.361 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.361    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3_n_0
    SLICE_X53Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.628 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.628    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_n_0
    SLICE_X53Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.794 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__0/O[1]
                         net (fo=2, routed)           0.354     5.148    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_0[1]
    SLICE_X52Y155        LUT3 (Prop_lut3_I0_O)        0.123     5.271 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[20]_i_4__3/O
                         net (fo=1, routed)           0.000     5.271    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[20]_i_4__3_n_0
    SLICE_X52Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.527 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.527    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[20]_i_1_n_0
    SLICE_X52Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.581 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.581    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1_n_0
    SLICE_X52Y157        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.746 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.746    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac_n_61
    SLICE_X52Y157        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.091     3.209    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/s00_axi_aclk
    SLICE_X52Y157        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[29]/C
                         clock pessimism             -0.682     2.528    
                         clock uncertainty           -0.060     2.467    
    SLICE_X52Y157        FDRE (Setup_fdre_C_D)        0.076     2.543    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[29]
  -------------------------------------------------------------------
                         required time                          2.543    
                         arrival time                          -5.746    
  -------------------------------------------------------------------
                         slack                                 -3.203    

Slack (VIOLATED) :        -3.189ns  (required time - arrival time)
  Source:                 design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.915ns  (logic 5.513ns (69.652%)  route 2.402ns (30.348%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 3.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.393    -2.183    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/s00_axi_aclk
    SLICE_X64Y146        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y146        FDRE (Prop_fdre_C_Q)         0.223    -1.960 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/Q
                         net (fo=1, routed)           0.640    -1.320    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg_n_0_[0]
    SLICE_X65Y147        LUT6 (Prop_lut6_I0_O)        0.043    -1.277 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_4/O
                         net (fo=1, routed)           0.000    -1.277    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_4_n_0
    SLICE_X65Y147        MUXF7 (Prop_muxf7_I0_O)      0.107    -1.170 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_1/O
                         net (fo=1, routed)           0.519    -0.651    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh_n_12
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.124    -0.527 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/i___278/O
                         net (fo=7, routed)           0.451    -0.076    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/i_a[0][0]
    DSP48_X2Y61          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      2.879     2.803 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     2.803    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0_n_106
    DSP48_X2Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     3.880 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1/P[0]
                         net (fo=2, routed)           0.438     4.318    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_n_105
    SLICE_X53Y154        LUT2 (Prop_lut2_I0_O)        0.043     4.361 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.361    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3_n_0
    SLICE_X53Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.628 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.628    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_n_0
    SLICE_X53Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.794 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__0/O[1]
                         net (fo=2, routed)           0.354     5.148    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_0[1]
    SLICE_X52Y155        LUT3 (Prop_lut3_I0_O)        0.123     5.271 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[20]_i_4__3/O
                         net (fo=1, routed)           0.000     5.271    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[20]_i_4__3_n_0
    SLICE_X52Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.527 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.527    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[20]_i_1_n_0
    SLICE_X52Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.581 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.581    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1_n_0
    SLICE_X52Y157        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.732 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.732    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac_n_59
    SLICE_X52Y157        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.091     3.209    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/s00_axi_aclk
    SLICE_X52Y157        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[31]/C
                         clock pessimism             -0.682     2.528    
                         clock uncertainty           -0.060     2.467    
    SLICE_X52Y157        FDRE (Setup_fdre_C_D)        0.076     2.543    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[31]
  -------------------------------------------------------------------
                         required time                          2.543    
                         arrival time                          -5.732    
  -------------------------------------------------------------------
                         slack                                 -3.189    

Slack (VIOLATED) :        -3.150ns  (required time - arrival time)
  Source:                 design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.876ns  (logic 5.474ns (69.502%)  route 2.402ns (30.498%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 3.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.393    -2.183    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/s00_axi_aclk
    SLICE_X64Y146        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y146        FDRE (Prop_fdre_C_Q)         0.223    -1.960 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/Q
                         net (fo=1, routed)           0.640    -1.320    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg_n_0_[0]
    SLICE_X65Y147        LUT6 (Prop_lut6_I0_O)        0.043    -1.277 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_4/O
                         net (fo=1, routed)           0.000    -1.277    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_4_n_0
    SLICE_X65Y147        MUXF7 (Prop_muxf7_I0_O)      0.107    -1.170 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_1/O
                         net (fo=1, routed)           0.519    -0.651    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh_n_12
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.124    -0.527 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/i___278/O
                         net (fo=7, routed)           0.451    -0.076    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/i_a[0][0]
    DSP48_X2Y61          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      2.879     2.803 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     2.803    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0_n_106
    DSP48_X2Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     3.880 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1/P[0]
                         net (fo=2, routed)           0.438     4.318    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_n_105
    SLICE_X53Y154        LUT2 (Prop_lut2_I0_O)        0.043     4.361 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.361    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3_n_0
    SLICE_X53Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.628 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.628    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_n_0
    SLICE_X53Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.794 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__0/O[1]
                         net (fo=2, routed)           0.354     5.148    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_0[1]
    SLICE_X52Y155        LUT3 (Prop_lut3_I0_O)        0.123     5.271 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[20]_i_4__3/O
                         net (fo=1, routed)           0.000     5.271    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[20]_i_4__3_n_0
    SLICE_X52Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.527 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.527    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[20]_i_1_n_0
    SLICE_X52Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.581 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.581    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1_n_0
    SLICE_X52Y157        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     5.693 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.693    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac_n_60
    SLICE_X52Y157        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.091     3.209    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/s00_axi_aclk
    SLICE_X52Y157        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[30]/C
                         clock pessimism             -0.682     2.528    
                         clock uncertainty           -0.060     2.467    
    SLICE_X52Y157        FDRE (Setup_fdre_C_D)        0.076     2.543    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[30]
  -------------------------------------------------------------------
                         required time                          2.543    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                 -3.150    

Slack (VIOLATED) :        -3.149ns  (required time - arrival time)
  Source:                 design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.875ns  (logic 5.473ns (69.498%)  route 2.402ns (30.502%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 3.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.393    -2.183    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/s00_axi_aclk
    SLICE_X64Y146        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y146        FDRE (Prop_fdre_C_Q)         0.223    -1.960 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/Q
                         net (fo=1, routed)           0.640    -1.320    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg_n_0_[0]
    SLICE_X65Y147        LUT6 (Prop_lut6_I0_O)        0.043    -1.277 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_4/O
                         net (fo=1, routed)           0.000    -1.277    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_4_n_0
    SLICE_X65Y147        MUXF7 (Prop_muxf7_I0_O)      0.107    -1.170 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_1/O
                         net (fo=1, routed)           0.519    -0.651    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh_n_12
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.124    -0.527 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/i___278/O
                         net (fo=7, routed)           0.451    -0.076    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/i_a[0][0]
    DSP48_X2Y61          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      2.879     2.803 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     2.803    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0_n_106
    DSP48_X2Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     3.880 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1/P[0]
                         net (fo=2, routed)           0.438     4.318    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_n_105
    SLICE_X53Y154        LUT2 (Prop_lut2_I0_O)        0.043     4.361 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.361    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3_n_0
    SLICE_X53Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.628 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.628    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_n_0
    SLICE_X53Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.794 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__0/O[1]
                         net (fo=2, routed)           0.354     5.148    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_0[1]
    SLICE_X52Y155        LUT3 (Prop_lut3_I0_O)        0.123     5.271 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[20]_i_4__3/O
                         net (fo=1, routed)           0.000     5.271    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[20]_i_4__3_n_0
    SLICE_X52Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.527 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.527    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[20]_i_1_n_0
    SLICE_X52Y156        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     5.692 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.692    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac_n_57
    SLICE_X52Y156        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.091     3.209    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/s00_axi_aclk
    SLICE_X52Y156        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[25]/C
                         clock pessimism             -0.682     2.528    
                         clock uncertainty           -0.060     2.467    
    SLICE_X52Y156        FDRE (Setup_fdre_C_D)        0.076     2.543    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[25]
  -------------------------------------------------------------------
                         required time                          2.543    
                         arrival time                          -5.692    
  -------------------------------------------------------------------
                         slack                                 -3.149    

Slack (VIOLATED) :        -3.146ns  (required time - arrival time)
  Source:                 design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.872ns  (logic 5.470ns (69.486%)  route 2.402ns (30.514%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 3.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.393    -2.183    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/s00_axi_aclk
    SLICE_X64Y146        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y146        FDRE (Prop_fdre_C_Q)         0.223    -1.960 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/Q
                         net (fo=1, routed)           0.640    -1.320    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg_n_0_[0]
    SLICE_X65Y147        LUT6 (Prop_lut6_I0_O)        0.043    -1.277 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_4/O
                         net (fo=1, routed)           0.000    -1.277    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_4_n_0
    SLICE_X65Y147        MUXF7 (Prop_muxf7_I0_O)      0.107    -1.170 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_1/O
                         net (fo=1, routed)           0.519    -0.651    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh_n_12
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.124    -0.527 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/i___278/O
                         net (fo=7, routed)           0.451    -0.076    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/i_a[0][0]
    DSP48_X2Y61          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      2.879     2.803 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     2.803    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0_n_106
    DSP48_X2Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     3.880 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1/P[0]
                         net (fo=2, routed)           0.438     4.318    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_n_105
    SLICE_X53Y154        LUT2 (Prop_lut2_I0_O)        0.043     4.361 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.361    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3_n_0
    SLICE_X53Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.628 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.628    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_n_0
    SLICE_X53Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.794 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__0/O[1]
                         net (fo=2, routed)           0.354     5.148    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_0[1]
    SLICE_X52Y155        LUT3 (Prop_lut3_I0_O)        0.123     5.271 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[20]_i_4__3/O
                         net (fo=1, routed)           0.000     5.271    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[20]_i_4__3_n_0
    SLICE_X52Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.527 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.527    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[20]_i_1_n_0
    SLICE_X52Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.581 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.581    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1_n_0
    SLICE_X52Y157        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.689 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.689    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac_n_62
    SLICE_X52Y157        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.091     3.209    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/s00_axi_aclk
    SLICE_X52Y157        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[28]/C
                         clock pessimism             -0.682     2.528    
                         clock uncertainty           -0.060     2.467    
    SLICE_X52Y157        FDRE (Setup_fdre_C_D)        0.076     2.543    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[28]
  -------------------------------------------------------------------
                         required time                          2.543    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                 -3.146    

Slack (VIOLATED) :        -3.135ns  (required time - arrival time)
  Source:                 design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.861ns  (logic 5.459ns (69.443%)  route 2.402ns (30.557%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 3.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.393    -2.183    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/s00_axi_aclk
    SLICE_X64Y146        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y146        FDRE (Prop_fdre_C_Q)         0.223    -1.960 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/Q
                         net (fo=1, routed)           0.640    -1.320    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg_n_0_[0]
    SLICE_X65Y147        LUT6 (Prop_lut6_I0_O)        0.043    -1.277 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_4/O
                         net (fo=1, routed)           0.000    -1.277    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_4_n_0
    SLICE_X65Y147        MUXF7 (Prop_muxf7_I0_O)      0.107    -1.170 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_1/O
                         net (fo=1, routed)           0.519    -0.651    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh_n_12
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.124    -0.527 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/i___278/O
                         net (fo=7, routed)           0.451    -0.076    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/i_a[0][0]
    DSP48_X2Y61          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      2.879     2.803 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     2.803    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0_n_106
    DSP48_X2Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     3.880 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1/P[0]
                         net (fo=2, routed)           0.438     4.318    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_n_105
    SLICE_X53Y154        LUT2 (Prop_lut2_I0_O)        0.043     4.361 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.361    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3_n_0
    SLICE_X53Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.628 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.628    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_n_0
    SLICE_X53Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.794 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__0/O[1]
                         net (fo=2, routed)           0.354     5.148    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_0[1]
    SLICE_X52Y155        LUT3 (Prop_lut3_I0_O)        0.123     5.271 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[20]_i_4__3/O
                         net (fo=1, routed)           0.000     5.271    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[20]_i_4__3_n_0
    SLICE_X52Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.527 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.527    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[20]_i_1_n_0
    SLICE_X52Y156        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     5.678 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.678    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac_n_55
    SLICE_X52Y156        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.091     3.209    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/s00_axi_aclk
    SLICE_X52Y156        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[27]/C
                         clock pessimism             -0.682     2.528    
                         clock uncertainty           -0.060     2.467    
    SLICE_X52Y156        FDRE (Setup_fdre_C_D)        0.076     2.543    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[27]
  -------------------------------------------------------------------
                         required time                          2.543    
                         arrival time                          -5.678    
  -------------------------------------------------------------------
                         slack                                 -3.135    

Slack (VIOLATED) :        -3.096ns  (required time - arrival time)
  Source:                 design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 5.420ns (69.291%)  route 2.402ns (30.709%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 3.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.393    -2.183    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/s00_axi_aclk
    SLICE_X64Y146        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y146        FDRE (Prop_fdre_C_Q)         0.223    -1.960 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/Q
                         net (fo=1, routed)           0.640    -1.320    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg_n_0_[0]
    SLICE_X65Y147        LUT6 (Prop_lut6_I0_O)        0.043    -1.277 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_4/O
                         net (fo=1, routed)           0.000    -1.277    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_4_n_0
    SLICE_X65Y147        MUXF7 (Prop_muxf7_I0_O)      0.107    -1.170 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_1/O
                         net (fo=1, routed)           0.519    -0.651    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh_n_12
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.124    -0.527 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/i___278/O
                         net (fo=7, routed)           0.451    -0.076    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/i_a[0][0]
    DSP48_X2Y61          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      2.879     2.803 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     2.803    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0_n_106
    DSP48_X2Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     3.880 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1/P[0]
                         net (fo=2, routed)           0.438     4.318    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_n_105
    SLICE_X53Y154        LUT2 (Prop_lut2_I0_O)        0.043     4.361 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.361    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3_n_0
    SLICE_X53Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.628 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.628    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_n_0
    SLICE_X53Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.794 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__0/O[1]
                         net (fo=2, routed)           0.354     5.148    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_0[1]
    SLICE_X52Y155        LUT3 (Prop_lut3_I0_O)        0.123     5.271 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[20]_i_4__3/O
                         net (fo=1, routed)           0.000     5.271    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[20]_i_4__3_n_0
    SLICE_X52Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.527 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.527    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[20]_i_1_n_0
    SLICE_X52Y156        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     5.639 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.639    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac_n_56
    SLICE_X52Y156        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.091     3.209    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/s00_axi_aclk
    SLICE_X52Y156        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[26]/C
                         clock pessimism             -0.682     2.528    
                         clock uncertainty           -0.060     2.467    
    SLICE_X52Y156        FDRE (Setup_fdre_C_D)        0.076     2.543    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[26]
  -------------------------------------------------------------------
                         required time                          2.543    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                 -3.096    

Slack (VIOLATED) :        -3.092ns  (required time - arrival time)
  Source:                 design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.818ns  (logic 5.416ns (69.275%)  route 2.402ns (30.725%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.791ns = ( 3.209 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.183ns
    Clock Pessimism Removal (CPR):    -0.682ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.393    -2.183    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/s00_axi_aclk
    SLICE_X64Y146        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y146        FDRE (Prop_fdre_C_Q)         0.223    -1.960 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg[0]/Q
                         net (fo=1, routed)           0.640    -1.320    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/dout_reg_n_0_[0]
    SLICE_X65Y147        LUT6 (Prop_lut6_I0_O)        0.043    -1.277 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_4/O
                         net (fo=1, routed)           0.000    -1.277    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_4_n_0
    SLICE_X65Y147        MUXF7 (Prop_muxf7_I0_O)      0.107    -1.170 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[3].u_entry/i___278_i_1/O
                         net (fo=1, routed)           0.519    -0.651    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh_n_12
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.124    -0.527 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/i___278/O
                         net (fo=7, routed)           0.451    -0.076    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/i_a[0][0]
    DSP48_X2Y61          DSP48E1 (Prop_dsp48e1_A[0]_PCOUT[47])
                                                      2.879     2.803 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     2.803    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__0_n_106
    DSP48_X2Y62          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     3.880 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1/P[0]
                         net (fo=2, routed)           0.438     4.318    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_n_105
    SLICE_X53Y154        LUT2 (Prop_lut2_I0_O)        0.043     4.361 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.361    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_i_3_n_0
    SLICE_X53Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.628 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.628    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry_n_0
    SLICE_X53Y155        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.794 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0_carry__0/O[1]
                         net (fo=2, routed)           0.354     5.148    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/o_c0__1_0[1]
    SLICE_X52Y155        LUT3 (Prop_lut3_I0_O)        0.123     5.271 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[20]_i_4__3/O
                         net (fo=1, routed)           0.000     5.271    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r[20]_i_4__3_n_0
    SLICE_X52Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.527 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.527    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[20]_i_1_n_0
    SLICE_X52Y156        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     5.635 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac/c_r_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.635    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/u_mac_n_58
    SLICE_X52Y156        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.091     3.209    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/s00_axi_aclk
    SLICE_X52Y156        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[24]/C
                         clock pessimism             -0.682     2.528    
                         clock uncertainty           -0.060     2.467    
    SLICE_X52Y156        FDRE (Setup_fdre_C_D)        0.076     2.543    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[0].u_pe/c_r_reg[24]
  -------------------------------------------------------------------
                         required time                          2.543    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                 -3.092    

Slack (VIOLATED) :        -3.066ns  (required time - arrival time)
  Source:                 design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[2].u_ib_row/read_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/c_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.017ns  (logic 5.263ns (65.648%)  route 2.754ns (34.352%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns = ( 3.375 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.193ns
    Clock Pessimism Removal (CPR):    -0.607ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.383    -2.193    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[2].u_ib_row/s00_axi_aclk
    SLICE_X55Y131        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[2].u_ib_row/read_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.223    -1.970 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[2].u_ib_row/read_ptr_reg[1]/Q
                         net (fo=47, routed)          0.636    -1.334    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[2].u_ib_row/genblk1[19].u_entry/i___300_i_3[1]
    SLICE_X59Y132        LUT6 (Prop_lut6_I2_O)        0.043    -1.291 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[2].u_ib_row/genblk1[19].u_entry/i___303_i_9/O
                         net (fo=1, routed)           0.545    -0.746    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[2].u_ib_row/genblk1[25].u_entry/o_c0__0_11
    SLICE_X58Y134        LUT6 (Prop_lut6_I5_O)        0.043    -0.703 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[2].u_ib_row/genblk1[25].u_entry/i___303_i_3/O
                         net (fo=1, routed)           0.355    -0.349    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv_n_68
    SLICE_X55Y135        LUT6 (Prop_lut6_I5_O)        0.043    -0.306 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/i___303/O
                         net (fo=2, routed)           0.431     0.125    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/i_b[2][2]
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.749     2.874 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     2.874    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__0_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     3.951 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__1/P[0]
                         net (fo=2, routed)           0.460     4.411    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__1_n_105
    SLICE_X53Y135        LUT2 (Prop_lut2_I0_O)        0.043     4.454 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.454    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0_carry_i_3__1_n_0
    SLICE_X53Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.721 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.721    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0_carry_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.774 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.774    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0_carry__0_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.940 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0_carry__1/O[1]
                         net (fo=2, routed)           0.327     5.268    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__1_2[1]
    SLICE_X51Y137        LUT3 (Prop_lut3_I0_O)        0.123     5.391 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/c_r[24]_i_4__2/O
                         net (fo=1, routed)           0.000     5.391    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/c_r[24]_i_4__2_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.658 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/c_r_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     5.658    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/c_r_reg[24]_i_1__1_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     5.824 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/c_r_reg[28]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     5.824    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac_n_61
    SLICE_X51Y138        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/c_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.257     3.375    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/s00_axi_aclk
    SLICE_X51Y138        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/c_r_reg[29]/C
                         clock pessimism             -0.607     2.769    
                         clock uncertainty           -0.060     2.708    
    SLICE_X51Y138        FDRE (Setup_fdre_C_D)        0.049     2.757    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/c_r_reg[29]
  -------------------------------------------------------------------
                         required time                          2.757    
                         arrival time                          -5.824    
  -------------------------------------------------------------------
                         slack                                 -3.066    

Slack (VIOLATED) :        -3.049ns  (required time - arrival time)
  Source:                 design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[2].u_ib_row/read_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/c_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.000ns  (logic 5.246ns (65.575%)  route 2.754ns (34.425%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns = ( 3.375 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.193ns
    Clock Pessimism Removal (CPR):    -0.607ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.383    -2.193    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[2].u_ib_row/s00_axi_aclk
    SLICE_X55Y131        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[2].u_ib_row/read_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y131        FDRE (Prop_fdre_C_Q)         0.223    -1.970 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[2].u_ib_row/read_ptr_reg[1]/Q
                         net (fo=47, routed)          0.636    -1.334    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[2].u_ib_row/genblk1[19].u_entry/i___300_i_3[1]
    SLICE_X59Y132        LUT6 (Prop_lut6_I2_O)        0.043    -1.291 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[2].u_ib_row/genblk1[19].u_entry/i___303_i_9/O
                         net (fo=1, routed)           0.545    -0.746    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[2].u_ib_row/genblk1[25].u_entry/o_c0__0_11
    SLICE_X58Y134        LUT6 (Prop_lut6_I5_O)        0.043    -0.703 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv/genblk1[2].u_ib_row/genblk1[25].u_entry/i___303_i_3/O
                         net (fo=1, routed)           0.355    -0.349    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibv_n_68
    SLICE_X55Y135        LUT6 (Prop_lut6_I5_O)        0.043    -0.306 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/i___303/O
                         net (fo=2, routed)           0.431     0.125    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/i_b[2][2]
    DSP48_X2Y54          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      2.749     2.874 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__0/PCOUT[47]
                         net (fo=1, routed)           0.000     2.874    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__0_n_106
    DSP48_X2Y55          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077     3.951 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__1/P[0]
                         net (fo=2, routed)           0.460     4.411    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__1_n_105
    SLICE_X53Y135        LUT2 (Prop_lut2_I0_O)        0.043     4.454 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     4.454    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0_carry_i_3__1_n_0
    SLICE_X53Y135        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.721 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.721    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0_carry_n_0
    SLICE_X53Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.774 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.774    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0_carry__0_n_0
    SLICE_X53Y137        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.940 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0_carry__1/O[1]
                         net (fo=2, routed)           0.327     5.268    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__1_2[1]
    SLICE_X51Y137        LUT3 (Prop_lut3_I0_O)        0.123     5.391 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/c_r[24]_i_4__2/O
                         net (fo=1, routed)           0.000     5.391    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/c_r[24]_i_4__2_n_0
    SLICE_X51Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.658 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/c_r_reg[24]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     5.658    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/c_r_reg[24]_i_1__1_n_0
    SLICE_X51Y138        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     5.807 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/c_r_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     5.807    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac_n_59
    SLICE_X51Y138        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/c_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.257     3.375    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/s00_axi_aclk
    SLICE_X51Y138        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/c_r_reg[31]/C
                         clock pessimism             -0.607     2.769    
                         clock uncertainty           -0.060     2.708    
    SLICE_X51Y138        FDRE (Setup_fdre_C_D)        0.049     2.757    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/c_r_reg[31]
  -------------------------------------------------------------------
                         required time                          2.757    
                         arrival time                          -5.807    
  -------------------------------------------------------------------
                         slack                                 -3.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[16].u_entry/dout_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[9].u_entry/dout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.126ns (30.562%)  route 0.286ns (69.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.618ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.545    -0.638    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[16].u_entry/s00_axi_aclk
    SLICE_X53Y151        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[16].u_entry/dout_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y151        FDRE (Prop_fdre_C_Q)         0.100    -0.538 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[16].u_entry/dout_reg[17]/Q
                         net (fo=1, routed)           0.286    -0.251    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[16].u_entry/dout_reg_n_0_[17]
    SLICE_X54Y149        LUT2 (Prop_lut2_I1_O)        0.026    -0.225 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[16].u_entry/dout[17]_i_1__15/O
                         net (fo=1, routed)           0.000    -0.225    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[9].u_entry/i_data[9][17]
    SLICE_X54Y149        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[9].u_entry/dout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.815    -0.618    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[9].u_entry/s00_axi_aclk
    SLICE_X54Y149        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[9].u_entry/dout_reg[17]/C
                         clock pessimism              0.243    -0.376    
    SLICE_X54Y149        FDRE (Hold_fdre_C_D)         0.096    -0.280    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[9].u_entry/dout_reg[17]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[16].u_entry/dout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[9].u_entry/dout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.144ns (34.725%)  route 0.271ns (65.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.542    -0.641    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[16].u_entry/s00_axi_aclk
    SLICE_X66Y151        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[16].u_entry/dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y151        FDRE (Prop_fdre_C_Q)         0.118    -0.523 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[16].u_entry/dout_reg[13]/Q
                         net (fo=1, routed)           0.271    -0.252    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[16].u_entry/dout_reg_n_0_[13]
    SLICE_X66Y149        LUT2 (Prop_lut2_I1_O)        0.026    -0.226 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[16].u_entry/dout[13]_i_1__15/O
                         net (fo=1, routed)           0.000    -0.226    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[9].u_entry/i_data[9][13]
    SLICE_X66Y149        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[9].u_entry/dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.814    -0.619    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[9].u_entry/s00_axi_aclk
    SLICE_X66Y149        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[9].u_entry/dout_reg[13]/C
                         clock pessimism              0.243    -0.377    
    SLICE_X66Y149        FDRE (Hold_fdre_C_D)         0.096    -0.281    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[9].u_entry/dout_reg[13]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.547%)  route 0.098ns (49.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.528    -0.655    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X72Y173        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y173        FDRE (Prop_fdre_C_Q)         0.100    -0.555 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.098    -0.457    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIC0
    SLICE_X70Y172        RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.727    -0.706    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X70Y172        RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC/CLK
                         clock pessimism              0.065    -0.642    
    SLICE_X70Y172        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    -0.513    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.457    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.388%)  route 0.102ns (50.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.530    -0.653    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X75Y170        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y170        FDRE (Prop_fdre_C_Q)         0.100    -0.553 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.102    -0.450    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X70Y170        RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.729    -0.704    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X70Y170        RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.083    -0.622    
    SLICE_X70Y170        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.507    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.520%)  route 0.102ns (46.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.083ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.529    -0.654    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X74Y171        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y171        FDRE (Prop_fdre_C_Q)         0.118    -0.536 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.102    -0.433    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X70Y171        RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.728    -0.705    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X70Y171        RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.083    -0.623    
    SLICE_X70Y171        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    -0.494    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.528    -0.655    design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X75Y172        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y172        FDRE (Prop_fdre_C_Q)         0.100    -0.555 r  design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.107    -0.447    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIB0
    SLICE_X74Y172        RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.726    -0.707    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X74Y172        RAMD32                                       r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB/CLK
                         clock pessimism              0.064    -0.644    
    SLICE_X74Y172        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.512    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMB
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.447    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[16].u_entry/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[9].u_entry/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.148ns (36.681%)  route 0.255ns (63.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.542    -0.641    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[16].u_entry/s00_axi_aclk
    SLICE_X66Y151        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[16].u_entry/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y151        FDRE (Prop_fdre_C_Q)         0.118    -0.523 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[16].u_entry/dout_reg[1]/Q
                         net (fo=1, routed)           0.255    -0.267    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[16].u_entry/dout_reg_n_0_[1]
    SLICE_X65Y148        LUT2 (Prop_lut2_I1_O)        0.030    -0.237 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[16].u_entry/dout[1]_i_1__223/O
                         net (fo=1, routed)           0.000    -0.237    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[9].u_entry/i_data[9][1]
    SLICE_X65Y148        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[9].u_entry/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.814    -0.619    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[9].u_entry/s00_axi_aclk
    SLICE_X65Y148        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[9].u_entry/dout_reg[1]/C
                         clock pessimism              0.243    -0.377    
    SLICE_X65Y148        FDRE (Hold_fdre_C_D)         0.075    -0.302    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[9].u_entry/dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.155ns (49.427%)  route 0.159ns (50.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.532    -0.651    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y172        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y172        FDRE (Prop_fdre_C_Q)         0.091    -0.560 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=1, routed)           0.159    -0.401    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/slv_reg0__0[9]
    SLICE_X79Y171        LUT6 (Prop_lut6_I1_O)        0.064    -0.337 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.337    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X79Y171        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.726    -0.707    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X79Y171        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.243    -0.465    
    SLICE_X79Y171        FDRE (Hold_fdre_C_D)         0.061    -0.404    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[1].u_entry/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[24].u_entry/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.146ns (34.605%)  route 0.276ns (65.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.541    -0.642    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[1].u_entry/s00_axi_aclk
    SLICE_X70Y152        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[1].u_entry/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y152        FDRE (Prop_fdre_C_Q)         0.118    -0.524 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[1].u_entry/dout_reg[0]/Q
                         net (fo=1, routed)           0.276    -0.248    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[1].u_entry/dout_reg_n_0_[0]
    SLICE_X62Y149        LUT2 (Prop_lut2_I1_O)        0.028    -0.220 r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_conv/u_ob/genblk1[0].u_ob_row/genblk1[1].u_entry/dout[0]_i_1__208/O
                         net (fo=1, routed)           0.000    -0.220    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[24].u_entry/i_data[24][0]
    SLICE_X62Y149        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[24].u_entry/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.814    -0.619    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[24].u_entry/s00_axi_aclk
    SLICE_X62Y149        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[24].u_entry/dout_reg[0]/C
                         clock pessimism              0.243    -0.377    
    SLICE_X62Y149        FDRE (Hold_fdre_C_D)         0.087    -0.290    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_ibh/genblk1[0].u_ib_row/genblk1[24].u_entry/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/slv_reg0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.100ns (34.414%)  route 0.191ns (65.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.533    -0.650    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X79Y166        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y166        FDRE (Prop_fdre_C_Q)         0.100    -0.550 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/Q
                         net (fo=4, routed)           0.191    -0.359    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/s00_axi_wdata[11]
    SLICE_X80Y172        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/slv_reg0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.729    -0.704    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y172        FDRE                                         r  design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                         clock pessimism              0.243    -0.462    
    SLICE_X80Y172        FDRE (Hold_fdre_C_D)         0.032    -0.430    design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/slv_reg0_reg[11]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            1.538         5.000       3.462      DSP48_X2Y54      design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         5.000       3.462      DSP48_X2Y58      design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[3].u_pe/u_mac/o_c0__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         5.000       3.462      DSP48_X3Y51      design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[4].u_pe/u_mac/o_c0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         5.000       3.462      DSP48_X3Y57      design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[5].u_pe/u_mac/o_c0__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         5.000       3.462      DSP48_X3Y53      design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         5.000       3.462      DSP48_X2Y53      design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         5.000       3.462      DSP48_X2Y55      design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[2].u_pe/u_mac/o_c0__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         5.000       3.462      DSP48_X3Y52      design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[4].u_pe/u_mac/o_c0__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         5.000       3.462      DSP48_X3Y54      design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[6].u_pe/u_mac/o_c0__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.538         5.000       3.462      DSP48_X2Y51      design_1_i/conv_axi_0/inst/conv_axi_v1_0_S00_AXI_inst/u_top_conv_acc/u_top_conv_fc/u_fc/u_sa/genblk3[0].genblk1[7].u_pe/u_mac/o_c0/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y170    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y170    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y170    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y170    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y170    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y170    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y170    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y170    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y171    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y171    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y173    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y173    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y173    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y173    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y173    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y173    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y173    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y173    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y172    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X70Y172    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y10   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
  To Clock:  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.467ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.467ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_itcm_clkgate/enb_reg/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0_1 fall@31.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.043ns  (logic 3.785ns (14.534%)  route 22.258ns (85.466%))
  Logic Levels:           49  (CARRY4=13 LUT3=3 LUT4=6 LUT5=5 LUT6=22)
  Clock Path Skew:        -1.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 33.201 - 31.250 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.486     1.486    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT5 (Prop_lut5_I2_O)        0.043     1.529 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__109/O
                         net (fo=1, routed)           0.513     2.042    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.135 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG_inst/O
                         net (fo=182, routed)         1.449     3.584    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_core_ifu
    SLICE_X44Y135        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y135        FDCE (Prop_fdce_C_Q)         0.223     3.807 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=53, routed)          0.931     4.738    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[1]
    SLICE_X23Y139        LUT4 (Prop_lut4_I1_O)        0.043     4.781 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__2/O
                         net (fo=8, routed)           0.901     5.682    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__2_n_0
    SLICE_X37Y140        LUT4 (Prop_lut4_I3_O)        0.049     5.731 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_38/O
                         net (fo=4, routed)           0.800     6.531    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_38_n_0
    SLICE_X23Y141        LUT6 (Prop_lut6_I3_O)        0.136     6.667 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_19/O
                         net (fo=2, routed)           0.456     7.122    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_19_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I5_O)        0.043     7.165 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_19/O
                         net (fo=12, routed)          0.488     7.653    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_19_n_0
    SLICE_X36Y146        LUT6 (Prop_lut6_I3_O)        0.043     7.696 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__60/O
                         net (fo=15, routed)          1.170     8.866    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__60_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I0_O)        0.043     8.909 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__11/O
                         net (fo=41, routed)          0.580     9.489    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_52
    SLICE_X1Y158         LUT4 (Prop_lut4_I3_O)        0.043     9.532 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__75/O
                         net (fo=21, routed)          0.494    10.027    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X3Y166         LUT4 (Prop_lut4_I3_O)        0.054    10.081 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_64/O
                         net (fo=35, routed)          0.582    10.663    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_3
    SLICE_X3Y165         LUT6 (Prop_lut6_I0_O)        0.137    10.800 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_53/O
                         net (fo=1, routed)           0.190    10.990    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X3Y163         LUT6 (Prop_lut6_I0_O)        0.043    11.033 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=71, routed)          0.682    11.715    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X3Y154         LUT6 (Prop_lut6_I0_O)        0.043    11.758 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.236    11.994    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X3Y154         LUT3 (Prop_lut3_I2_O)        0.043    12.037 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.288    12.325    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X4Y156         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    12.612 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000    12.612    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3_n_0
    SLICE_X4Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.665 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.665    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X4Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.718 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.718    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X4Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.771 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.771    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X4Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.824 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.824    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X4Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.877 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.877    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X4Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.930 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.930    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X4Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.983    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X4Y164         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    13.100 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=11, routed)          0.950    14.049    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X15Y152        LUT5 (Prop_lut5_I3_O)        0.132    14.181 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=1, routed)           0.559    14.740    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13_n_0
    SLICE_X15Y154        LUT6 (Prop_lut6_I3_O)        0.136    14.876 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.449    15.325    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X18Y163        LUT6 (Prop_lut6_I4_O)        0.043    15.368 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          0.779    16.148    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X20Y146        LUT6 (Prop_lut6_I5_O)        0.043    16.191 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=41, routed)          0.696    16.887    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_57
    SLICE_X38Y147        LUT6 (Prop_lut6_I3_O)        0.043    16.930 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_6/O
                         net (fo=11, routed)          0.255    17.185    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_5__42
    SLICE_X40Y147        LUT6 (Prop_lut6_I4_O)        0.043    17.228 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__16/O
                         net (fo=8, routed)           0.572    17.800    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_75
    SLICE_X40Y146        LUT6 (Prop_lut6_I5_O)        0.043    17.843 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__113/O
                         net (fo=7, routed)           0.693    18.536    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X44Y136        LUT6 (Prop_lut6_I2_O)        0.043    18.579 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/enb_reg_i_5__2/O
                         net (fo=4, routed)           0.538    19.117    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X45Y136        LUT6 (Prop_lut6_I0_O)        0.043    19.160 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__32/O
                         net (fo=38, routed)          0.611    19.771    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_6
    SLICE_X36Y146        LUT3 (Prop_lut3_I2_O)        0.049    19.820 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_12__0/O
                         net (fo=5, routed)           0.360    20.180    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_12__0_n_0
    SLICE_X39Y147        LUT6 (Prop_lut6_I3_O)        0.136    20.316 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__28/O
                         net (fo=4, routed)           0.454    20.770    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X38Y150        LUT6 (Prop_lut6_I1_O)        0.043    20.813 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11/O
                         net (fo=30, routed)          0.900    21.713    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11_n_0
    SLICE_X41Y161        LUT6 (Prop_lut6_I1_O)        0.043    21.756 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[24]_i_2__8/O
                         net (fo=1, routed)           0.422    22.178    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[24]
    SLICE_X42Y161        LUT5 (Prop_lut5_I0_O)        0.043    22.221 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[24]_i_1__5/O
                         net (fo=4, routed)           0.425    22.646    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_6[23]
    SLICE_X43Y158        LUT3 (Prop_lut3_I2_O)        0.043    22.689 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    22.689    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[2]
    SLICE_X43Y158        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    22.884 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    22.884    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X43Y159        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    22.961 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.568    23.529    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X44Y147        LUT5 (Prop_lut5_I4_O)        0.122    23.651 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__59/O
                         net (fo=4, routed)           0.370    24.021    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__59_n_0
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.043    24.064 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=22, routed)          0.716    24.780    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X49Y160        LUT4 (Prop_lut4_I0_O)        0.043    24.823 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=18, routed)          0.594    25.417    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X46Y158        LUT6 (Prop_lut6_I1_O)        0.043    25.460 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    25.460    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr_n_48
    SLICE_X46Y158        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    25.706 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.706    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y159        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    25.782 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=28, routed)          0.686    26.469    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X45Y140        LUT6 (Prop_lut6_I3_O)        0.124    26.593 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__10/O
                         net (fo=2, routed)           0.635    27.228    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__10_n_0
    SLICE_X42Y142        LUT6 (Prop_lut6_I1_O)        0.043    27.271 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__58/O
                         net (fo=5, routed)           0.531    27.802    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_3
    SLICE_X43Y142        LUT6 (Prop_lut6_I2_O)        0.043    27.845 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/enb_reg_i_2__0/O
                         net (fo=27, routed)          1.055    28.900    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/qout_r_reg[0]_11
    SLICE_X45Y128        LUT4 (Prop_lut4_I3_O)        0.043    28.943 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_byp_icb_cmd_buf/u_bypbuf_fifo/dp_gt0.vec_31_dfflr/enb_reg_i_3__2/O
                         net (fo=3, routed)           0.190    29.132    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/enb_reg
    SLICE_X45Y129        LUT5 (Prop_lut5_I2_O)        0.043    29.175 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/enb_reg_i_1__1/O
                         net (fo=1, routed)           0.451    29.626    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_itcm_clkgate/mem[1].non_last.mem_r_reg_7_1
    SLICE_X49Y130        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_itcm_clkgate/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.776    33.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    28.831 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    31.167    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    31.250 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.622    32.872    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/clk_out1
    SLICE_X49Y130        LUT4 (Prop_lut4_I1_O)        0.036    32.908 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/enb_reg_i_2__2/O
                         net (fo=6, routed)           0.293    33.201    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_itcm_clkgate/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X49Y130        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_itcm_clkgate/enb_reg/G
                         clock pessimism             -0.010    33.191    
                         clock uncertainty           -0.097    33.093    
  -------------------------------------------------------------------
                         required time                         33.093    
                         arrival time                         -29.626    
  -------------------------------------------------------------------
                         slack                                  3.467    

Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/enb_reg/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0_1 fall@31.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        25.293ns  (logic 3.742ns (14.795%)  route 21.551ns (85.205%))
  Logic Levels:           48  (CARRY4=13 LUT3=3 LUT4=5 LUT5=4 LUT6=23)
  Clock Path Skew:        -1.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 33.195 - 31.250 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.486     1.486    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT5 (Prop_lut5_I2_O)        0.043     1.529 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__109/O
                         net (fo=1, routed)           0.513     2.042    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.135 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG_inst/O
                         net (fo=182, routed)         1.449     3.584    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_core_ifu
    SLICE_X44Y135        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y135        FDCE (Prop_fdce_C_Q)         0.223     3.807 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=53, routed)          0.931     4.738    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[1]
    SLICE_X23Y139        LUT4 (Prop_lut4_I1_O)        0.043     4.781 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__2/O
                         net (fo=8, routed)           0.901     5.682    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__2_n_0
    SLICE_X37Y140        LUT4 (Prop_lut4_I3_O)        0.049     5.731 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_38/O
                         net (fo=4, routed)           0.800     6.531    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_38_n_0
    SLICE_X23Y141        LUT6 (Prop_lut6_I3_O)        0.136     6.667 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_19/O
                         net (fo=2, routed)           0.456     7.122    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_19_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I5_O)        0.043     7.165 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_19/O
                         net (fo=12, routed)          0.488     7.653    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_19_n_0
    SLICE_X36Y146        LUT6 (Prop_lut6_I3_O)        0.043     7.696 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__60/O
                         net (fo=15, routed)          1.170     8.866    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__60_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I0_O)        0.043     8.909 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__11/O
                         net (fo=41, routed)          0.580     9.489    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_52
    SLICE_X1Y158         LUT4 (Prop_lut4_I3_O)        0.043     9.532 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__75/O
                         net (fo=21, routed)          0.494    10.027    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X3Y166         LUT4 (Prop_lut4_I3_O)        0.054    10.081 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_64/O
                         net (fo=35, routed)          0.582    10.663    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_3
    SLICE_X3Y165         LUT6 (Prop_lut6_I0_O)        0.137    10.800 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_53/O
                         net (fo=1, routed)           0.190    10.990    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X3Y163         LUT6 (Prop_lut6_I0_O)        0.043    11.033 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=71, routed)          0.682    11.715    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X3Y154         LUT6 (Prop_lut6_I0_O)        0.043    11.758 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.236    11.994    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X3Y154         LUT3 (Prop_lut3_I2_O)        0.043    12.037 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.288    12.325    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X4Y156         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    12.612 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000    12.612    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3_n_0
    SLICE_X4Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.665 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.665    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X4Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.718 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.718    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X4Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.771 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.771    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X4Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.824 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.824    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X4Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.877 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.877    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X4Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.930 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.930    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X4Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.983    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X4Y164         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    13.100 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=11, routed)          0.950    14.049    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X15Y152        LUT5 (Prop_lut5_I3_O)        0.132    14.181 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=1, routed)           0.559    14.740    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13_n_0
    SLICE_X15Y154        LUT6 (Prop_lut6_I3_O)        0.136    14.876 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.449    15.325    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X18Y163        LUT6 (Prop_lut6_I4_O)        0.043    15.368 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          0.779    16.148    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X20Y146        LUT6 (Prop_lut6_I5_O)        0.043    16.191 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=41, routed)          0.696    16.887    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_57
    SLICE_X38Y147        LUT6 (Prop_lut6_I3_O)        0.043    16.930 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_6/O
                         net (fo=11, routed)          0.255    17.185    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_5__42
    SLICE_X40Y147        LUT6 (Prop_lut6_I4_O)        0.043    17.228 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__16/O
                         net (fo=8, routed)           0.572    17.800    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_75
    SLICE_X40Y146        LUT6 (Prop_lut6_I5_O)        0.043    17.843 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__113/O
                         net (fo=7, routed)           0.693    18.536    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X44Y136        LUT6 (Prop_lut6_I2_O)        0.043    18.579 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/enb_reg_i_5__2/O
                         net (fo=4, routed)           0.538    19.117    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X45Y136        LUT6 (Prop_lut6_I0_O)        0.043    19.160 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__32/O
                         net (fo=38, routed)          0.611    19.771    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_6
    SLICE_X36Y146        LUT3 (Prop_lut3_I2_O)        0.049    19.820 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_12__0/O
                         net (fo=5, routed)           0.360    20.180    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_12__0_n_0
    SLICE_X39Y147        LUT6 (Prop_lut6_I3_O)        0.136    20.316 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__28/O
                         net (fo=4, routed)           0.454    20.770    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X38Y150        LUT6 (Prop_lut6_I1_O)        0.043    20.813 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11/O
                         net (fo=30, routed)          0.900    21.713    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11_n_0
    SLICE_X41Y161        LUT6 (Prop_lut6_I1_O)        0.043    21.756 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[24]_i_2__8/O
                         net (fo=1, routed)           0.422    22.178    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[24]
    SLICE_X42Y161        LUT5 (Prop_lut5_I0_O)        0.043    22.221 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[24]_i_1__5/O
                         net (fo=4, routed)           0.425    22.646    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_6[23]
    SLICE_X43Y158        LUT3 (Prop_lut3_I2_O)        0.043    22.689 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    22.689    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[2]
    SLICE_X43Y158        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    22.884 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    22.884    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X43Y159        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    22.961 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.568    23.529    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X44Y147        LUT5 (Prop_lut5_I4_O)        0.122    23.651 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__59/O
                         net (fo=4, routed)           0.370    24.021    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__59_n_0
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.043    24.064 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=22, routed)          0.716    24.780    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X49Y160        LUT4 (Prop_lut4_I0_O)        0.043    24.823 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=18, routed)          0.594    25.417    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X46Y158        LUT6 (Prop_lut6_I1_O)        0.043    25.460 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    25.460    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr_n_48
    SLICE_X46Y158        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    25.706 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.706    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y159        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    25.782 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=28, routed)          0.686    26.469    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X45Y140        LUT6 (Prop_lut6_I3_O)        0.124    26.593 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__10/O
                         net (fo=2, routed)           0.635    27.228    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__10_n_0
    SLICE_X42Y142        LUT6 (Prop_lut6_I1_O)        0.043    27.271 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__58/O
                         net (fo=5, routed)           0.531    27.802    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_3
    SLICE_X43Y142        LUT6 (Prop_lut6_I2_O)        0.043    27.845 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/enb_reg_i_2__0/O
                         net (fo=27, routed)          0.703    28.548    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_1
    SLICE_X48Y129        LUT6 (Prop_lut6_I0_O)        0.043    28.591 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/enb_reg_i_1__9/O
                         net (fo=1, routed)           0.285    28.877    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/mem[1].non_last.mem_r_reg_7_1
    SLICE_X49Y128        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.776    33.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    28.831 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    31.167    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    31.250 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.532    32.782    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X49Y128        LUT5 (Prop_lut5_I2_O)        0.036    32.818 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/enb_reg_i_2__5/O
                         net (fo=1, routed)           0.377    33.195    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/mem[1].non_last.mem_r_reg_7_1_0
    SLICE_X49Y128        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_itcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/enb_reg/G
                         clock pessimism             -0.010    33.185    
                         clock uncertainty           -0.097    33.088    
  -------------------------------------------------------------------
                         required time                         33.088    
                         arrival time                         -28.877    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             5.073ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/enb_reg/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0_1 fall@31.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        24.807ns  (logic 3.748ns (15.109%)  route 21.059ns (84.891%))
  Logic Levels:           48  (CARRY4=13 LUT3=3 LUT4=5 LUT5=5 LUT6=22)
  Clock Path Skew:        -1.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 33.571 - 31.250 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.486     1.486    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT5 (Prop_lut5_I2_O)        0.043     1.529 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__109/O
                         net (fo=1, routed)           0.513     2.042    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.135 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG_inst/O
                         net (fo=182, routed)         1.449     3.584    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_core_ifu
    SLICE_X44Y135        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y135        FDCE (Prop_fdce_C_Q)         0.223     3.807 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=53, routed)          0.931     4.738    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[1]
    SLICE_X23Y139        LUT4 (Prop_lut4_I1_O)        0.043     4.781 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__2/O
                         net (fo=8, routed)           0.901     5.682    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__2_n_0
    SLICE_X37Y140        LUT4 (Prop_lut4_I3_O)        0.049     5.731 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_38/O
                         net (fo=4, routed)           0.800     6.531    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_38_n_0
    SLICE_X23Y141        LUT6 (Prop_lut6_I3_O)        0.136     6.667 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_19/O
                         net (fo=2, routed)           0.456     7.122    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_19_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I5_O)        0.043     7.165 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_19/O
                         net (fo=12, routed)          0.488     7.653    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_19_n_0
    SLICE_X36Y146        LUT6 (Prop_lut6_I3_O)        0.043     7.696 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__60/O
                         net (fo=15, routed)          1.170     8.866    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__60_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I0_O)        0.043     8.909 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__11/O
                         net (fo=41, routed)          0.580     9.489    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_52
    SLICE_X1Y158         LUT4 (Prop_lut4_I3_O)        0.043     9.532 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__75/O
                         net (fo=21, routed)          0.494    10.027    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X3Y166         LUT4 (Prop_lut4_I3_O)        0.054    10.081 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_64/O
                         net (fo=35, routed)          0.582    10.663    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_3
    SLICE_X3Y165         LUT6 (Prop_lut6_I0_O)        0.137    10.800 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_53/O
                         net (fo=1, routed)           0.190    10.990    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X3Y163         LUT6 (Prop_lut6_I0_O)        0.043    11.033 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=71, routed)          0.682    11.715    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X3Y154         LUT6 (Prop_lut6_I0_O)        0.043    11.758 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.236    11.994    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X3Y154         LUT3 (Prop_lut3_I2_O)        0.043    12.037 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.288    12.325    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X4Y156         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    12.612 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000    12.612    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3_n_0
    SLICE_X4Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.665 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.665    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X4Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.718 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.718    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X4Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.771 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.771    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X4Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.824 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.824    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X4Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.877 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.877    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X4Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.930 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.930    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X4Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.983    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X4Y164         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    13.100 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=11, routed)          0.950    14.049    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X15Y152        LUT5 (Prop_lut5_I3_O)        0.132    14.181 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=1, routed)           0.559    14.740    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13_n_0
    SLICE_X15Y154        LUT6 (Prop_lut6_I3_O)        0.136    14.876 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.449    15.325    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X18Y163        LUT6 (Prop_lut6_I4_O)        0.043    15.368 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          0.779    16.148    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X20Y146        LUT6 (Prop_lut6_I5_O)        0.043    16.191 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=41, routed)          0.696    16.887    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_57
    SLICE_X38Y147        LUT6 (Prop_lut6_I3_O)        0.043    16.930 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_6/O
                         net (fo=11, routed)          0.255    17.185    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_5__42
    SLICE_X40Y147        LUT6 (Prop_lut6_I4_O)        0.043    17.228 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__16/O
                         net (fo=8, routed)           0.572    17.800    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_75
    SLICE_X40Y146        LUT6 (Prop_lut6_I5_O)        0.043    17.843 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__113/O
                         net (fo=7, routed)           0.693    18.536    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X44Y136        LUT6 (Prop_lut6_I2_O)        0.043    18.579 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/enb_reg_i_5__2/O
                         net (fo=4, routed)           0.538    19.117    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X45Y136        LUT6 (Prop_lut6_I0_O)        0.043    19.160 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__32/O
                         net (fo=38, routed)          0.611    19.771    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_6
    SLICE_X36Y146        LUT3 (Prop_lut3_I2_O)        0.049    19.820 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_12__0/O
                         net (fo=5, routed)           0.360    20.180    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_12__0_n_0
    SLICE_X39Y147        LUT6 (Prop_lut6_I3_O)        0.136    20.316 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__28/O
                         net (fo=4, routed)           0.454    20.770    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_55
    SLICE_X38Y150        LUT6 (Prop_lut6_I1_O)        0.043    20.813 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11/O
                         net (fo=30, routed)          0.900    21.713    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[3]_i_3__11_n_0
    SLICE_X41Y161        LUT6 (Prop_lut6_I1_O)        0.043    21.756 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[24]_i_2__8/O
                         net (fo=1, routed)           0.422    22.178    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/pipe_flush_pc[24]
    SLICE_X42Y161        LUT5 (Prop_lut5_I0_O)        0.043    22.221 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[24]_i_1__5/O
                         net (fo=4, routed)           0.425    22.646    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_6[23]
    SLICE_X43Y158        LUT3 (Prop_lut3_I2_O)        0.043    22.689 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/ifu_req_pc2itcm_carry_i_2/O
                         net (fo=1, routed)           0.000    22.689    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0_0[2]
    SLICE_X43Y158        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    22.884 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    22.884    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry_n_0
    SLICE_X43Y159        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077    22.961 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_req_pc2itcm_carry__0/CO[1]
                         net (fo=5, routed)           0.568    23.529    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/CO[0]
    SLICE_X44Y147        LUT5 (Prop_lut5_I4_O)        0.122    23.651 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__59/O
                         net (fo=4, routed)           0.370    24.021    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__59_n_0
    SLICE_X45Y147        LUT5 (Prop_lut5_I4_O)        0.043    24.064 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__41/O
                         net (fo=22, routed)          0.716    24.780    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/icb_addr_sel_1stnxtalgn
    SLICE_X49Y160        LUT4 (Prop_lut4_I0_O)        0.043    24.823 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6/O
                         net (fo=18, routed)          0.594    25.417    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_6_n_0
    SLICE_X46Y158        LUT6 (Prop_lut6_I1_O)        0.043    25.460 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/ifu_icb_cmd2itcm_carry_i_4/O
                         net (fo=1, routed)           0.000    25.460    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr_n_48
    SLICE_X46Y158        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    25.706 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry/CO[3]
                         net (fo=1, routed)           0.000    25.706    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry_n_0
    SLICE_X46Y159        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076    25.782 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/ifu_icb_cmd2itcm_carry__0/CO[1]
                         net (fo=28, routed)          0.686    26.469    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/CO[0]
    SLICE_X45Y140        LUT6 (Prop_lut6_I3_O)        0.124    26.593 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__10/O
                         net (fo=2, routed)           0.635    27.228    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_5__10_n_0
    SLICE_X42Y142        LUT6 (Prop_lut6_I1_O)        0.043    27.271 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r[0]_i_3__58/O
                         net (fo=5, routed)           0.531    27.802    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_3
    SLICE_X43Y142        LUT6 (Prop_lut6_I2_O)        0.043    27.845 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/enb_reg_i_2__0/O
                         net (fo=27, routed)          0.497    28.342    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/qout_r_reg[0]_1
    SLICE_X48Y146        LUT5 (Prop_lut5_I1_O)        0.049    28.391 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ift2icb/icb_state_dfflr/enb_reg_i_1__8/O
                         net (fo=1, routed)           0.000    28.391    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/qout_r_reg[0]
    SLICE_X48Y146        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.776    33.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    28.831 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    31.167    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    31.250 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.622    32.872    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/clk_out1
    SLICE_X49Y130        LUT4 (Prop_lut4_I1_O)        0.036    32.908 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/enb_reg_i_2__2/O
                         net (fo=6, routed)           0.663    33.571    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/qout_r_reg[0]_0
    SLICE_X48Y146        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_biu_clkgate/enb_reg/G
                         clock pessimism             -0.010    33.561    
                         clock uncertainty           -0.097    33.464    
  -------------------------------------------------------------------
                         required time                         33.464    
                         arrival time                         -28.391    
  -------------------------------------------------------------------
                         slack                                  5.073    

Slack (MET) :             8.847ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/enb_reg/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0_1 fall@31.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.568ns  (logic 3.035ns (14.756%)  route 17.533ns (85.244%))
  Logic Levels:           37  (CARRY4=11 LUT3=2 LUT4=5 LUT5=1 LUT6=18)
  Clock Path Skew:        -1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 33.106 - 31.250 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.486     1.486    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT5 (Prop_lut5_I2_O)        0.043     1.529 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__109/O
                         net (fo=1, routed)           0.513     2.042    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.135 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG_inst/O
                         net (fo=182, routed)         1.449     3.584    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_core_ifu
    SLICE_X44Y135        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y135        FDCE (Prop_fdce_C_Q)         0.223     3.807 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=53, routed)          0.931     4.738    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[1]
    SLICE_X23Y139        LUT4 (Prop_lut4_I1_O)        0.043     4.781 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__2/O
                         net (fo=8, routed)           0.901     5.682    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__2_n_0
    SLICE_X37Y140        LUT4 (Prop_lut4_I3_O)        0.049     5.731 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_38/O
                         net (fo=4, routed)           0.800     6.531    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_38_n_0
    SLICE_X23Y141        LUT6 (Prop_lut6_I3_O)        0.136     6.667 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_19/O
                         net (fo=2, routed)           0.456     7.122    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_19_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I5_O)        0.043     7.165 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_19/O
                         net (fo=12, routed)          0.488     7.653    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_19_n_0
    SLICE_X36Y146        LUT6 (Prop_lut6_I3_O)        0.043     7.696 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__60/O
                         net (fo=15, routed)          1.170     8.866    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__60_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I0_O)        0.043     8.909 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__11/O
                         net (fo=41, routed)          0.580     9.489    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_52
    SLICE_X1Y158         LUT4 (Prop_lut4_I3_O)        0.043     9.532 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__75/O
                         net (fo=21, routed)          0.494    10.027    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X3Y166         LUT4 (Prop_lut4_I3_O)        0.054    10.081 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_64/O
                         net (fo=35, routed)          0.582    10.663    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_3
    SLICE_X3Y165         LUT6 (Prop_lut6_I0_O)        0.137    10.800 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_53/O
                         net (fo=1, routed)           0.190    10.990    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X3Y163         LUT6 (Prop_lut6_I0_O)        0.043    11.033 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=71, routed)          0.682    11.715    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X3Y154         LUT6 (Prop_lut6_I0_O)        0.043    11.758 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.236    11.994    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X3Y154         LUT3 (Prop_lut3_I2_O)        0.043    12.037 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.288    12.325    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X4Y156         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    12.612 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000    12.612    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3_n_0
    SLICE_X4Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.665 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.665    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X4Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.718 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.718    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X4Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.771 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.771    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X4Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.824 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.824    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X4Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.877 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.877    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X4Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.930 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.930    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X4Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.983    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X4Y164         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    13.100 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=11, routed)          0.950    14.049    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X15Y152        LUT5 (Prop_lut5_I3_O)        0.132    14.181 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=1, routed)           0.559    14.740    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13_n_0
    SLICE_X15Y154        LUT6 (Prop_lut6_I3_O)        0.136    14.876 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.449    15.325    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X18Y163        LUT6 (Prop_lut6_I4_O)        0.043    15.368 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          0.839    16.207    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/agu_icb_cmd_addr[0]
    SLICE_X20Y147        LUT6 (Prop_lut6_I1_O)        0.043    16.250 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[0]_i_13__3/O
                         net (fo=2, routed)           0.534    16.784    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_buserr
    SLICE_X39Y147        LUT6 (Prop_lut6_I3_O)        0.043    16.827 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__8/O
                         net (fo=1, routed)           0.321    17.148    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__8_n_0
    SLICE_X40Y147        LUT6 (Prop_lut6_I5_O)        0.043    17.191 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__13/O
                         net (fo=3, routed)           0.624    17.815    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_11__5_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I3_O)        0.043    17.858 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_8__30/O
                         net (fo=2, routed)           0.573    18.432    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_94
    SLICE_X43Y136        LUT6 (Prop_lut6_I5_O)        0.043    18.475 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__68/O
                         net (fo=5, routed)           0.448    18.922    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[10]_3
    SLICE_X45Y135        LUT6 (Prop_lut6_I1_O)        0.043    18.965 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/enb_reg_i_2__3/O
                         net (fo=139, routed)         0.649    19.614    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[1]_1
    SLICE_X43Y145        LUT4 (Prop_lut4_I0_O)        0.055    19.669 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r[0]_i_2__62/O
                         net (fo=139, routed)         0.969    20.639    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i_bus_icb_cmd_sel_1
    SLICE_X21Y155        LUT6 (Prop_lut6_I1_O)        0.137    20.776 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__12/O
                         net (fo=5, routed)           0.631    21.407    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/lsu2biu_icb_cmd_addr[3]
    SLICE_X23Y159        LUT3 (Prop_lut3_I1_O)        0.043    21.450 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/arbt_icb_cmd_dtcm_carry_i_4/O
                         net (fo=1, routed)           0.000    21.450    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/qout_r_reg[41]_0[0]
    SLICE_X23Y159        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.709 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_dtcm_carry/CO[3]
                         net (fo=1, routed)           0.000    21.709    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_dtcm_carry_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.089    21.798 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_dtcm_carry__0/CO[1]
                         net (fo=4, routed)           1.008    22.806    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/D[3]
    SLICE_X44Y141        LUT6 (Prop_lut6_I2_O)        0.122    22.928 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/enb_reg_i_2__6/O
                         net (fo=75, routed)          0.648    23.576    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_0
    SLICE_X48Y129        LUT6 (Prop_lut6_I4_O)        0.043    23.619 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/enb_reg_i_1__3/O
                         net (fo=1, routed)           0.533    24.152    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/mem[1].non_last.mem_r_reg_3_3
    SLICE_X48Y129        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.776    33.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    28.831 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    31.167    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    31.250 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.626    32.876    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X49Y129        LUT5 (Prop_lut5_I2_O)        0.036    32.912 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/enb_reg_i_2__4/O
                         net (fo=1, routed)           0.195    33.106    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/mem[1].non_last.mem_r_reg_3_3_0
    SLICE_X48Y129        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_ram_clkgate/enb_reg/G
                         clock pessimism             -0.010    33.096    
                         clock uncertainty           -0.097    32.999    
  -------------------------------------------------------------------
                         required time                         32.999    
                         arrival time                         -24.152    
  -------------------------------------------------------------------
                         slack                                  8.847    

Slack (MET) :             8.911ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_dtcm_clkgate/enb_reg/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0_1 fall@31.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.599ns  (logic 3.035ns (14.734%)  route 17.564ns (85.266%))
  Logic Levels:           37  (CARRY4=11 LUT3=2 LUT4=5 LUT5=2 LUT6=17)
  Clock Path Skew:        -1.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.951ns = ( 33.201 - 31.250 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.486     1.486    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT5 (Prop_lut5_I2_O)        0.043     1.529 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__109/O
                         net (fo=1, routed)           0.513     2.042    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.135 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG_inst/O
                         net (fo=182, routed)         1.449     3.584    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_core_ifu
    SLICE_X44Y135        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y135        FDCE (Prop_fdce_C_Q)         0.223     3.807 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=53, routed)          0.931     4.738    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[1]
    SLICE_X23Y139        LUT4 (Prop_lut4_I1_O)        0.043     4.781 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__2/O
                         net (fo=8, routed)           0.901     5.682    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__2_n_0
    SLICE_X37Y140        LUT4 (Prop_lut4_I3_O)        0.049     5.731 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_38/O
                         net (fo=4, routed)           0.800     6.531    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_38_n_0
    SLICE_X23Y141        LUT6 (Prop_lut6_I3_O)        0.136     6.667 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_19/O
                         net (fo=2, routed)           0.456     7.122    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_19_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I5_O)        0.043     7.165 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_19/O
                         net (fo=12, routed)          0.488     7.653    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_19_n_0
    SLICE_X36Y146        LUT6 (Prop_lut6_I3_O)        0.043     7.696 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__60/O
                         net (fo=15, routed)          1.170     8.866    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__60_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I0_O)        0.043     8.909 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__11/O
                         net (fo=41, routed)          0.580     9.489    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_52
    SLICE_X1Y158         LUT4 (Prop_lut4_I3_O)        0.043     9.532 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__75/O
                         net (fo=21, routed)          0.494    10.027    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X3Y166         LUT4 (Prop_lut4_I3_O)        0.054    10.081 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_64/O
                         net (fo=35, routed)          0.582    10.663    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_3
    SLICE_X3Y165         LUT6 (Prop_lut6_I0_O)        0.137    10.800 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_53/O
                         net (fo=1, routed)           0.190    10.990    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X3Y163         LUT6 (Prop_lut6_I0_O)        0.043    11.033 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=71, routed)          0.682    11.715    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X3Y154         LUT6 (Prop_lut6_I0_O)        0.043    11.758 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.236    11.994    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X3Y154         LUT3 (Prop_lut3_I2_O)        0.043    12.037 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.288    12.325    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X4Y156         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    12.612 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000    12.612    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3_n_0
    SLICE_X4Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.665 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.665    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X4Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.718 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.718    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X4Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.771 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.771    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X4Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.824 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.824    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X4Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.877 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.877    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X4Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.930 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.930    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X4Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.983    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X4Y164         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    13.100 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=11, routed)          0.950    14.049    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X15Y152        LUT5 (Prop_lut5_I3_O)        0.132    14.181 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=1, routed)           0.559    14.740    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13_n_0
    SLICE_X15Y154        LUT6 (Prop_lut6_I3_O)        0.136    14.876 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.449    15.325    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X18Y163        LUT6 (Prop_lut6_I4_O)        0.043    15.368 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          0.839    16.207    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/agu_icb_cmd_addr[0]
    SLICE_X20Y147        LUT6 (Prop_lut6_I1_O)        0.043    16.250 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[0]_i_13__3/O
                         net (fo=2, routed)           0.534    16.784    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_buserr
    SLICE_X39Y147        LUT6 (Prop_lut6_I3_O)        0.043    16.827 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__8/O
                         net (fo=1, routed)           0.321    17.148    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__8_n_0
    SLICE_X40Y147        LUT6 (Prop_lut6_I5_O)        0.043    17.191 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__13/O
                         net (fo=3, routed)           0.624    17.815    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_11__5_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I3_O)        0.043    17.858 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_8__30/O
                         net (fo=2, routed)           0.573    18.432    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_94
    SLICE_X43Y136        LUT6 (Prop_lut6_I5_O)        0.043    18.475 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__68/O
                         net (fo=5, routed)           0.448    18.922    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[10]_3
    SLICE_X45Y135        LUT6 (Prop_lut6_I1_O)        0.043    18.965 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/enb_reg_i_2__3/O
                         net (fo=139, routed)         0.649    19.614    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[1]_1
    SLICE_X43Y145        LUT4 (Prop_lut4_I0_O)        0.055    19.669 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r[0]_i_2__62/O
                         net (fo=139, routed)         0.969    20.639    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/i_bus_icb_cmd_sel_1
    SLICE_X21Y155        LUT6 (Prop_lut6_I1_O)        0.137    20.776 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[17]_i_1__12/O
                         net (fo=5, routed)           0.631    21.407    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/lsu2biu_icb_cmd_addr[3]
    SLICE_X23Y159        LUT3 (Prop_lut3_I1_O)        0.043    21.450 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/arbt_icb_cmd_dtcm_carry_i_4/O
                         net (fo=1, routed)           0.000    21.450    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/qout_r_reg[41]_0[0]
    SLICE_X23Y159        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    21.709 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_dtcm_carry/CO[3]
                         net (fo=1, routed)           0.000    21.709    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_dtcm_carry_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.089    21.798 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/arbt_icb_cmd_dtcm_carry__0/CO[1]
                         net (fo=4, routed)           1.008    22.806    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/D[3]
    SLICE_X44Y141        LUT6 (Prop_lut6_I2_O)        0.122    22.928 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/enb_reg_i_2__6/O
                         net (fo=75, routed)          0.747    23.675    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/qout_r_reg[0]_0
    SLICE_X48Y129        LUT5 (Prop_lut5_I0_O)        0.043    23.718 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_lsu/u_e203_lsu_ctrl/u_e203_lsu_splt_stage/dp_gt_0.dat_dfflr/enb_reg_i_1__2/O
                         net (fo=1, routed)           0.464    24.182    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_dtcm_clkgate/mem[1].non_last.mem_r_reg_3_3
    SLICE_X49Y130        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_dtcm_clkgate/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.776    33.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    28.831 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    31.167    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    31.250 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.622    32.872    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/clk_out1
    SLICE_X49Y130        LUT4 (Prop_lut4_I1_O)        0.036    32.908 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/enb_reg_i_2__2/O
                         net (fo=6, routed)           0.293    33.201    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_dtcm_clkgate/mem[1].non_last.mem_r_reg_3_3_0
    SLICE_X49Y130        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_dtcm_clkgate/enb_reg/G
                         clock pessimism             -0.010    33.191    
                         clock uncertainty           -0.097    33.093    
  -------------------------------------------------------------------
                         required time                         33.093    
                         arrival time                         -24.182    
  -------------------------------------------------------------------
                         slack                                  8.911    

Slack (MET) :             12.188ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/enb_reg/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0_1 fall@31.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.692ns  (logic 2.558ns (14.459%)  route 15.134ns (85.541%))
  Logic Levels:           34  (CARRY4=9 LUT3=3 LUT4=4 LUT5=1 LUT6=17)
  Clock Path Skew:        -1.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 33.571 - 31.250 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.486     1.486    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT5 (Prop_lut5_I2_O)        0.043     1.529 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__109/O
                         net (fo=1, routed)           0.513     2.042    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.135 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG_inst/O
                         net (fo=182, routed)         1.449     3.584    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_core_ifu
    SLICE_X44Y135        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y135        FDCE (Prop_fdce_C_Q)         0.223     3.807 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=53, routed)          0.931     4.738    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[1]
    SLICE_X23Y139        LUT4 (Prop_lut4_I1_O)        0.043     4.781 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__2/O
                         net (fo=8, routed)           0.901     5.682    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__2_n_0
    SLICE_X37Y140        LUT4 (Prop_lut4_I3_O)        0.049     5.731 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_38/O
                         net (fo=4, routed)           0.800     6.531    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_38_n_0
    SLICE_X23Y141        LUT6 (Prop_lut6_I3_O)        0.136     6.667 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_19/O
                         net (fo=2, routed)           0.456     7.122    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_19_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I5_O)        0.043     7.165 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_19/O
                         net (fo=12, routed)          0.488     7.653    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_19_n_0
    SLICE_X36Y146        LUT6 (Prop_lut6_I3_O)        0.043     7.696 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__60/O
                         net (fo=15, routed)          1.170     8.866    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__60_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I0_O)        0.043     8.909 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__11/O
                         net (fo=41, routed)          0.580     9.489    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_52
    SLICE_X1Y158         LUT4 (Prop_lut4_I3_O)        0.043     9.532 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__75/O
                         net (fo=21, routed)          0.494    10.027    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X3Y166         LUT4 (Prop_lut4_I3_O)        0.054    10.081 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_64/O
                         net (fo=35, routed)          0.582    10.663    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_3
    SLICE_X3Y165         LUT6 (Prop_lut6_I0_O)        0.137    10.800 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_53/O
                         net (fo=1, routed)           0.190    10.990    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X3Y163         LUT6 (Prop_lut6_I0_O)        0.043    11.033 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=71, routed)          0.682    11.715    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X3Y154         LUT6 (Prop_lut6_I0_O)        0.043    11.758 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.236    11.994    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X3Y154         LUT3 (Prop_lut3_I2_O)        0.043    12.037 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.288    12.325    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X4Y156         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    12.612 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000    12.612    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3_n_0
    SLICE_X4Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.665 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.665    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X4Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.718 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.718    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X4Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.771 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.771    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X4Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.824 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.824    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X4Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.877 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.877    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X4Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.930 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.930    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X4Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.983    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X4Y164         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    13.100 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=11, routed)          0.950    14.049    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X15Y152        LUT5 (Prop_lut5_I3_O)        0.132    14.181 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=1, routed)           0.559    14.740    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13_n_0
    SLICE_X15Y154        LUT6 (Prop_lut6_I3_O)        0.136    14.876 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.449    15.325    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X18Y163        LUT6 (Prop_lut6_I4_O)        0.043    15.368 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          0.779    16.148    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_4__20_0
    SLICE_X20Y146        LUT6 (Prop_lut6_I5_O)        0.043    16.191 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[38]_i_2/O
                         net (fo=41, routed)          0.696    16.887    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_57
    SLICE_X38Y147        LUT6 (Prop_lut6_I3_O)        0.043    16.930 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_6/O
                         net (fo=11, routed)          0.255    17.185    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_5__42
    SLICE_X40Y147        LUT6 (Prop_lut6_I4_O)        0.043    17.228 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_oitf/depth_gt1.ret_ptr_dfflrs/qout_r[0]_i_7__16/O
                         net (fo=8, routed)           0.572    17.800    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_75
    SLICE_X40Y146        LUT6 (Prop_lut6_I5_O)        0.043    17.843 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__113/O
                         net (fo=7, routed)           0.693    18.536    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/nice_req_valid
    SLICE_X44Y136        LUT6 (Prop_lut6_I2_O)        0.043    18.579 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/enb_reg_i_5__2/O
                         net (fo=4, routed)           0.538    19.117    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_92
    SLICE_X45Y136        LUT6 (Prop_lut6_I0_O)        0.043    19.160 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_2__32/O
                         net (fo=38, routed)          0.611    19.771    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_6
    SLICE_X36Y146        LUT3 (Prop_lut3_I2_O)        0.049    19.820 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_12__0/O
                         net (fo=5, routed)           0.234    20.054    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_12__0_n_0
    SLICE_X38Y147        LUT6 (Prop_lut6_I4_O)        0.136    20.190 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/enb_reg_i_5__1/O
                         net (fo=10, routed)          0.437    20.627    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/alu_cmt_valid
    SLICE_X43Y147        LUT6 (Prop_lut6_I1_O)        0.043    20.670 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/enb_reg_i_3__5/O
                         net (fo=5, routed)           0.275    20.945    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcgstop_dfflr/enb_reg_0
    SLICE_X43Y146        LUT3 (Prop_lut3_I1_O)        0.043    20.988 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcgstop_dfflr/enb_reg_i_1__5/O
                         net (fo=1, routed)           0.287    21.275    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/qout_r_reg[0]
    SLICE_X48Y146        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.776    33.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    28.831 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    31.167    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    31.250 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.622    32.872    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/clk_out1
    SLICE_X49Y130        LUT4 (Prop_lut4_I1_O)        0.036    32.908 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/enb_reg_i_2__2/O
                         net (fo=6, routed)           0.663    33.571    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/qout_r_reg[0]_0
    SLICE_X48Y146        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_ifu_clkgate/enb_reg/G
                         clock pessimism             -0.010    33.561    
                         clock uncertainty           -0.097    33.464    
  -------------------------------------------------------------------
                         required time                         33.464    
                         arrival time                         -21.275    
  -------------------------------------------------------------------
                         slack                                 12.188    

Slack (MET) :             13.239ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_lsu_clkgate/enb_reg/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0_1 fall@31.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.641ns  (logic 2.330ns (14.001%)  route 14.311ns (85.999%))
  Logic Levels:           31  (CARRY4=9 LUT3=1 LUT4=4 LUT5=2 LUT6=15)
  Clock Path Skew:        -1.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 33.571 - 31.250 ) 
    Source Clock Delay      (SCD):    3.584ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.486     1.486    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT5 (Prop_lut5_I2_O)        0.043     1.529 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__109/O
                         net (fo=1, routed)           0.513     2.042    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.135 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG_inst/O
                         net (fo=182, routed)         1.449     3.584    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/clk_core_ifu
    SLICE_X44Y135        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y135        FDCE (Prop_fdce_C_Q)         0.223     3.807 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[1]/Q
                         net (fo=53, routed)          0.931     4.738    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/nice_req_inst[1]
    SLICE_X23Y139        LUT4 (Prop_lut4_I1_O)        0.043     4.781 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__2/O
                         net (fo=8, routed)           0.901     5.682    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_14__2_n_0
    SLICE_X37Y140        LUT4 (Prop_lut4_I3_O)        0.049     5.731 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_38/O
                         net (fo=4, routed)           0.800     6.531    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_38_n_0
    SLICE_X23Y141        LUT6 (Prop_lut6_I3_O)        0.136     6.667 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_19/O
                         net (fo=2, routed)           0.456     7.122    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/alu_o_wbck_err_i_19_n_0
    SLICE_X37Y141        LUT6 (Prop_lut6_I5_O)        0.043     7.165 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_19/O
                         net (fo=12, routed)          0.488     7.653    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[31]_i_19_n_0
    SLICE_X36Y146        LUT6 (Prop_lut6_I3_O)        0.043     7.696 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__60/O
                         net (fo=15, routed)          1.170     8.866    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_4__60_n_0
    SLICE_X5Y149         LUT6 (Prop_lut6_I0_O)        0.043     8.909 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_13__11/O
                         net (fo=41, routed)          0.580     9.489    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_52
    SLICE_X1Y158         LUT4 (Prop_lut4_I3_O)        0.043     9.532 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_3__75/O
                         net (fo=21, routed)          0.494    10.027    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[0]_10
    SLICE_X3Y166         LUT4 (Prop_lut4_I3_O)        0.054    10.081 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_64/O
                         net (fo=35, routed)          0.582    10.663    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r_reg[2]_3
    SLICE_X3Y165         LUT6 (Prop_lut6_I0_O)        0.137    10.800 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_muldiv/muldiv_state_dfflr/qout_r[0]_i_53/O
                         net (fo=1, routed)           0.190    10.990    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/muldiv_req_alu_sub
    SLICE_X3Y163         LUT6 (Prop_lut6_I0_O)        0.043    11.033 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_23__1/O
                         net (fo=71, routed)          0.682    11.715    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_cin
    SLICE_X3Y154         LUT6 (Prop_lut6_I0_O)        0.043    11.758 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3/O
                         net (fo=1, routed)           0.236    11.994    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_12__3_n_0
    SLICE_X3Y154         LUT3 (Prop_lut3_I2_O)        0.043    12.037 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_4__19/O
                         net (fo=1, routed)           0.288    12.325    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_dpath/adder_in2[0]
    SLICE_X4Y156         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.287    12.612 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3/CO[3]
                         net (fo=1, routed)           0.000    12.612    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[4]_i_3__3_n_0
    SLICE_X4Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.665 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.665    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[8]_i_3__1_n_0
    SLICE_X4Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.718 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.718    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[12]_i_3__1_n_0
    SLICE_X4Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.771 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.771    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[16]_i_3__1_n_0
    SLICE_X4Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.824 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.824    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[20]_i_3__1_n_0
    SLICE_X4Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.877 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1/CO[3]
                         net (fo=1, routed)           0.000    12.877    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[24]_i_3__1_n_0
    SLICE_X4Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.930 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.930    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_14_n_0
    SLICE_X4Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    12.983 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2/CO[3]
                         net (fo=1, routed)           0.000    12.983    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_5__2_n_0
    SLICE_X4Y164         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.117    13.100 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_i_2__1/O[0]
                         net (fo=11, routed)          0.950    14.049    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/O[0]
    SLICE_X15Y152        LUT5 (Prop_lut5_I3_O)        0.132    14.181 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13/O
                         net (fo=1, routed)           0.559    14.740    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_8__13_n_0
    SLICE_X15Y154        LUT6 (Prop_lut6_I3_O)        0.136    14.876 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12/O
                         net (fo=1, routed)           0.449    15.325    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_3__12_n_0
    SLICE_X18Y163        LUT6 (Prop_lut6_I4_O)        0.043    15.368 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[1]_i_1__22/O
                         net (fo=12, routed)          0.839    16.207    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/agu_icb_cmd_addr[0]
    SLICE_X20Y147        LUT6 (Prop_lut6_I1_O)        0.043    16.250 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_alu/u_e203_exu_alu_lsuagu/icb_state_dfflr/qout_r[0]_i_13__3/O
                         net (fo=2, routed)           0.534    16.784    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/agu_o_cmt_buserr
    SLICE_X39Y147        LUT6 (Prop_lut6_I3_O)        0.043    16.827 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__8/O
                         net (fo=1, routed)           0.321    17.148    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_11__8_n_0
    SLICE_X40Y147        LUT6 (Prop_lut6_I5_O)        0.043    17.191 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_9__13/O
                         net (fo=3, routed)           0.624    17.815    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[1]_i_11__5_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I3_O)        0.043    17.858 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_hi_ir_dfflr/qout_r[0]_i_8__30/O
                         net (fo=2, routed)           0.573    18.432    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[0]_94
    SLICE_X43Y136        LUT6 (Prop_lut6_I5_O)        0.043    18.475 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[0]_i_2__68/O
                         net (fo=5, routed)           0.448    18.922    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/qout_r_reg[10]_3
    SLICE_X45Y135        LUT6 (Prop_lut6_I1_O)        0.043    18.965 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_nice_core/state_dfflr/enb_reg_i_2__3/O
                         net (fo=139, routed)         0.718    19.683    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcgstop_dfflr/nice_icb_cmd_valid
    SLICE_X43Y146        LUT5 (Prop_lut5_I3_O)        0.043    19.726 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mcgstop_dfflr/enb_reg_i_1__4/O
                         net (fo=1, routed)           0.499    20.225    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_lsu_clkgate/qout_r_reg[0]
    SLICE_X48Y146        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_lsu_clkgate/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.776    33.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    28.831 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    31.167    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    31.250 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.622    32.872    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/clk_out1
    SLICE_X49Y130        LUT4 (Prop_lut4_I1_O)        0.036    32.908 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/enb_reg_i_2__2/O
                         net (fo=6, routed)           0.663    33.571    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_lsu_clkgate/qout_r_reg[0]_0
    SLICE_X48Y146        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_lsu_clkgate/enb_reg/G
                         clock pessimism             -0.010    33.561    
                         clock uncertainty           -0.097    33.464    
  -------------------------------------------------------------------
                         required time                         33.464    
                         arrival time                         -20.225    
  -------------------------------------------------------------------
                         slack                                 13.239    

Slack (MET) :             26.853ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_ext_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_exu_clkgate/enb_reg/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0_1 fall@31.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 0.395ns (12.787%)  route 2.694ns (87.214%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.321ns = ( 33.571 - 31.250 ) 
    Source Clock Delay      (SCD):    3.521ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.592     1.592    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.635 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.507     2.142    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.235 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.286     3.521    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_ext_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]_1
    SLICE_X40Y155        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_ext_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155        FDCE (Prop_fdce_C_Q)         0.223     3.744 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_irq_sync/master_gen.u_ext_irq_sync/sync_gen[1].i_is_not_0.sync_dffr/qout_r_reg[0]/Q
                         net (fo=3, routed)           0.878     4.622    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mie_dfflr/ext_irq_r
    SLICE_X53Y151        LUT6 (Prop_lut6_I1_O)        0.043     4.665 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/mie_dfflr/qout_r[1]_i_3__15/O
                         net (fo=3, routed)           0.634     5.299    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/qout_r[0]_i_6__16
    SLICE_X40Y148        LUT3 (Prop_lut3_I0_O)        0.043     5.342 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/step_dfflr/enb_reg_i_4__0/O
                         net (fo=3, routed)           0.437     5.778    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/enb_reg_i_1__4_1
    SLICE_X42Y146        LUT5 (Prop_lut5_I4_O)        0.043     5.821 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/enb_reg_i_3__1/O
                         net (fo=2, routed)           0.370     6.191    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/excp_active
    SLICE_X42Y146        LUT4 (Prop_lut4_I1_O)        0.043     6.234 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_exu/u_e203_exu_csr/status_mie_dfflr/enb_reg_i_1__6/O
                         net (fo=1, routed)           0.376     6.610    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_exu_clkgate/qout_r_reg[31]
    SLICE_X48Y146        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_exu_clkgate/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.776    33.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    28.831 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    31.167    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    31.250 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.622    32.872    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/clk_out1
    SLICE_X49Y130        LUT4 (Prop_lut4_I1_O)        0.036    32.908 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk1_clkgate/enb_reg_i_2__2/O
                         net (fo=6, routed)           0.663    33.571    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_exu_clkgate/qout_r_reg[31]_0
    SLICE_X48Y146        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_clk_ctrl/u_exu_clkgate/enb_reg/G
                         clock pessimism             -0.010    33.561    
                         clock uncertainty           -0.097    33.464    
  -------------------------------------------------------------------
                         required time                         33.464    
                         arrival time                          -6.610    
  -------------------------------------------------------------------
                         slack                                 26.853    

Slack (MET) :             26.901ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/plloutdiv_dfflr/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/enb_reg/D
                            (negative level-sensitive latch clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0_1 fall@31.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.352ns (18.746%)  route 1.526ns (81.254%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -2.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.085ns = ( 32.335 - 31.250 ) 
    Source Clock Delay      (SCD):    3.449ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.592     1.592    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.635 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.507     2.142    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.235 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.214     3.449    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/plloutdiv_dfflr/qout_r_reg[0]_0
    SLICE_X68Y185        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/plloutdiv_dfflr/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y185        FDCE (Prop_fdce_C_Q)         0.223     3.672 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_hclkgen_regs/plloutdiv_dfflr/qout_r_reg[1]/Q
                         net (fo=2, routed)           0.455     4.127    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/Q[1]
    SLICE_X68Y187        LUT6 (Prop_lut6_I4_O)        0.043     4.170 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/enb_reg_i_4/O
                         net (fo=1, routed)           0.360     4.530    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/enb_reg_i_4_n_0
    SLICE_X68Y187        LUT2 (Prop_lut2_I0_O)        0.043     4.573 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/div_cnt_dfflr/enb_reg_i_3/O
                         net (fo=8, routed)           0.380     4.953    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/flag_dfflr/div_cnt_sat__10
    SLICE_X70Y187        LUT3 (Prop_lut3_I2_O)        0.043     4.996 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/flag_dfflr/enb_reg_i_1__0/O
                         net (fo=1, routed)           0.330     5.327    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/clk0_sync_r_reg[0]
    SLICE_X71Y187        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.776    33.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    28.831 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    31.167    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    31.250 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.085    32.335    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/clk_out1
    SLICE_X71Y187        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/enb_reg/G  (IS_INVERTED)
                         clock pessimism             -0.010    32.325    
                         clock uncertainty           -0.097    32.228    
  -------------------------------------------------------------------
                         required time                         32.228    
                         arrival time                          -5.327    
  -------------------------------------------------------------------
                         slack                                 26.901    

Slack (MET) :             28.791ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_clk_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/enb_reg/D
                            (positive level-sensitive latch clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_clk_wiz_0_1 fall@31.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.223ns (35.706%)  route 0.402ns (64.294%))
  Logic Levels:           0  
  Clock Path Skew:        -1.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 32.968 - 31.250 ) 
    Source Clock Delay      (SCD):    3.445ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.592     1.592    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.635 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.507     2.142    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.235 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.210     3.445    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_arm_reg_0
    SLICE_X76Y203        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_clk_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y203        FDCE (Prop_fdce_C_Q)         0.223     3.668 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_clk_en_reg[0]/Q
                         net (fo=2, routed)           0.402     4.070    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/Q[0]
    SLICE_X76Y197        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/enb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.776    33.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    28.831 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    31.167    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    31.250 f  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.500    32.750    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X78Y197        LUT4 (Prop_lut4_I2_O)        0.036    32.786 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/enb_reg_i_1__7/O
                         net (fo=4, routed)           0.181    32.968    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/event_o_reg
    SLICE_X76Y197        LDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/i_clk_gate_timer0/enb_reg/G
                         clock pessimism             -0.010    32.958    
                         clock uncertainty           -0.097    32.860    
  -------------------------------------------------------------------
                         required time                         32.860    
                         arrival time                          -4.070    
  -------------------------------------------------------------------
                         slack                                 28.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_presc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_prescaler/r_presc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.100ns (15.323%)  route 0.553ns (84.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.742     0.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.770 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.228     0.998    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.024 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.519     1.543    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_arm_reg_0
    SLICE_X68Y219        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_presc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y219        FDCE (Prop_fdce_C_Q)         0.100     1.643 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_presc_reg[3]/Q
                         net (fo=2, routed)           0.553     2.196    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_prescaler/r_presc_reg[7]_0[3]
    SLICE_X72Y219        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_prescaler/r_presc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.051     1.051    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X78Y197        LUT5 (Prop_lut5_I2_O)        0.033     1.084 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__0/O
                         net (fo=1, routed)           0.219     1.303    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.080     1.383 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG_inst/O
                         net (fo=171, routed)         0.721     2.104    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_prescaler/event_o_reg_1
    SLICE_X72Y219        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_prescaler/r_presc_reg[3]/C
                         clock pessimism              0.000     2.104    
    SLICE_X72Y219        FDCE (Hold_fdce_C_D)         0.038     2.142    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_prescaler/r_presc_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.128ns (19.349%)  route 0.534ns (80.651%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.520ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.672     0.672    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT5 (Prop_lut5_I2_O)        0.028     0.700 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[0]_i_2__109/O
                         net (fo=1, routed)           0.231     0.931    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.957 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_core_ifu_BUFG_inst/O
                         net (fo=182, routed)         0.579     1.536    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/clk_core_ifu
    SLICE_X43Y152        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y152        FDCE (Prop_fdce_C_Q)         0.100     1.636 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_pc_dfflr/qout_r_reg[4]/Q
                         net (fo=10, routed)          0.534     2.169    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r_reg[31]_18[3]
    SLICE_X46Y155        LUT3 (Prop_lut3_I0_O)        0.028     2.197 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_core/u_e203_ifu/u_e203_ifu_ifetch/ifu_lo_ir_dfflr/qout_r[4]_i_1__37/O
                         net (fo=1, routed)           0.000     2.197    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/D[3]
    SLICE_X46Y155        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.997     0.997    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X78Y196        LUT5 (Prop_lut5_I2_O)        0.035     1.032 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/qout_r[31]_i_3__17/O
                         net (fo=1, routed)           0.218     1.250    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.280 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_3_BUFG_inst/O
                         net (fo=1454, routed)        0.775     2.055    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[31]_1
    SLICE_X46Y155        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[4]/C
                         clock pessimism              0.000     2.055    
    SLICE_X46Y155        FDCE (Hold_fdce_C_D)         0.087     2.142    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_sirv_debug_module/u_sirv_debug_csr/dpc_dfflr/qout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch3_mode_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_op_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.118ns (18.015%)  route 0.537ns (81.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.742     0.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.770 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.228     0.998    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.024 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.524     1.548    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_arm_reg_0
    SLICE_X62Y214        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch3_mode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y214        FDCE (Prop_fdce_C_Q)         0.118     1.666 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch3_mode_reg[2]/Q
                         net (fo=2, routed)           0.537     2.203    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_op_reg[2]_0[2]
    SLICE_X62Y216        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.051     1.051    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X78Y197        LUT5 (Prop_lut5_I2_O)        0.033     1.084 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__0/O
                         net (fo=1, routed)           0.219     1.303    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.080     1.383 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG_inst/O
                         net (fo=171, routed)         0.725     2.108    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_is_2nd_event_reg_1
    SLICE_X62Y216        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_op_reg[2]/C
                         clock pessimism              0.000     2.108    
    SLICE_X62Y216        FDCE (Hold_fdce_C_D)         0.040     2.148    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_op_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_th_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_start_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.118ns (17.318%)  route 0.563ns (82.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.742     0.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.770 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.228     0.998    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.024 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.529     1.553    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_arm_reg_0
    SLICE_X54Y203        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_th_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y203        FDCE (Prop_fdce_C_Q)         0.118     1.671 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_th_reg[13]/Q
                         net (fo=3, routed)           0.563     2.234    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_end_reg[15]_0[13]
    SLICE_X56Y202        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_start_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.051     1.051    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X78Y197        LUT5 (Prop_lut5_I2_O)        0.033     1.084 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__0/O
                         net (fo=1, routed)           0.219     1.303    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.080     1.383 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG_inst/O
                         net (fo=171, routed)         0.734     2.117    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_event_reg_0
    SLICE_X56Y202        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_start_reg[13]/C
                         clock pessimism              0.000     2.117    
    SLICE_X56Y202        FDCE (Hold_fdce_C_D)         0.062     2.179    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_start_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_presc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_prescaler/r_presc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.118ns (17.922%)  route 0.540ns (82.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.742     0.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.770 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.228     0.998    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.024 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.518     1.542    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_arm_reg_0
    SLICE_X70Y219        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_presc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y219        FDCE (Prop_fdce_C_Q)         0.118     1.660 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_presc_reg[5]/Q
                         net (fo=2, routed)           0.540     2.201    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_prescaler/r_presc_reg[7]_0[5]
    SLICE_X72Y219        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_prescaler/r_presc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.051     1.051    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X78Y197        LUT5 (Prop_lut5_I2_O)        0.033     1.084 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__0/O
                         net (fo=1, routed)           0.219     1.303    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.080     1.383 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG_inst/O
                         net (fo=171, routed)         0.721     2.104    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_prescaler/event_o_reg_1
    SLICE_X72Y219        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_prescaler/r_presc_reg[5]/C
                         clock pessimism              0.000     2.104    
    SLICE_X72Y219        FDCE (Hold_fdce_C_D)         0.041     2.145    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_prescaler/r_presc_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch3_th_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.100ns (15.130%)  route 0.561ns (84.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.742     0.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.770 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.228     0.998    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.024 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.529     1.553    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_arm_reg_0
    SLICE_X61Y206        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch3_th_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y206        FDCE (Prop_fdce_C_Q)         0.100     1.653 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch3_th_reg[15]/Q
                         net (fo=2, routed)           0.561     2.214    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[15]_1[15]
    SLICE_X61Y209        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.051     1.051    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X78Y197        LUT5 (Prop_lut5_I2_O)        0.033     1.084 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__0/O
                         net (fo=1, routed)           0.219     1.303    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.080     1.383 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG_inst/O
                         net (fo=171, routed)         0.732     2.115    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_is_2nd_event_reg_1
    SLICE_X61Y209        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[15]/C
                         clock pessimism              0.000     2.115    
    SLICE_X61Y209        FDCE (Hold_fdce_C_D)         0.043     2.158    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch3/r_comp_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch2_th_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch2/r_comp_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.118ns (17.933%)  route 0.540ns (82.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.562ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.742     0.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.770 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.228     0.998    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.024 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.523     1.547    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_arm_reg_0
    SLICE_X54Y217        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch2_th_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y217        FDCE (Prop_fdce_C_Q)         0.118     1.665 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch2_th_reg[13]/Q
                         net (fo=2, routed)           0.540     2.205    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch2/r_comp_reg[15]_1[13]
    SLICE_X54Y216        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch2/r_comp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.051     1.051    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X78Y197        LUT5 (Prop_lut5_I2_O)        0.033     1.084 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__0/O
                         net (fo=1, routed)           0.219     1.303    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.080     1.383 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG_inst/O
                         net (fo=171, routed)         0.726     2.109    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch2/r_is_2nd_event_reg_1
    SLICE_X54Y216        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch2/r_comp_reg[13]/C
                         clock pessimism              0.000     2.109    
    SLICE_X54Y216        FDCE (Hold_fdce_C_D)         0.040     2.149    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch2/r_comp_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_th_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.536%)  route 0.180ns (58.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.742     0.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.770 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.228     0.998    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.024 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.542     1.566    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_arm_reg_0
    SLICE_X67Y199        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_th_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y199        FDCE (Prop_fdce_C_Q)         0.100     1.666 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_th_reg[27]/Q
                         net (fo=2, routed)           0.180     1.846    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_th_reg[31]_0[27]
    SLICE_X67Y200        LUT6 (Prop_lut6_I0_O)        0.028     1.874 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/qout_r[27]_i_1__1/O
                         net (fo=1, routed)           0.000     1.874    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]_0
    SLICE_X67Y200        FDRE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.982     0.982    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.035     1.017 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.267     1.284    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.314 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.733     2.047    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[1]_1
    SLICE_X67Y200        FDRE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]/C
                         clock pessimism             -0.290     1.757    
    SLICE_X67Y200        FDRE (Hold_fdre_C_D)         0.060     1.817    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_pwm_apb_icb2apb/u_rsp_fifo/dp_gt0.fifo_rf[0].fifo_rf_dffl/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_th_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.100ns (15.148%)  route 0.560ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.564ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.742     0.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.770 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.228     0.998    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.024 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.526     1.550    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_arm_reg_0
    SLICE_X68Y209        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_th_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y209        FDCE (Prop_fdce_C_Q)         0.100     1.650 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_ch1_th_reg[1]/Q
                         net (fo=2, routed)           0.560     2.210    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_reg[15]_1[1]
    SLICE_X67Y208        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.051     1.051    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X78Y197        LUT5 (Prop_lut5_I2_O)        0.033     1.084 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__0/O
                         net (fo=1, routed)           0.219     1.303    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.080     1.383 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG_inst/O
                         net (fo=171, routed)         0.731     2.114    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_is_2nd_event_reg_1
    SLICE_X67Y208        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_reg[1]/C
                         clock pessimism              0.000     2.114    
    SLICE_X67Y208        FDCE (Hold_fdce_C_D)         0.038     2.152    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_comp_ch1/r_comp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_th_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_start_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.100ns (14.873%)  route 0.572ns (85.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.742     0.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.770 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.228     0.998    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.024 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.530     1.554    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer3_arm_reg_0
    SLICE_X55Y200        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_th_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y200        FDCE (Prop_fdce_C_Q)         0.100     1.654 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_apb_if/r_timer1_th_reg[2]/Q
                         net (fo=3, routed)           0.572     2.226    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_end_reg[15]_0[2]
    SLICE_X55Y198        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_start_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.051     1.051    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X78Y197        LUT5 (Prop_lut5_I2_O)        0.033     1.084 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__0/O
                         net (fo=1, routed)           0.219     1.303    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.080     1.383 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_4_BUFG_inst/O
                         net (fo=171, routed)         0.743     2.126    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_event_reg_0
    SLICE_X55Y198        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_start_reg[2]/C
                         clock pessimism              0.000     2.126    
    SLICE_X55Y198        FDCE (Hold_fdce_C_D)         0.041     2.167    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim1/u_counter/r_start_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.167    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y29     design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y26     design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y25     design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y28     design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y27     design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y27     design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y29     design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X1Y30     design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y26     design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         62.500      60.405     RAMB36_X0Y30     design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_srams/u_e203_dtcm_ram/u_e203_dtcm_gnrl_ram/u_sirv_sim_ram/mem[1].non_last.mem_r_reg_3_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X1Y0  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X58Y178    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X58Y178    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X58Y178    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X58Y178    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X58Y178    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X58Y178    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X58Y178    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X58Y178    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/txq/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X106Y182   design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X106Y182   design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X62Y177    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X62Y177    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X62Y177    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X62Y177    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X62Y177    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X62Y177    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         31.250      30.482     SLICE_X62Y177    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X62Y178    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X62Y178    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         31.250      30.482     SLICE_X62Y178    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_sirv_qspi0_top/u_sirv_flash_qspi/fifo/rxq/ram_reg_0_7_6_7/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y11   design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_200_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       61.808ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             61.808ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (MaxDelay Path 62.500ns)
  Data Path Delay:        0.600ns  (logic 0.204ns (34.010%)  route 0.396ns (65.990%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 62.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y173                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X93Y173        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.396     0.600    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X95Y173        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   62.500    62.500    
    SLICE_X95Y173        FDRE (Setup_fdre_C_D)       -0.092    62.408    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         62.408    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                 61.808    

Slack (MET) :             61.836ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (MaxDelay Path 62.500ns)
  Data Path Delay:        0.572ns  (logic 0.204ns (35.642%)  route 0.368ns (64.358%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 62.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y164                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X89Y164        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.368     0.572    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X88Y164        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   62.500    62.500    
    SLICE_X88Y164        FDRE (Setup_fdre_C_D)       -0.092    62.408    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         62.408    
                         arrival time                          -0.572    
  -------------------------------------------------------------------
                         slack                                 61.836    

Slack (MET) :             61.839ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (MaxDelay Path 62.500ns)
  Data Path Delay:        0.603ns  (logic 0.236ns (39.136%)  route 0.367ns (60.864%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 62.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y164                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X86Y164        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.367     0.603    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X86Y165        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   62.500    62.500    
    SLICE_X86Y165        FDRE (Setup_fdre_C_D)       -0.058    62.442    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         62.442    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                 61.839    

Slack (MET) :             61.888ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (MaxDelay Path 62.500ns)
  Data Path Delay:        0.602ns  (logic 0.259ns (43.038%)  route 0.343ns (56.962%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 62.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y184                                    0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X104Y184       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.343     0.602    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X105Y184       FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   62.500    62.500    
    SLICE_X105Y184       FDRE (Setup_fdre_C_D)       -0.010    62.490    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         62.490    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                 61.888    

Slack (MET) :             61.901ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (MaxDelay Path 62.500ns)
  Data Path Delay:        0.622ns  (logic 0.223ns (35.867%)  route 0.399ns (64.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 62.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y173                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X93Y173        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.399     0.622    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X94Y175        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   62.500    62.500    
    SLICE_X94Y175        FDRE (Setup_fdre_C_D)        0.023    62.523    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         62.523    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                 61.901    

Slack (MET) :             61.912ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (MaxDelay Path 62.500ns)
  Data Path Delay:        0.529ns  (logic 0.236ns (44.602%)  route 0.293ns (55.398%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 62.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y173                                    0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X106Y173       FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.293     0.529    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X108Y174       FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   62.500    62.500    
    SLICE_X108Y174       FDRE (Setup_fdre_C_D)       -0.059    62.441    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         62.441    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                 61.912    

Slack (MET) :             61.919ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (MaxDelay Path 62.500ns)
  Data Path Delay:        0.523ns  (logic 0.236ns (45.156%)  route 0.287ns (54.844%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 62.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y167                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X86Y167        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.287     0.523    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X86Y166        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   62.500    62.500    
    SLICE_X86Y166        FDRE (Setup_fdre_C_D)       -0.058    62.442    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         62.442    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                 61.919    

Slack (MET) :             61.931ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (MaxDelay Path 62.500ns)
  Data Path Delay:        0.560ns  (logic 0.259ns (46.223%)  route 0.301ns (53.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 62.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y185                                    0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X106Y185       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.301     0.560    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X105Y184       FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   62.500    62.500    
    SLICE_X105Y184       FDRE (Setup_fdre_C_D)       -0.009    62.491    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         62.491    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                 61.931    

Slack (MET) :             61.936ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (MaxDelay Path 62.500ns)
  Data Path Delay:        0.555ns  (logic 0.259ns (46.673%)  route 0.296ns (53.327%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 62.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y173                                    0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X106Y173       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.296     0.555    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X107Y173       FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   62.500    62.500    
    SLICE_X107Y173       FDRE (Setup_fdre_C_D)       -0.009    62.491    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         62.491    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                 61.936    

Slack (MET) :             61.940ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (MaxDelay Path 62.500ns)
  Data Path Delay:        0.502ns  (logic 0.236ns (46.979%)  route 0.266ns (53.021%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 62.500ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y165                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X90Y165        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.266     0.502    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X90Y163        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   62.500    62.500    
    SLICE_X90Y163        FDRE (Setup_fdre_C_D)       -0.058    62.442    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         62.442    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                 61.940    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_design_1_clk_wiz_0_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.354ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.354ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.638ns  (logic 0.223ns (34.978%)  route 0.415ns (65.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y173                                    0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X107Y173       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.415     0.638    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X105Y172       FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X105Y172       FDRE (Setup_fdre_C_D)       -0.008     4.992    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.992    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                  4.354    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.574ns  (logic 0.204ns (35.542%)  route 0.370ns (64.458%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y167                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X87Y167        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.370     0.574    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X86Y167        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X86Y167        FDRE (Setup_fdre_C_D)       -0.060     4.940    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.940    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.588ns  (logic 0.223ns (37.911%)  route 0.365ns (62.089%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y173                                    0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X107Y173       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.365     0.588    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X105Y173       FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X105Y173       FDRE (Setup_fdre_C_D)       -0.009     4.991    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.991    
                         arrival time                          -0.588    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.405ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.503ns  (logic 0.204ns (40.539%)  route 0.299ns (59.461%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y171                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X93Y171        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.299     0.503    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X92Y171        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X92Y171        FDRE (Setup_fdre_C_D)       -0.092     4.908    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  4.405    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.584ns  (logic 0.223ns (38.162%)  route 0.361ns (61.838%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y171                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X93Y171        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.361     0.584    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X92Y171        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X92Y171        FDRE (Setup_fdre_C_D)       -0.010     4.990    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.990    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.487ns  (logic 0.204ns (41.847%)  route 0.283ns (58.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y168                                     0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X87Y168        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.283     0.487    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X88Y168        FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X88Y168        FDRE (Setup_fdre_C_D)       -0.093     4.907    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -0.487    
  -------------------------------------------------------------------
                         slack                                  4.420    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.598ns  (logic 0.223ns (37.267%)  route 0.375ns (62.733%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y185                                    0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X105Y185       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.375     0.598    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X104Y186       FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X104Y186       FDRE (Setup_fdre_C_D)        0.021     5.021    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.505ns  (logic 0.204ns (40.376%)  route 0.301ns (59.624%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y185                                    0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X105Y185       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.301     0.505    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X104Y185       FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X104Y185       FDRE (Setup_fdre_C_D)       -0.062     4.938    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.938    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.434ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.589ns  (logic 0.223ns (37.834%)  route 0.366ns (62.166%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y173                                    0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X107Y173       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.366     0.589    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X106Y173       FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X106Y173       FDRE (Setup_fdre_C_D)        0.023     5.023    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          5.023    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  4.434    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.474ns  (logic 0.204ns (43.040%)  route 0.270ns (56.960%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y173                                    0.000     0.000 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X107Y173       FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.270     0.474    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X105Y173       FDRE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X105Y173       FDRE (Setup_fdre_C_D)       -0.091     4.909    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.909    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  4.435    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_200_design_1_clk_wiz_0_0
  To Clock:  clk_200_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.259ns (26.953%)  route 0.702ns (73.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 3.211 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.230    -2.346    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X94Y163        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y163        FDPE (Prop_fdpe_C_Q)         0.259    -2.087 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.702    -1.385    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X87Y166        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.093     3.211    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X87Y166        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.609     2.603    
                         clock uncertainty           -0.060     2.542    
    SLICE_X87Y166        FDCE (Recov_fdce_C_CLR)     -0.212     2.330    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          2.330    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.259ns (26.953%)  route 0.702ns (73.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 3.211 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.230    -2.346    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X94Y163        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y163        FDPE (Prop_fdpe_C_Q)         0.259    -2.087 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.702    -1.385    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X87Y166        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.093     3.211    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X87Y166        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.609     2.603    
                         clock uncertainty           -0.060     2.542    
    SLICE_X87Y166        FDCE (Recov_fdce_C_CLR)     -0.212     2.330    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          2.330    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.259ns (26.953%)  route 0.702ns (73.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 3.211 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.230    -2.346    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X94Y163        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y163        FDPE (Prop_fdpe_C_Q)         0.259    -2.087 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.702    -1.385    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X87Y166        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.093     3.211    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X87Y166        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.609     2.603    
                         clock uncertainty           -0.060     2.542    
    SLICE_X87Y166        FDCE (Recov_fdce_C_CLR)     -0.212     2.330    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          2.330    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.259ns (26.953%)  route 0.702ns (73.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 3.211 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.230    -2.346    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X94Y163        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y163        FDPE (Prop_fdpe_C_Q)         0.259    -2.087 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.702    -1.385    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X87Y166        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.093     3.211    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X87Y166        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.609     2.603    
                         clock uncertainty           -0.060     2.542    
    SLICE_X87Y166        FDCE (Recov_fdce_C_CLR)     -0.212     2.330    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          2.330    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.259ns (26.953%)  route 0.702ns (73.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 3.211 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.230    -2.346    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X94Y163        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y163        FDPE (Prop_fdpe_C_Q)         0.259    -2.087 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.702    -1.385    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X87Y166        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.093     3.211    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X87Y166        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.609     2.603    
                         clock uncertainty           -0.060     2.542    
    SLICE_X87Y166        FDCE (Recov_fdce_C_CLR)     -0.212     2.330    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          2.330    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.259ns (26.953%)  route 0.702ns (73.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.789ns = ( 3.211 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.346ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.230    -2.346    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X94Y163        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y163        FDPE (Prop_fdpe_C_Q)         0.259    -2.087 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.702    -1.385    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X87Y166        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.093     3.211    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X87Y166        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.609     2.603    
                         clock uncertainty           -0.060     2.542    
    SLICE_X87Y166        FDPE (Recov_fdpe_C_PRE)     -0.178     2.364    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          2.364    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.223ns (24.356%)  route 0.693ns (75.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 3.217 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.228    -2.348    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X96Y166        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y166        FDPE (Prop_fdpe_C_Q)         0.223    -2.125 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.693    -1.433    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X93Y164        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.099     3.217    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X93Y164        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.609     2.609    
                         clock uncertainty           -0.060     2.548    
    SLICE_X93Y164        FDCE (Recov_fdce_C_CLR)     -0.212     2.336    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.336    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.223ns (24.356%)  route 0.693ns (75.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 3.217 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.228    -2.348    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X96Y166        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y166        FDPE (Prop_fdpe_C_Q)         0.223    -2.125 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.693    -1.433    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X93Y164        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.099     3.217    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X93Y164        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.609     2.609    
                         clock uncertainty           -0.060     2.548    
    SLICE_X93Y164        FDCE (Recov_fdce_C_CLR)     -0.212     2.336    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.336    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.223ns (24.356%)  route 0.693ns (75.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 3.217 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.228    -2.348    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X96Y166        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y166        FDPE (Prop_fdpe_C_Q)         0.223    -2.125 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.693    -1.433    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X93Y164        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.099     3.217    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X93Y164        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.609     2.609    
                         clock uncertainty           -0.060     2.548    
    SLICE_X93Y164        FDPE (Recov_fdpe_C_PRE)     -0.178     2.370    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          2.370    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_design_1_clk_wiz_0_0 rise@5.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.223ns (24.356%)  route 0.693ns (75.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.783ns = ( 3.217 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.348ns
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.987    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.799 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.669    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -3.576 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.228    -2.348    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X96Y166        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y166        FDPE (Prop_fdpe_C_Q)         0.223    -2.125 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.693    -1.433    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X93Y164        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.789    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     0.030 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     2.035    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.118 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.099     3.217    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X93Y164        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.609     2.609    
                         clock uncertainty           -0.060     2.548    
    SLICE_X93Y164        FDPE (Recov_fdpe_C_PRE)     -0.178     2.370    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          2.370    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  3.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.449%)  route 0.101ns (52.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.547    -0.636    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y171       FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y171       FDPE (Prop_fdpe_C_Q)         0.091    -0.545 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.101    -0.444    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y172       FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.744    -0.689    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X108Y172       FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.065    -0.625    
    SLICE_X108Y172       FDCE (Remov_fdce_C_CLR)     -0.088    -0.713    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.449%)  route 0.101ns (52.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.547    -0.636    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y171       FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y171       FDPE (Prop_fdpe_C_Q)         0.091    -0.545 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.101    -0.444    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y172       FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.744    -0.689    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X108Y172       FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.065    -0.625    
    SLICE_X108Y172       FDCE (Remov_fdce_C_CLR)     -0.088    -0.713    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.449%)  route 0.101ns (52.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.547    -0.636    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y171       FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y171       FDPE (Prop_fdpe_C_Q)         0.091    -0.545 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.101    -0.444    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y172       FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.744    -0.689    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X108Y172       FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.065    -0.625    
    SLICE_X108Y172       FDCE (Remov_fdce_C_CLR)     -0.088    -0.713    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.449%)  route 0.101ns (52.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.547    -0.636    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y171       FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y171       FDPE (Prop_fdpe_C_Q)         0.091    -0.545 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.101    -0.444    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X108Y172       FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.744    -0.689    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X108Y172       FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.065    -0.625    
    SLICE_X108Y172       FDCE (Remov_fdce_C_CLR)     -0.088    -0.713    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          0.713    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.553    -0.630    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X109Y184       FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y184       FDPE (Prop_fdpe_C_Q)         0.091    -0.539 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.092    -0.446    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X109Y185       FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.752    -0.681    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X109Y185       FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.065    -0.617    
    SLICE_X109Y185       FDCE (Remov_fdce_C_CLR)     -0.107    -0.724    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.553    -0.630    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X109Y184       FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y184       FDPE (Prop_fdpe_C_Q)         0.091    -0.539 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.092    -0.446    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X109Y185       FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.752    -0.681    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X109Y185       FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.065    -0.617    
    SLICE_X109Y185       FDCE (Remov_fdce_C_CLR)     -0.107    -0.724    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.724    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.681ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.553    -0.630    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X109Y184       FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y184       FDPE (Prop_fdpe_C_Q)         0.091    -0.539 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.092    -0.446    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X109Y185       FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.752    -0.681    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X109Y185       FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.065    -0.617    
    SLICE_X109Y185       FDPE (Remov_fdpe_C_PRE)     -0.110    -0.727    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.727    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.449%)  route 0.101ns (52.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.547    -0.636    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y171       FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y171       FDPE (Prop_fdpe_C_Q)         0.091    -0.545 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.101    -0.444    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y172       FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.744    -0.689    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X109Y172       FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.065    -0.625    
    SLICE_X109Y172       FDPE (Remov_fdpe_C_PRE)     -0.110    -0.735    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.449%)  route 0.101ns (52.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.547    -0.636    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y171       FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y171       FDPE (Prop_fdpe_C_Q)         0.091    -0.545 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.101    -0.444    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y172       FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.744    -0.689    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X109Y172       FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.065    -0.625    
    SLICE_X109Y172       FDPE (Remov_fdpe_C_PRE)     -0.110    -0.735    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_200_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_design_1_clk_wiz_0_0 rise@0.000ns - clk_200_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.449%)  route 0.101ns (52.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.689ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.065ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.891    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.149 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.209    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.183 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.547    -0.636    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y171       FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y171       FDPE (Prop_fdpe_C_Q)         0.091    -0.545 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.101    -0.444    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y172       FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk_in1_p_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/clk_wiz_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.023    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.470 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.463    design_1_i/clk_wiz_0/inst/clk_200_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.433 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.744    -0.689    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X109Y172       FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.065    -0.625    
    SLICE_X109Y172       FDPE (Remov_fdpe_C_PRE)     -0.110    -0.735    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       44.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.885ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_direction_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.728ns  (logic 0.266ns (1.691%)  route 15.462ns (98.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 64.327 - 62.500 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.592     1.592    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.635 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.507     2.142    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.235 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.227     3.462    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X109Y174       FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y174       FDCE (Prop_fdce_C_Q)         0.223     3.685 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.263     3.948    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X109Y174       LUT1 (Prop_lut1_I0_O)        0.043     3.991 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)       15.200    19.191    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/AS[0]
    SLICE_X62Y203        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_direction_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.776    64.276    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    60.081 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    62.417    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    62.500 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.290    63.790    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X76Y197        LUT5 (Prop_lut5_I2_O)        0.036    63.826 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__2/O
                         net (fo=171, routed)         0.501    64.327    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_event_reg_0
    SLICE_X62Y203        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_direction_reg/C
                         clock pessimism              0.000    64.327    
                         clock uncertainty           -0.097    64.229    
    SLICE_X62Y203        FDCE (Recov_fdce_C_CLR)     -0.154    64.075    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_direction_reg
  -------------------------------------------------------------------
                         required time                         64.075    
                         arrival time                         -19.191    
  -------------------------------------------------------------------
                         slack                                 44.885    

Slack (MET) :             44.984ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.629ns  (logic 0.266ns (1.702%)  route 15.363ns (98.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 64.327 - 62.500 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.592     1.592    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.635 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.507     2.142    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.235 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.227     3.462    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X109Y174       FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y174       FDCE (Prop_fdce_C_Q)         0.223     3.685 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.263     3.948    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X109Y174       LUT1 (Prop_lut1_I0_O)        0.043     3.991 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)       15.101    19.091    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/AS[0]
    SLICE_X62Y200        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.776    64.276    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    60.081 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    62.417    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    62.500 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.290    63.790    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X76Y197        LUT5 (Prop_lut5_I2_O)        0.036    63.826 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__2/O
                         net (fo=171, routed)         0.501    64.327    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_event_reg_0
    SLICE_X62Y200        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[12]/C
                         clock pessimism              0.000    64.327    
                         clock uncertainty           -0.097    64.229    
    SLICE_X62Y200        FDCE (Recov_fdce_C_CLR)     -0.154    64.075    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         64.075    
                         arrival time                         -19.091    
  -------------------------------------------------------------------
                         slack                                 44.984    

Slack (MET) :             44.984ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.629ns  (logic 0.266ns (1.702%)  route 15.363ns (98.298%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.827ns = ( 64.327 - 62.500 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.592     1.592    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.635 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.507     2.142    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.235 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.227     3.462    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X109Y174       FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y174       FDCE (Prop_fdce_C_Q)         0.223     3.685 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.263     3.948    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X109Y174       LUT1 (Prop_lut1_I0_O)        0.043     3.991 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)       15.101    19.091    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/AS[0]
    SLICE_X62Y200        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.776    64.276    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    60.081 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    62.417    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    62.500 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.290    63.790    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X76Y197        LUT5 (Prop_lut5_I2_O)        0.036    63.826 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__2/O
                         net (fo=171, routed)         0.501    64.327    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_event_reg_0
    SLICE_X62Y200        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[15]/C
                         clock pessimism              0.000    64.327    
                         clock uncertainty           -0.097    64.229    
    SLICE_X62Y200        FDCE (Recov_fdce_C_CLR)     -0.154    64.075    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         64.075    
                         arrival time                         -19.091    
  -------------------------------------------------------------------
                         slack                                 44.984    

Slack (MET) :             45.117ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.451ns  (logic 0.266ns (1.722%)  route 15.185ns (98.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 64.339 - 62.500 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.592     1.592    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.635 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.507     2.142    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.235 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.227     3.462    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X109Y174       FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y174       FDCE (Prop_fdce_C_Q)         0.223     3.685 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.263     3.948    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X109Y174       LUT1 (Prop_lut1_I0_O)        0.043     3.991 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)       14.923    18.913    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/AS[0]
    SLICE_X60Y202        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.776    64.276    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    60.081 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    62.417    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    62.500 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.290    63.790    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X76Y197        LUT5 (Prop_lut5_I2_O)        0.036    63.826 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__2/O
                         net (fo=171, routed)         0.513    64.339    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_event_reg_0
    SLICE_X60Y202        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[11]/C
                         clock pessimism              0.000    64.339    
                         clock uncertainty           -0.097    64.242    
    SLICE_X60Y202        FDCE (Recov_fdce_C_CLR)     -0.212    64.030    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         64.030    
                         arrival time                         -18.913    
  -------------------------------------------------------------------
                         slack                                 45.117    

Slack (MET) :             45.117ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.451ns  (logic 0.266ns (1.722%)  route 15.185ns (98.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 64.339 - 62.500 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.592     1.592    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.635 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.507     2.142    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.235 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.227     3.462    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X109Y174       FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y174       FDCE (Prop_fdce_C_Q)         0.223     3.685 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.263     3.948    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X109Y174       LUT1 (Prop_lut1_I0_O)        0.043     3.991 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)       14.923    18.913    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/AS[0]
    SLICE_X60Y202        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.776    64.276    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    60.081 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    62.417    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    62.500 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.290    63.790    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X76Y197        LUT5 (Prop_lut5_I2_O)        0.036    63.826 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__2/O
                         net (fo=171, routed)         0.513    64.339    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_event_reg_0
    SLICE_X60Y202        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[13]/C
                         clock pessimism              0.000    64.339    
                         clock uncertainty           -0.097    64.242    
    SLICE_X60Y202        FDCE (Recov_fdce_C_CLR)     -0.212    64.030    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         64.030    
                         arrival time                         -18.913    
  -------------------------------------------------------------------
                         slack                                 45.117    

Slack (MET) :             45.167ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.445ns  (logic 0.266ns (1.722%)  route 15.179ns (98.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.826ns = ( 64.326 - 62.500 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.592     1.592    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.635 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.507     2.142    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.235 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.227     3.462    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X109Y174       FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y174       FDCE (Prop_fdce_C_Q)         0.223     3.685 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.263     3.948    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X109Y174       LUT1 (Prop_lut1_I0_O)        0.043     3.991 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)       14.917    18.907    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/AS[0]
    SLICE_X58Y201        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.776    64.276    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    60.081 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    62.417    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    62.500 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.290    63.790    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X76Y197        LUT5 (Prop_lut5_I2_O)        0.036    63.826 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__2/O
                         net (fo=171, routed)         0.500    64.326    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_event_reg_0
    SLICE_X58Y201        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[12]/C
                         clock pessimism              0.000    64.326    
                         clock uncertainty           -0.097    64.229    
    SLICE_X58Y201        FDCE (Recov_fdce_C_CLR)     -0.154    64.075    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[12]
  -------------------------------------------------------------------
                         required time                         64.075    
                         arrival time                         -18.907    
  -------------------------------------------------------------------
                         slack                                 45.167    

Slack (MET) :             45.266ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.352ns  (logic 0.266ns (1.733%)  route 15.086ns (98.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.890ns = ( 64.390 - 62.500 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.592     1.592    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.635 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.507     2.142    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.235 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.227     3.462    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X109Y174       FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y174       FDCE (Prop_fdce_C_Q)         0.223     3.685 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.263     3.948    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X109Y174       LUT1 (Prop_lut1_I0_O)        0.043     3.991 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)       14.824    18.814    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/AS[0]
    SLICE_X59Y202        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.776    64.276    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    60.081 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    62.417    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    62.500 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.290    63.790    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X76Y197        LUT5 (Prop_lut5_I2_O)        0.036    63.826 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__2/O
                         net (fo=171, routed)         0.564    64.390    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_event_reg_0
    SLICE_X59Y202        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[14]/C
                         clock pessimism              0.000    64.390    
                         clock uncertainty           -0.097    64.293    
    SLICE_X59Y202        FDCE (Recov_fdce_C_CLR)     -0.212    64.081    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         64.081    
                         arrival time                         -18.814    
  -------------------------------------------------------------------
                         slack                                 45.266    

Slack (MET) :             45.317ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.267ns  (logic 0.266ns (1.742%)  route 15.001ns (98.258%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 64.356 - 62.500 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.592     1.592    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.635 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.507     2.142    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.235 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.227     3.462    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X109Y174       FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y174       FDCE (Prop_fdce_C_Q)         0.223     3.685 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.263     3.948    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X109Y174       LUT1 (Prop_lut1_I0_O)        0.043     3.991 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)       14.739    18.729    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/AS[0]
    SLICE_X59Y203        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.776    64.276    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    60.081 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    62.417    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    62.500 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.290    63.790    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X76Y197        LUT5 (Prop_lut5_I2_O)        0.036    63.826 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__2/O
                         net (fo=171, routed)         0.530    64.356    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_event_reg_0
    SLICE_X59Y203        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[11]/C
                         clock pessimism              0.000    64.356    
                         clock uncertainty           -0.097    64.259    
    SLICE_X59Y203        FDCE (Recov_fdce_C_CLR)     -0.212    64.047    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[11]
  -------------------------------------------------------------------
                         required time                         64.047    
                         arrival time                         -18.729    
  -------------------------------------------------------------------
                         slack                                 45.317    

Slack (MET) :             45.317ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.267ns  (logic 0.266ns (1.742%)  route 15.001ns (98.258%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 64.356 - 62.500 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.592     1.592    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.635 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.507     2.142    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.235 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.227     3.462    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X109Y174       FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y174       FDCE (Prop_fdce_C_Q)         0.223     3.685 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.263     3.948    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X109Y174       LUT1 (Prop_lut1_I0_O)        0.043     3.991 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)       14.739    18.729    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/AS[0]
    SLICE_X59Y203        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.776    64.276    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    60.081 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    62.417    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    62.500 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.290    63.790    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X76Y197        LUT5 (Prop_lut5_I2_O)        0.036    63.826 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__2/O
                         net (fo=171, routed)         0.530    64.356    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_event_reg_0
    SLICE_X59Y203        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[13]/C
                         clock pessimism              0.000    64.356    
                         clock uncertainty           -0.097    64.259    
    SLICE_X59Y203        FDCE (Recov_fdce_C_CLR)     -0.212    64.047    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[13]
  -------------------------------------------------------------------
                         required time                         64.047    
                         arrival time                         -18.729    
  -------------------------------------------------------------------
                         slack                                 45.317    

Slack (MET) :             45.317ns  (required time - arrival time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_clk_wiz_0_1 rise@62.500ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.267ns  (logic 0.266ns (1.742%)  route 15.001ns (98.258%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 64.356 - 62.500 ) 
    Source Clock Delay      (SCD):    3.462ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.936     1.936    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.498    -2.562 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -0.093    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093    -0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.592     1.592    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.043     1.635 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.507     2.142    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.235 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        1.227     3.462    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg_1
    SLICE_X109Y174       FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y174       FDCE (Prop_fdce_C_Q)         0.223     3.685 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/q_reg/Q
                         net (fo=2, routed)           0.263     3.948    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/aresetn
    SLICE_X109Y174       LUT1 (Prop_lut1_I0_O)        0.043     3.991 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_main_ResetCatchAndSync_2_1/reset_n_catch_reg/reg_0/cs_dflt_0_i_2/O
                         net (fo=5296, routed)       14.739    18.729    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/AS[0]
    SLICE_X59Y203        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     62.500    62.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    62.500 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.776    64.276    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.195    60.081 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    62.417    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    62.500 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          1.290    63.790    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X76Y197        LUT5 (Prop_lut5_I2_O)        0.036    63.826 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/r_active_i_2__2/O
                         net (fo=171, routed)         0.530    64.356    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_event_reg_0
    SLICE_X59Y203        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[14]/C
                         clock pessimism              0.000    64.356    
                         clock uncertainty           -0.097    64.259    
    SLICE_X59Y203        FDCE (Recov_fdce_C_CLR)     -0.212    64.047    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_perips/u_perips_apb_pwm/u_tim3/u_counter/r_start_reg[14]
  -------------------------------------------------------------------
                         required time                         64.047    
                         arrival time                         -18.729    
  -------------------------------------------------------------------
                         slack                                 45.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.146ns (22.921%)  route 0.491ns (77.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.548     0.548    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/clk_out1
    SLICE_X98Y187        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y187        FDCE (Prop_fdce_C_Q)         0.118     0.666 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.187     0.853    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/p_0_in
    SLICE_X98Y187        LUT1 (Prop_lut1_I0_O)        0.028     0.881 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/qout_r[0]_i_2__31/O
                         net (fo=13, routed)          0.304     1.185    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_reg[2]_0
    SLICE_X88Y187        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.803     0.803    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/clk_out1
    SLICE_X88Y187        LUT2 (Prop_lut2_I1_O)        0.035     0.838 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/clk0_sync_r[2]_i_1/O
                         net (fo=3, routed)           0.199     1.037    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[0]_0
    SLICE_X88Y187        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[0]/C
                         clock pessimism              0.000     1.037    
    SLICE_X88Y187        FDCE (Remov_fdce_C_CLR)     -0.069     0.968    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.146ns (22.921%)  route 0.491ns (77.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.548     0.548    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/clk_out1
    SLICE_X98Y187        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y187        FDCE (Prop_fdce_C_Q)         0.118     0.666 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.187     0.853    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/p_0_in
    SLICE_X98Y187        LUT1 (Prop_lut1_I0_O)        0.028     0.881 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/qout_r[0]_i_2__31/O
                         net (fo=13, routed)          0.304     1.185    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_reg[2]_0
    SLICE_X88Y187        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.803     0.803    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/clk_out1
    SLICE_X88Y187        LUT2 (Prop_lut2_I1_O)        0.035     0.838 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/clk0_sync_r[2]_i_1/O
                         net (fo=3, routed)           0.199     1.037    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[0]_0
    SLICE_X88Y187        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[1]/C
                         clock pessimism              0.000     1.037    
    SLICE_X88Y187        FDCE (Remov_fdce_C_CLR)     -0.069     0.968    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.146ns (22.921%)  route 0.491ns (77.079%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.489ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.037ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.548     0.548    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/clk_out1
    SLICE_X98Y187        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y187        FDCE (Prop_fdce_C_Q)         0.118     0.666 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/rst_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.187     0.853    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/p_0_in
    SLICE_X98Y187        LUT1 (Prop_lut1_I0_O)        0.028     0.881 f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/hfextclk_rstsync/qout_r[0]_i_2__31/O
                         net (fo=13, routed)          0.304     1.185    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk1_sync_r_reg[2]_0
    SLICE_X88Y187        FDCE                                         f  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.803     0.803    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/clk_out1
    SLICE_X88Y187        LUT2 (Prop_lut2_I1_O)        0.035     0.838 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_pllclkdiv/u_pllclkdiv_clkgate/clk0_sync_r[2]_i_1/O
                         net (fo=3, routed)           0.199     1.037    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[0]_0
    SLICE_X88Y187        FDCE                                         r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[2]/C
                         clock pessimism              0.000     1.037    
    SLICE_X88Y187        FDCE (Remov_fdce_C_CLR)     -0.069     0.968    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/clk0_sync_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.118ns (41.108%)  route 0.169ns (58.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.742     0.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.770 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.228     0.998    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.024 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.545     1.569    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X94Y165        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y165        FDPE (Prop_fdpe_C_Q)         0.118     1.687 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.169     1.856    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X90Y166        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.982     0.982    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.035     1.017 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.267     1.284    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.314 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.739     2.053    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X90Y166        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.458     1.595    
    SLICE_X90Y166        FDCE (Remov_fdce_C_CLR)     -0.050     1.545    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.118ns (41.108%)  route 0.169ns (58.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.742     0.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.770 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.228     0.998    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.024 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.545     1.569    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X94Y165        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y165        FDPE (Prop_fdpe_C_Q)         0.118     1.687 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.169     1.856    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X90Y166        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.982     0.982    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.035     1.017 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.267     1.284    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.314 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.739     2.053    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X90Y166        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.458     1.595    
    SLICE_X90Y166        FDCE (Remov_fdce_C_CLR)     -0.050     1.545    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.118ns (41.108%)  route 0.169ns (58.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.742     0.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.770 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.228     0.998    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.024 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.545     1.569    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X94Y165        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y165        FDPE (Prop_fdpe_C_Q)         0.118     1.687 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.169     1.856    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X90Y166        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.982     0.982    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.035     1.017 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.267     1.284    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.314 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.739     2.053    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X90Y166        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.458     1.595    
    SLICE_X90Y166        FDCE (Remov_fdce_C_CLR)     -0.050     1.545    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.118ns (41.108%)  route 0.169ns (58.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.742     0.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.770 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.228     0.998    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.024 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.545     1.569    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X94Y165        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y165        FDPE (Prop_fdpe_C_Q)         0.118     1.687 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.169     1.856    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X90Y166        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.982     0.982    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.035     1.017 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.267     1.284    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.314 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.739     2.053    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X90Y166        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.458     1.595    
    SLICE_X90Y166        FDCE (Remov_fdce_C_CLR)     -0.050     1.545    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.118ns (41.108%)  route 0.169ns (58.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.742     0.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.770 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.228     0.998    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.024 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.545     1.569    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X94Y165        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y165        FDPE (Prop_fdpe_C_Q)         0.118     1.687 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.169     1.856    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X90Y166        FDCE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.982     0.982    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.035     1.017 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.267     1.284    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.314 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.739     2.053    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X90Y166        FDCE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.458     1.595    
    SLICE_X90Y166        FDCE (Remov_fdce_C_CLR)     -0.050     1.545    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.118ns (41.108%)  route 0.169ns (58.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.742     0.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.770 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.228     0.998    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.024 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.545     1.569    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X94Y165        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y165        FDPE (Prop_fdpe_C_Q)         0.118     1.687 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.169     1.856    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X90Y166        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.982     0.982    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.035     1.017 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.267     1.284    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.314 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.739     2.053    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X90Y166        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.458     1.595    
    SLICE_X90Y166        FDPE (Remov_fdpe_C_PRE)     -0.052     1.543    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.118ns (41.108%)  route 0.169ns (58.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        0.761     0.761    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.914    -1.153 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -0.026    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.742     0.742    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.028     0.770 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.228     0.998    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.024 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.545     1.569    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X94Y165        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y165        FDPE (Prop_fdpe_C_Q)         0.118     1.687 f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.169     1.856    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X90Y166        FDPE                                         f  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6924, routed)        1.030     1.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.256    -1.226 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -0.030    design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/e203_axi_0/inst/u1_clk_wiz/inst/clkout1_buf/O
                         net (fo=42, routed)          0.982     0.982    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk_out1
    SLICE_X79Y196        LUT4 (Prop_lut4_I2_O)        0.035     1.017 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/aclk_INST_0/O
                         net (fo=1, routed)           0.267     1.284    design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.314 r  design_1_i/e203_axi_0/inst/dut/u_e203_subsys_top/u_e203_subsys_main/u_e203_subsys_hclkgen/u_e203_subsys_gfcm/u_clk0_clkgate/clk0_sync_r_reg[1]_8_BUFG_inst/O
                         net (fo=6199, routed)        0.739     2.053    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X90Y166        FDPE                                         r  design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.458     1.595    
    SLICE_X90Y166        FDPE (Remov_fdpe_C_PRE)     -0.052     1.543    design_1_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.313    





