-- Test BenchVHDL for IBM SMS ALD group I1401BranchConditions
-- Title: I1401BranchConditions
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 7/14/2020 1:10:38 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity I1401BranchConditions_tb is
end I1401BranchConditions_tb;

architecture behavioral of I1401BranchConditions_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component I1401BranchConditions
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MS_1401_I_O_CK_STOP_SW: in STD_LOGIC;
		PS_FILE_INVALID_ADDRESS: in STD_LOGIC;
		PS_N_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_E_CH_CONDITION_BUS: in STD_LOGIC;
		PS_EXCLAM_MARK_OR_REC_MARK_OP_MOD: in STD_LOGIC;
		PS_E_CH_TAPE_ERROR: in STD_LOGIC;
		PS_L_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_SELECTED_CARRIAGE_CH: in STD_LOGIC;
		PS_COML_AT_OR_9_SYMBOL_OP_MOD: in STD_LOGIC;
		PS_1401_FILE_VALIDITY_CK: in STD_LOGIC;
		PS_V_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_1401_FILE_WRONG_LENG_REC: in STD_LOGIC;
		PS_W_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_1401_FILE_ADDR_COMPARE: in STD_LOGIC;
		PS_X_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_1401_ANY_FILE_CHECK: in STD_LOGIC;
		PS_Y_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_1401_INQUIRY_ERROR: in STD_LOGIC;
		PS_ASTERISK_OP_MODIFIER: in STD_LOGIC;
		PS_1401_PROCESS_CHECK: in STD_LOGIC;
		PS_PERCENT_SIGN_OP_MODIFIER: in STD_LOGIC;
		PS_A_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_B_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_NOT_B_DOT_A_DOT_8_OP_MOD: in STD_LOGIC;
		PS_4_DOT_2_DOT_NOT_1_OP_MOD: in STD_LOGIC;
		PS_FILE_BUSY_LATCH: in STD_LOGIC;
		PS_C_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_D_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_E_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_F_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_G_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_1401_READ_ERROR: in STD_LOGIC;
		PS_QUESTION_MK_OP_MODIFIER: in STD_LOGIC;
		PS_E1_INPUT_BUS: in STD_LOGIC_VECTOR (7 downTo 0);
		PS_1401_BRANCH_CONDITION: out STD_LOGIC;
		PS_1401_BRANCH_CONDITION_JRJ: out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal MS_1401_I_O_CK_STOP_SW: STD_LOGIC := '1';
	signal PS_FILE_INVALID_ADDRESS: STD_LOGIC := '0';
	signal PS_N_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_E_CH_CONDITION_BUS: STD_LOGIC := '0';
	signal PS_EXCLAM_MARK_OR_REC_MARK_OP_MOD: STD_LOGIC := '0';
	signal PS_E_CH_TAPE_ERROR: STD_LOGIC := '0';
	signal PS_L_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_SELECTED_CARRIAGE_CH: STD_LOGIC := '0';
	signal PS_COML_AT_OR_9_SYMBOL_OP_MOD: STD_LOGIC := '0';
	signal PS_1401_FILE_VALIDITY_CK: STD_LOGIC := '0';
	signal PS_V_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_1401_FILE_WRONG_LENG_REC: STD_LOGIC := '0';
	signal PS_W_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_1401_FILE_ADDR_COMPARE: STD_LOGIC := '0';
	signal PS_X_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_1401_ANY_FILE_CHECK: STD_LOGIC := '0';
	signal PS_Y_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_1401_INQUIRY_ERROR: STD_LOGIC := '0';
	signal PS_ASTERISK_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_1401_PROCESS_CHECK: STD_LOGIC := '0';
	signal PS_PERCENT_SIGN_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_A_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_B_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_NOT_B_DOT_A_DOT_8_OP_MOD: STD_LOGIC := '0';
	signal PS_4_DOT_2_DOT_NOT_1_OP_MOD: STD_LOGIC := '0';
	signal PS_FILE_BUSY_LATCH: STD_LOGIC := '0';
	signal PS_C_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_D_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_E_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_F_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_G_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_1401_READ_ERROR: STD_LOGIC := '0';
	signal PS_QUESTION_MK_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_E1_INPUT_BUS: STD_LOGIC_VECTOR (7 downTo 0) := "00000000";

	-- Outputs

	signal PS_1401_BRANCH_CONDITION: STD_LOGIC;
	signal PS_1401_BRANCH_CONDITION_JRJ: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   constant HDL_C_BIT: integer := 7;
   constant HDL_WM_BIT: integer := 6;
   constant HDL_B_BIT: integer := 5;
   constant HDL_A_BIT: integer := 4;
   constant HDL_8_BIT: integer := 3;
   constant HDL_4_BIT: integer := 2;
   constant HDL_2_BIT: integer := 1;
   constant HDL_1_BIT: integer := 0;

procedure check1(
    checked: in STD_LOGIC;
    val: in STD_LOGIC;
    testname: in string;
    test: in string) is
    begin    
    assert checked = val report testname & " (" & test & ") failed." severity failure;
    end procedure;
      


   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS
   

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: I1401BranchConditions port map(
		FPGA_CLK => FPGA_CLK,
		MS_1401_I_O_CK_STOP_SW => MS_1401_I_O_CK_STOP_SW,
		PS_FILE_INVALID_ADDRESS => PS_FILE_INVALID_ADDRESS,
		PS_N_SYMBOL_OP_MODIFIER => PS_N_SYMBOL_OP_MODIFIER,
		PS_E_CH_CONDITION_BUS => PS_E_CH_CONDITION_BUS,
		PS_EXCLAM_MARK_OR_REC_MARK_OP_MOD => PS_EXCLAM_MARK_OR_REC_MARK_OP_MOD,
		PS_E_CH_TAPE_ERROR => PS_E_CH_TAPE_ERROR,
		PS_L_SYMBOL_OP_MODIFIER => PS_L_SYMBOL_OP_MODIFIER,
		PS_SELECTED_CARRIAGE_CH => PS_SELECTED_CARRIAGE_CH,
		PS_COML_AT_OR_9_SYMBOL_OP_MOD => PS_COML_AT_OR_9_SYMBOL_OP_MOD,
		PS_1401_FILE_VALIDITY_CK => PS_1401_FILE_VALIDITY_CK,
		PS_V_SYMBOL_OP_MODIFIER => PS_V_SYMBOL_OP_MODIFIER,
		PS_1401_FILE_WRONG_LENG_REC => PS_1401_FILE_WRONG_LENG_REC,
		PS_W_SYMBOL_OP_MODIFIER => PS_W_SYMBOL_OP_MODIFIER,
		PS_1401_FILE_ADDR_COMPARE => PS_1401_FILE_ADDR_COMPARE,
		PS_X_SYMBOL_OP_MODIFIER => PS_X_SYMBOL_OP_MODIFIER,
		PS_1401_ANY_FILE_CHECK => PS_1401_ANY_FILE_CHECK,
		PS_Y_SYMBOL_OP_MODIFIER => PS_Y_SYMBOL_OP_MODIFIER,
		PS_1401_INQUIRY_ERROR => PS_1401_INQUIRY_ERROR,
		PS_ASTERISK_OP_MODIFIER => PS_ASTERISK_OP_MODIFIER,
		PS_1401_PROCESS_CHECK => PS_1401_PROCESS_CHECK,
		PS_PERCENT_SIGN_OP_MODIFIER => PS_PERCENT_SIGN_OP_MODIFIER,
		PS_A_SYMBOL_OP_MODIFIER => PS_A_SYMBOL_OP_MODIFIER,
		PS_B_SYMBOL_OP_MODIFIER => PS_B_SYMBOL_OP_MODIFIER,
		PS_NOT_B_DOT_A_DOT_8_OP_MOD => PS_NOT_B_DOT_A_DOT_8_OP_MOD,
		PS_4_DOT_2_DOT_NOT_1_OP_MOD => PS_4_DOT_2_DOT_NOT_1_OP_MOD,
		PS_FILE_BUSY_LATCH => PS_FILE_BUSY_LATCH,
		PS_C_SYMBOL_OP_MODIFIER => PS_C_SYMBOL_OP_MODIFIER,
		PS_D_SYMBOL_OP_MODIFIER => PS_D_SYMBOL_OP_MODIFIER,
		PS_E_SYMBOL_OP_MODIFIER => PS_E_SYMBOL_OP_MODIFIER,
		PS_F_SYMBOL_OP_MODIFIER => PS_F_SYMBOL_OP_MODIFIER,
		PS_G_SYMBOL_OP_MODIFIER => PS_G_SYMBOL_OP_MODIFIER,
		PS_1401_READ_ERROR => PS_1401_READ_ERROR,
		PS_QUESTION_MK_OP_MODIFIER => PS_QUESTION_MK_OP_MODIFIER,
		PS_E1_INPUT_BUS => PS_E1_INPUT_BUS,
		PS_1401_BRANCH_CONDITION => PS_1401_BRANCH_CONDITION,
		PS_1401_BRANCH_CONDITION_JRJ => PS_1401_BRANCH_CONDITION_JRJ);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process

   variable testName: string(1 to 18);
   variable subtest: integer;

   begin

   -- Your test bench code

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 100 us;  -- Determines how long your simulation runs
   assert false report "Simulation Ended NORMALLY" severity failure;
   end process;

-- END USER TEST BENCH PROCESS
   

END;
